Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 11 21:23:24 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                  Violations  
---------  ----------------  -------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                  1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin    1           
ULMTCS-1   Warning           Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3408)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6623)
5. checking no_input_delay (6)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3408)
---------------------------
 There are 3376 register/latch pins with no clock driven by root clock pin: i_Clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UART/UHANDLE/next_nr_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6623)
---------------------------------------------------
 There are 6623 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.673        0.000                      0                  549        0.231        0.000                      0                  549        3.000        0.000                       0                   179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
VIDEO/G0/inst/clk_100  {0.000 5.000}      10.000          100.000         
  clk_25_prescaler     {0.000 20.000}     40.000          25.000          
  clkfbout_prescaler   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VIDEO/G0/inst/clk_100                                                                                                                                                    3.000        0.000                       0                     1  
  clk_25_prescaler          27.673        0.000                      0                  549        0.231        0.000                      0                  549       19.500        0.000                       0                   175  
  clkfbout_prescaler                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_25_prescaler                        
(none)              clkfbout_prescaler                      
(none)                                  clk_25_prescaler    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VIDEO/G0/inst/clk_100
  To Clock:  VIDEO/G0/inst/clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VIDEO/G0/inst/clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VIDEO/G0/inst/clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_prescaler
  To Clock:  clk_25_prescaler

Setup :            0  Failing Endpoints,  Worst Slack       27.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.673ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.237ns  (logic 2.231ns (19.854%)  route 9.006ns (80.146%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.735     1.735    VIDEO/G2/clk_25
    SLICE_X17Y114        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y114        FDRE (Prop_fdre_C_Q)         0.456     2.191 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.623     3.815    VIDEO/G3/ROM1_i_3[0]
    SLICE_X15Y92         LUT2 (Prop_lut2_I0_O)        0.124     3.939 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.939    VIDEO/G2/ROM1_i_7[0]
    SLICE_X15Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.489 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.489    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.711 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.437     5.148    VIDEO/G2/pointEighty0[9]
    SLICE_X15Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     6.027 r  VIDEO/G2/ROM1_i_2/O[2]
                         net (fo=27, routed)          6.946    12.972    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y0          RAMB36E1                                     r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.487    41.487    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.487    
                         clock uncertainty           -0.098    41.389    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.744    40.645    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.645    
                         arrival time                         -12.972    
  -------------------------------------------------------------------
                         slack                                 27.673    

Slack (MET) :             27.732ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.174ns  (logic 2.119ns (18.964%)  route 9.055ns (81.036%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.735     1.735    VIDEO/G2/clk_25
    SLICE_X17Y114        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y114        FDRE (Prop_fdre_C_Q)         0.456     2.191 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.623     3.815    VIDEO/G3/ROM1_i_3[0]
    SLICE_X15Y92         LUT2 (Prop_lut2_I0_O)        0.124     3.939 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.939    VIDEO/G2/ROM1_i_7[0]
    SLICE_X15Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.489 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.489    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.823 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.624     5.447    VIDEO/G2/pointEighty0[10]
    SLICE_X15Y90         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.655     6.102 r  VIDEO/G2/ROM1_i_2/O[3]
                         net (fo=27, routed)          6.807    12.909    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y0          RAMB36E1                                     r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.487    41.487    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.487    
                         clock uncertainty           -0.098    41.389    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.748    40.641    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.641    
                         arrival time                         -12.909    
  -------------------------------------------------------------------
                         slack                                 27.732    

Slack (MET) :             27.850ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.059ns  (logic 2.197ns (19.866%)  route 8.862ns (80.134%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.735     1.735    VIDEO/G2/clk_25
    SLICE_X17Y114        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y114        FDRE (Prop_fdre_C_Q)         0.456     2.191 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.623     3.815    VIDEO/G3/ROM1_i_3[0]
    SLICE_X15Y92         LUT2 (Prop_lut2_I0_O)        0.124     3.939 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.939    VIDEO/G2/ROM1_i_7[0]
    SLICE_X15Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.519 r  VIDEO/G2/ROM1_i_5/O[2]
                         net (fo=1, routed)           0.444     4.962    VIDEO/G2/pointEighty0[7]
    SLICE_X15Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     5.665 r  VIDEO/G2/ROM1_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.665    VIDEO/G2/ROM1_i_3_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.999 r  VIDEO/G2/ROM1_i_2/O[1]
                         net (fo=27, routed)          6.795    12.794    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y0          RAMB36E1                                     r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.487    41.487    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.487    
                         clock uncertainty           -0.098    41.389    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.745    40.644    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                         -12.794    
  -------------------------------------------------------------------
                         slack                                 27.850    

Slack (MET) :             28.009ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.899ns  (logic 2.231ns (20.470%)  route 8.668ns (79.530%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.735     1.735    VIDEO/G2/clk_25
    SLICE_X17Y114        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y114        FDRE (Prop_fdre_C_Q)         0.456     2.191 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.623     3.815    VIDEO/G3/ROM1_i_3[0]
    SLICE_X15Y92         LUT2 (Prop_lut2_I0_O)        0.124     3.939 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.939    VIDEO/G2/ROM1_i_7[0]
    SLICE_X15Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.489 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.489    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.711 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.437     5.148    VIDEO/G2/pointEighty0[9]
    SLICE_X15Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     6.027 r  VIDEO/G2/ROM1_i_2/O[2]
                         net (fo=27, routed)          6.608    12.634    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y1          RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.485    41.485    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.485    
                         clock uncertainty           -0.098    41.387    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.744    40.643    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.643    
                         arrival time                         -12.634    
  -------------------------------------------------------------------
                         slack                                 28.009    

Slack (MET) :             28.068ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.836ns  (logic 2.119ns (19.556%)  route 8.717ns (80.444%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.735     1.735    VIDEO/G2/clk_25
    SLICE_X17Y114        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y114        FDRE (Prop_fdre_C_Q)         0.456     2.191 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.623     3.815    VIDEO/G3/ROM1_i_3[0]
    SLICE_X15Y92         LUT2 (Prop_lut2_I0_O)        0.124     3.939 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.939    VIDEO/G2/ROM1_i_7[0]
    SLICE_X15Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.489 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.489    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.823 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.624     5.447    VIDEO/G2/pointEighty0[10]
    SLICE_X15Y90         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.655     6.102 r  VIDEO/G2/ROM1_i_2/O[3]
                         net (fo=27, routed)          6.469    12.571    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y1          RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.485    41.485    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.485    
                         clock uncertainty           -0.098    41.387    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.748    40.639    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.639    
                         arrival time                         -12.571    
  -------------------------------------------------------------------
                         slack                                 28.068    

Slack (MET) :             28.186ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.721ns  (logic 2.197ns (20.493%)  route 8.524ns (79.507%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.735     1.735    VIDEO/G2/clk_25
    SLICE_X17Y114        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y114        FDRE (Prop_fdre_C_Q)         0.456     2.191 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.623     3.815    VIDEO/G3/ROM1_i_3[0]
    SLICE_X15Y92         LUT2 (Prop_lut2_I0_O)        0.124     3.939 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.939    VIDEO/G2/ROM1_i_7[0]
    SLICE_X15Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.519 r  VIDEO/G2/ROM1_i_5/O[2]
                         net (fo=1, routed)           0.444     4.962    VIDEO/G2/pointEighty0[7]
    SLICE_X15Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     5.665 r  VIDEO/G2/ROM1_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.665    VIDEO/G2/ROM1_i_3_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.999 r  VIDEO/G2/ROM1_i_2/O[1]
                         net (fo=27, routed)          6.457    12.456    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y1          RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.485    41.485    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.485    
                         clock uncertainty           -0.098    41.387    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.745    40.642    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.642    
                         arrival time                         -12.456    
  -------------------------------------------------------------------
                         slack                                 28.186    

Slack (MET) :             28.330ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.579ns  (logic 2.400ns (22.687%)  route 8.179ns (77.313%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.735     1.735    VIDEO/G2/clk_25
    SLICE_X17Y114        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y114        FDRE (Prop_fdre_C_Q)         0.456     2.191 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.623     3.815    VIDEO/G3/ROM1_i_3[0]
    SLICE_X15Y92         LUT2 (Prop_lut2_I0_O)        0.124     3.939 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.939    VIDEO/G2/ROM1_i_7[0]
    SLICE_X15Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.489 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.489    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.823 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.624     5.447    VIDEO/G2/pointEighty0[10]
    SLICE_X15Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701     6.148 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.148    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X15Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.383 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          5.931    12.314    VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y2          RAMB36E1                                     r  VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.483    41.483    VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.483    
                         clock uncertainty           -0.098    41.385    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.644    VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                 28.330    

Slack (MET) :             28.344ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.561ns  (logic 2.231ns (21.125%)  route 8.330ns (78.875%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 41.482 - 40.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.735     1.735    VIDEO/G2/clk_25
    SLICE_X17Y114        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y114        FDRE (Prop_fdre_C_Q)         0.456     2.191 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.623     3.815    VIDEO/G3/ROM1_i_3[0]
    SLICE_X15Y92         LUT2 (Prop_lut2_I0_O)        0.124     3.939 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.939    VIDEO/G2/ROM1_i_7[0]
    SLICE_X15Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.489 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.489    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.711 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.437     5.148    VIDEO/G2/pointEighty0[9]
    SLICE_X15Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     6.027 r  VIDEO/G2/ROM1_i_2/O[2]
                         net (fo=27, routed)          6.270    12.296    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y2          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.482    41.482    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.482    
                         clock uncertainty           -0.098    41.384    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.744    40.640    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.640    
                         arrival time                         -12.296    
  -------------------------------------------------------------------
                         slack                                 28.344    

Slack (MET) :             28.403ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.498ns  (logic 2.119ns (20.185%)  route 8.379ns (79.815%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 41.482 - 40.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.735     1.735    VIDEO/G2/clk_25
    SLICE_X17Y114        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y114        FDRE (Prop_fdre_C_Q)         0.456     2.191 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.623     3.815    VIDEO/G3/ROM1_i_3[0]
    SLICE_X15Y92         LUT2 (Prop_lut2_I0_O)        0.124     3.939 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.939    VIDEO/G2/ROM1_i_7[0]
    SLICE_X15Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.489 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.489    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.823 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.624     5.447    VIDEO/G2/pointEighty0[10]
    SLICE_X15Y90         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.655     6.102 r  VIDEO/G2/ROM1_i_2/O[3]
                         net (fo=27, routed)          6.131    12.233    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y2          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.482    41.482    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.482    
                         clock uncertainty           -0.098    41.384    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.748    40.636    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.636    
                         arrival time                         -12.233    
  -------------------------------------------------------------------
                         slack                                 28.403    

Slack (MET) :             28.451ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.461ns  (logic 2.400ns (22.942%)  route 8.061ns (77.058%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.735     1.735    VIDEO/G2/clk_25
    SLICE_X17Y114        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y114        FDRE (Prop_fdre_C_Q)         0.456     2.191 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.623     3.815    VIDEO/G3/ROM1_i_3[0]
    SLICE_X15Y92         LUT2 (Prop_lut2_I0_O)        0.124     3.939 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.939    VIDEO/G2/ROM1_i_7[0]
    SLICE_X15Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.489 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.489    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.823 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.624     5.447    VIDEO/G2/pointEighty0[10]
    SLICE_X15Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701     6.148 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.148    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X15Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.383 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          5.813    12.197    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y0          RAMB36E1                                     r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.487    41.487    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.487    
                         clock uncertainty           -0.098    41.389    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.648    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.648    
                         arrival time                         -12.197    
  -------------------------------------------------------------------
                         slack                                 28.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 VIDEO/G4/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.666     0.666    VIDEO/G4/clk_25
    SLICE_X7Y130         FDRE                                         r  VIDEO/G4/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.141     0.807 r  VIDEO/G4/hcount_reg[4]/Q
                         net (fo=18, routed)          0.178     0.985    VIDEO/G4/hcount_reg[4]
    SLICE_X6Y129         LUT6 (Prop_lut6_I2_O)        0.045     1.030 r  VIDEO/G4/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.030    VIDEO/G4/hcount[5]_i_1_n_0
    SLICE_X6Y129         FDRE                                         r  VIDEO/G4/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.937     0.937    VIDEO/G4/clk_25
    SLICE_X6Y129         FDRE                                         r  VIDEO/G4/hcount_reg[5]/C
                         clock pessimism             -0.258     0.679    
    SLICE_X6Y129         FDRE (Hold_fdre_C_D)         0.120     0.799    VIDEO/G4/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/creditsOffset_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.526%)  route 0.148ns (41.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.634     0.634    VIDEO/G2/clk_25
    SLICE_X14Y126        FDPE                                         r  VIDEO/G2/creditsOffset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y126        FDPE (Prop_fdpe_C_Q)         0.164     0.798 r  VIDEO/G2/creditsOffset_reg[1]/Q
                         net (fo=6, routed)           0.148     0.946    VIDEO/G2/creditsOffset_reg_n_0_[1]
    SLICE_X14Y126        LUT6 (Prop_lut6_I2_O)        0.045     0.991 r  VIDEO/G2/creditsOffset[5]_i_1/O
                         net (fo=1, routed)           0.000     0.991    VIDEO/G2/creditsOffset0[5]
    SLICE_X14Y126        FDPE                                         r  VIDEO/G2/creditsOffset_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.905     0.905    VIDEO/G2/clk_25
    SLICE_X14Y126        FDPE                                         r  VIDEO/G2/creditsOffset_reg[5]/C
                         clock pessimism             -0.271     0.634    
    SLICE_X14Y126        FDPE (Hold_fdpe_C_D)         0.121     0.755    VIDEO/G2/creditsOffset_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 VIDEO/G4/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/vQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.240%)  route 0.209ns (59.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.636     0.636    VIDEO/G4/clk_25
    SLICE_X9Y122         FDRE                                         r  VIDEO/G4/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.141     0.777 r  VIDEO/G4/vcount_reg[8]/Q
                         net (fo=15, routed)          0.209     0.986    VIDEO/G4/vcount_reg[8]
    SLICE_X11Y120        FDRE                                         r  VIDEO/G4/vQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.910     0.910    VIDEO/G4/clk_25
    SLICE_X11Y120        FDRE                                         r  VIDEO/G4/vQ_reg[8]/C
                         clock pessimism             -0.238     0.672    
    SLICE_X11Y120        FDRE (Hold_fdre_C_D)         0.070     0.742    VIDEO/G4/vQ_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.184%)  route 0.210ns (59.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.563     0.563    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X15Y91         FDRE                                         r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y91         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.210     0.914    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X11Y88         FDRE                                         r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.831     0.831    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X11Y88         FDRE                                         r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X11Y88         FDRE (Hold_fdre_C_D)         0.070     0.668    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.562     0.562    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y35          FDRE                                         r  VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176     0.879    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X9Y35          FDRE                                         r  VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.831     0.831    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y35          FDRE                                         r  VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X9Y35          FDRE (Hold_fdre_C_D)         0.070     0.632    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.554     0.554    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y72          FDRE                                         r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     0.695 r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176     0.871    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X9Y72          FDRE                                         r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.820     0.820    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y72          FDRE                                         r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.267     0.554    
    SLICE_X9Y72          FDRE (Hold_fdre_C_D)         0.070     0.624    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/creditsOffset_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.634     0.634    VIDEO/G2/clk_25
    SLICE_X14Y126        FDPE                                         r  VIDEO/G2/creditsOffset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y126        FDPE (Prop_fdpe_C_Q)         0.164     0.798 r  VIDEO/G2/creditsOffset_reg[1]/Q
                         net (fo=6, routed)           0.174     0.972    VIDEO/G2/creditsOffset_reg_n_0_[1]
    SLICE_X14Y126        LUT5 (Prop_lut5_I2_O)        0.043     1.015 r  VIDEO/G2/creditsOffset[4]_i_1/O
                         net (fo=1, routed)           0.000     1.015    VIDEO/G2/creditsOffset0[4]
    SLICE_X14Y126        FDPE                                         r  VIDEO/G2/creditsOffset_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.905     0.905    VIDEO/G2/clk_25
    SLICE_X14Y126        FDPE                                         r  VIDEO/G2/creditsOffset_reg[4]/C
                         clock pessimism             -0.271     0.634    
    SLICE_X14Y126        FDPE (Hold_fdpe_C_D)         0.131     0.765    VIDEO/G2/creditsOffset_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 VIDEO/G2/hpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.141ns (21.211%)  route 0.524ns (78.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.642     0.642    VIDEO/G2/clk_25
    SLICE_X15Y114        FDRE                                         r  VIDEO/G2/hpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  VIDEO/G2/hpos_reg[0]/Q
                         net (fo=27, routed)          0.524     1.307    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y18         RAMB36E1                                     r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.876     0.876    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.871    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.054    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/creditsOffset_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.634     0.634    VIDEO/G2/clk_25
    SLICE_X14Y126        FDPE                                         r  VIDEO/G2/creditsOffset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y126        FDPE (Prop_fdpe_C_Q)         0.164     0.798 r  VIDEO/G2/creditsOffset_reg[1]/Q
                         net (fo=6, routed)           0.174     0.972    VIDEO/G2/creditsOffset_reg_n_0_[1]
    SLICE_X14Y126        LUT4 (Prop_lut4_I1_O)        0.045     1.017 r  VIDEO/G2/creditsOffset[3]_i_1/O
                         net (fo=1, routed)           0.000     1.017    VIDEO/G2/creditsOffset0[3]
    SLICE_X14Y126        FDPE                                         r  VIDEO/G2/creditsOffset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.905     0.905    VIDEO/G2/clk_25
    SLICE_X14Y126        FDPE                                         r  VIDEO/G2/creditsOffset_reg[3]/C
                         clock pessimism             -0.271     0.634    
    SLICE_X14Y126        FDPE (Hold_fdpe_C_D)         0.121     0.755    VIDEO/G2/creditsOffset_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 VIDEO/G3/selectRGB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/selectRGB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.560     0.560    VIDEO/G3/clk_25
    SLICE_X15Y86         FDRE                                         r  VIDEO/G3/selectRGB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y86         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  VIDEO/G3/selectRGB_reg[1]/Q
                         net (fo=3, routed)           0.170     0.871    VIDEO/G3/selectRGB_reg_n_0_[1]
    SLICE_X15Y86         LUT6 (Prop_lut6_I0_O)        0.045     0.916 r  VIDEO/G3/selectRGB[1]_i_1/O
                         net (fo=1, routed)           0.000     0.916    VIDEO/G3/selectRGB[1]_i_1_n_0
    SLICE_X15Y86         FDRE                                         r  VIDEO/G3/selectRGB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.828     0.828    VIDEO/G3/clk_25
    SLICE_X15Y86         FDRE                                         r  VIDEO/G3/selectRGB_reg[1]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X15Y86         FDRE (Hold_fdre_C_D)         0.091     0.651    VIDEO/G3/selectRGB_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_prescaler
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y4      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y4      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y17     VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y17     VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y18     VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y18     VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y11     VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y11     VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X18Y125    VIDEO/G2/active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X18Y125    VIDEO/G2/active_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X16Y126    VIDEO/G2/creditsOffset_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X16Y126    VIDEO/G2/creditsOffset_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y126    VIDEO/G2/creditsOffset_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y126    VIDEO/G2/creditsOffset_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y126    VIDEO/G2/creditsOffset_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y126    VIDEO/G2/creditsOffset_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y126    VIDEO/G2/creditsOffset_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y126    VIDEO/G2/creditsOffset_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X18Y125    VIDEO/G2/active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X18Y125    VIDEO/G2/active_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X16Y126    VIDEO/G2/creditsOffset_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X16Y126    VIDEO/G2/creditsOffset_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y126    VIDEO/G2/creditsOffset_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y126    VIDEO/G2/creditsOffset_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y126    VIDEO/G2/creditsOffset_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y126    VIDEO/G2/creditsOffset_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y126    VIDEO/G2/creditsOffset_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y126    VIDEO/G2/creditsOffset_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prescaler
  To Clock:  clkfbout_prescaler

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prescaler
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    VIDEO/G0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6567 Endpoints
Min Delay          6567 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/USOUND/PLAYHZ/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/USOUND/PLAYHZ/o_Sound_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        108.618ns  (logic 46.469ns (42.782%)  route 62.149ns (57.218%))
  Logic Levels:           195  (CARRY4=162 FDRE=1 LUT1=4 LUT2=6 LUT3=1 LUT4=20 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE                         0.000     0.000 r  UART/USOUND/PLAYHZ/counter_reg[3]/C
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/USOUND/PLAYHZ/counter_reg[3]/Q
                         net (fo=2, routed)           0.749     1.205    UART/USOUND/PLAYHZ/counter_reg[3]
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.727 r  UART/USOUND/PLAYHZ/i___72__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.727    UART/USOUND/PLAYHZ/i___72__0_i_2_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.841 r  UART/USOUND/PLAYHZ/i___18__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.841    UART/USOUND/PLAYHZ/i___18__0_i_2_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.955 r  UART/USOUND/PLAYHZ/i___64__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.955    UART/USOUND/PLAYHZ/i___64__0_i_2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.069 r  UART/USOUND/PLAYHZ/i___10__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.069    UART/USOUND/PLAYHZ/i___10__0_i_2_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.183 r  UART/USOUND/PLAYHZ/i___6__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.183    UART/USOUND/PLAYHZ/i___6__0_i_2_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.297 r  UART/USOUND/PLAYHZ/i___52__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.297    UART/USOUND/PLAYHZ/i___52__0_i_2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.411 r  UART/USOUND/PLAYHZ/i___172__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.411    UART/USOUND/PLAYHZ/i___172__0_i_2_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.650 r  UART/USOUND/PLAYHZ/i___175_i_2/O[2]
                         net (fo=366, routed)         8.100    10.749    UART/USOUND/PLAYHZ/i___175_i_2_n_5
    SLICE_X8Y86          LUT3 (Prop_lut3_I1_O)        0.302    11.051 r  UART/USOUND/PLAYHZ/i___474_i_23/O
                         net (fo=1, routed)           0.000    11.051    UART/USOUND/PLAYHZ/i___474_i_23_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.629 f  UART/USOUND/PLAYHZ/i___474_i_19/O[2]
                         net (fo=1, routed)           0.818    12.447    UART/USOUND/PLAYHZ/i___474_i_19_n_5
    SLICE_X8Y84          LUT1 (Prop_lut1_I0_O)        0.301    12.748 r  UART/USOUND/PLAYHZ/i___474_i_20/O
                         net (fo=1, routed)           0.000    12.748    UART/USOUND/PLAYHZ/i___474_i_20_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.128 r  UART/USOUND/PLAYHZ/i___474_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.128    UART/USOUND/PLAYHZ/i___474_i_14_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.451 f  UART/USOUND/PLAYHZ/i___472_i_11/O[1]
                         net (fo=1, routed)           0.640    14.092    UART/USOUND/PLAYHZ/i___472_i_11_n_6
    SLICE_X9Y83          LUT1 (Prop_lut1_I0_O)        0.306    14.398 r  UART/USOUND/PLAYHZ/i___474_i_12/O
                         net (fo=1, routed)           0.000    14.398    UART/USOUND/PLAYHZ/i___474_i_12_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.799 r  UART/USOUND/PLAYHZ/i___474_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.799    UART/USOUND/PLAYHZ/i___474_i_8_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.021 f  UART/USOUND/PLAYHZ/i___472_i_6/O[0]
                         net (fo=1, routed)           0.803    15.824    UART/USOUND/PLAYHZ/i___472_i_6_n_7
    SLICE_X10Y84         LUT1 (Prop_lut1_I0_O)        0.299    16.123 r  UART/USOUND/PLAYHZ/i___472_i_8/O
                         net (fo=1, routed)           0.000    16.123    UART/USOUND/PLAYHZ/i___472_i_8_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.656 r  UART/USOUND/PLAYHZ/i___472_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.656    UART/USOUND/PLAYHZ/i___472_i_2_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.979 f  UART/USOUND/PLAYHZ/i___469_i_7/O[1]
                         net (fo=1, routed)           0.801    17.780    UART/USOUND/PLAYHZ/i___469_i_7_n_6
    SLICE_X11Y86         LUT1 (Prop_lut1_I0_O)        0.306    18.086 r  UART/USOUND/PLAYHZ/i___469_i_8/O
                         net (fo=1, routed)           0.000    18.086    UART/USOUND/PLAYHZ/i___469_i_8_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.484 r  UART/USOUND/PLAYHZ/i___469_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.484    UART/USOUND/PLAYHZ/i___469_i_2_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.598 r  UART/USOUND/PLAYHZ/i___469_i_1/CO[3]
                         net (fo=29, routed)          2.157    20.754    UART/USOUND/PLAYHZ/i___469_i_1_n_0
    SLICE_X12Y81         LUT4 (Prop_lut4_I0_O)        0.124    20.878 r  UART/USOUND/PLAYHZ/i___171__0/O
                         net (fo=1, routed)           0.000    20.878    UART/USOUND/PLAYHZ/i___171__0_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.411 r  UART/USOUND/PLAYHZ/i___487_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.411    UART/USOUND/PLAYHZ/i___487_i_1_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.528 r  UART/USOUND/PLAYHZ/i___486_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.528    UART/USOUND/PLAYHZ/i___486_i_1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.645 r  UART/USOUND/PLAYHZ/i___483_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.645    UART/USOUND/PLAYHZ/i___483_i_1_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.762 r  UART/USOUND/PLAYHZ/i___481_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.762    UART/USOUND/PLAYHZ/i___481_i_1_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.879 r  UART/USOUND/PLAYHZ/i___480_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.879    UART/USOUND/PLAYHZ/i___480_i_2_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.133 r  UART/USOUND/PLAYHZ/i___480_i_1/CO[0]
                         net (fo=29, routed)          2.066    24.199    UART/USOUND/PLAYHZ/i___480_i_1_n_3
    SLICE_X13Y79         LUT4 (Prop_lut4_I0_O)        0.367    24.566 r  UART/USOUND/PLAYHZ/i___167__0/O
                         net (fo=1, routed)           0.000    24.566    UART/USOUND/PLAYHZ/i___167__0_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.116 r  UART/USOUND/PLAYHZ/i___498_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.116    UART/USOUND/PLAYHZ/i___498_i_1_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.230 r  UART/USOUND/PLAYHZ/i___497_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.230    UART/USOUND/PLAYHZ/i___497_i_1_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.344 r  UART/USOUND/PLAYHZ/i___494_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.344    UART/USOUND/PLAYHZ/i___494_i_1_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.458 r  UART/USOUND/PLAYHZ/i___492_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.458    UART/USOUND/PLAYHZ/i___492_i_1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.572 r  UART/USOUND/PLAYHZ/i___491_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.572    UART/USOUND/PLAYHZ/i___491_i_2_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.843 r  UART/USOUND/PLAYHZ/i___491_i_1/CO[0]
                         net (fo=29, routed)          1.917    27.761    UART/USOUND/PLAYHZ/i___491_i_1_n_3
    SLICE_X14Y78         LUT2 (Prop_lut2_I0_O)        0.373    28.134 r  UART/USOUND/PLAYHZ/i___509_i_3/O
                         net (fo=1, routed)           0.000    28.134    UART/USOUND/PLAYHZ/i___509_i_3_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.510 r  UART/USOUND/PLAYHZ/i___509_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.510    UART/USOUND/PLAYHZ/i___509_i_1_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.627 r  UART/USOUND/PLAYHZ/i___508_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.627    UART/USOUND/PLAYHZ/i___508_i_1_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.744 r  UART/USOUND/PLAYHZ/i___505_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.744    UART/USOUND/PLAYHZ/i___505_i_1_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.861 r  UART/USOUND/PLAYHZ/i___503_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.861    UART/USOUND/PLAYHZ/i___503_i_1_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.978 r  UART/USOUND/PLAYHZ/i___502_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.978    UART/USOUND/PLAYHZ/i___502_i_2_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.232 r  UART/USOUND/PLAYHZ/i___502_i_1/CO[0]
                         net (fo=29, routed)          2.139    31.370    UART/USOUND/PLAYHZ/i___502_i_1_n_3
    SLICE_X30Y79         LUT4 (Prop_lut4_I0_O)        0.367    31.737 r  UART/USOUND/PLAYHZ/i___159__0/O
                         net (fo=1, routed)           0.000    31.737    UART/USOUND/PLAYHZ/i___159__0_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.270 r  UART/USOUND/PLAYHZ/i___520_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.270    UART/USOUND/PLAYHZ/i___520_i_1_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.387 r  UART/USOUND/PLAYHZ/i___519_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.387    UART/USOUND/PLAYHZ/i___519_i_1_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.504 r  UART/USOUND/PLAYHZ/i___516_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.504    UART/USOUND/PLAYHZ/i___516_i_1_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.621 r  UART/USOUND/PLAYHZ/i___514_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.621    UART/USOUND/PLAYHZ/i___514_i_1_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.738 r  UART/USOUND/PLAYHZ/i___513_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.738    UART/USOUND/PLAYHZ/i___513_i_2_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.992 r  UART/USOUND/PLAYHZ/i___513_i_1/CO[0]
                         net (fo=29, routed)          1.586    34.578    UART/USOUND/PLAYHZ/i___513_i_1_n_3
    SLICE_X31Y79         LUT2 (Prop_lut2_I0_O)        0.367    34.945 r  UART/USOUND/PLAYHZ/i___700_i_5/O
                         net (fo=1, routed)           0.000    34.945    UART/USOUND/PLAYHZ/i___700_i_5_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.346 r  UART/USOUND/PLAYHZ/i___700_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.346    UART/USOUND/PLAYHZ/i___700_i_2_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.460 r  UART/USOUND/PLAYHZ/i___703_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.460    UART/USOUND/PLAYHZ/i___703_i_1_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.574 r  UART/USOUND/PLAYHZ/i___705_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.574    UART/USOUND/PLAYHZ/i___705_i_1_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.688 r  UART/USOUND/PLAYHZ/i___702_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.688    UART/USOUND/PLAYHZ/i___702_i_1_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.802 r  UART/USOUND/PLAYHZ/i___701_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.802    UART/USOUND/PLAYHZ/i___701_i_1_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.073 r  UART/USOUND/PLAYHZ/i___700_i_1/CO[0]
                         net (fo=29, routed)          1.860    37.933    UART/USOUND/PLAYHZ/i___700_i_1_n_3
    SLICE_X7Y77          LUT4 (Prop_lut4_I0_O)        0.373    38.306 r  UART/USOUND/PLAYHZ/i___151__0/O
                         net (fo=1, routed)           0.000    38.306    UART/USOUND/PLAYHZ/i___151__0_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.856 r  UART/USOUND/PLAYHZ/i___711_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.856    UART/USOUND/PLAYHZ/i___711_i_2_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.970 r  UART/USOUND/PLAYHZ/i___714_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.970    UART/USOUND/PLAYHZ/i___714_i_1_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.084 r  UART/USOUND/PLAYHZ/i___716_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.084    UART/USOUND/PLAYHZ/i___716_i_1_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.198 r  UART/USOUND/PLAYHZ/i___713_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.198    UART/USOUND/PLAYHZ/i___713_i_1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.312 r  UART/USOUND/PLAYHZ/i___712_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.312    UART/USOUND/PLAYHZ/i___712_i_1_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.583 r  UART/USOUND/PLAYHZ/i___711_i_1/CO[0]
                         net (fo=29, routed)          1.916    41.499    UART/USOUND/PLAYHZ/i___711_i_1_n_3
    SLICE_X6Y76          LUT4 (Prop_lut4_I0_O)        0.373    41.872 r  UART/USOUND/PLAYHZ/i___147__0/O
                         net (fo=1, routed)           0.000    41.872    UART/USOUND/PLAYHZ/i___147__0_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.405 r  UART/USOUND/PLAYHZ/i___531_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.405    UART/USOUND/PLAYHZ/i___531_i_1_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.522 r  UART/USOUND/PLAYHZ/i___524_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.522    UART/USOUND/PLAYHZ/i___524_i_2_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.639 r  UART/USOUND/PLAYHZ/i___528_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.639    UART/USOUND/PLAYHZ/i___528_i_1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.756 r  UART/USOUND/PLAYHZ/i___526_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.756    UART/USOUND/PLAYHZ/i___526_i_1_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.873 r  UART/USOUND/PLAYHZ/i___525_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.873    UART/USOUND/PLAYHZ/i___525_i_1_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    43.127 r  UART/USOUND/PLAYHZ/i___524_i_1/CO[0]
                         net (fo=29, routed)          1.792    44.919    UART/USOUND/PLAYHZ/i___524_i_1_n_3
    SLICE_X28Y73         LUT4 (Prop_lut4_I0_O)        0.367    45.286 r  UART/USOUND/PLAYHZ/i___143__0/O
                         net (fo=1, routed)           0.000    45.286    UART/USOUND/PLAYHZ/i___143__0_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.836 r  UART/USOUND/PLAYHZ/i___542_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.836    UART/USOUND/PLAYHZ/i___542_i_1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.950 r  UART/USOUND/PLAYHZ/i___541_i_1/CO[3]
                         net (fo=1, routed)           0.009    45.959    UART/USOUND/PLAYHZ/i___541_i_1_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.073 r  UART/USOUND/PLAYHZ/i___535_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.073    UART/USOUND/PLAYHZ/i___535_i_2_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.187 r  UART/USOUND/PLAYHZ/i___537_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.187    UART/USOUND/PLAYHZ/i___537_i_1_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.301 r  UART/USOUND/PLAYHZ/i___536_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.301    UART/USOUND/PLAYHZ/i___536_i_1_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.572 r  UART/USOUND/PLAYHZ/i___535_i_1/CO[0]
                         net (fo=29, routed)          2.133    48.705    UART/USOUND/PLAYHZ/i___535_i_1_n_3
    SLICE_X11Y73         LUT4 (Prop_lut4_I0_O)        0.373    49.078 r  UART/USOUND/PLAYHZ/i___139__0/O
                         net (fo=1, routed)           0.000    49.078    UART/USOUND/PLAYHZ/i___139__0_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.628 r  UART/USOUND/PLAYHZ/i___553_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.628    UART/USOUND/PLAYHZ/i___553_i_1_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.742 r  UART/USOUND/PLAYHZ/i___552_i_1/CO[3]
                         net (fo=1, routed)           0.009    49.751    UART/USOUND/PLAYHZ/i___552_i_1_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.865 r  UART/USOUND/PLAYHZ/i___546_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.865    UART/USOUND/PLAYHZ/i___546_i_2_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.979 r  UART/USOUND/PLAYHZ/i___548_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.979    UART/USOUND/PLAYHZ/i___548_i_1_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.093 r  UART/USOUND/PLAYHZ/i___547_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.093    UART/USOUND/PLAYHZ/i___547_i_1_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.364 r  UART/USOUND/PLAYHZ/i___546_i_1/CO[0]
                         net (fo=29, routed)          1.780    52.144    UART/USOUND/PLAYHZ/i___546_i_1_n_3
    SLICE_X8Y74          LUT4 (Prop_lut4_I0_O)        0.373    52.517 r  UART/USOUND/PLAYHZ/i___135__0/O
                         net (fo=1, routed)           0.000    52.517    UART/USOUND/PLAYHZ/i___135__0_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.050 r  UART/USOUND/PLAYHZ/i___564_i_1/CO[3]
                         net (fo=1, routed)           0.009    53.059    UART/USOUND/PLAYHZ/i___564_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.176 r  UART/USOUND/PLAYHZ/i___563_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.176    UART/USOUND/PLAYHZ/i___563_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.293 r  UART/USOUND/PLAYHZ/i___560_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.293    UART/USOUND/PLAYHZ/i___560_i_1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.410 r  UART/USOUND/PLAYHZ/i___557_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.410    UART/USOUND/PLAYHZ/i___557_i_2_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.527 r  UART/USOUND/PLAYHZ/i___558_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.527    UART/USOUND/PLAYHZ/i___558_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    53.781 r  UART/USOUND/PLAYHZ/i___557_i_1/CO[0]
                         net (fo=29, routed)          1.606    55.387    UART/USOUND/PLAYHZ/i___557_i_1_n_3
    SLICE_X9Y73          LUT4 (Prop_lut4_I0_O)        0.367    55.754 r  UART/USOUND/PLAYHZ/i___131__0/O
                         net (fo=1, routed)           0.000    55.754    UART/USOUND/PLAYHZ/i___131__0_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.304 r  UART/USOUND/PLAYHZ/i___575_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.304    UART/USOUND/PLAYHZ/i___575_i_1_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.418 r  UART/USOUND/PLAYHZ/i___574_i_1/CO[3]
                         net (fo=1, routed)           0.009    56.427    UART/USOUND/PLAYHZ/i___574_i_1_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.541 r  UART/USOUND/PLAYHZ/i___571_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.541    UART/USOUND/PLAYHZ/i___571_i_1_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.655 r  UART/USOUND/PLAYHZ/i___568_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.655    UART/USOUND/PLAYHZ/i___568_i_2_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.769 r  UART/USOUND/PLAYHZ/i___569_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.769    UART/USOUND/PLAYHZ/i___569_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    57.040 r  UART/USOUND/PLAYHZ/i___568_i_1/CO[0]
                         net (fo=29, routed)          2.142    59.182    UART/USOUND/PLAYHZ/i___568_i_1_n_3
    SLICE_X10Y71         LUT4 (Prop_lut4_I0_O)        0.373    59.555 r  UART/USOUND/PLAYHZ/i___127__0/O
                         net (fo=1, routed)           0.000    59.555    UART/USOUND/PLAYHZ/i___127__0_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.088 r  UART/USOUND/PLAYHZ/i___586_i_1/CO[3]
                         net (fo=1, routed)           0.000    60.088    UART/USOUND/PLAYHZ/i___586_i_1_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.205 r  UART/USOUND/PLAYHZ/i___585_i_1/CO[3]
                         net (fo=1, routed)           0.000    60.205    UART/USOUND/PLAYHZ/i___585_i_1_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.322 r  UART/USOUND/PLAYHZ/i___582_i_1/CO[3]
                         net (fo=1, routed)           0.000    60.322    UART/USOUND/PLAYHZ/i___582_i_1_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.439 r  UART/USOUND/PLAYHZ/i___580_i_1/CO[3]
                         net (fo=1, routed)           0.009    60.448    UART/USOUND/PLAYHZ/i___580_i_1_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.565 r  UART/USOUND/PLAYHZ/i___579_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.565    UART/USOUND/PLAYHZ/i___579_i_2_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    60.819 r  UART/USOUND/PLAYHZ/i___579_i_1/CO[0]
                         net (fo=29, routed)          2.243    63.062    UART/USOUND/PLAYHZ/i___579_i_1_n_3
    SLICE_X13Y70         LUT4 (Prop_lut4_I0_O)        0.367    63.429 r  UART/USOUND/PLAYHZ/i___123__0/O
                         net (fo=1, routed)           0.000    63.429    UART/USOUND/PLAYHZ/i___123__0_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.979 r  UART/USOUND/PLAYHZ/i___597_i_1/CO[3]
                         net (fo=1, routed)           0.000    63.979    UART/USOUND/PLAYHZ/i___597_i_1_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.093 r  UART/USOUND/PLAYHZ/i___596_i_1/CO[3]
                         net (fo=1, routed)           0.000    64.093    UART/USOUND/PLAYHZ/i___596_i_1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.207 r  UART/USOUND/PLAYHZ/i___593_i_1/CO[3]
                         net (fo=1, routed)           0.000    64.207    UART/USOUND/PLAYHZ/i___593_i_1_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.321 r  UART/USOUND/PLAYHZ/i___591_i_1/CO[3]
                         net (fo=1, routed)           0.000    64.321    UART/USOUND/PLAYHZ/i___591_i_1_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.435 r  UART/USOUND/PLAYHZ/i___590_i_2/CO[3]
                         net (fo=1, routed)           0.009    64.444    UART/USOUND/PLAYHZ/i___590_i_2_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.715 r  UART/USOUND/PLAYHZ/i___590_i_1/CO[0]
                         net (fo=29, routed)          1.820    66.535    UART/USOUND/PLAYHZ/i___590_i_1_n_3
    SLICE_X29Y68         LUT4 (Prop_lut4_I0_O)        0.373    66.908 r  UART/USOUND/PLAYHZ/i___119__0/O
                         net (fo=1, routed)           0.000    66.908    UART/USOUND/PLAYHZ/i___119__0_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.458 r  UART/USOUND/PLAYHZ/i___608_i_1/CO[3]
                         net (fo=1, routed)           0.000    67.458    UART/USOUND/PLAYHZ/i___608_i_1_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.572 r  UART/USOUND/PLAYHZ/i___607_i_1/CO[3]
                         net (fo=1, routed)           0.000    67.572    UART/USOUND/PLAYHZ/i___607_i_1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.686 r  UART/USOUND/PLAYHZ/i___604_i_1/CO[3]
                         net (fo=1, routed)           0.000    67.686    UART/USOUND/PLAYHZ/i___604_i_1_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.800 r  UART/USOUND/PLAYHZ/i___602_i_1/CO[3]
                         net (fo=1, routed)           0.000    67.800    UART/USOUND/PLAYHZ/i___602_i_1_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.914 r  UART/USOUND/PLAYHZ/i___601_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.914    UART/USOUND/PLAYHZ/i___601_i_2_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.185 r  UART/USOUND/PLAYHZ/i___601_i_1/CO[0]
                         net (fo=29, routed)          1.866    70.051    UART/USOUND/PLAYHZ/i___601_i_1_n_3
    SLICE_X30Y67         LUT4 (Prop_lut4_I0_O)        0.373    70.424 r  UART/USOUND/PLAYHZ/i___115__0/O
                         net (fo=1, routed)           0.000    70.424    UART/USOUND/PLAYHZ/i___115__0_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.957 r  UART/USOUND/PLAYHZ/i___619_i_1/CO[3]
                         net (fo=1, routed)           0.000    70.957    UART/USOUND/PLAYHZ/i___619_i_1_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.074 r  UART/USOUND/PLAYHZ/i___618_i_1/CO[3]
                         net (fo=1, routed)           0.000    71.074    UART/USOUND/PLAYHZ/i___618_i_1_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.191 r  UART/USOUND/PLAYHZ/i___615_i_1/CO[3]
                         net (fo=1, routed)           0.000    71.191    UART/USOUND/PLAYHZ/i___615_i_1_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.308 r  UART/USOUND/PLAYHZ/i___613_i_1/CO[3]
                         net (fo=1, routed)           0.000    71.308    UART/USOUND/PLAYHZ/i___613_i_1_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.425 r  UART/USOUND/PLAYHZ/i___612_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.425    UART/USOUND/PLAYHZ/i___612_i_2_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    71.679 r  UART/USOUND/PLAYHZ/i___612_i_1/CO[0]
                         net (fo=29, routed)          1.892    73.572    UART/USOUND/PLAYHZ/i___612_i_1_n_3
    SLICE_X14Y66         LUT4 (Prop_lut4_I0_O)        0.367    73.939 r  UART/USOUND/PLAYHZ/i___111__0/O
                         net (fo=1, routed)           0.000    73.939    UART/USOUND/PLAYHZ/i___111__0_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.472 r  UART/USOUND/PLAYHZ/i___722_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.472    UART/USOUND/PLAYHZ/i___722_i_2_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.589 r  UART/USOUND/PLAYHZ/i___725_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.589    UART/USOUND/PLAYHZ/i___725_i_1_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.706 r  UART/USOUND/PLAYHZ/i___727_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.706    UART/USOUND/PLAYHZ/i___727_i_1_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.823 r  UART/USOUND/PLAYHZ/i___724_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.823    UART/USOUND/PLAYHZ/i___724_i_1_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.940 r  UART/USOUND/PLAYHZ/i___723_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.940    UART/USOUND/PLAYHZ/i___723_i_1_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    75.194 r  UART/USOUND/PLAYHZ/i___722_i_1/CO[0]
                         net (fo=29, routed)          2.314    77.508    UART/USOUND/PLAYHZ/i___722_i_1_n_3
    SLICE_X28Y65         LUT4 (Prop_lut4_I0_O)        0.367    77.875 r  UART/USOUND/PLAYHZ/i___107__0/O
                         net (fo=1, routed)           0.000    77.875    UART/USOUND/PLAYHZ/i___107__0_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.425 r  UART/USOUND/PLAYHZ/i___733_i_2/CO[3]
                         net (fo=1, routed)           0.000    78.425    UART/USOUND/PLAYHZ/i___733_i_2_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.539 r  UART/USOUND/PLAYHZ/i___736_i_1/CO[3]
                         net (fo=1, routed)           0.000    78.539    UART/USOUND/PLAYHZ/i___736_i_1_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.653 r  UART/USOUND/PLAYHZ/i___738_i_1/CO[3]
                         net (fo=1, routed)           0.000    78.653    UART/USOUND/PLAYHZ/i___738_i_1_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.767 r  UART/USOUND/PLAYHZ/i___735_i_1/CO[3]
                         net (fo=1, routed)           0.000    78.767    UART/USOUND/PLAYHZ/i___735_i_1_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.881 r  UART/USOUND/PLAYHZ/i___734_i_1/CO[3]
                         net (fo=1, routed)           0.000    78.881    UART/USOUND/PLAYHZ/i___734_i_1_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.152 r  UART/USOUND/PLAYHZ/i___733_i_1/CO[0]
                         net (fo=29, routed)          2.016    81.167    UART/USOUND/PLAYHZ/i___733_i_1_n_3
    SLICE_X15Y67         LUT2 (Prop_lut2_I0_O)        0.373    81.540 r  UART/USOUND/PLAYHZ/i___735/O
                         net (fo=1, routed)           0.000    81.540    UART/USOUND/PLAYHZ/i___735_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.090 r  UART/USOUND/PLAYHZ/i___625_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.090    UART/USOUND/PLAYHZ/i___625_i_1_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.204 r  UART/USOUND/PLAYHZ/i___624_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.204    UART/USOUND/PLAYHZ/i___624_i_1_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    82.475 r  UART/USOUND/PLAYHZ/i___623_i_1/CO[0]
                         net (fo=29, routed)          1.483    83.958    UART/USOUND/PLAYHZ/i___623_i_1_n_3
    SLICE_X14Y60         LUT4 (Prop_lut4_I0_O)        0.373    84.331 r  UART/USOUND/PLAYHZ/i___99__0/O
                         net (fo=1, routed)           0.000    84.331    UART/USOUND/PLAYHZ/i___99__0_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.864 r  UART/USOUND/PLAYHZ/i___641_i_1/CO[3]
                         net (fo=1, routed)           0.000    84.864    UART/USOUND/PLAYHZ/i___641_i_1_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.981 r  UART/USOUND/PLAYHZ/i___640_i_1/CO[3]
                         net (fo=1, routed)           0.000    84.981    UART/USOUND/PLAYHZ/i___640_i_1_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.098 r  UART/USOUND/PLAYHZ/i___634_i_2/CO[3]
                         net (fo=1, routed)           0.000    85.098    UART/USOUND/PLAYHZ/i___634_i_2_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.215 r  UART/USOUND/PLAYHZ/i___636_i_1/CO[3]
                         net (fo=1, routed)           0.000    85.215    UART/USOUND/PLAYHZ/i___636_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.332 r  UART/USOUND/PLAYHZ/i___635_i_1/CO[3]
                         net (fo=1, routed)           0.000    85.332    UART/USOUND/PLAYHZ/i___635_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    85.586 r  UART/USOUND/PLAYHZ/i___634_i_1/CO[0]
                         net (fo=29, routed)          1.593    87.179    UART/USOUND/PLAYHZ/i___634_i_1_n_3
    SLICE_X29Y61         LUT2 (Prop_lut2_I0_O)        0.367    87.546 r  UART/USOUND/PLAYHZ/i___651_i_3/O
                         net (fo=1, routed)           0.000    87.546    UART/USOUND/PLAYHZ/i___651_i_3_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.096 r  UART/USOUND/PLAYHZ/i___651_i_1/CO[3]
                         net (fo=1, routed)           0.000    88.096    UART/USOUND/PLAYHZ/i___651_i_1_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.210 r  UART/USOUND/PLAYHZ/i___645_i_2/CO[3]
                         net (fo=1, routed)           0.000    88.210    UART/USOUND/PLAYHZ/i___645_i_2_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.324 r  UART/USOUND/PLAYHZ/i___647_i_1/CO[3]
                         net (fo=1, routed)           0.000    88.324    UART/USOUND/PLAYHZ/i___647_i_1_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.438 r  UART/USOUND/PLAYHZ/i___646_i_1/CO[3]
                         net (fo=1, routed)           0.000    88.438    UART/USOUND/PLAYHZ/i___646_i_1_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    88.709 r  UART/USOUND/PLAYHZ/i___645_i_1/CO[0]
                         net (fo=29, routed)          1.736    90.445    UART/USOUND/PLAYHZ/i___645_i_1_n_3
    SLICE_X30Y60         LUT4 (Prop_lut4_I0_O)        0.373    90.818 r  UART/USOUND/PLAYHZ/i___91__0/O
                         net (fo=1, routed)           0.000    90.818    UART/USOUND/PLAYHZ/i___91__0_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.351 r  UART/USOUND/PLAYHZ/i___663_i_1/CO[3]
                         net (fo=1, routed)           0.000    91.351    UART/USOUND/PLAYHZ/i___663_i_1_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.468 r  UART/USOUND/PLAYHZ/i___662_i_1/CO[3]
                         net (fo=1, routed)           0.000    91.468    UART/USOUND/PLAYHZ/i___662_i_1_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.585 r  UART/USOUND/PLAYHZ/i___659_i_1/CO[3]
                         net (fo=1, routed)           0.000    91.585    UART/USOUND/PLAYHZ/i___659_i_1_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.702 r  UART/USOUND/PLAYHZ/i___656_i_2/CO[3]
                         net (fo=1, routed)           0.000    91.702    UART/USOUND/PLAYHZ/i___656_i_2_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.819 r  UART/USOUND/PLAYHZ/i___657_i_1/CO[3]
                         net (fo=1, routed)           0.000    91.819    UART/USOUND/PLAYHZ/i___657_i_1_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    92.073 r  UART/USOUND/PLAYHZ/i___656_i_1/CO[0]
                         net (fo=29, routed)          1.815    93.888    UART/USOUND/PLAYHZ/i___656_i_1_n_3
    SLICE_X31Y59         LUT4 (Prop_lut4_I0_O)        0.367    94.255 r  UART/USOUND/PLAYHZ/i___87__0/O
                         net (fo=1, routed)           0.000    94.255    UART/USOUND/PLAYHZ/i___87__0_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.805 r  UART/USOUND/PLAYHZ/i___674_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.805    UART/USOUND/PLAYHZ/i___674_i_1_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.919 r  UART/USOUND/PLAYHZ/i___673_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.919    UART/USOUND/PLAYHZ/i___673_i_1_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.033 r  UART/USOUND/PLAYHZ/i___670_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.033    UART/USOUND/PLAYHZ/i___670_i_1_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.147 r  UART/USOUND/PLAYHZ/i___667_i_2/CO[3]
                         net (fo=1, routed)           0.000    95.147    UART/USOUND/PLAYHZ/i___667_i_2_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.261 r  UART/USOUND/PLAYHZ/i___668_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.261    UART/USOUND/PLAYHZ/i___668_i_1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    95.532 r  UART/USOUND/PLAYHZ/i___667_i_1/CO[0]
                         net (fo=29, routed)          2.225    97.757    UART/USOUND/PLAYHZ/i___667_i_1_n_3
    SLICE_X32Y56         LUT4 (Prop_lut4_I0_O)        0.373    98.130 r  UART/USOUND/PLAYHZ/i___83__0/O
                         net (fo=1, routed)           0.000    98.130    UART/USOUND/PLAYHZ/i___83__0_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.680 r  UART/USOUND/PLAYHZ/i___685_i_1/CO[3]
                         net (fo=1, routed)           0.000    98.680    UART/USOUND/PLAYHZ/i___685_i_1_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.794 r  UART/USOUND/PLAYHZ/i___684_i_1/CO[3]
                         net (fo=1, routed)           0.000    98.794    UART/USOUND/PLAYHZ/i___684_i_1_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.908 r  UART/USOUND/PLAYHZ/i___681_i_1/CO[3]
                         net (fo=1, routed)           0.000    98.908    UART/USOUND/PLAYHZ/i___681_i_1_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.022 r  UART/USOUND/PLAYHZ/i___679_i_1/CO[3]
                         net (fo=1, routed)           0.000    99.022    UART/USOUND/PLAYHZ/i___679_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.136 r  UART/USOUND/PLAYHZ/i___678_i_2/CO[3]
                         net (fo=1, routed)           0.000    99.136    UART/USOUND/PLAYHZ/i___678_i_2_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    99.407 r  UART/USOUND/PLAYHZ/i___678_i_1/CO[0]
                         net (fo=29, routed)          1.769   101.176    UART/USOUND/PLAYHZ/i___678_i_1_n_3
    SLICE_X33Y56         LUT2 (Prop_lut2_I0_O)        0.373   101.549 r  UART/USOUND/PLAYHZ/i___696_i_3/O
                         net (fo=1, routed)           0.000   101.549    UART/USOUND/PLAYHZ/i___696_i_3_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.950 r  UART/USOUND/PLAYHZ/i___696_i_1/CO[3]
                         net (fo=1, routed)           0.000   101.950    UART/USOUND/PLAYHZ/i___696_i_1_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.064 r  UART/USOUND/PLAYHZ/i___695_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.064    UART/USOUND/PLAYHZ/i___695_i_1_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.178 r  UART/USOUND/PLAYHZ/i___692_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.178    UART/USOUND/PLAYHZ/i___692_i_1_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.292 r  UART/USOUND/PLAYHZ/i___690_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.292    UART/USOUND/PLAYHZ/i___690_i_1_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.406 r  UART/USOUND/PLAYHZ/i___689_i_2/CO[3]
                         net (fo=1, routed)           0.000   102.406    UART/USOUND/PLAYHZ/i___689_i_2_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   102.677 r  UART/USOUND/PLAYHZ/i___689_i_1/CO[0]
                         net (fo=29, routed)          1.447   104.125    UART/USOUND/PLAYHZ/i___689_i_1_n_3
    SLICE_X34Y58         LUT2 (Prop_lut2_I0_O)        0.373   104.498 r  UART/USOUND/PLAYHZ/i___176_i_104/O
                         net (fo=1, routed)           0.000   104.498    UART/USOUND/PLAYHZ/i___176_i_104_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   105.031 r  UART/USOUND/PLAYHZ/i___176_i_84/CO[3]
                         net (fo=1, routed)           0.000   105.031    UART/USOUND/PLAYHZ/i___176_i_84_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.148 r  UART/USOUND/PLAYHZ/i___176_i_58/CO[3]
                         net (fo=1, routed)           0.000   105.148    UART/USOUND/PLAYHZ/i___176_i_58_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.265 r  UART/USOUND/PLAYHZ/i___176_i_38/CO[3]
                         net (fo=1, routed)           0.000   105.265    UART/USOUND/PLAYHZ/i___176_i_38_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.382 r  UART/USOUND/PLAYHZ/i___176_i_13/CO[3]
                         net (fo=1, routed)           0.000   105.382    UART/USOUND/PLAYHZ/i___176_i_13_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.499 f  UART/USOUND/PLAYHZ/i___176_i_4/CO[3]
                         net (fo=1, routed)           1.641   107.140    UART/USOUND/PLAYHZ/i___176_i_4_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I1_O)        0.124   107.264 r  UART/USOUND/PLAYHZ/i___176_i_1/O
                         net (fo=1, routed)           1.230   108.494    UART/USOUND/PLAYHZ/i___176_i_1_n_0
    SLICE_X56Y90         LUT4 (Prop_lut4_I0_O)        0.124   108.618 r  UART/USOUND/PLAYHZ/i___176/O
                         net (fo=1, routed)           0.000   108.618    UART/USOUND/PLAYHZ/i___176_n_0
    SLICE_X56Y90         FDRE                                         r  UART/USOUND/PLAYHZ/o_Sound_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.560ns  (logic 15.107ns (29.300%)  route 36.453ns (70.700%))
  Logic Levels:           54  (CARRY4=24 FDRE=1 LUT1=1 LUT2=4 LUT3=8 LUT4=4 LUT5=7 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[0]/C
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[0]/Q
                         net (fo=56, routed)          4.384     4.840    UART/UHANDLE/Data_Recieved[0]
    SLICE_X39Y106        LUT2 (Prop_lut2_I1_O)        0.124     4.964 r  UART/UHANDLE/i___267_0_i_11/O
                         net (fo=1, routed)           0.000     4.964    UART/UHANDLE/i___267_0_i_11_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.514 r  UART/UHANDLE/i___267_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.514    UART/UHANDLE/i___267_0_i_5_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.628 r  UART/UHANDLE/i___267_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.628    UART/UHANDLE/i___267_0_i_2_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.785 r  UART/UHANDLE/geld_reg[15]_i_20/CO[1]
                         net (fo=3, routed)           0.616     6.400    UART/UHANDLE/r_RX_Byte_reg[7][0]
    SLICE_X40Y108        LUT3 (Prop_lut3_I1_O)        0.329     6.729 f  UART/UHANDLE/geld[15]_i_21/O
                         net (fo=2, routed)           0.846     7.576    UART/UHANDLE/geld[15]_i_21_n_0
    SLICE_X39Y109        LUT5 (Prop_lut5_I3_O)        0.152     7.728 r  UART/UHANDLE/geld[15]_i_13/O
                         net (fo=2, routed)           0.712     8.440    UART/UHANDLE/geld[15]_i_13_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I0_O)        0.332     8.772 r  UART/UHANDLE/geld[15]_i_17/O
                         net (fo=1, routed)           0.000     8.772    UART/UHANDLE/geld[15]_i_17_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.304 r  UART/UHANDLE/geld_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.304    UART/UHANDLE/geld_reg[15]_i_8_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.526 r  UART/UHANDLE/geld_reg[15]_i_7/O[0]
                         net (fo=1, routed)           0.944    10.470    UART/UHANDLE/geld1[15]
    SLICE_X36Y107        LUT3 (Prop_lut3_I2_O)        0.299    10.769 r  UART/UHANDLE/geld[15]_i_3/O
                         net (fo=1, routed)           0.000    10.769    UART/UHANDLE/geld[15]_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.170 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.170    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  UART/UHANDLE/geld_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.284    UART/UHANDLE/geld_reg[19]_i_2_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  UART/UHANDLE/geld_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.398    UART/UHANDLE/geld_reg[23]_i_2_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.512 r  UART/UHANDLE/geld_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.512    UART/UHANDLE/geld_reg[27]_i_2_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.825 r  UART/UHANDLE/i___244__0_i_1/O[3]
                         net (fo=8, routed)           1.837    13.662    UART/UHANDLE/geld[31]
    SLICE_X21Y113        LUT4 (Prop_lut4_I0_O)        0.306    13.968 r  UART/UHANDLE/i___244__0/O
                         net (fo=159, routed)         3.836    17.804    UART/UHANDLE/i___244__0_n_0
    SLICE_X34Y106        LUT3 (Prop_lut3_I2_O)        0.124    17.928 r  UART/UHANDLE/i___108_i_1/O
                         net (fo=90, routed)          2.671    20.598    UART/UHANDLE/i___108_i_1_n_0
    SLICE_X19Y105        LUT3 (Prop_lut3_I1_O)        0.152    20.750 r  UART/UHANDLE/i___97_i_58/O
                         net (fo=4, routed)           1.168    21.918    UART/UHANDLE/i___97_i_58_n_0
    SLICE_X19Y109        LUT4 (Prop_lut4_I0_O)        0.326    22.244 r  UART/UHANDLE/i___278_i_48/O
                         net (fo=1, routed)           0.000    22.244    UART/UHANDLE/i___278_i_48_n_0
    SLICE_X19Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.794 r  UART/UHANDLE/i___278_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.794    UART/UHANDLE/i___278_i_40_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.107 r  UART/UHANDLE/i___278_i_23/O[3]
                         net (fo=3, routed)           0.724    23.832    UART/UHANDLE/i___278_i_23_n_4
    SLICE_X15Y110        LUT3 (Prop_lut3_I2_O)        0.306    24.138 r  UART/UHANDLE/i___99_i_37/O
                         net (fo=2, routed)           1.137    25.274    UART/UHANDLE/i___99_i_37_n_0
    SLICE_X15Y110        LUT5 (Prop_lut5_I4_O)        0.154    25.428 r  UART/UHANDLE/i___99_i_13/O
                         net (fo=2, routed)           0.957    26.385    UART/UHANDLE/i___99_i_13_n_0
    SLICE_X17Y110        LUT6 (Prop_lut6_I0_O)        0.327    26.712 r  UART/UHANDLE/i___99_i_17/O
                         net (fo=1, routed)           0.000    26.712    UART/UHANDLE/i___99_i_17_n_0
    SLICE_X17Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.110 r  UART/UHANDLE/i___99_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.110    UART/UHANDLE/i___99_i_2_n_0
    SLICE_X17Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.332 r  UART/UHANDLE/i___99_i_1/O[0]
                         net (fo=11, routed)          1.002    28.334    UART/UHANDLE/i___99_i_1_n_7
    SLICE_X16Y112        LUT3 (Prop_lut3_I0_O)        0.329    28.663 r  UART/UHANDLE/i___169_i_2/O
                         net (fo=2, routed)           0.811    29.474    UART/UHANDLE/i___169_i_2_n_0
    SLICE_X16Y112        LUT4 (Prop_lut4_I3_O)        0.327    29.801 r  UART/UHANDLE/i___169_i_4/O
                         net (fo=1, routed)           0.000    29.801    UART/UHANDLE/i___169_i_4_n_0
    SLICE_X16Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    30.049 r  UART/UHANDLE/i___169_i_1/O[3]
                         net (fo=1, routed)           0.821    30.871    UART/UHANDLE/i___169_i_1_n_4
    SLICE_X15Y112        LUT2 (Prop_lut2_I1_O)        0.306    31.177 r  UART/UHANDLE/i___176_i_3/O
                         net (fo=1, routed)           0.000    31.177    UART/UHANDLE/i___176_i_3_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    31.425 r  UART/UHANDLE/i___176_i_1/O[2]
                         net (fo=1, routed)           0.837    32.262    UART/UHANDLE/i___176_i_1_n_5
    SLICE_X14Y110        LUT2 (Prop_lut2_I1_O)        0.302    32.564 r  UART/UHANDLE/i___188/O
                         net (fo=1, routed)           0.000    32.564    UART/UHANDLE/i___188_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    32.819 f  UART/UHANDLE/i___88_i_13/O[3]
                         net (fo=3, routed)           1.055    33.873    UART/UHANDLE/i___88_i_13_n_4
    SLICE_X12Y111        LUT1 (Prop_lut1_I0_O)        0.307    34.180 r  UART/UHANDLE/i___88_i_22/O
                         net (fo=1, routed)           0.000    34.180    UART/UHANDLE/i___88_i_22_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.556 r  UART/UHANDLE/i___88_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.556    UART/UHANDLE/i___88_i_10_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.785 r  UART/UHANDLE/i___88_i_4/CO[2]
                         net (fo=32, routed)          1.038    35.823    UART/UHANDLE/i___88_i_4_n_1
    SLICE_X13Y113        LUT3 (Prop_lut3_I1_O)        0.336    36.159 f  UART/UHANDLE/i___92_i_1/O
                         net (fo=13, routed)          0.999    37.158    UART/UHANDLE/i___92_i_1_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I4_O)        0.326    37.484 f  UART/UHANDLE/i___88_i_7/O
                         net (fo=5, routed)           0.883    38.367    UART/UHANDLE/i___88_i_7_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I5_O)        0.124    38.491 r  UART/UHANDLE/i___88_i_2/O
                         net (fo=35, routed)          1.558    40.049    UART/UHANDLE/i___88_i_2_n_0
    SLICE_X11Y115        LUT5 (Prop_lut5_I2_O)        0.152    40.201 r  UART/UHANDLE/i___92/O
                         net (fo=3, routed)           0.315    40.515    UART/UHANDLE/i___92_n_0
    SLICE_X11Y114        LUT5 (Prop_lut5_I4_O)        0.326    40.841 r  UART/UHANDLE/i___91_i_9/O
                         net (fo=2, routed)           1.033    41.875    UART/UHANDLE/i___91_i_9_n_0
    SLICE_X9Y114         LUT3 (Prop_lut3_I0_O)        0.124    41.999 r  UART/UHANDLE/i___91_i_10/O
                         net (fo=1, routed)           0.000    41.999    UART/UHANDLE/i___91_i_10_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.397 r  UART/UHANDLE/i___91_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.397    UART/UHANDLE/i___91_i_3_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.619 r  UART/UHANDLE/i___91_i_2/O[0]
                         net (fo=2, routed)           0.814    43.433    UART/UHANDLE/i___91_i_2_n_7
    SLICE_X8Y114         LUT5 (Prop_lut5_I0_O)        0.299    43.732 r  UART/UHANDLE/i___89_i_36/O
                         net (fo=2, routed)           0.822    44.554    UART/UHANDLE/i___89_i_36_n_0
    SLICE_X8Y115         LUT4 (Prop_lut4_I3_O)        0.124    44.678 r  UART/UHANDLE/i___89_i_39/O
                         net (fo=1, routed)           0.000    44.678    UART/UHANDLE/i___89_i_39_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.054 r  UART/UHANDLE/i___89_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.054    UART/UHANDLE/i___89_i_20_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.273 r  UART/UHANDLE/i___89_i_8/O[0]
                         net (fo=2, routed)           1.032    46.305    UART/UHANDLE/i___89_i_8_n_7
    SLICE_X11Y115        LUT2 (Prop_lut2_I0_O)        0.323    46.628 r  UART/UHANDLE/i___89_i_15/O
                         net (fo=2, routed)           0.533    47.161    UART/UHANDLE/i___89_i_15_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.772    47.933 f  UART/UHANDLE/i___89_i_6/CO[2]
                         net (fo=4, routed)           0.986    48.919    UART/UHANDLE/i___89_i_6_n_1
    SLICE_X10Y113        LUT5 (Prop_lut5_I0_O)        0.310    49.229 r  UART/UHANDLE/i___89_i_2/O
                         net (fo=1, routed)           0.828    50.057    UART/UHANDLE/i___89_i_2_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I2_O)        0.124    50.181 r  UART/UHANDLE/i___89/O
                         net (fo=1, routed)           1.255    51.436    UART/UHANDLE/i___89_n_0
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.124    51.560 r  UART/UHANDLE/Number[3]_i_3/O
                         net (fo=1, routed)           0.000    51.560    UART/UHANDLE/Number[3]_i_3_n_0
    SLICE_X7Y107         FDRE                                         r  UART/UHANDLE/Number_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.263ns  (logic 15.107ns (29.470%)  route 36.156ns (70.530%))
  Logic Levels:           54  (CARRY4=24 FDRE=1 LUT1=1 LUT2=4 LUT3=8 LUT4=4 LUT5=5 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[0]/C
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[0]/Q
                         net (fo=56, routed)          4.384     4.840    UART/UHANDLE/Data_Recieved[0]
    SLICE_X39Y106        LUT2 (Prop_lut2_I1_O)        0.124     4.964 r  UART/UHANDLE/i___267_0_i_11/O
                         net (fo=1, routed)           0.000     4.964    UART/UHANDLE/i___267_0_i_11_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.514 r  UART/UHANDLE/i___267_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.514    UART/UHANDLE/i___267_0_i_5_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.628 r  UART/UHANDLE/i___267_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.628    UART/UHANDLE/i___267_0_i_2_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.785 r  UART/UHANDLE/geld_reg[15]_i_20/CO[1]
                         net (fo=3, routed)           0.616     6.400    UART/UHANDLE/r_RX_Byte_reg[7][0]
    SLICE_X40Y108        LUT3 (Prop_lut3_I1_O)        0.329     6.729 f  UART/UHANDLE/geld[15]_i_21/O
                         net (fo=2, routed)           0.846     7.576    UART/UHANDLE/geld[15]_i_21_n_0
    SLICE_X39Y109        LUT5 (Prop_lut5_I3_O)        0.152     7.728 r  UART/UHANDLE/geld[15]_i_13/O
                         net (fo=2, routed)           0.712     8.440    UART/UHANDLE/geld[15]_i_13_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I0_O)        0.332     8.772 r  UART/UHANDLE/geld[15]_i_17/O
                         net (fo=1, routed)           0.000     8.772    UART/UHANDLE/geld[15]_i_17_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.304 r  UART/UHANDLE/geld_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.304    UART/UHANDLE/geld_reg[15]_i_8_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.526 r  UART/UHANDLE/geld_reg[15]_i_7/O[0]
                         net (fo=1, routed)           0.944    10.470    UART/UHANDLE/geld1[15]
    SLICE_X36Y107        LUT3 (Prop_lut3_I2_O)        0.299    10.769 r  UART/UHANDLE/geld[15]_i_3/O
                         net (fo=1, routed)           0.000    10.769    UART/UHANDLE/geld[15]_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.170 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.170    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  UART/UHANDLE/geld_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.284    UART/UHANDLE/geld_reg[19]_i_2_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  UART/UHANDLE/geld_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.398    UART/UHANDLE/geld_reg[23]_i_2_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.512 r  UART/UHANDLE/geld_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.512    UART/UHANDLE/geld_reg[27]_i_2_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.825 r  UART/UHANDLE/i___244__0_i_1/O[3]
                         net (fo=8, routed)           1.837    13.662    UART/UHANDLE/geld[31]
    SLICE_X21Y113        LUT4 (Prop_lut4_I0_O)        0.306    13.968 r  UART/UHANDLE/i___244__0/O
                         net (fo=159, routed)         3.836    17.804    UART/UHANDLE/i___244__0_n_0
    SLICE_X34Y106        LUT3 (Prop_lut3_I2_O)        0.124    17.928 r  UART/UHANDLE/i___108_i_1/O
                         net (fo=90, routed)          2.671    20.598    UART/UHANDLE/i___108_i_1_n_0
    SLICE_X19Y105        LUT3 (Prop_lut3_I1_O)        0.152    20.750 r  UART/UHANDLE/i___97_i_58/O
                         net (fo=4, routed)           1.168    21.918    UART/UHANDLE/i___97_i_58_n_0
    SLICE_X19Y109        LUT4 (Prop_lut4_I0_O)        0.326    22.244 r  UART/UHANDLE/i___278_i_48/O
                         net (fo=1, routed)           0.000    22.244    UART/UHANDLE/i___278_i_48_n_0
    SLICE_X19Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.794 r  UART/UHANDLE/i___278_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.794    UART/UHANDLE/i___278_i_40_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.107 r  UART/UHANDLE/i___278_i_23/O[3]
                         net (fo=3, routed)           0.724    23.832    UART/UHANDLE/i___278_i_23_n_4
    SLICE_X15Y110        LUT3 (Prop_lut3_I2_O)        0.306    24.138 r  UART/UHANDLE/i___99_i_37/O
                         net (fo=2, routed)           1.137    25.274    UART/UHANDLE/i___99_i_37_n_0
    SLICE_X15Y110        LUT5 (Prop_lut5_I4_O)        0.154    25.428 r  UART/UHANDLE/i___99_i_13/O
                         net (fo=2, routed)           0.957    26.385    UART/UHANDLE/i___99_i_13_n_0
    SLICE_X17Y110        LUT6 (Prop_lut6_I0_O)        0.327    26.712 r  UART/UHANDLE/i___99_i_17/O
                         net (fo=1, routed)           0.000    26.712    UART/UHANDLE/i___99_i_17_n_0
    SLICE_X17Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.110 r  UART/UHANDLE/i___99_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.110    UART/UHANDLE/i___99_i_2_n_0
    SLICE_X17Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.332 r  UART/UHANDLE/i___99_i_1/O[0]
                         net (fo=11, routed)          1.002    28.334    UART/UHANDLE/i___99_i_1_n_7
    SLICE_X16Y112        LUT3 (Prop_lut3_I0_O)        0.329    28.663 r  UART/UHANDLE/i___169_i_2/O
                         net (fo=2, routed)           0.811    29.474    UART/UHANDLE/i___169_i_2_n_0
    SLICE_X16Y112        LUT4 (Prop_lut4_I3_O)        0.327    29.801 r  UART/UHANDLE/i___169_i_4/O
                         net (fo=1, routed)           0.000    29.801    UART/UHANDLE/i___169_i_4_n_0
    SLICE_X16Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    30.049 r  UART/UHANDLE/i___169_i_1/O[3]
                         net (fo=1, routed)           0.821    30.871    UART/UHANDLE/i___169_i_1_n_4
    SLICE_X15Y112        LUT2 (Prop_lut2_I1_O)        0.306    31.177 r  UART/UHANDLE/i___176_i_3/O
                         net (fo=1, routed)           0.000    31.177    UART/UHANDLE/i___176_i_3_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    31.425 r  UART/UHANDLE/i___176_i_1/O[2]
                         net (fo=1, routed)           0.837    32.262    UART/UHANDLE/i___176_i_1_n_5
    SLICE_X14Y110        LUT2 (Prop_lut2_I1_O)        0.302    32.564 r  UART/UHANDLE/i___188/O
                         net (fo=1, routed)           0.000    32.564    UART/UHANDLE/i___188_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    32.819 f  UART/UHANDLE/i___88_i_13/O[3]
                         net (fo=3, routed)           1.055    33.873    UART/UHANDLE/i___88_i_13_n_4
    SLICE_X12Y111        LUT1 (Prop_lut1_I0_O)        0.307    34.180 r  UART/UHANDLE/i___88_i_22/O
                         net (fo=1, routed)           0.000    34.180    UART/UHANDLE/i___88_i_22_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.556 r  UART/UHANDLE/i___88_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.556    UART/UHANDLE/i___88_i_10_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.785 r  UART/UHANDLE/i___88_i_4/CO[2]
                         net (fo=32, routed)          1.038    35.823    UART/UHANDLE/i___88_i_4_n_1
    SLICE_X13Y113        LUT3 (Prop_lut3_I1_O)        0.336    36.159 f  UART/UHANDLE/i___92_i_1/O
                         net (fo=13, routed)          0.999    37.158    UART/UHANDLE/i___92_i_1_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I4_O)        0.326    37.484 f  UART/UHANDLE/i___88_i_7/O
                         net (fo=5, routed)           0.883    38.367    UART/UHANDLE/i___88_i_7_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I5_O)        0.124    38.491 r  UART/UHANDLE/i___88_i_2/O
                         net (fo=35, routed)          1.558    40.049    UART/UHANDLE/i___88_i_2_n_0
    SLICE_X11Y115        LUT5 (Prop_lut5_I2_O)        0.152    40.201 r  UART/UHANDLE/i___92/O
                         net (fo=3, routed)           0.315    40.515    UART/UHANDLE/i___92_n_0
    SLICE_X11Y114        LUT5 (Prop_lut5_I4_O)        0.326    40.841 r  UART/UHANDLE/i___91_i_9/O
                         net (fo=2, routed)           1.033    41.875    UART/UHANDLE/i___91_i_9_n_0
    SLICE_X9Y114         LUT3 (Prop_lut3_I0_O)        0.124    41.999 r  UART/UHANDLE/i___91_i_10/O
                         net (fo=1, routed)           0.000    41.999    UART/UHANDLE/i___91_i_10_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.397 r  UART/UHANDLE/i___91_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.397    UART/UHANDLE/i___91_i_3_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.619 r  UART/UHANDLE/i___91_i_2/O[0]
                         net (fo=2, routed)           0.814    43.433    UART/UHANDLE/i___91_i_2_n_7
    SLICE_X8Y114         LUT5 (Prop_lut5_I0_O)        0.299    43.732 r  UART/UHANDLE/i___89_i_36/O
                         net (fo=2, routed)           0.822    44.554    UART/UHANDLE/i___89_i_36_n_0
    SLICE_X8Y115         LUT4 (Prop_lut4_I3_O)        0.124    44.678 r  UART/UHANDLE/i___89_i_39/O
                         net (fo=1, routed)           0.000    44.678    UART/UHANDLE/i___89_i_39_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.054 r  UART/UHANDLE/i___89_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.054    UART/UHANDLE/i___89_i_20_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.273 r  UART/UHANDLE/i___89_i_8/O[0]
                         net (fo=2, routed)           1.032    46.305    UART/UHANDLE/i___89_i_8_n_7
    SLICE_X11Y115        LUT2 (Prop_lut2_I0_O)        0.323    46.628 r  UART/UHANDLE/i___89_i_15/O
                         net (fo=2, routed)           0.533    47.161    UART/UHANDLE/i___89_i_15_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.772    47.933 r  UART/UHANDLE/i___89_i_6/CO[2]
                         net (fo=4, routed)           0.969    48.902    UART/UHANDLE/i___89_i_6_n_1
    SLICE_X10Y113        LUT6 (Prop_lut6_I5_O)        0.310    49.212 r  UART/UHANDLE/Number[2]_i_7/O
                         net (fo=1, routed)           1.116    50.328    UART/UHANDLE/Number[2]_i_7_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I5_O)        0.124    50.452 r  UART/UHANDLE/Number[2]_i_3/O
                         net (fo=1, routed)           0.686    51.139    UART/UHANDLE/Number[2]_i_3_n_0
    SLICE_X6Y106         LUT6 (Prop_lut6_I3_O)        0.124    51.263 r  UART/UHANDLE/Number[2]_i_1/O
                         net (fo=1, routed)           0.000    51.263    UART/UHANDLE/Number[2]_i_1_n_0
    SLICE_X6Y106         FDRE                                         r  UART/UHANDLE/Number_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.226ns  (logic 15.107ns (29.491%)  route 36.119ns (70.509%))
  Logic Levels:           54  (CARRY4=24 FDRE=1 LUT1=1 LUT2=4 LUT3=8 LUT4=4 LUT5=5 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[0]/C
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[0]/Q
                         net (fo=56, routed)          4.384     4.840    UART/UHANDLE/Data_Recieved[0]
    SLICE_X39Y106        LUT2 (Prop_lut2_I1_O)        0.124     4.964 r  UART/UHANDLE/i___267_0_i_11/O
                         net (fo=1, routed)           0.000     4.964    UART/UHANDLE/i___267_0_i_11_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.514 r  UART/UHANDLE/i___267_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.514    UART/UHANDLE/i___267_0_i_5_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.628 r  UART/UHANDLE/i___267_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.628    UART/UHANDLE/i___267_0_i_2_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.785 r  UART/UHANDLE/geld_reg[15]_i_20/CO[1]
                         net (fo=3, routed)           0.616     6.400    UART/UHANDLE/r_RX_Byte_reg[7][0]
    SLICE_X40Y108        LUT3 (Prop_lut3_I1_O)        0.329     6.729 f  UART/UHANDLE/geld[15]_i_21/O
                         net (fo=2, routed)           0.846     7.576    UART/UHANDLE/geld[15]_i_21_n_0
    SLICE_X39Y109        LUT5 (Prop_lut5_I3_O)        0.152     7.728 r  UART/UHANDLE/geld[15]_i_13/O
                         net (fo=2, routed)           0.712     8.440    UART/UHANDLE/geld[15]_i_13_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I0_O)        0.332     8.772 r  UART/UHANDLE/geld[15]_i_17/O
                         net (fo=1, routed)           0.000     8.772    UART/UHANDLE/geld[15]_i_17_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.304 r  UART/UHANDLE/geld_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.304    UART/UHANDLE/geld_reg[15]_i_8_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.526 r  UART/UHANDLE/geld_reg[15]_i_7/O[0]
                         net (fo=1, routed)           0.944    10.470    UART/UHANDLE/geld1[15]
    SLICE_X36Y107        LUT3 (Prop_lut3_I2_O)        0.299    10.769 r  UART/UHANDLE/geld[15]_i_3/O
                         net (fo=1, routed)           0.000    10.769    UART/UHANDLE/geld[15]_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.170 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.170    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  UART/UHANDLE/geld_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.284    UART/UHANDLE/geld_reg[19]_i_2_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  UART/UHANDLE/geld_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.398    UART/UHANDLE/geld_reg[23]_i_2_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.512 r  UART/UHANDLE/geld_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.512    UART/UHANDLE/geld_reg[27]_i_2_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.825 r  UART/UHANDLE/i___244__0_i_1/O[3]
                         net (fo=8, routed)           1.837    13.662    UART/UHANDLE/geld[31]
    SLICE_X21Y113        LUT4 (Prop_lut4_I0_O)        0.306    13.968 r  UART/UHANDLE/i___244__0/O
                         net (fo=159, routed)         3.836    17.804    UART/UHANDLE/i___244__0_n_0
    SLICE_X34Y106        LUT3 (Prop_lut3_I2_O)        0.124    17.928 r  UART/UHANDLE/i___108_i_1/O
                         net (fo=90, routed)          2.671    20.598    UART/UHANDLE/i___108_i_1_n_0
    SLICE_X19Y105        LUT3 (Prop_lut3_I1_O)        0.152    20.750 r  UART/UHANDLE/i___97_i_58/O
                         net (fo=4, routed)           1.168    21.918    UART/UHANDLE/i___97_i_58_n_0
    SLICE_X19Y109        LUT4 (Prop_lut4_I0_O)        0.326    22.244 r  UART/UHANDLE/i___278_i_48/O
                         net (fo=1, routed)           0.000    22.244    UART/UHANDLE/i___278_i_48_n_0
    SLICE_X19Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.794 r  UART/UHANDLE/i___278_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.794    UART/UHANDLE/i___278_i_40_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.107 r  UART/UHANDLE/i___278_i_23/O[3]
                         net (fo=3, routed)           0.724    23.832    UART/UHANDLE/i___278_i_23_n_4
    SLICE_X15Y110        LUT3 (Prop_lut3_I2_O)        0.306    24.138 r  UART/UHANDLE/i___99_i_37/O
                         net (fo=2, routed)           1.137    25.274    UART/UHANDLE/i___99_i_37_n_0
    SLICE_X15Y110        LUT5 (Prop_lut5_I4_O)        0.154    25.428 r  UART/UHANDLE/i___99_i_13/O
                         net (fo=2, routed)           0.957    26.385    UART/UHANDLE/i___99_i_13_n_0
    SLICE_X17Y110        LUT6 (Prop_lut6_I0_O)        0.327    26.712 r  UART/UHANDLE/i___99_i_17/O
                         net (fo=1, routed)           0.000    26.712    UART/UHANDLE/i___99_i_17_n_0
    SLICE_X17Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.110 r  UART/UHANDLE/i___99_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.110    UART/UHANDLE/i___99_i_2_n_0
    SLICE_X17Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.332 r  UART/UHANDLE/i___99_i_1/O[0]
                         net (fo=11, routed)          1.002    28.334    UART/UHANDLE/i___99_i_1_n_7
    SLICE_X16Y112        LUT3 (Prop_lut3_I0_O)        0.329    28.663 r  UART/UHANDLE/i___169_i_2/O
                         net (fo=2, routed)           0.811    29.474    UART/UHANDLE/i___169_i_2_n_0
    SLICE_X16Y112        LUT4 (Prop_lut4_I3_O)        0.327    29.801 r  UART/UHANDLE/i___169_i_4/O
                         net (fo=1, routed)           0.000    29.801    UART/UHANDLE/i___169_i_4_n_0
    SLICE_X16Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    30.049 r  UART/UHANDLE/i___169_i_1/O[3]
                         net (fo=1, routed)           0.821    30.871    UART/UHANDLE/i___169_i_1_n_4
    SLICE_X15Y112        LUT2 (Prop_lut2_I1_O)        0.306    31.177 r  UART/UHANDLE/i___176_i_3/O
                         net (fo=1, routed)           0.000    31.177    UART/UHANDLE/i___176_i_3_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    31.425 r  UART/UHANDLE/i___176_i_1/O[2]
                         net (fo=1, routed)           0.837    32.262    UART/UHANDLE/i___176_i_1_n_5
    SLICE_X14Y110        LUT2 (Prop_lut2_I1_O)        0.302    32.564 r  UART/UHANDLE/i___188/O
                         net (fo=1, routed)           0.000    32.564    UART/UHANDLE/i___188_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    32.819 f  UART/UHANDLE/i___88_i_13/O[3]
                         net (fo=3, routed)           1.055    33.873    UART/UHANDLE/i___88_i_13_n_4
    SLICE_X12Y111        LUT1 (Prop_lut1_I0_O)        0.307    34.180 r  UART/UHANDLE/i___88_i_22/O
                         net (fo=1, routed)           0.000    34.180    UART/UHANDLE/i___88_i_22_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.556 r  UART/UHANDLE/i___88_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.556    UART/UHANDLE/i___88_i_10_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.785 r  UART/UHANDLE/i___88_i_4/CO[2]
                         net (fo=32, routed)          1.038    35.823    UART/UHANDLE/i___88_i_4_n_1
    SLICE_X13Y113        LUT3 (Prop_lut3_I1_O)        0.336    36.159 f  UART/UHANDLE/i___92_i_1/O
                         net (fo=13, routed)          0.999    37.158    UART/UHANDLE/i___92_i_1_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I4_O)        0.326    37.484 f  UART/UHANDLE/i___88_i_7/O
                         net (fo=5, routed)           0.883    38.367    UART/UHANDLE/i___88_i_7_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I5_O)        0.124    38.491 r  UART/UHANDLE/i___88_i_2/O
                         net (fo=35, routed)          1.558    40.049    UART/UHANDLE/i___88_i_2_n_0
    SLICE_X11Y115        LUT5 (Prop_lut5_I2_O)        0.152    40.201 r  UART/UHANDLE/i___92/O
                         net (fo=3, routed)           0.315    40.515    UART/UHANDLE/i___92_n_0
    SLICE_X11Y114        LUT5 (Prop_lut5_I4_O)        0.326    40.841 r  UART/UHANDLE/i___91_i_9/O
                         net (fo=2, routed)           1.033    41.875    UART/UHANDLE/i___91_i_9_n_0
    SLICE_X9Y114         LUT3 (Prop_lut3_I0_O)        0.124    41.999 r  UART/UHANDLE/i___91_i_10/O
                         net (fo=1, routed)           0.000    41.999    UART/UHANDLE/i___91_i_10_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.397 r  UART/UHANDLE/i___91_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.397    UART/UHANDLE/i___91_i_3_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.619 r  UART/UHANDLE/i___91_i_2/O[0]
                         net (fo=2, routed)           0.814    43.433    UART/UHANDLE/i___91_i_2_n_7
    SLICE_X8Y114         LUT5 (Prop_lut5_I0_O)        0.299    43.732 r  UART/UHANDLE/i___89_i_36/O
                         net (fo=2, routed)           0.822    44.554    UART/UHANDLE/i___89_i_36_n_0
    SLICE_X8Y115         LUT4 (Prop_lut4_I3_O)        0.124    44.678 r  UART/UHANDLE/i___89_i_39/O
                         net (fo=1, routed)           0.000    44.678    UART/UHANDLE/i___89_i_39_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.054 r  UART/UHANDLE/i___89_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.054    UART/UHANDLE/i___89_i_20_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.273 r  UART/UHANDLE/i___89_i_8/O[0]
                         net (fo=2, routed)           1.032    46.305    UART/UHANDLE/i___89_i_8_n_7
    SLICE_X11Y115        LUT2 (Prop_lut2_I0_O)        0.323    46.628 r  UART/UHANDLE/i___89_i_15/O
                         net (fo=2, routed)           0.533    47.161    UART/UHANDLE/i___89_i_15_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.772    47.933 f  UART/UHANDLE/i___89_i_6/CO[2]
                         net (fo=4, routed)           0.837    48.770    UART/UHANDLE/i___89_i_6_n_1
    SLICE_X10Y113        LUT6 (Prop_lut6_I5_O)        0.310    49.080 r  UART/UHANDLE/Number[1]_i_7/O
                         net (fo=1, routed)           0.707    49.787    UART/UHANDLE/Number[1]_i_7_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I3_O)        0.124    49.911 r  UART/UHANDLE/Number[1]_i_3/O
                         net (fo=1, routed)           1.191    51.102    UART/UHANDLE/Number[1]_i_3_n_0
    SLICE_X6Y106         LUT6 (Prop_lut6_I3_O)        0.124    51.226 r  UART/UHANDLE/Number[1]_i_1/O
                         net (fo=1, routed)           0.000    51.226    UART/UHANDLE/Number[1]_i_1_n_0
    SLICE_X6Y106         FDRE                                         r  UART/UHANDLE/Number_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.104ns  (logic 15.107ns (29.561%)  route 35.997ns (70.439%))
  Logic Levels:           54  (CARRY4=24 FDRE=1 LUT1=1 LUT2=4 LUT3=8 LUT4=4 LUT5=6 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[0]/C
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[0]/Q
                         net (fo=56, routed)          4.384     4.840    UART/UHANDLE/Data_Recieved[0]
    SLICE_X39Y106        LUT2 (Prop_lut2_I1_O)        0.124     4.964 r  UART/UHANDLE/i___267_0_i_11/O
                         net (fo=1, routed)           0.000     4.964    UART/UHANDLE/i___267_0_i_11_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.514 r  UART/UHANDLE/i___267_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.514    UART/UHANDLE/i___267_0_i_5_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.628 r  UART/UHANDLE/i___267_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.628    UART/UHANDLE/i___267_0_i_2_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.785 r  UART/UHANDLE/geld_reg[15]_i_20/CO[1]
                         net (fo=3, routed)           0.616     6.400    UART/UHANDLE/r_RX_Byte_reg[7][0]
    SLICE_X40Y108        LUT3 (Prop_lut3_I1_O)        0.329     6.729 f  UART/UHANDLE/geld[15]_i_21/O
                         net (fo=2, routed)           0.846     7.576    UART/UHANDLE/geld[15]_i_21_n_0
    SLICE_X39Y109        LUT5 (Prop_lut5_I3_O)        0.152     7.728 r  UART/UHANDLE/geld[15]_i_13/O
                         net (fo=2, routed)           0.712     8.440    UART/UHANDLE/geld[15]_i_13_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I0_O)        0.332     8.772 r  UART/UHANDLE/geld[15]_i_17/O
                         net (fo=1, routed)           0.000     8.772    UART/UHANDLE/geld[15]_i_17_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.304 r  UART/UHANDLE/geld_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.304    UART/UHANDLE/geld_reg[15]_i_8_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.526 r  UART/UHANDLE/geld_reg[15]_i_7/O[0]
                         net (fo=1, routed)           0.944    10.470    UART/UHANDLE/geld1[15]
    SLICE_X36Y107        LUT3 (Prop_lut3_I2_O)        0.299    10.769 r  UART/UHANDLE/geld[15]_i_3/O
                         net (fo=1, routed)           0.000    10.769    UART/UHANDLE/geld[15]_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.170 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.170    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  UART/UHANDLE/geld_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.284    UART/UHANDLE/geld_reg[19]_i_2_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  UART/UHANDLE/geld_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.398    UART/UHANDLE/geld_reg[23]_i_2_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.512 r  UART/UHANDLE/geld_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.512    UART/UHANDLE/geld_reg[27]_i_2_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.825 r  UART/UHANDLE/i___244__0_i_1/O[3]
                         net (fo=8, routed)           1.837    13.662    UART/UHANDLE/geld[31]
    SLICE_X21Y113        LUT4 (Prop_lut4_I0_O)        0.306    13.968 r  UART/UHANDLE/i___244__0/O
                         net (fo=159, routed)         3.836    17.804    UART/UHANDLE/i___244__0_n_0
    SLICE_X34Y106        LUT3 (Prop_lut3_I2_O)        0.124    17.928 r  UART/UHANDLE/i___108_i_1/O
                         net (fo=90, routed)          2.671    20.598    UART/UHANDLE/i___108_i_1_n_0
    SLICE_X19Y105        LUT3 (Prop_lut3_I1_O)        0.152    20.750 r  UART/UHANDLE/i___97_i_58/O
                         net (fo=4, routed)           1.168    21.918    UART/UHANDLE/i___97_i_58_n_0
    SLICE_X19Y109        LUT4 (Prop_lut4_I0_O)        0.326    22.244 r  UART/UHANDLE/i___278_i_48/O
                         net (fo=1, routed)           0.000    22.244    UART/UHANDLE/i___278_i_48_n_0
    SLICE_X19Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.794 r  UART/UHANDLE/i___278_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.794    UART/UHANDLE/i___278_i_40_n_0
    SLICE_X19Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.107 r  UART/UHANDLE/i___278_i_23/O[3]
                         net (fo=3, routed)           0.724    23.832    UART/UHANDLE/i___278_i_23_n_4
    SLICE_X15Y110        LUT3 (Prop_lut3_I2_O)        0.306    24.138 r  UART/UHANDLE/i___99_i_37/O
                         net (fo=2, routed)           1.137    25.274    UART/UHANDLE/i___99_i_37_n_0
    SLICE_X15Y110        LUT5 (Prop_lut5_I4_O)        0.154    25.428 r  UART/UHANDLE/i___99_i_13/O
                         net (fo=2, routed)           0.957    26.385    UART/UHANDLE/i___99_i_13_n_0
    SLICE_X17Y110        LUT6 (Prop_lut6_I0_O)        0.327    26.712 r  UART/UHANDLE/i___99_i_17/O
                         net (fo=1, routed)           0.000    26.712    UART/UHANDLE/i___99_i_17_n_0
    SLICE_X17Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.110 r  UART/UHANDLE/i___99_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.110    UART/UHANDLE/i___99_i_2_n_0
    SLICE_X17Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.332 r  UART/UHANDLE/i___99_i_1/O[0]
                         net (fo=11, routed)          1.002    28.334    UART/UHANDLE/i___99_i_1_n_7
    SLICE_X16Y112        LUT3 (Prop_lut3_I0_O)        0.329    28.663 r  UART/UHANDLE/i___169_i_2/O
                         net (fo=2, routed)           0.811    29.474    UART/UHANDLE/i___169_i_2_n_0
    SLICE_X16Y112        LUT4 (Prop_lut4_I3_O)        0.327    29.801 r  UART/UHANDLE/i___169_i_4/O
                         net (fo=1, routed)           0.000    29.801    UART/UHANDLE/i___169_i_4_n_0
    SLICE_X16Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    30.049 r  UART/UHANDLE/i___169_i_1/O[3]
                         net (fo=1, routed)           0.821    30.871    UART/UHANDLE/i___169_i_1_n_4
    SLICE_X15Y112        LUT2 (Prop_lut2_I1_O)        0.306    31.177 r  UART/UHANDLE/i___176_i_3/O
                         net (fo=1, routed)           0.000    31.177    UART/UHANDLE/i___176_i_3_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    31.425 r  UART/UHANDLE/i___176_i_1/O[2]
                         net (fo=1, routed)           0.837    32.262    UART/UHANDLE/i___176_i_1_n_5
    SLICE_X14Y110        LUT2 (Prop_lut2_I1_O)        0.302    32.564 r  UART/UHANDLE/i___188/O
                         net (fo=1, routed)           0.000    32.564    UART/UHANDLE/i___188_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    32.819 f  UART/UHANDLE/i___88_i_13/O[3]
                         net (fo=3, routed)           1.055    33.873    UART/UHANDLE/i___88_i_13_n_4
    SLICE_X12Y111        LUT1 (Prop_lut1_I0_O)        0.307    34.180 r  UART/UHANDLE/i___88_i_22/O
                         net (fo=1, routed)           0.000    34.180    UART/UHANDLE/i___88_i_22_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.556 r  UART/UHANDLE/i___88_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.556    UART/UHANDLE/i___88_i_10_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.785 r  UART/UHANDLE/i___88_i_4/CO[2]
                         net (fo=32, routed)          1.038    35.823    UART/UHANDLE/i___88_i_4_n_1
    SLICE_X13Y113        LUT3 (Prop_lut3_I1_O)        0.336    36.159 f  UART/UHANDLE/i___92_i_1/O
                         net (fo=13, routed)          0.999    37.158    UART/UHANDLE/i___92_i_1_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I4_O)        0.326    37.484 f  UART/UHANDLE/i___88_i_7/O
                         net (fo=5, routed)           0.883    38.367    UART/UHANDLE/i___88_i_7_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I5_O)        0.124    38.491 r  UART/UHANDLE/i___88_i_2/O
                         net (fo=35, routed)          1.558    40.049    UART/UHANDLE/i___88_i_2_n_0
    SLICE_X11Y115        LUT5 (Prop_lut5_I2_O)        0.152    40.201 r  UART/UHANDLE/i___92/O
                         net (fo=3, routed)           0.315    40.515    UART/UHANDLE/i___92_n_0
    SLICE_X11Y114        LUT5 (Prop_lut5_I4_O)        0.326    40.841 r  UART/UHANDLE/i___91_i_9/O
                         net (fo=2, routed)           1.033    41.875    UART/UHANDLE/i___91_i_9_n_0
    SLICE_X9Y114         LUT3 (Prop_lut3_I0_O)        0.124    41.999 r  UART/UHANDLE/i___91_i_10/O
                         net (fo=1, routed)           0.000    41.999    UART/UHANDLE/i___91_i_10_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.397 r  UART/UHANDLE/i___91_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.397    UART/UHANDLE/i___91_i_3_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.619 r  UART/UHANDLE/i___91_i_2/O[0]
                         net (fo=2, routed)           0.814    43.433    UART/UHANDLE/i___91_i_2_n_7
    SLICE_X8Y114         LUT5 (Prop_lut5_I0_O)        0.299    43.732 r  UART/UHANDLE/i___89_i_36/O
                         net (fo=2, routed)           0.822    44.554    UART/UHANDLE/i___89_i_36_n_0
    SLICE_X8Y115         LUT4 (Prop_lut4_I3_O)        0.124    44.678 r  UART/UHANDLE/i___89_i_39/O
                         net (fo=1, routed)           0.000    44.678    UART/UHANDLE/i___89_i_39_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.054 r  UART/UHANDLE/i___89_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.054    UART/UHANDLE/i___89_i_20_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.273 r  UART/UHANDLE/i___89_i_8/O[0]
                         net (fo=2, routed)           1.032    46.305    UART/UHANDLE/i___89_i_8_n_7
    SLICE_X11Y115        LUT2 (Prop_lut2_I0_O)        0.323    46.628 r  UART/UHANDLE/i___89_i_15/O
                         net (fo=2, routed)           0.533    47.161    UART/UHANDLE/i___89_i_15_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.772    47.933 f  UART/UHANDLE/i___89_i_6/CO[2]
                         net (fo=4, routed)           1.005    48.938    UART/UHANDLE/i___89_i_6_n_1
    SLICE_X10Y113        LUT5 (Prop_lut5_I0_O)        0.310    49.248 r  UART/UHANDLE/i___93_i_3/O
                         net (fo=1, routed)           0.964    50.212    UART/UHANDLE/i___93_i_3_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I2_O)        0.124    50.336 r  UART/UHANDLE/i___93/O
                         net (fo=1, routed)           0.645    50.980    UART/UHANDLE/i___93_n_0
    SLICE_X7Y107         LUT6 (Prop_lut6_I4_O)        0.124    51.104 r  UART/UHANDLE/Number[0]_i_1/O
                         net (fo=1, routed)           0.000    51.104    UART/UHANDLE/Number[0]_i_1_n_0
    SLICE_X7Y107         FDRE                                         r  UART/UHANDLE/Number_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.188ns  (logic 12.529ns (33.691%)  route 24.659ns (66.309%))
  Logic Levels:           38  (CARRY4=14 FDRE=1 LUT1=2 LUT3=6 LUT4=5 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.419     0.419 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         0.915     1.334    UART/UHANDLE/bcd_to_display[0]
    SLICE_X38Y116        LUT1 (Prop_lut1_I0_O)        0.291     1.625 r  UART/UHANDLE/i___323__0_i_3/O
                         net (fo=4, routed)           1.039     2.664    UART/UHANDLE/i___323__0_i_3_n_0
    SLICE_X26Y114        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     3.448 r  UART/UHANDLE/i___323__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.448    UART/UHANDLE/i___323__0_i_1_n_0
    SLICE_X26Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.782 r  UART/UHANDLE/i___366__0_i_2/O[1]
                         net (fo=26, routed)          1.719     5.500    UART/UHANDLE/o_BCD_bus6[6]
    SLICE_X33Y122        LUT3 (Prop_lut3_I0_O)        0.303     5.803 r  UART/UHANDLE/i___312_i_3/O
                         net (fo=69, routed)          2.471     8.274    UART/UHANDLE/o_BCD_bus5[6]
    SLICE_X27Y116        LUT6 (Prop_lut6_I1_O)        0.124     8.398 r  UART/UHANDLE/i___359/O
                         net (fo=4, routed)           1.130     9.528    UART/UHANDLE/i___359_n_0
    SLICE_X28Y119        LUT6 (Prop_lut6_I1_O)        0.124     9.652 r  UART/UHANDLE/i___461__0__159/O
                         net (fo=1, routed)           0.000     9.652    UART/UHANDLE/i___461__0__159_n_0
    SLICE_X28Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.050 r  UART/UHANDLE/i___466_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.050    UART/UHANDLE/i___466_i_23_n_0
    SLICE_X28Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.384 r  UART/UHANDLE/i___466_i_14/O[1]
                         net (fo=3, routed)           0.978    11.362    UART/UHANDLE/i___466_i_14_n_6
    SLICE_X31Y120        LUT3 (Prop_lut3_I2_O)        0.303    11.665 r  UART/UHANDLE/i___471_i_47/O
                         net (fo=2, routed)           0.677    12.342    UART/UHANDLE/i___471_i_47_n_0
    SLICE_X31Y120        LUT5 (Prop_lut5_I1_O)        0.152    12.494 r  UART/UHANDLE/i___471_i_26/O
                         net (fo=2, routed)           1.015    13.510    UART/UHANDLE/i___471_i_26_n_0
    SLICE_X30Y120        LUT6 (Prop_lut6_I0_O)        0.326    13.836 r  UART/UHANDLE/i___471_i_30/O
                         net (fo=1, routed)           0.000    13.836    UART/UHANDLE/i___471_i_30_n_0
    SLICE_X30Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.349 r  UART/UHANDLE/i___471_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.349    UART/UHANDLE/i___471_i_11_n_0
    SLICE_X30Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.664 f  UART/UHANDLE/i___471_i_2/O[3]
                         net (fo=7, routed)           1.446    16.110    UART/UHANDLE/i___471_i_2_n_4
    SLICE_X30Y124        LUT3 (Prop_lut3_I1_O)        0.333    16.443 r  UART/UHANDLE/i___410__0_i_11/O
                         net (fo=2, routed)           1.060    17.503    UART/UHANDLE/i___410__0_i_11_n_0
    SLICE_X30Y125        LUT4 (Prop_lut4_I3_O)        0.355    17.858 r  UART/UHANDLE/i___410__0_i_14/O
                         net (fo=1, routed)           0.000    17.858    UART/UHANDLE/i___410__0_i_14_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    18.285 r  UART/UHANDLE/i___410__0_i_9/O[1]
                         net (fo=2, routed)           0.866    19.151    UART/UHANDLE/i___410__0_i_9_n_6
    SLICE_X32Y124        LUT3 (Prop_lut3_I0_O)        0.306    19.457 r  UART/UHANDLE/i___410__0_i_4/O
                         net (fo=1, routed)           0.000    19.457    UART/UHANDLE/i___410__0_i_4_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.881 r  UART/UHANDLE/i___410__0_i_1/O[1]
                         net (fo=1, routed)           0.859    20.740    UART/UHANDLE/i___410__0_i_1_n_6
    SLICE_X34Y125        LUT4 (Prop_lut4_I0_O)        0.303    21.043 r  UART/UHANDLE/i___410__0/O
                         net (fo=1, routed)           0.000    21.043    UART/UHANDLE/i___410__0_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    21.293 f  UART/UHANDLE/i___461__0__148_i_1/O[2]
                         net (fo=1, routed)           1.191    22.484    UART/UHANDLE/i___461__0__148_i_1_n_5
    SLICE_X40Y122        LUT1 (Prop_lut1_I0_O)        0.301    22.785 r  UART/UHANDLE/i___461__0__137_i_16/O
                         net (fo=1, routed)           0.000    22.785    UART/UHANDLE/i___461__0__137_i_16_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    23.099 r  UART/UHANDLE/i___461__0__137_i_4/CO[2]
                         net (fo=35, routed)          0.604    23.703    UART/UHANDLE/i___461__0__137_i_4_n_1
    SLICE_X41Y122        LUT3 (Prop_lut3_I1_O)        0.339    24.042 r  UART/UHANDLE/i___461__0__137_i_33/O
                         net (fo=1, routed)           0.877    24.919    UART/UHANDLE/o_BCD_bus4[13]
    SLICE_X41Y122        LUT6 (Prop_lut6_I1_O)        0.326    25.245 r  UART/UHANDLE/i___461__0__137_i_14/O
                         net (fo=1, routed)           0.827    26.072    UART/UHANDLE/i___461__0__137_i_14_n_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I5_O)        0.124    26.196 f  UART/UHANDLE/i___461__0__137_i_2/O
                         net (fo=14, routed)          1.180    27.376    UART/UHANDLE/i___461__0__137_i_2_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I0_O)        0.124    27.500 r  UART/UHANDLE/i___461__0__244/O
                         net (fo=15, routed)          1.062    28.562    UART/UHANDLE/o_BCD_bus1[13]
    SLICE_X36Y123        LUT4 (Prop_lut4_I3_O)        0.124    28.686 r  UART/UHANDLE/i___299_i_14/O
                         net (fo=1, routed)           0.000    28.686    UART/UHANDLE/i___299_i_14_n_0
    SLICE_X36Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.236 r  UART/UHANDLE/i___299_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.236    UART/UHANDLE/i___299_i_3_n_0
    SLICE_X36Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.570 r  UART/UHANDLE/i___299_i_2/O[1]
                         net (fo=2, routed)           0.644    30.215    UART/UHANDLE/i___299_i_2_n_6
    SLICE_X37Y123        LUT3 (Prop_lut3_I0_O)        0.328    30.543 r  UART/UHANDLE/i___297_i_13/O
                         net (fo=2, routed)           0.817    31.360    UART/UHANDLE/i___297_i_13_n_0
    SLICE_X37Y124        LUT4 (Prop_lut4_I0_O)        0.332    31.692 r  UART/UHANDLE/i___297_i_16/O
                         net (fo=1, routed)           0.000    31.692    UART/UHANDLE/i___297_i_16_n_0
    SLICE_X37Y124        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    32.239 r  UART/UHANDLE/i___297_i_2/O[2]
                         net (fo=3, routed)           0.991    33.230    UART/UHANDLE/i___297_i_2_n_5
    SLICE_X38Y124        LUT4 (Prop_lut4_I3_O)        0.302    33.532 r  UART/UHANDLE/i___297_i_8/O
                         net (fo=1, routed)           0.000    33.532    UART/UHANDLE/i___297_i_8_n_0
    SLICE_X38Y124        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    34.106 f  UART/UHANDLE/i___297_i_1/CO[2]
                         net (fo=4, routed)           0.946    35.052    UART/UHANDLE/i___297_i_1_n_1
    SLICE_X36Y124        LUT5 (Prop_lut5_I2_O)        0.336    35.388 r  UART/UHANDLE/i___302__0__1/O
                         net (fo=1, routed)           0.736    36.125    UART/UHANDLE/i___302__0__1_n_0
    SLICE_X40Y123        LUT5 (Prop_lut5_I2_O)        0.332    36.457 r  UART/UHANDLE/i___298/O
                         net (fo=1, routed)           0.608    37.064    UART/UHANDLE/bcd_to_display[15]
    SLICE_X41Y117        LUT6 (Prop_lut6_I1_O)        0.124    37.188 r  UART/UHANDLE/BCD[3]_i_1/O
                         net (fo=1, routed)           0.000    37.188    UART/UDISPLAY/D[3]
    SLICE_X41Y117        FDRE                                         r  UART/UDISPLAY/BCD_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.162ns  (logic 10.714ns (28.831%)  route 26.448ns (71.169%))
  Logic Levels:           39  (CARRY4=21 FDRE=1 LUT2=3 LUT3=6 LUT4=1 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[0]/C
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[0]/Q
                         net (fo=56, routed)          4.384     4.840    UART/UHANDLE/Data_Recieved[0]
    SLICE_X39Y106        LUT2 (Prop_lut2_I1_O)        0.124     4.964 r  UART/UHANDLE/i___267_0_i_11/O
                         net (fo=1, routed)           0.000     4.964    UART/UHANDLE/i___267_0_i_11_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.514 r  UART/UHANDLE/i___267_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.514    UART/UHANDLE/i___267_0_i_5_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.628 r  UART/UHANDLE/i___267_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.628    UART/UHANDLE/i___267_0_i_2_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.785 r  UART/UHANDLE/geld_reg[15]_i_20/CO[1]
                         net (fo=3, routed)           0.616     6.400    UART/UHANDLE/r_RX_Byte_reg[7][0]
    SLICE_X40Y108        LUT3 (Prop_lut3_I1_O)        0.329     6.729 f  UART/UHANDLE/geld[15]_i_21/O
                         net (fo=2, routed)           0.846     7.576    UART/UHANDLE/geld[15]_i_21_n_0
    SLICE_X39Y109        LUT5 (Prop_lut5_I3_O)        0.152     7.728 r  UART/UHANDLE/geld[15]_i_13/O
                         net (fo=2, routed)           0.712     8.440    UART/UHANDLE/geld[15]_i_13_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I0_O)        0.332     8.772 r  UART/UHANDLE/geld[15]_i_17/O
                         net (fo=1, routed)           0.000     8.772    UART/UHANDLE/geld[15]_i_17_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.304 r  UART/UHANDLE/geld_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.304    UART/UHANDLE/geld_reg[15]_i_8_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.526 r  UART/UHANDLE/geld_reg[15]_i_7/O[0]
                         net (fo=1, routed)           0.944    10.470    UART/UHANDLE/geld1[15]
    SLICE_X36Y107        LUT3 (Prop_lut3_I2_O)        0.299    10.769 r  UART/UHANDLE/geld[15]_i_3/O
                         net (fo=1, routed)           0.000    10.769    UART/UHANDLE/geld[15]_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.170 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.170    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  UART/UHANDLE/geld_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.284    UART/UHANDLE/geld_reg[19]_i_2_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  UART/UHANDLE/geld_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.398    UART/UHANDLE/geld_reg[23]_i_2_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.512 r  UART/UHANDLE/geld_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.512    UART/UHANDLE/geld_reg[27]_i_2_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.825 r  UART/UHANDLE/i___244__0_i_1/O[3]
                         net (fo=8, routed)           1.837    13.662    UART/UHANDLE/geld[31]
    SLICE_X21Y113        LUT4 (Prop_lut4_I0_O)        0.306    13.968 r  UART/UHANDLE/i___244__0/O
                         net (fo=159, routed)         3.826    17.794    UART/UHANDLE/i___244__0_n_0
    SLICE_X34Y106        LUT3 (Prop_lut3_I2_O)        0.124    17.918 r  UART/UHANDLE/i___2_i_4/O
                         net (fo=80, routed)          3.228    21.145    UART/UHANDLE/i___2_i_4_n_0
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.150    21.295 r  UART/UHANDLE/i___118/O
                         net (fo=2, routed)           0.653    21.948    UART/UHANDLE/i___118_n_0
    SLICE_X30Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    22.676 r  UART/UHANDLE/i___248_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.676    UART/UHANDLE/i___248_i_15_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.793 r  UART/UHANDLE/i___248_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.793    UART/UHANDLE/i___248_i_6_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.910 r  UART/UHANDLE/i___248_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.910    UART/UHANDLE/i___248_i_2_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.027 r  UART/UHANDLE/i___251_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.027    UART/UHANDLE/i___251_i_2_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.266 r  UART/UHANDLE/i___251_i_1/O[2]
                         net (fo=3, routed)           0.613    23.879    UART/UHANDLE/i___251_i_1_n_5
    SLICE_X28Y106        LUT3 (Prop_lut3_I2_O)        0.327    24.206 r  UART/UHANDLE/i___132_i_55/O
                         net (fo=1, routed)           0.497    24.702    UART/UHANDLE/i___132_i_55_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.641    25.343 r  UART/UHANDLE/i___132_i_20/O[3]
                         net (fo=3, routed)           1.112    26.455    UART/UHANDLE/i___132_i_20_n_4
    SLICE_X28Y105        LUT3 (Prop_lut3_I2_O)        0.306    26.761 r  UART/UHANDLE/i___132_i_25/O
                         net (fo=2, routed)           0.814    27.575    UART/UHANDLE/i___132_i_25_n_0
    SLICE_X31Y105        LUT5 (Prop_lut5_I3_O)        0.152    27.727 r  UART/UHANDLE/i___132_i_4/O
                         net (fo=2, routed)           1.029    28.756    UART/UHANDLE/i___132_i_4_n_0
    SLICE_X32Y105        LUT6 (Prop_lut6_I0_O)        0.332    29.088 r  UART/UHANDLE/i___132_i_8/O
                         net (fo=1, routed)           0.000    29.088    UART/UHANDLE/i___132_i_8_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.486 r  UART/UHANDLE/i___132_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.486    UART/UHANDLE/i___132_i_1_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.820 r  UART/UHANDLE/i___107_i_2/O[1]
                         net (fo=2, routed)           1.022    30.842    UART/UHANDLE/i___107_i_2_n_6
    SLICE_X26Y105        LUT2 (Prop_lut2_I0_O)        0.303    31.145 r  UART/UHANDLE/i___107_i_4/O
                         net (fo=1, routed)           0.000    31.145    UART/UHANDLE/i___107_i_4_n_0
    SLICE_X26Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    31.372 r  UART/UHANDLE/i___107_i_1/O[1]
                         net (fo=1, routed)           0.909    32.281    UART/UHANDLE/i___107_i_1_n_6
    SLICE_X17Y103        LUT2 (Prop_lut2_I1_O)        0.303    32.584 r  UART/UHANDLE/i___122/O
                         net (fo=1, routed)           0.000    32.584    UART/UHANDLE/i___122_n_0
    SLICE_X17Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.985 r  UART/UHANDLE/i___95_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.985    UART/UHANDLE/i___95_i_2_n_0
    SLICE_X17Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.207 f  UART/UHANDLE/i___96_i_1/O[0]
                         net (fo=5, routed)           0.351    33.558    UART/UHANDLE/i___96_i_1_n_7
    SLICE_X15Y103        LUT6 (Prop_lut6_I3_O)        0.299    33.857 r  UART/UHANDLE/Number[3]_i_14/O
                         net (fo=1, routed)           0.996    34.853    UART/UHANDLE/Number[3]_i_14_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I1_O)        0.124    34.977 f  UART/UHANDLE/Number[3]_i_6/O
                         net (fo=1, routed)           1.086    36.063    UART/UHANDLE/Number[3]_i_6_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I2_O)        0.124    36.187 r  UART/UHANDLE/Number[3]_i_1/O
                         net (fo=4, routed)           0.974    37.162    UART/UHANDLE/Number[3]_i_1_n_0
    SLICE_X6Y106         FDRE                                         r  UART/UHANDLE/Number_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.162ns  (logic 10.714ns (28.831%)  route 26.448ns (71.169%))
  Logic Levels:           39  (CARRY4=21 FDRE=1 LUT2=3 LUT3=6 LUT4=1 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[0]/C
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[0]/Q
                         net (fo=56, routed)          4.384     4.840    UART/UHANDLE/Data_Recieved[0]
    SLICE_X39Y106        LUT2 (Prop_lut2_I1_O)        0.124     4.964 r  UART/UHANDLE/i___267_0_i_11/O
                         net (fo=1, routed)           0.000     4.964    UART/UHANDLE/i___267_0_i_11_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.514 r  UART/UHANDLE/i___267_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.514    UART/UHANDLE/i___267_0_i_5_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.628 r  UART/UHANDLE/i___267_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.628    UART/UHANDLE/i___267_0_i_2_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.785 r  UART/UHANDLE/geld_reg[15]_i_20/CO[1]
                         net (fo=3, routed)           0.616     6.400    UART/UHANDLE/r_RX_Byte_reg[7][0]
    SLICE_X40Y108        LUT3 (Prop_lut3_I1_O)        0.329     6.729 f  UART/UHANDLE/geld[15]_i_21/O
                         net (fo=2, routed)           0.846     7.576    UART/UHANDLE/geld[15]_i_21_n_0
    SLICE_X39Y109        LUT5 (Prop_lut5_I3_O)        0.152     7.728 r  UART/UHANDLE/geld[15]_i_13/O
                         net (fo=2, routed)           0.712     8.440    UART/UHANDLE/geld[15]_i_13_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I0_O)        0.332     8.772 r  UART/UHANDLE/geld[15]_i_17/O
                         net (fo=1, routed)           0.000     8.772    UART/UHANDLE/geld[15]_i_17_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.304 r  UART/UHANDLE/geld_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.304    UART/UHANDLE/geld_reg[15]_i_8_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.526 r  UART/UHANDLE/geld_reg[15]_i_7/O[0]
                         net (fo=1, routed)           0.944    10.470    UART/UHANDLE/geld1[15]
    SLICE_X36Y107        LUT3 (Prop_lut3_I2_O)        0.299    10.769 r  UART/UHANDLE/geld[15]_i_3/O
                         net (fo=1, routed)           0.000    10.769    UART/UHANDLE/geld[15]_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.170 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.170    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  UART/UHANDLE/geld_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.284    UART/UHANDLE/geld_reg[19]_i_2_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  UART/UHANDLE/geld_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.398    UART/UHANDLE/geld_reg[23]_i_2_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.512 r  UART/UHANDLE/geld_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.512    UART/UHANDLE/geld_reg[27]_i_2_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.825 r  UART/UHANDLE/i___244__0_i_1/O[3]
                         net (fo=8, routed)           1.837    13.662    UART/UHANDLE/geld[31]
    SLICE_X21Y113        LUT4 (Prop_lut4_I0_O)        0.306    13.968 r  UART/UHANDLE/i___244__0/O
                         net (fo=159, routed)         3.826    17.794    UART/UHANDLE/i___244__0_n_0
    SLICE_X34Y106        LUT3 (Prop_lut3_I2_O)        0.124    17.918 r  UART/UHANDLE/i___2_i_4/O
                         net (fo=80, routed)          3.228    21.145    UART/UHANDLE/i___2_i_4_n_0
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.150    21.295 r  UART/UHANDLE/i___118/O
                         net (fo=2, routed)           0.653    21.948    UART/UHANDLE/i___118_n_0
    SLICE_X30Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    22.676 r  UART/UHANDLE/i___248_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.676    UART/UHANDLE/i___248_i_15_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.793 r  UART/UHANDLE/i___248_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.793    UART/UHANDLE/i___248_i_6_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.910 r  UART/UHANDLE/i___248_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.910    UART/UHANDLE/i___248_i_2_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.027 r  UART/UHANDLE/i___251_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.027    UART/UHANDLE/i___251_i_2_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.266 r  UART/UHANDLE/i___251_i_1/O[2]
                         net (fo=3, routed)           0.613    23.879    UART/UHANDLE/i___251_i_1_n_5
    SLICE_X28Y106        LUT3 (Prop_lut3_I2_O)        0.327    24.206 r  UART/UHANDLE/i___132_i_55/O
                         net (fo=1, routed)           0.497    24.702    UART/UHANDLE/i___132_i_55_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.641    25.343 r  UART/UHANDLE/i___132_i_20/O[3]
                         net (fo=3, routed)           1.112    26.455    UART/UHANDLE/i___132_i_20_n_4
    SLICE_X28Y105        LUT3 (Prop_lut3_I2_O)        0.306    26.761 r  UART/UHANDLE/i___132_i_25/O
                         net (fo=2, routed)           0.814    27.575    UART/UHANDLE/i___132_i_25_n_0
    SLICE_X31Y105        LUT5 (Prop_lut5_I3_O)        0.152    27.727 r  UART/UHANDLE/i___132_i_4/O
                         net (fo=2, routed)           1.029    28.756    UART/UHANDLE/i___132_i_4_n_0
    SLICE_X32Y105        LUT6 (Prop_lut6_I0_O)        0.332    29.088 r  UART/UHANDLE/i___132_i_8/O
                         net (fo=1, routed)           0.000    29.088    UART/UHANDLE/i___132_i_8_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.486 r  UART/UHANDLE/i___132_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.486    UART/UHANDLE/i___132_i_1_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.820 r  UART/UHANDLE/i___107_i_2/O[1]
                         net (fo=2, routed)           1.022    30.842    UART/UHANDLE/i___107_i_2_n_6
    SLICE_X26Y105        LUT2 (Prop_lut2_I0_O)        0.303    31.145 r  UART/UHANDLE/i___107_i_4/O
                         net (fo=1, routed)           0.000    31.145    UART/UHANDLE/i___107_i_4_n_0
    SLICE_X26Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    31.372 r  UART/UHANDLE/i___107_i_1/O[1]
                         net (fo=1, routed)           0.909    32.281    UART/UHANDLE/i___107_i_1_n_6
    SLICE_X17Y103        LUT2 (Prop_lut2_I1_O)        0.303    32.584 r  UART/UHANDLE/i___122/O
                         net (fo=1, routed)           0.000    32.584    UART/UHANDLE/i___122_n_0
    SLICE_X17Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.985 r  UART/UHANDLE/i___95_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.985    UART/UHANDLE/i___95_i_2_n_0
    SLICE_X17Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.207 f  UART/UHANDLE/i___96_i_1/O[0]
                         net (fo=5, routed)           0.351    33.558    UART/UHANDLE/i___96_i_1_n_7
    SLICE_X15Y103        LUT6 (Prop_lut6_I3_O)        0.299    33.857 r  UART/UHANDLE/Number[3]_i_14/O
                         net (fo=1, routed)           0.996    34.853    UART/UHANDLE/Number[3]_i_14_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I1_O)        0.124    34.977 f  UART/UHANDLE/Number[3]_i_6/O
                         net (fo=1, routed)           1.086    36.063    UART/UHANDLE/Number[3]_i_6_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I2_O)        0.124    36.187 r  UART/UHANDLE/Number[3]_i_1/O
                         net (fo=4, routed)           0.974    37.162    UART/UHANDLE/Number[3]_i_1_n_0
    SLICE_X6Y106         FDRE                                         r  UART/UHANDLE/Number_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.021ns  (logic 10.714ns (28.940%)  route 26.307ns (71.060%))
  Logic Levels:           39  (CARRY4=21 FDRE=1 LUT2=3 LUT3=6 LUT4=1 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[0]/C
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[0]/Q
                         net (fo=56, routed)          4.384     4.840    UART/UHANDLE/Data_Recieved[0]
    SLICE_X39Y106        LUT2 (Prop_lut2_I1_O)        0.124     4.964 r  UART/UHANDLE/i___267_0_i_11/O
                         net (fo=1, routed)           0.000     4.964    UART/UHANDLE/i___267_0_i_11_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.514 r  UART/UHANDLE/i___267_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.514    UART/UHANDLE/i___267_0_i_5_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.628 r  UART/UHANDLE/i___267_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.628    UART/UHANDLE/i___267_0_i_2_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.785 r  UART/UHANDLE/geld_reg[15]_i_20/CO[1]
                         net (fo=3, routed)           0.616     6.400    UART/UHANDLE/r_RX_Byte_reg[7][0]
    SLICE_X40Y108        LUT3 (Prop_lut3_I1_O)        0.329     6.729 f  UART/UHANDLE/geld[15]_i_21/O
                         net (fo=2, routed)           0.846     7.576    UART/UHANDLE/geld[15]_i_21_n_0
    SLICE_X39Y109        LUT5 (Prop_lut5_I3_O)        0.152     7.728 r  UART/UHANDLE/geld[15]_i_13/O
                         net (fo=2, routed)           0.712     8.440    UART/UHANDLE/geld[15]_i_13_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I0_O)        0.332     8.772 r  UART/UHANDLE/geld[15]_i_17/O
                         net (fo=1, routed)           0.000     8.772    UART/UHANDLE/geld[15]_i_17_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.304 r  UART/UHANDLE/geld_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.304    UART/UHANDLE/geld_reg[15]_i_8_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.526 r  UART/UHANDLE/geld_reg[15]_i_7/O[0]
                         net (fo=1, routed)           0.944    10.470    UART/UHANDLE/geld1[15]
    SLICE_X36Y107        LUT3 (Prop_lut3_I2_O)        0.299    10.769 r  UART/UHANDLE/geld[15]_i_3/O
                         net (fo=1, routed)           0.000    10.769    UART/UHANDLE/geld[15]_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.170 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.170    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  UART/UHANDLE/geld_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.284    UART/UHANDLE/geld_reg[19]_i_2_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  UART/UHANDLE/geld_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.398    UART/UHANDLE/geld_reg[23]_i_2_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.512 r  UART/UHANDLE/geld_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.512    UART/UHANDLE/geld_reg[27]_i_2_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.825 r  UART/UHANDLE/i___244__0_i_1/O[3]
                         net (fo=8, routed)           1.837    13.662    UART/UHANDLE/geld[31]
    SLICE_X21Y113        LUT4 (Prop_lut4_I0_O)        0.306    13.968 r  UART/UHANDLE/i___244__0/O
                         net (fo=159, routed)         3.826    17.794    UART/UHANDLE/i___244__0_n_0
    SLICE_X34Y106        LUT3 (Prop_lut3_I2_O)        0.124    17.918 r  UART/UHANDLE/i___2_i_4/O
                         net (fo=80, routed)          3.228    21.145    UART/UHANDLE/i___2_i_4_n_0
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.150    21.295 r  UART/UHANDLE/i___118/O
                         net (fo=2, routed)           0.653    21.948    UART/UHANDLE/i___118_n_0
    SLICE_X30Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    22.676 r  UART/UHANDLE/i___248_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.676    UART/UHANDLE/i___248_i_15_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.793 r  UART/UHANDLE/i___248_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.793    UART/UHANDLE/i___248_i_6_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.910 r  UART/UHANDLE/i___248_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.910    UART/UHANDLE/i___248_i_2_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.027 r  UART/UHANDLE/i___251_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.027    UART/UHANDLE/i___251_i_2_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.266 r  UART/UHANDLE/i___251_i_1/O[2]
                         net (fo=3, routed)           0.613    23.879    UART/UHANDLE/i___251_i_1_n_5
    SLICE_X28Y106        LUT3 (Prop_lut3_I2_O)        0.327    24.206 r  UART/UHANDLE/i___132_i_55/O
                         net (fo=1, routed)           0.497    24.702    UART/UHANDLE/i___132_i_55_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.641    25.343 r  UART/UHANDLE/i___132_i_20/O[3]
                         net (fo=3, routed)           1.112    26.455    UART/UHANDLE/i___132_i_20_n_4
    SLICE_X28Y105        LUT3 (Prop_lut3_I2_O)        0.306    26.761 r  UART/UHANDLE/i___132_i_25/O
                         net (fo=2, routed)           0.814    27.575    UART/UHANDLE/i___132_i_25_n_0
    SLICE_X31Y105        LUT5 (Prop_lut5_I3_O)        0.152    27.727 r  UART/UHANDLE/i___132_i_4/O
                         net (fo=2, routed)           1.029    28.756    UART/UHANDLE/i___132_i_4_n_0
    SLICE_X32Y105        LUT6 (Prop_lut6_I0_O)        0.332    29.088 r  UART/UHANDLE/i___132_i_8/O
                         net (fo=1, routed)           0.000    29.088    UART/UHANDLE/i___132_i_8_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.486 r  UART/UHANDLE/i___132_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.486    UART/UHANDLE/i___132_i_1_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.820 r  UART/UHANDLE/i___107_i_2/O[1]
                         net (fo=2, routed)           1.022    30.842    UART/UHANDLE/i___107_i_2_n_6
    SLICE_X26Y105        LUT2 (Prop_lut2_I0_O)        0.303    31.145 r  UART/UHANDLE/i___107_i_4/O
                         net (fo=1, routed)           0.000    31.145    UART/UHANDLE/i___107_i_4_n_0
    SLICE_X26Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    31.372 r  UART/UHANDLE/i___107_i_1/O[1]
                         net (fo=1, routed)           0.909    32.281    UART/UHANDLE/i___107_i_1_n_6
    SLICE_X17Y103        LUT2 (Prop_lut2_I1_O)        0.303    32.584 r  UART/UHANDLE/i___122/O
                         net (fo=1, routed)           0.000    32.584    UART/UHANDLE/i___122_n_0
    SLICE_X17Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.985 r  UART/UHANDLE/i___95_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.985    UART/UHANDLE/i___95_i_2_n_0
    SLICE_X17Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.207 f  UART/UHANDLE/i___96_i_1/O[0]
                         net (fo=5, routed)           0.351    33.558    UART/UHANDLE/i___96_i_1_n_7
    SLICE_X15Y103        LUT6 (Prop_lut6_I3_O)        0.299    33.857 r  UART/UHANDLE/Number[3]_i_14/O
                         net (fo=1, routed)           0.996    34.853    UART/UHANDLE/Number[3]_i_14_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I1_O)        0.124    34.977 f  UART/UHANDLE/Number[3]_i_6/O
                         net (fo=1, routed)           1.086    36.063    UART/UHANDLE/Number[3]_i_6_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I2_O)        0.124    36.187 r  UART/UHANDLE/Number[3]_i_1/O
                         net (fo=4, routed)           0.834    37.021    UART/UHANDLE/Number[3]_i_1_n_0
    SLICE_X7Y107         FDRE                                         r  UART/UHANDLE/Number_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.021ns  (logic 10.714ns (28.940%)  route 26.307ns (71.060%))
  Logic Levels:           39  (CARRY4=21 FDRE=1 LUT2=3 LUT3=6 LUT4=1 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[0]/C
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[0]/Q
                         net (fo=56, routed)          4.384     4.840    UART/UHANDLE/Data_Recieved[0]
    SLICE_X39Y106        LUT2 (Prop_lut2_I1_O)        0.124     4.964 r  UART/UHANDLE/i___267_0_i_11/O
                         net (fo=1, routed)           0.000     4.964    UART/UHANDLE/i___267_0_i_11_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.514 r  UART/UHANDLE/i___267_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.514    UART/UHANDLE/i___267_0_i_5_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.628 r  UART/UHANDLE/i___267_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.628    UART/UHANDLE/i___267_0_i_2_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.785 r  UART/UHANDLE/geld_reg[15]_i_20/CO[1]
                         net (fo=3, routed)           0.616     6.400    UART/UHANDLE/r_RX_Byte_reg[7][0]
    SLICE_X40Y108        LUT3 (Prop_lut3_I1_O)        0.329     6.729 f  UART/UHANDLE/geld[15]_i_21/O
                         net (fo=2, routed)           0.846     7.576    UART/UHANDLE/geld[15]_i_21_n_0
    SLICE_X39Y109        LUT5 (Prop_lut5_I3_O)        0.152     7.728 r  UART/UHANDLE/geld[15]_i_13/O
                         net (fo=2, routed)           0.712     8.440    UART/UHANDLE/geld[15]_i_13_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I0_O)        0.332     8.772 r  UART/UHANDLE/geld[15]_i_17/O
                         net (fo=1, routed)           0.000     8.772    UART/UHANDLE/geld[15]_i_17_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.304 r  UART/UHANDLE/geld_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.304    UART/UHANDLE/geld_reg[15]_i_8_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.526 r  UART/UHANDLE/geld_reg[15]_i_7/O[0]
                         net (fo=1, routed)           0.944    10.470    UART/UHANDLE/geld1[15]
    SLICE_X36Y107        LUT3 (Prop_lut3_I2_O)        0.299    10.769 r  UART/UHANDLE/geld[15]_i_3/O
                         net (fo=1, routed)           0.000    10.769    UART/UHANDLE/geld[15]_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.170 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.170    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  UART/UHANDLE/geld_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.284    UART/UHANDLE/geld_reg[19]_i_2_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  UART/UHANDLE/geld_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.398    UART/UHANDLE/geld_reg[23]_i_2_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.512 r  UART/UHANDLE/geld_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.512    UART/UHANDLE/geld_reg[27]_i_2_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.825 r  UART/UHANDLE/i___244__0_i_1/O[3]
                         net (fo=8, routed)           1.837    13.662    UART/UHANDLE/geld[31]
    SLICE_X21Y113        LUT4 (Prop_lut4_I0_O)        0.306    13.968 r  UART/UHANDLE/i___244__0/O
                         net (fo=159, routed)         3.826    17.794    UART/UHANDLE/i___244__0_n_0
    SLICE_X34Y106        LUT3 (Prop_lut3_I2_O)        0.124    17.918 r  UART/UHANDLE/i___2_i_4/O
                         net (fo=80, routed)          3.228    21.145    UART/UHANDLE/i___2_i_4_n_0
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.150    21.295 r  UART/UHANDLE/i___118/O
                         net (fo=2, routed)           0.653    21.948    UART/UHANDLE/i___118_n_0
    SLICE_X30Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    22.676 r  UART/UHANDLE/i___248_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.676    UART/UHANDLE/i___248_i_15_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.793 r  UART/UHANDLE/i___248_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.793    UART/UHANDLE/i___248_i_6_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.910 r  UART/UHANDLE/i___248_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.910    UART/UHANDLE/i___248_i_2_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.027 r  UART/UHANDLE/i___251_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.027    UART/UHANDLE/i___251_i_2_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.266 r  UART/UHANDLE/i___251_i_1/O[2]
                         net (fo=3, routed)           0.613    23.879    UART/UHANDLE/i___251_i_1_n_5
    SLICE_X28Y106        LUT3 (Prop_lut3_I2_O)        0.327    24.206 r  UART/UHANDLE/i___132_i_55/O
                         net (fo=1, routed)           0.497    24.702    UART/UHANDLE/i___132_i_55_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.641    25.343 r  UART/UHANDLE/i___132_i_20/O[3]
                         net (fo=3, routed)           1.112    26.455    UART/UHANDLE/i___132_i_20_n_4
    SLICE_X28Y105        LUT3 (Prop_lut3_I2_O)        0.306    26.761 r  UART/UHANDLE/i___132_i_25/O
                         net (fo=2, routed)           0.814    27.575    UART/UHANDLE/i___132_i_25_n_0
    SLICE_X31Y105        LUT5 (Prop_lut5_I3_O)        0.152    27.727 r  UART/UHANDLE/i___132_i_4/O
                         net (fo=2, routed)           1.029    28.756    UART/UHANDLE/i___132_i_4_n_0
    SLICE_X32Y105        LUT6 (Prop_lut6_I0_O)        0.332    29.088 r  UART/UHANDLE/i___132_i_8/O
                         net (fo=1, routed)           0.000    29.088    UART/UHANDLE/i___132_i_8_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.486 r  UART/UHANDLE/i___132_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.486    UART/UHANDLE/i___132_i_1_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.820 r  UART/UHANDLE/i___107_i_2/O[1]
                         net (fo=2, routed)           1.022    30.842    UART/UHANDLE/i___107_i_2_n_6
    SLICE_X26Y105        LUT2 (Prop_lut2_I0_O)        0.303    31.145 r  UART/UHANDLE/i___107_i_4/O
                         net (fo=1, routed)           0.000    31.145    UART/UHANDLE/i___107_i_4_n_0
    SLICE_X26Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    31.372 r  UART/UHANDLE/i___107_i_1/O[1]
                         net (fo=1, routed)           0.909    32.281    UART/UHANDLE/i___107_i_1_n_6
    SLICE_X17Y103        LUT2 (Prop_lut2_I1_O)        0.303    32.584 r  UART/UHANDLE/i___122/O
                         net (fo=1, routed)           0.000    32.584    UART/UHANDLE/i___122_n_0
    SLICE_X17Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.985 r  UART/UHANDLE/i___95_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.985    UART/UHANDLE/i___95_i_2_n_0
    SLICE_X17Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.207 f  UART/UHANDLE/i___96_i_1/O[0]
                         net (fo=5, routed)           0.351    33.558    UART/UHANDLE/i___96_i_1_n_7
    SLICE_X15Y103        LUT6 (Prop_lut6_I3_O)        0.299    33.857 r  UART/UHANDLE/Number[3]_i_14/O
                         net (fo=1, routed)           0.996    34.853    UART/UHANDLE/Number[3]_i_14_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I1_O)        0.124    34.977 f  UART/UHANDLE/Number[3]_i_6/O
                         net (fo=1, routed)           1.086    36.063    UART/UHANDLE/Number[3]_i_6_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I2_O)        0.124    36.187 r  UART/UHANDLE/Number[3]_i_1/O
                         net (fo=4, routed)           0.834    37.021    UART/UHANDLE/Number[3]_i_1_n_0
    SLICE_X7Y107         FDRE                                         r  UART/UHANDLE/Number_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G5/waveNr_reg[1][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/waveNr_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  VIDEO/G5/waveNr_reg[1][0]/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VIDEO/G5/waveNr_reg[1][0]/Q
                         net (fo=2, routed)           0.114     0.255    VIDEO/G5/waveNr_reg[1][2]_0[0]
    SLICE_X3Y100         FDCE                                         r  VIDEO/G5/waveNr_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/USEND/temp_byte_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UTX/r_TX_Data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.852%)  route 0.134ns (51.148%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y128        FDRE                         0.000     0.000 r  UART/USEND/temp_byte_out_reg[5]/C
    SLICE_X55Y128        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  UART/USEND/temp_byte_out_reg[5]/Q
                         net (fo=2, routed)           0.134     0.262    UART/UTX/D[4]
    SLICE_X55Y130        FDRE                                         r  UART/UTX/r_TX_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/moneyNr_reg[2][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/moneyNr_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE                         0.000     0.000 r  VIDEO/G5/moneyNr_reg[2][2]/C
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  VIDEO/G5/moneyNr_reg[2][2]/Q
                         net (fo=2, routed)           0.119     0.283    VIDEO/G5/moneyNr_reg_n_0_[2][2]
    SLICE_X2Y109         FDCE                                         r  VIDEO/G5/moneyNr_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/money_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G5/moneyNr_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.307%)  route 0.122ns (42.693%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE                         0.000     0.000 r  UART/UHANDLE/money_reg/C
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  UART/UHANDLE/money_reg/Q
                         net (fo=18, routed)          0.122     0.286    VIDEO/G5/moneyNr_reg[2][0]_0[0]
    SLICE_X1Y106         FDCE                                         r  VIDEO/G5/moneyNr_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/moneyNr_reg[0][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/moneyNr_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (48.951%)  route 0.147ns (51.049%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE                         0.000     0.000 r  VIDEO/G5/moneyNr_reg[0][0]/C
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VIDEO/G5/moneyNr_reg[0][0]/Q
                         net (fo=2, routed)           0.147     0.288    VIDEO/G5/moneyNr_reg_n_0_[0][0]
    SLICE_X1Y107         FDCE                                         r  VIDEO/G5/moneyNr_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Data_R_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/URX/r_RX_Data_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE                         0.000     0.000 r  UART/URX/r_RX_Data_R_reg/C
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/URX/r_RX_Data_R_reg/Q
                         net (fo=1, routed)           0.158     0.299    UART/URX/r_RX_Data_R
    SLICE_X13Y84         FDRE                                         r  UART/URX/r_RX_Data_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G1/plant3/ram_reg[0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/plant3/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.248ns (82.405%)  route 0.053ns (17.595%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDRE                         0.000     0.000 r  VIDEO/G1/plant3/ram_reg[0][2]/C
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1/plant3/ram_reg[0][2]/Q
                         net (fo=1, routed)           0.053     0.194    VIDEO/G1/plant3/ram_reg[0]_159[2]
    SLICE_X37Y130        LUT6 (Prop_lut6_I5_O)        0.045     0.239 r  VIDEO/G1/plant3/data[2]_i_2__1/O
                         net (fo=1, routed)           0.000     0.239    VIDEO/G1/plant3/data[2]_i_2__1_n_0
    SLICE_X37Y130        MUXF7 (Prop_muxf7_I0_O)      0.062     0.301 r  VIDEO/G1/plant3/data_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.301    VIDEO/G1/plant3/ram[7]_160[2]
    SLICE_X37Y130        FDRE                                         r  VIDEO/G1/plant3/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/URX/r_Bit_Index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE                         0.000     0.000 r  UART/URX/r_Bit_Index_reg[0]/C
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/URX/r_Bit_Index_reg[0]/Q
                         net (fo=12, routed)          0.121     0.262    UART/URX/r_Bit_Index_reg_n_0_[0]
    SLICE_X12Y88         LUT5 (Prop_lut5_I2_O)        0.045     0.307 r  UART/URX/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.307    UART/URX/r_Bit_Index[1]_i_1_n_0
    SLICE_X12Y88         FDRE                                         r  UART/URX/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/moneyNr_reg[0][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/moneyNr_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.453%)  route 0.169ns (54.547%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE                         0.000     0.000 r  VIDEO/G5/moneyNr_reg[0][2]/C
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VIDEO/G5/moneyNr_reg[0][2]/Q
                         net (fo=2, routed)           0.169     0.310    VIDEO/G5/moneyNr_reg_n_0_[0][2]
    SLICE_X3Y109         FDCE                                         r  VIDEO/G5/moneyNr_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/URX/r_Bit_Index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE                         0.000     0.000 r  UART/URX/r_Bit_Index_reg[0]/C
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/URX/r_Bit_Index_reg[0]/Q
                         net (fo=12, routed)          0.125     0.266    UART/URX/r_Bit_Index_reg_n_0_[0]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.045     0.311 r  UART/URX/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     0.311    UART/URX/r_Bit_Index[2]_i_1_n_0
    SLICE_X12Y88         FDRE                                         r  UART/URX/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_prescaler
  To Clock:  

Max Delay           199 Endpoints
Min Delay           199 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/addrPlant_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.104ns  (logic 6.827ns (29.549%)  route 16.277ns (70.451%))
  Logic Levels:           25  (CARRY4=13 LUT2=2 LUT4=1 LUT5=3 LUT6=6)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.723     1.723    VIDEO/G4/clk_25
    SLICE_X8Y127         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.518     2.241 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=159, routed)         5.220     7.461    VIDEO/G4/Q[0]
    SLICE_X26Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.585 r  VIDEO/G4/addrPlant[2]_i_6/O
                         net (fo=7, routed)           0.687     8.272    VIDEO/G4/addrPlant[2]_i_6_n_0
    SLICE_X26Y126        LUT5 (Prop_lut5_I3_O)        0.124     8.396 r  VIDEO/G4/addrPlant[2]_i_3/O
                         net (fo=47, routed)          0.636     9.033    VIDEO/G4/addrPlant[2]_i_3_n_0
    SLICE_X26Y125        LUT6 (Prop_lut6_I5_O)        0.124     9.157 f  VIDEO/G4/addrPlant[3]_i_53/O
                         net (fo=33, routed)          2.271    11.427    VIDEO/G4/addrPlant[3]_i_53_n_0
    SLICE_X18Y128        LUT6 (Prop_lut6_I5_O)        0.124    11.551 r  VIDEO/G4/addrPlant[0]_i_84/O
                         net (fo=4, routed)           0.948    12.500    VIDEO/G4/addrPlant[0]_i_84_n_0
    SLICE_X19Y128        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.007 r  VIDEO/G4/addrPlant_reg[3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    13.007    VIDEO/G4/addrPlant_reg[3]_i_54_n_0
    SLICE_X19Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.246 r  VIDEO/G4/addrPlant_reg[3]_i_29/O[2]
                         net (fo=3, routed)           0.829    14.075    VIDEO/G4/addrPlant_reg[3]_i_29_n_5
    SLICE_X27Y128        LUT5 (Prop_lut5_I0_O)        0.330    14.405 f  VIDEO/G4/addrPlant[0]_i_121/O
                         net (fo=2, routed)           0.840    15.245    VIDEO/G4/addrPlant[0]_i_121_n_0
    SLICE_X22Y128        LUT5 (Prop_lut5_I1_O)        0.360    15.605 r  VIDEO/G4/addrPlant[0]_i_69/O
                         net (fo=2, routed)           0.635    16.240    VIDEO/G4/addrPlant[0]_i_69_n_0
    SLICE_X23Y128        LUT6 (Prop_lut6_I0_O)        0.326    16.566 r  VIDEO/G4/addrPlant[0]_i_73/O
                         net (fo=1, routed)           0.000    16.566    VIDEO/G4/addrPlant[0]_i_73_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.116 r  VIDEO/G4/addrPlant_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.116    VIDEO/G4/addrPlant_reg[0]_i_38_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.230 r  VIDEO/G4/addrPlant_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.230    VIDEO/G4/addrPlant_reg[0]_i_12_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.344 r  VIDEO/G4/addrPlant_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.344    VIDEO/G4/addrPlant_reg[0]_i_4_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.458 r  VIDEO/G4/addrPlant_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.458    VIDEO/G4/addrPlant_reg[3]_i_3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.572 r  VIDEO/G4/addrPlant_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    17.572    VIDEO/G4/addrPlant_reg[0]_i_91_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.686 r  VIDEO/G4/addrPlant_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    17.686    VIDEO/G4/addrPlant_reg[0]_i_51_n_0
    SLICE_X23Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.908 r  VIDEO/G4/addrPlant_reg[0]_i_22/O[0]
                         net (fo=3, routed)           0.979    18.887    VIDEO/G4/addrPlant_reg[0]_i_22_n_7
    SLICE_X22Y133        LUT2 (Prop_lut2_I0_O)        0.299    19.186 r  VIDEO/G4/addrPlant[0]_i_54/O
                         net (fo=1, routed)           0.000    19.186    VIDEO/G4/addrPlant[0]_i_54_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.736 r  VIDEO/G4/addrPlant_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.736    VIDEO/G4/addrPlant_reg[0]_i_21_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.958 r  VIDEO/G4/addrPlant_reg[0]_i_5/O[0]
                         net (fo=3, routed)           1.001    20.959    VIDEO/G4/addrPlant_reg[0]_i_5_n_7
    SLICE_X21Y134        LUT2 (Prop_lut2_I0_O)        0.299    21.258 r  VIDEO/G4/addrPlant[0]_i_36/O
                         net (fo=1, routed)           0.000    21.258    VIDEO/G4/addrPlant[0]_i_36_n_0
    SLICE_X21Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.808 r  VIDEO/G4/addrPlant_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.808    VIDEO/G4/addrPlant_reg[0]_i_8_n_0
    SLICE_X21Y135        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.036 r  VIDEO/G4/addrPlant_reg[0]_i_3/CO[2]
                         net (fo=7, routed)           1.412    23.449    VIDEO/G4/addrPlant_reg[0]_i_3_n_1
    SLICE_X31Y130        LUT6 (Prop_lut6_I3_O)        0.313    23.762 f  VIDEO/G4/addrPlant[2]_i_2/O
                         net (fo=2, routed)           0.655    24.417    VIDEO/G4/addrPlant[2]_i_2_n_0
    SLICE_X30Y130        LUT6 (Prop_lut6_I5_O)        0.124    24.541 r  VIDEO/G4/addrPlant[3]_i_6/O
                         net (fo=1, routed)           0.162    24.703    VIDEO/G4/addrPlant[3]_i_6_n_0
    SLICE_X30Y130        LUT6 (Prop_lut6_I5_O)        0.124    24.827 r  VIDEO/G4/addrPlant[3]_i_1/O
                         net (fo=1, routed)           0.000    24.827    VIDEO/G1/addrPlant_reg[3]_0[3]
    SLICE_X30Y130        FDRE                                         r  VIDEO/G1/addrPlant_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/addrPlant_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.903ns  (logic 6.703ns (29.267%)  route 16.200ns (70.733%))
  Logic Levels:           24  (CARRY4=13 LUT2=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.723     1.723    VIDEO/G4/clk_25
    SLICE_X8Y127         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.518     2.241 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=159, routed)         5.220     7.461    VIDEO/G4/Q[0]
    SLICE_X26Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.585 r  VIDEO/G4/addrPlant[2]_i_6/O
                         net (fo=7, routed)           0.687     8.272    VIDEO/G4/addrPlant[2]_i_6_n_0
    SLICE_X26Y126        LUT5 (Prop_lut5_I3_O)        0.124     8.396 r  VIDEO/G4/addrPlant[2]_i_3/O
                         net (fo=47, routed)          0.636     9.033    VIDEO/G4/addrPlant[2]_i_3_n_0
    SLICE_X26Y125        LUT6 (Prop_lut6_I5_O)        0.124     9.157 f  VIDEO/G4/addrPlant[3]_i_53/O
                         net (fo=33, routed)          2.271    11.427    VIDEO/G4/addrPlant[3]_i_53_n_0
    SLICE_X18Y128        LUT6 (Prop_lut6_I5_O)        0.124    11.551 r  VIDEO/G4/addrPlant[0]_i_84/O
                         net (fo=4, routed)           0.948    12.500    VIDEO/G4/addrPlant[0]_i_84_n_0
    SLICE_X19Y128        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.007 r  VIDEO/G4/addrPlant_reg[3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    13.007    VIDEO/G4/addrPlant_reg[3]_i_54_n_0
    SLICE_X19Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.246 r  VIDEO/G4/addrPlant_reg[3]_i_29/O[2]
                         net (fo=3, routed)           0.829    14.075    VIDEO/G4/addrPlant_reg[3]_i_29_n_5
    SLICE_X27Y128        LUT5 (Prop_lut5_I0_O)        0.330    14.405 f  VIDEO/G4/addrPlant[0]_i_121/O
                         net (fo=2, routed)           0.840    15.245    VIDEO/G4/addrPlant[0]_i_121_n_0
    SLICE_X22Y128        LUT5 (Prop_lut5_I1_O)        0.360    15.605 r  VIDEO/G4/addrPlant[0]_i_69/O
                         net (fo=2, routed)           0.635    16.240    VIDEO/G4/addrPlant[0]_i_69_n_0
    SLICE_X23Y128        LUT6 (Prop_lut6_I0_O)        0.326    16.566 r  VIDEO/G4/addrPlant[0]_i_73/O
                         net (fo=1, routed)           0.000    16.566    VIDEO/G4/addrPlant[0]_i_73_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.116 r  VIDEO/G4/addrPlant_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.116    VIDEO/G4/addrPlant_reg[0]_i_38_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.230 r  VIDEO/G4/addrPlant_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.230    VIDEO/G4/addrPlant_reg[0]_i_12_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.344 r  VIDEO/G4/addrPlant_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.344    VIDEO/G4/addrPlant_reg[0]_i_4_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.458 r  VIDEO/G4/addrPlant_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.458    VIDEO/G4/addrPlant_reg[3]_i_3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.572 r  VIDEO/G4/addrPlant_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    17.572    VIDEO/G4/addrPlant_reg[0]_i_91_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.686 r  VIDEO/G4/addrPlant_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    17.686    VIDEO/G4/addrPlant_reg[0]_i_51_n_0
    SLICE_X23Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.908 r  VIDEO/G4/addrPlant_reg[0]_i_22/O[0]
                         net (fo=3, routed)           0.979    18.887    VIDEO/G4/addrPlant_reg[0]_i_22_n_7
    SLICE_X22Y133        LUT2 (Prop_lut2_I0_O)        0.299    19.186 r  VIDEO/G4/addrPlant[0]_i_54/O
                         net (fo=1, routed)           0.000    19.186    VIDEO/G4/addrPlant[0]_i_54_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.736 r  VIDEO/G4/addrPlant_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.736    VIDEO/G4/addrPlant_reg[0]_i_21_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.958 r  VIDEO/G4/addrPlant_reg[0]_i_5/O[0]
                         net (fo=3, routed)           1.001    20.959    VIDEO/G4/addrPlant_reg[0]_i_5_n_7
    SLICE_X21Y134        LUT2 (Prop_lut2_I0_O)        0.299    21.258 r  VIDEO/G4/addrPlant[0]_i_36/O
                         net (fo=1, routed)           0.000    21.258    VIDEO/G4/addrPlant[0]_i_36_n_0
    SLICE_X21Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.808 r  VIDEO/G4/addrPlant_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.808    VIDEO/G4/addrPlant_reg[0]_i_8_n_0
    SLICE_X21Y135        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.036 r  VIDEO/G4/addrPlant_reg[0]_i_3/CO[2]
                         net (fo=7, routed)           1.412    23.449    VIDEO/G4/addrPlant_reg[0]_i_3_n_1
    SLICE_X31Y130        LUT6 (Prop_lut6_I3_O)        0.313    23.762 r  VIDEO/G4/addrPlant[2]_i_2/O
                         net (fo=2, routed)           0.741    24.502    VIDEO/G4/addrPlant[2]_i_2_n_0
    SLICE_X30Y130        LUT5 (Prop_lut5_I2_O)        0.124    24.626 r  VIDEO/G4/addrPlant[2]_i_1/O
                         net (fo=1, routed)           0.000    24.626    VIDEO/G1/addrPlant_reg[3]_0[2]
    SLICE_X30Y130        FDRE                                         r  VIDEO/G1/addrPlant_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/addrCurrent_reg[6]_rep__1/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.260ns  (logic 6.449ns (28.971%)  route 15.811ns (71.029%))
  Logic Levels:           20  (CARRY4=10 LUT2=3 LUT3=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.791     1.791    VIDEO/G4/clk_25
    SLICE_X6Y127         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.518     2.309 r  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=116, routed)         5.298     7.608    VIDEO/G4/Q[1]
    SLICE_X21Y125        LUT3 (Prop_lut3_I2_O)        0.124     7.732 r  VIDEO/G4/addrCurrent[0]_i_90/O
                         net (fo=15, routed)          1.969     9.700    VIDEO/G4/addrCurrent[0]_i_212_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I2_O)        0.124     9.824 r  VIDEO/G4/addrCurrent[0]_i_168/O
                         net (fo=1, routed)           0.000     9.824    VIDEO/G4/addrCurrent[0]_i_168_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.357 r  VIDEO/G4/addrCurrent_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.357    VIDEO/G4/addrCurrent_reg[0]_i_86_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.680 r  VIDEO/G4/addrCurrent_reg[0]_i_49/O[1]
                         net (fo=3, routed)           0.816    11.497    VIDEO/G4/addrCurrent_reg[0]_i_49_n_6
    SLICE_X5Y122         LUT3 (Prop_lut3_I0_O)        0.306    11.803 r  VIDEO/G4/addrCurrent[0]_i_55/O
                         net (fo=2, routed)           1.079    12.882    VIDEO/G4/addrCurrent[0]_i_55_n_0
    SLICE_X5Y122         LUT5 (Prop_lut5_I0_O)        0.153    13.035 r  VIDEO/G4/addrCurrent[0]_i_18/O
                         net (fo=2, routed)           0.523    13.558    VIDEO/G4/addrCurrent[0]_i_18_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I0_O)        0.327    13.885 r  VIDEO/G4/addrCurrent[0]_i_22/O
                         net (fo=1, routed)           0.000    13.885    VIDEO/G4/addrCurrent[0]_i_22_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.417 r  VIDEO/G4/addrCurrent_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.417    VIDEO/G4/addrCurrent_reg[0]_i_5_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.531 r  VIDEO/G4/addrCurrent_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.531    VIDEO/G4/addrCurrent_reg[6]_i_8_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.770 r  VIDEO/G4/addrCurrent_reg[6]_i_7/O[2]
                         net (fo=3, routed)           1.204    15.974    VIDEO/G4/addrCurrent_reg[6]_i_7_n_5
    SLICE_X3Y126         LUT2 (Prop_lut2_I1_O)        0.302    16.276 r  VIDEO/G4/addrCurrent[0]_i_134/O
                         net (fo=1, routed)           0.000    16.276    VIDEO/G4/addrCurrent[0]_i_134_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.826 r  VIDEO/G4/addrCurrent_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    16.826    VIDEO/G4/addrCurrent_reg[0]_i_61_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.160 r  VIDEO/G4/addrCurrent_reg[0]_i_23/O[1]
                         net (fo=3, routed)           0.958    18.118    VIDEO/G4/addrCurrent_reg[0]_i_23_n_6
    SLICE_X2Y126         LUT2 (Prop_lut2_I1_O)        0.303    18.421 r  VIDEO/G4/addrCurrent[0]_i_75/O
                         net (fo=1, routed)           0.000    18.421    VIDEO/G4/addrCurrent[0]_i_75_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.954 r  VIDEO/G4/addrCurrent_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.954    VIDEO/G4/addrCurrent_reg[0]_i_35_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.071 r  VIDEO/G4/addrCurrent_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.071    VIDEO/G4/addrCurrent_reg[0]_i_10_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.300 f  VIDEO/G4/addrCurrent_reg[0]_i_4/CO[2]
                         net (fo=18, routed)          1.596    20.896    VIDEO/G4/addrCurrent_reg[0]_i_4_n_1
    SLICE_X15Y125        LUT2 (Prop_lut2_I1_O)        0.338    21.234 r  VIDEO/G4/addrCurrent[6]_i_9/O
                         net (fo=3, routed)           0.838    22.072    VIDEO/G4/addrCurrent[6]_i_9_n_0
    SLICE_X15Y126        LUT6 (Prop_lut6_I1_O)        0.326    22.398 r  VIDEO/G4/addrCurrent[6]_i_3/O
                         net (fo=7, routed)           0.989    23.387    VIDEO/G4/addrCurrent[6]_i_3_n_0
    SLICE_X15Y129        LUT6 (Prop_lut6_I3_O)        0.124    23.511 r  VIDEO/G4/addrCurrent[6]_rep__1_i_1/O
                         net (fo=1, routed)           0.540    24.052    VIDEO/G1/addrCurrent_reg[6]_rep__1_0
    SLICE_X15Y130        FDRE                                         r  VIDEO/G1/addrCurrent_reg[6]_rep__1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/addrPlant_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.282ns  (logic 6.703ns (30.082%)  route 15.579ns (69.918%))
  Logic Levels:           24  (CARRY4=13 LUT2=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.723     1.723    VIDEO/G4/clk_25
    SLICE_X8Y127         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.518     2.241 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=159, routed)         5.220     7.461    VIDEO/G4/Q[0]
    SLICE_X26Y125        LUT4 (Prop_lut4_I1_O)        0.124     7.585 r  VIDEO/G4/addrPlant[2]_i_6/O
                         net (fo=7, routed)           0.687     8.272    VIDEO/G4/addrPlant[2]_i_6_n_0
    SLICE_X26Y126        LUT5 (Prop_lut5_I3_O)        0.124     8.396 r  VIDEO/G4/addrPlant[2]_i_3/O
                         net (fo=47, routed)          0.636     9.033    VIDEO/G4/addrPlant[2]_i_3_n_0
    SLICE_X26Y125        LUT6 (Prop_lut6_I5_O)        0.124     9.157 f  VIDEO/G4/addrPlant[3]_i_53/O
                         net (fo=33, routed)          2.271    11.427    VIDEO/G4/addrPlant[3]_i_53_n_0
    SLICE_X18Y128        LUT6 (Prop_lut6_I5_O)        0.124    11.551 r  VIDEO/G4/addrPlant[0]_i_84/O
                         net (fo=4, routed)           0.948    12.500    VIDEO/G4/addrPlant[0]_i_84_n_0
    SLICE_X19Y128        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.007 r  VIDEO/G4/addrPlant_reg[3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    13.007    VIDEO/G4/addrPlant_reg[3]_i_54_n_0
    SLICE_X19Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.246 r  VIDEO/G4/addrPlant_reg[3]_i_29/O[2]
                         net (fo=3, routed)           0.829    14.075    VIDEO/G4/addrPlant_reg[3]_i_29_n_5
    SLICE_X27Y128        LUT5 (Prop_lut5_I0_O)        0.330    14.405 f  VIDEO/G4/addrPlant[0]_i_121/O
                         net (fo=2, routed)           0.840    15.245    VIDEO/G4/addrPlant[0]_i_121_n_0
    SLICE_X22Y128        LUT5 (Prop_lut5_I1_O)        0.360    15.605 r  VIDEO/G4/addrPlant[0]_i_69/O
                         net (fo=2, routed)           0.635    16.240    VIDEO/G4/addrPlant[0]_i_69_n_0
    SLICE_X23Y128        LUT6 (Prop_lut6_I0_O)        0.326    16.566 r  VIDEO/G4/addrPlant[0]_i_73/O
                         net (fo=1, routed)           0.000    16.566    VIDEO/G4/addrPlant[0]_i_73_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.116 r  VIDEO/G4/addrPlant_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.116    VIDEO/G4/addrPlant_reg[0]_i_38_n_0
    SLICE_X23Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.230 r  VIDEO/G4/addrPlant_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.230    VIDEO/G4/addrPlant_reg[0]_i_12_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.344 r  VIDEO/G4/addrPlant_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.344    VIDEO/G4/addrPlant_reg[0]_i_4_n_0
    SLICE_X23Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.458 r  VIDEO/G4/addrPlant_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.458    VIDEO/G4/addrPlant_reg[3]_i_3_n_0
    SLICE_X23Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.572 r  VIDEO/G4/addrPlant_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    17.572    VIDEO/G4/addrPlant_reg[0]_i_91_n_0
    SLICE_X23Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.686 r  VIDEO/G4/addrPlant_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    17.686    VIDEO/G4/addrPlant_reg[0]_i_51_n_0
    SLICE_X23Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.908 r  VIDEO/G4/addrPlant_reg[0]_i_22/O[0]
                         net (fo=3, routed)           0.979    18.887    VIDEO/G4/addrPlant_reg[0]_i_22_n_7
    SLICE_X22Y133        LUT2 (Prop_lut2_I0_O)        0.299    19.186 r  VIDEO/G4/addrPlant[0]_i_54/O
                         net (fo=1, routed)           0.000    19.186    VIDEO/G4/addrPlant[0]_i_54_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.736 r  VIDEO/G4/addrPlant_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.736    VIDEO/G4/addrPlant_reg[0]_i_21_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.958 r  VIDEO/G4/addrPlant_reg[0]_i_5/O[0]
                         net (fo=3, routed)           1.001    20.959    VIDEO/G4/addrPlant_reg[0]_i_5_n_7
    SLICE_X21Y134        LUT2 (Prop_lut2_I0_O)        0.299    21.258 r  VIDEO/G4/addrPlant[0]_i_36/O
                         net (fo=1, routed)           0.000    21.258    VIDEO/G4/addrPlant[0]_i_36_n_0
    SLICE_X21Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.808 r  VIDEO/G4/addrPlant_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.808    VIDEO/G4/addrPlant_reg[0]_i_8_n_0
    SLICE_X21Y135        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.036 r  VIDEO/G4/addrPlant_reg[0]_i_3/CO[2]
                         net (fo=7, routed)           1.238    23.274    VIDEO/G4/addrPlant_reg[0]_i_3_n_1
    SLICE_X31Y130        LUT4 (Prop_lut4_I2_O)        0.313    23.587 r  VIDEO/G4/addrPlant[1]_i_3/O
                         net (fo=1, routed)           0.294    23.882    VIDEO/G4/addrPlant[1]_i_3_n_0
    SLICE_X32Y130        LUT5 (Prop_lut5_I4_O)        0.124    24.006 r  VIDEO/G4/addrPlant[1]_i_1/O
                         net (fo=1, routed)           0.000    24.006    VIDEO/G1/addrPlant_reg[3]_0[1]
    SLICE_X32Y130        FDRE                                         r  VIDEO/G1/addrPlant_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/addrCurrent_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.166ns  (logic 6.444ns (29.072%)  route 15.722ns (70.928%))
  Logic Levels:           20  (CARRY4=10 LUT2=3 LUT3=2 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.791     1.791    VIDEO/G4/clk_25
    SLICE_X6Y127         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.518     2.309 r  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=116, routed)         5.298     7.608    VIDEO/G4/Q[1]
    SLICE_X21Y125        LUT3 (Prop_lut3_I2_O)        0.124     7.732 r  VIDEO/G4/addrCurrent[0]_i_90/O
                         net (fo=15, routed)          1.969     9.700    VIDEO/G4/addrCurrent[0]_i_212_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I2_O)        0.124     9.824 r  VIDEO/G4/addrCurrent[0]_i_168/O
                         net (fo=1, routed)           0.000     9.824    VIDEO/G4/addrCurrent[0]_i_168_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.357 r  VIDEO/G4/addrCurrent_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.357    VIDEO/G4/addrCurrent_reg[0]_i_86_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.680 r  VIDEO/G4/addrCurrent_reg[0]_i_49/O[1]
                         net (fo=3, routed)           0.816    11.497    VIDEO/G4/addrCurrent_reg[0]_i_49_n_6
    SLICE_X5Y122         LUT3 (Prop_lut3_I0_O)        0.306    11.803 r  VIDEO/G4/addrCurrent[0]_i_55/O
                         net (fo=2, routed)           1.079    12.882    VIDEO/G4/addrCurrent[0]_i_55_n_0
    SLICE_X5Y122         LUT5 (Prop_lut5_I0_O)        0.153    13.035 r  VIDEO/G4/addrCurrent[0]_i_18/O
                         net (fo=2, routed)           0.523    13.558    VIDEO/G4/addrCurrent[0]_i_18_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I0_O)        0.327    13.885 r  VIDEO/G4/addrCurrent[0]_i_22/O
                         net (fo=1, routed)           0.000    13.885    VIDEO/G4/addrCurrent[0]_i_22_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.417 r  VIDEO/G4/addrCurrent_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.417    VIDEO/G4/addrCurrent_reg[0]_i_5_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.531 r  VIDEO/G4/addrCurrent_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.531    VIDEO/G4/addrCurrent_reg[6]_i_8_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.770 r  VIDEO/G4/addrCurrent_reg[6]_i_7/O[2]
                         net (fo=3, routed)           1.204    15.974    VIDEO/G4/addrCurrent_reg[6]_i_7_n_5
    SLICE_X3Y126         LUT2 (Prop_lut2_I1_O)        0.302    16.276 r  VIDEO/G4/addrCurrent[0]_i_134/O
                         net (fo=1, routed)           0.000    16.276    VIDEO/G4/addrCurrent[0]_i_134_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.826 r  VIDEO/G4/addrCurrent_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    16.826    VIDEO/G4/addrCurrent_reg[0]_i_61_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.160 r  VIDEO/G4/addrCurrent_reg[0]_i_23/O[1]
                         net (fo=3, routed)           0.958    18.118    VIDEO/G4/addrCurrent_reg[0]_i_23_n_6
    SLICE_X2Y126         LUT2 (Prop_lut2_I1_O)        0.303    18.421 r  VIDEO/G4/addrCurrent[0]_i_75/O
                         net (fo=1, routed)           0.000    18.421    VIDEO/G4/addrCurrent[0]_i_75_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.954 r  VIDEO/G4/addrCurrent_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.954    VIDEO/G4/addrCurrent_reg[0]_i_35_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.071 r  VIDEO/G4/addrCurrent_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.071    VIDEO/G4/addrCurrent_reg[0]_i_10_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.300 f  VIDEO/G4/addrCurrent_reg[0]_i_4/CO[2]
                         net (fo=18, routed)          1.596    20.896    VIDEO/G4/addrCurrent_reg[0]_i_4_n_1
    SLICE_X15Y125        LUT2 (Prop_lut2_I1_O)        0.338    21.234 r  VIDEO/G4/addrCurrent[6]_i_9/O
                         net (fo=3, routed)           0.838    22.072    VIDEO/G4/addrCurrent[6]_i_9_n_0
    SLICE_X15Y126        LUT6 (Prop_lut6_I1_O)        0.326    22.398 r  VIDEO/G4/addrCurrent[6]_i_3/O
                         net (fo=7, routed)           0.639    23.037    VIDEO/G4/addrCurrent[6]_i_3_n_0
    SLICE_X15Y128        LUT5 (Prop_lut5_I3_O)        0.119    23.156 r  VIDEO/G4/addrCurrent[5]_i_1/O
                         net (fo=1, routed)           0.802    23.957    VIDEO/G1/addrCurrent_reg[6]_0[5]
    SLICE_X16Y128        FDRE                                         r  VIDEO/G1/addrCurrent_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/addrCurrent_reg[6]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.040ns  (logic 6.449ns (29.260%)  route 15.591ns (70.740%))
  Logic Levels:           20  (CARRY4=10 LUT2=3 LUT3=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.791     1.791    VIDEO/G4/clk_25
    SLICE_X6Y127         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.518     2.309 r  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=116, routed)         5.298     7.608    VIDEO/G4/Q[1]
    SLICE_X21Y125        LUT3 (Prop_lut3_I2_O)        0.124     7.732 r  VIDEO/G4/addrCurrent[0]_i_90/O
                         net (fo=15, routed)          1.969     9.700    VIDEO/G4/addrCurrent[0]_i_212_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I2_O)        0.124     9.824 r  VIDEO/G4/addrCurrent[0]_i_168/O
                         net (fo=1, routed)           0.000     9.824    VIDEO/G4/addrCurrent[0]_i_168_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.357 r  VIDEO/G4/addrCurrent_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.357    VIDEO/G4/addrCurrent_reg[0]_i_86_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.680 r  VIDEO/G4/addrCurrent_reg[0]_i_49/O[1]
                         net (fo=3, routed)           0.816    11.497    VIDEO/G4/addrCurrent_reg[0]_i_49_n_6
    SLICE_X5Y122         LUT3 (Prop_lut3_I0_O)        0.306    11.803 r  VIDEO/G4/addrCurrent[0]_i_55/O
                         net (fo=2, routed)           1.079    12.882    VIDEO/G4/addrCurrent[0]_i_55_n_0
    SLICE_X5Y122         LUT5 (Prop_lut5_I0_O)        0.153    13.035 r  VIDEO/G4/addrCurrent[0]_i_18/O
                         net (fo=2, routed)           0.523    13.558    VIDEO/G4/addrCurrent[0]_i_18_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I0_O)        0.327    13.885 r  VIDEO/G4/addrCurrent[0]_i_22/O
                         net (fo=1, routed)           0.000    13.885    VIDEO/G4/addrCurrent[0]_i_22_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.417 r  VIDEO/G4/addrCurrent_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.417    VIDEO/G4/addrCurrent_reg[0]_i_5_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.531 r  VIDEO/G4/addrCurrent_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.531    VIDEO/G4/addrCurrent_reg[6]_i_8_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.770 r  VIDEO/G4/addrCurrent_reg[6]_i_7/O[2]
                         net (fo=3, routed)           1.204    15.974    VIDEO/G4/addrCurrent_reg[6]_i_7_n_5
    SLICE_X3Y126         LUT2 (Prop_lut2_I1_O)        0.302    16.276 r  VIDEO/G4/addrCurrent[0]_i_134/O
                         net (fo=1, routed)           0.000    16.276    VIDEO/G4/addrCurrent[0]_i_134_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.826 r  VIDEO/G4/addrCurrent_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    16.826    VIDEO/G4/addrCurrent_reg[0]_i_61_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.160 r  VIDEO/G4/addrCurrent_reg[0]_i_23/O[1]
                         net (fo=3, routed)           0.958    18.118    VIDEO/G4/addrCurrent_reg[0]_i_23_n_6
    SLICE_X2Y126         LUT2 (Prop_lut2_I1_O)        0.303    18.421 r  VIDEO/G4/addrCurrent[0]_i_75/O
                         net (fo=1, routed)           0.000    18.421    VIDEO/G4/addrCurrent[0]_i_75_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.954 r  VIDEO/G4/addrCurrent_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.954    VIDEO/G4/addrCurrent_reg[0]_i_35_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.071 r  VIDEO/G4/addrCurrent_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.071    VIDEO/G4/addrCurrent_reg[0]_i_10_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.300 f  VIDEO/G4/addrCurrent_reg[0]_i_4/CO[2]
                         net (fo=18, routed)          1.596    20.896    VIDEO/G4/addrCurrent_reg[0]_i_4_n_1
    SLICE_X15Y125        LUT2 (Prop_lut2_I1_O)        0.338    21.234 r  VIDEO/G4/addrCurrent[6]_i_9/O
                         net (fo=3, routed)           0.838    22.072    VIDEO/G4/addrCurrent[6]_i_9_n_0
    SLICE_X15Y126        LUT6 (Prop_lut6_I1_O)        0.326    22.398 r  VIDEO/G4/addrCurrent[6]_i_3/O
                         net (fo=7, routed)           0.980    23.378    VIDEO/G4/addrCurrent[6]_i_3_n_0
    SLICE_X17Y129        LUT6 (Prop_lut6_I3_O)        0.124    23.502 r  VIDEO/G4/addrCurrent[6]_rep__0_i_1/O
                         net (fo=1, routed)           0.330    23.832    VIDEO/G1/addrCurrent_reg[6]_rep__0_0
    SLICE_X17Y129        FDRE                                         r  VIDEO/G1/addrCurrent_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/addrCurrent_reg[5]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.967ns  (logic 6.449ns (29.358%)  route 15.518ns (70.642%))
  Logic Levels:           20  (CARRY4=10 LUT2=3 LUT3=2 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.791     1.791    VIDEO/G4/clk_25
    SLICE_X6Y127         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.518     2.309 r  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=116, routed)         5.298     7.608    VIDEO/G4/Q[1]
    SLICE_X21Y125        LUT3 (Prop_lut3_I2_O)        0.124     7.732 r  VIDEO/G4/addrCurrent[0]_i_90/O
                         net (fo=15, routed)          1.969     9.700    VIDEO/G4/addrCurrent[0]_i_212_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I2_O)        0.124     9.824 r  VIDEO/G4/addrCurrent[0]_i_168/O
                         net (fo=1, routed)           0.000     9.824    VIDEO/G4/addrCurrent[0]_i_168_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.357 r  VIDEO/G4/addrCurrent_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.357    VIDEO/G4/addrCurrent_reg[0]_i_86_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.680 r  VIDEO/G4/addrCurrent_reg[0]_i_49/O[1]
                         net (fo=3, routed)           0.816    11.497    VIDEO/G4/addrCurrent_reg[0]_i_49_n_6
    SLICE_X5Y122         LUT3 (Prop_lut3_I0_O)        0.306    11.803 r  VIDEO/G4/addrCurrent[0]_i_55/O
                         net (fo=2, routed)           1.079    12.882    VIDEO/G4/addrCurrent[0]_i_55_n_0
    SLICE_X5Y122         LUT5 (Prop_lut5_I0_O)        0.153    13.035 r  VIDEO/G4/addrCurrent[0]_i_18/O
                         net (fo=2, routed)           0.523    13.558    VIDEO/G4/addrCurrent[0]_i_18_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I0_O)        0.327    13.885 r  VIDEO/G4/addrCurrent[0]_i_22/O
                         net (fo=1, routed)           0.000    13.885    VIDEO/G4/addrCurrent[0]_i_22_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.417 r  VIDEO/G4/addrCurrent_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.417    VIDEO/G4/addrCurrent_reg[0]_i_5_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.531 r  VIDEO/G4/addrCurrent_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.531    VIDEO/G4/addrCurrent_reg[6]_i_8_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.770 r  VIDEO/G4/addrCurrent_reg[6]_i_7/O[2]
                         net (fo=3, routed)           1.204    15.974    VIDEO/G4/addrCurrent_reg[6]_i_7_n_5
    SLICE_X3Y126         LUT2 (Prop_lut2_I1_O)        0.302    16.276 r  VIDEO/G4/addrCurrent[0]_i_134/O
                         net (fo=1, routed)           0.000    16.276    VIDEO/G4/addrCurrent[0]_i_134_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.826 r  VIDEO/G4/addrCurrent_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    16.826    VIDEO/G4/addrCurrent_reg[0]_i_61_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.160 r  VIDEO/G4/addrCurrent_reg[0]_i_23/O[1]
                         net (fo=3, routed)           0.958    18.118    VIDEO/G4/addrCurrent_reg[0]_i_23_n_6
    SLICE_X2Y126         LUT2 (Prop_lut2_I1_O)        0.303    18.421 r  VIDEO/G4/addrCurrent[0]_i_75/O
                         net (fo=1, routed)           0.000    18.421    VIDEO/G4/addrCurrent[0]_i_75_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.954 r  VIDEO/G4/addrCurrent_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.954    VIDEO/G4/addrCurrent_reg[0]_i_35_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.071 r  VIDEO/G4/addrCurrent_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.071    VIDEO/G4/addrCurrent_reg[0]_i_10_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.300 f  VIDEO/G4/addrCurrent_reg[0]_i_4/CO[2]
                         net (fo=18, routed)          1.596    20.896    VIDEO/G4/addrCurrent_reg[0]_i_4_n_1
    SLICE_X15Y125        LUT2 (Prop_lut2_I1_O)        0.338    21.234 r  VIDEO/G4/addrCurrent[6]_i_9/O
                         net (fo=3, routed)           0.838    22.072    VIDEO/G4/addrCurrent[6]_i_9_n_0
    SLICE_X15Y126        LUT6 (Prop_lut6_I1_O)        0.326    22.398 r  VIDEO/G4/addrCurrent[6]_i_3/O
                         net (fo=7, routed)           0.614    23.012    VIDEO/G4/addrCurrent[6]_i_3_n_0
    SLICE_X15Y128        LUT5 (Prop_lut5_I3_O)        0.124    23.136 r  VIDEO/G4/addrCurrent[5]_rep__0_i_1/O
                         net (fo=1, routed)           0.622    23.758    VIDEO/G1/addrCurrent_reg[5]_rep__0_0
    SLICE_X15Y128        FDRE                                         r  VIDEO/G1/addrCurrent_reg[5]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/addrCurrent_reg[5]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.937ns  (logic 6.449ns (29.397%)  route 15.488ns (70.603%))
  Logic Levels:           20  (CARRY4=10 LUT2=3 LUT3=2 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.791     1.791    VIDEO/G4/clk_25
    SLICE_X6Y127         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.518     2.309 r  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=116, routed)         5.298     7.608    VIDEO/G4/Q[1]
    SLICE_X21Y125        LUT3 (Prop_lut3_I2_O)        0.124     7.732 r  VIDEO/G4/addrCurrent[0]_i_90/O
                         net (fo=15, routed)          1.969     9.700    VIDEO/G4/addrCurrent[0]_i_212_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I2_O)        0.124     9.824 r  VIDEO/G4/addrCurrent[0]_i_168/O
                         net (fo=1, routed)           0.000     9.824    VIDEO/G4/addrCurrent[0]_i_168_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.357 r  VIDEO/G4/addrCurrent_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.357    VIDEO/G4/addrCurrent_reg[0]_i_86_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.680 r  VIDEO/G4/addrCurrent_reg[0]_i_49/O[1]
                         net (fo=3, routed)           0.816    11.497    VIDEO/G4/addrCurrent_reg[0]_i_49_n_6
    SLICE_X5Y122         LUT3 (Prop_lut3_I0_O)        0.306    11.803 r  VIDEO/G4/addrCurrent[0]_i_55/O
                         net (fo=2, routed)           1.079    12.882    VIDEO/G4/addrCurrent[0]_i_55_n_0
    SLICE_X5Y122         LUT5 (Prop_lut5_I0_O)        0.153    13.035 r  VIDEO/G4/addrCurrent[0]_i_18/O
                         net (fo=2, routed)           0.523    13.558    VIDEO/G4/addrCurrent[0]_i_18_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I0_O)        0.327    13.885 r  VIDEO/G4/addrCurrent[0]_i_22/O
                         net (fo=1, routed)           0.000    13.885    VIDEO/G4/addrCurrent[0]_i_22_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.417 r  VIDEO/G4/addrCurrent_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.417    VIDEO/G4/addrCurrent_reg[0]_i_5_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.531 r  VIDEO/G4/addrCurrent_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.531    VIDEO/G4/addrCurrent_reg[6]_i_8_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.770 r  VIDEO/G4/addrCurrent_reg[6]_i_7/O[2]
                         net (fo=3, routed)           1.204    15.974    VIDEO/G4/addrCurrent_reg[6]_i_7_n_5
    SLICE_X3Y126         LUT2 (Prop_lut2_I1_O)        0.302    16.276 r  VIDEO/G4/addrCurrent[0]_i_134/O
                         net (fo=1, routed)           0.000    16.276    VIDEO/G4/addrCurrent[0]_i_134_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.826 r  VIDEO/G4/addrCurrent_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    16.826    VIDEO/G4/addrCurrent_reg[0]_i_61_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.160 r  VIDEO/G4/addrCurrent_reg[0]_i_23/O[1]
                         net (fo=3, routed)           0.958    18.118    VIDEO/G4/addrCurrent_reg[0]_i_23_n_6
    SLICE_X2Y126         LUT2 (Prop_lut2_I1_O)        0.303    18.421 r  VIDEO/G4/addrCurrent[0]_i_75/O
                         net (fo=1, routed)           0.000    18.421    VIDEO/G4/addrCurrent[0]_i_75_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.954 r  VIDEO/G4/addrCurrent_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.954    VIDEO/G4/addrCurrent_reg[0]_i_35_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.071 r  VIDEO/G4/addrCurrent_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.071    VIDEO/G4/addrCurrent_reg[0]_i_10_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.300 f  VIDEO/G4/addrCurrent_reg[0]_i_4/CO[2]
                         net (fo=18, routed)          1.596    20.896    VIDEO/G4/addrCurrent_reg[0]_i_4_n_1
    SLICE_X15Y125        LUT2 (Prop_lut2_I1_O)        0.338    21.234 r  VIDEO/G4/addrCurrent[6]_i_9/O
                         net (fo=3, routed)           0.838    22.072    VIDEO/G4/addrCurrent[6]_i_9_n_0
    SLICE_X15Y126        LUT6 (Prop_lut6_I1_O)        0.326    22.398 r  VIDEO/G4/addrCurrent[6]_i_3/O
                         net (fo=7, routed)           0.639    23.037    VIDEO/G4/addrCurrent[6]_i_3_n_0
    SLICE_X15Y128        LUT5 (Prop_lut5_I3_O)        0.124    23.161 r  VIDEO/G4/addrCurrent[5]_rep_i_1/O
                         net (fo=1, routed)           0.568    23.729    VIDEO/G1/addrCurrent_reg[5]_rep_0
    SLICE_X15Y128        FDRE                                         r  VIDEO/G1/addrCurrent_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/addrCurrent_reg[4]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.876ns  (logic 6.475ns (29.599%)  route 15.401ns (70.401%))
  Logic Levels:           20  (CARRY4=10 LUT2=3 LUT3=2 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.791     1.791    VIDEO/G4/clk_25
    SLICE_X6Y127         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.518     2.309 r  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=116, routed)         5.298     7.608    VIDEO/G4/Q[1]
    SLICE_X21Y125        LUT3 (Prop_lut3_I2_O)        0.124     7.732 r  VIDEO/G4/addrCurrent[0]_i_90/O
                         net (fo=15, routed)          1.969     9.700    VIDEO/G4/addrCurrent[0]_i_212_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I2_O)        0.124     9.824 r  VIDEO/G4/addrCurrent[0]_i_168/O
                         net (fo=1, routed)           0.000     9.824    VIDEO/G4/addrCurrent[0]_i_168_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.357 r  VIDEO/G4/addrCurrent_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.357    VIDEO/G4/addrCurrent_reg[0]_i_86_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.680 r  VIDEO/G4/addrCurrent_reg[0]_i_49/O[1]
                         net (fo=3, routed)           0.816    11.497    VIDEO/G4/addrCurrent_reg[0]_i_49_n_6
    SLICE_X5Y122         LUT3 (Prop_lut3_I0_O)        0.306    11.803 r  VIDEO/G4/addrCurrent[0]_i_55/O
                         net (fo=2, routed)           1.079    12.882    VIDEO/G4/addrCurrent[0]_i_55_n_0
    SLICE_X5Y122         LUT5 (Prop_lut5_I0_O)        0.153    13.035 r  VIDEO/G4/addrCurrent[0]_i_18/O
                         net (fo=2, routed)           0.523    13.558    VIDEO/G4/addrCurrent[0]_i_18_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I0_O)        0.327    13.885 r  VIDEO/G4/addrCurrent[0]_i_22/O
                         net (fo=1, routed)           0.000    13.885    VIDEO/G4/addrCurrent[0]_i_22_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.417 r  VIDEO/G4/addrCurrent_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.417    VIDEO/G4/addrCurrent_reg[0]_i_5_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.531 r  VIDEO/G4/addrCurrent_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.531    VIDEO/G4/addrCurrent_reg[6]_i_8_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.770 r  VIDEO/G4/addrCurrent_reg[6]_i_7/O[2]
                         net (fo=3, routed)           1.204    15.974    VIDEO/G4/addrCurrent_reg[6]_i_7_n_5
    SLICE_X3Y126         LUT2 (Prop_lut2_I1_O)        0.302    16.276 r  VIDEO/G4/addrCurrent[0]_i_134/O
                         net (fo=1, routed)           0.000    16.276    VIDEO/G4/addrCurrent[0]_i_134_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.826 r  VIDEO/G4/addrCurrent_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    16.826    VIDEO/G4/addrCurrent_reg[0]_i_61_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.160 r  VIDEO/G4/addrCurrent_reg[0]_i_23/O[1]
                         net (fo=3, routed)           0.958    18.118    VIDEO/G4/addrCurrent_reg[0]_i_23_n_6
    SLICE_X2Y126         LUT2 (Prop_lut2_I1_O)        0.303    18.421 r  VIDEO/G4/addrCurrent[0]_i_75/O
                         net (fo=1, routed)           0.000    18.421    VIDEO/G4/addrCurrent[0]_i_75_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.954 r  VIDEO/G4/addrCurrent_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.954    VIDEO/G4/addrCurrent_reg[0]_i_35_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.071 r  VIDEO/G4/addrCurrent_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.071    VIDEO/G4/addrCurrent_reg[0]_i_10_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.300 f  VIDEO/G4/addrCurrent_reg[0]_i_4/CO[2]
                         net (fo=18, routed)          1.596    20.896    VIDEO/G4/addrCurrent_reg[0]_i_4_n_1
    SLICE_X15Y125        LUT2 (Prop_lut2_I1_O)        0.338    21.234 r  VIDEO/G4/addrCurrent[6]_i_9/O
                         net (fo=3, routed)           0.675    21.908    VIDEO/G4/addrCurrent[6]_i_9_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I4_O)        0.326    22.234 r  VIDEO/G4/addrCurrent[4]_i_3/O
                         net (fo=4, routed)           0.648    22.882    VIDEO/G4/addrCurrent[4]_i_3_n_0
    SLICE_X15Y126        LUT5 (Prop_lut5_I4_O)        0.150    23.032 r  VIDEO/G4/addrCurrent[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.635    23.667    VIDEO/G1/addrCurrent_reg[4]_rep__0_0
    SLICE_X15Y128        FDRE                                         r  VIDEO/G1/addrCurrent_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/addrCurrent_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.831ns  (logic 6.479ns (29.678%)  route 15.352ns (70.322%))
  Logic Levels:           20  (CARRY4=10 LUT2=3 LUT3=2 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.791     1.791    VIDEO/G4/clk_25
    SLICE_X6Y127         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.518     2.309 r  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=116, routed)         5.298     7.608    VIDEO/G4/Q[1]
    SLICE_X21Y125        LUT3 (Prop_lut3_I2_O)        0.124     7.732 r  VIDEO/G4/addrCurrent[0]_i_90/O
                         net (fo=15, routed)          1.969     9.700    VIDEO/G4/addrCurrent[0]_i_212_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I2_O)        0.124     9.824 r  VIDEO/G4/addrCurrent[0]_i_168/O
                         net (fo=1, routed)           0.000     9.824    VIDEO/G4/addrCurrent[0]_i_168_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.357 r  VIDEO/G4/addrCurrent_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    10.357    VIDEO/G4/addrCurrent_reg[0]_i_86_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.680 r  VIDEO/G4/addrCurrent_reg[0]_i_49/O[1]
                         net (fo=3, routed)           0.816    11.497    VIDEO/G4/addrCurrent_reg[0]_i_49_n_6
    SLICE_X5Y122         LUT3 (Prop_lut3_I0_O)        0.306    11.803 r  VIDEO/G4/addrCurrent[0]_i_55/O
                         net (fo=2, routed)           1.079    12.882    VIDEO/G4/addrCurrent[0]_i_55_n_0
    SLICE_X5Y122         LUT5 (Prop_lut5_I0_O)        0.153    13.035 r  VIDEO/G4/addrCurrent[0]_i_18/O
                         net (fo=2, routed)           0.523    13.558    VIDEO/G4/addrCurrent[0]_i_18_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I0_O)        0.327    13.885 r  VIDEO/G4/addrCurrent[0]_i_22/O
                         net (fo=1, routed)           0.000    13.885    VIDEO/G4/addrCurrent[0]_i_22_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.417 r  VIDEO/G4/addrCurrent_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.417    VIDEO/G4/addrCurrent_reg[0]_i_5_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.531 r  VIDEO/G4/addrCurrent_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.531    VIDEO/G4/addrCurrent_reg[6]_i_8_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.770 r  VIDEO/G4/addrCurrent_reg[6]_i_7/O[2]
                         net (fo=3, routed)           1.204    15.974    VIDEO/G4/addrCurrent_reg[6]_i_7_n_5
    SLICE_X3Y126         LUT2 (Prop_lut2_I1_O)        0.302    16.276 r  VIDEO/G4/addrCurrent[0]_i_134/O
                         net (fo=1, routed)           0.000    16.276    VIDEO/G4/addrCurrent[0]_i_134_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.826 r  VIDEO/G4/addrCurrent_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    16.826    VIDEO/G4/addrCurrent_reg[0]_i_61_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.160 r  VIDEO/G4/addrCurrent_reg[0]_i_23/O[1]
                         net (fo=3, routed)           0.958    18.118    VIDEO/G4/addrCurrent_reg[0]_i_23_n_6
    SLICE_X2Y126         LUT2 (Prop_lut2_I1_O)        0.303    18.421 r  VIDEO/G4/addrCurrent[0]_i_75/O
                         net (fo=1, routed)           0.000    18.421    VIDEO/G4/addrCurrent[0]_i_75_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.954 r  VIDEO/G4/addrCurrent_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.954    VIDEO/G4/addrCurrent_reg[0]_i_35_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.071 r  VIDEO/G4/addrCurrent_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.071    VIDEO/G4/addrCurrent_reg[0]_i_10_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.300 f  VIDEO/G4/addrCurrent_reg[0]_i_4/CO[2]
                         net (fo=18, routed)          1.596    20.896    VIDEO/G4/addrCurrent_reg[0]_i_4_n_1
    SLICE_X15Y125        LUT2 (Prop_lut2_I1_O)        0.338    21.234 r  VIDEO/G4/addrCurrent[6]_i_9/O
                         net (fo=3, routed)           0.463    21.697    VIDEO/G4/addrCurrent[6]_i_9_n_0
    SLICE_X15Y125        LUT6 (Prop_lut6_I3_O)        0.326    22.023 r  VIDEO/G4/addrCurrent[3]_i_3/O
                         net (fo=6, routed)           0.829    22.852    VIDEO/G4/addrCurrent[3]_i_3_n_0
    SLICE_X15Y127        LUT5 (Prop_lut5_I4_O)        0.154    23.006 r  VIDEO/G4/addrCurrent[3]_i_1/O
                         net (fo=1, routed)           0.616    23.622    VIDEO/G1/addrCurrent_reg[6]_0[3]
    SLICE_X15Y127        FDRE                                         r  VIDEO/G1/addrCurrent_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/sunflower/fontRom/fontRow_reg/ADDRBWRADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.775ns  (logic 0.251ns (32.368%)  route 0.524ns (67.632%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.634     0.634    VIDEO/G4/clk_25
    SLICE_X9Y123         FDRE                                         r  VIDEO/G4/vQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.141     0.775 r  VIDEO/G4/vQ_reg[6]/Q
                         net (fo=69, routed)          0.373     1.148    VIDEO/G4/vQ_reg[9]_0[6]
    SLICE_X9Y127         LUT2 (Prop_lut2_I1_O)        0.045     1.193 r  VIDEO/G4/fontRow_reg_i_20/O
                         net (fo=1, routed)           0.000     1.193    VIDEO/G4/fontRow_reg_i_20_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.258 r  VIDEO/G4/fontRow_reg_i_6/O[1]
                         net (fo=1, routed)           0.151     1.410    VIDEO/G5/sunflower/fontRom/fontRow_reg_3[5]
    RAMB18_X0Y50         RAMB18E1                                     r  VIDEO/G5/sunflower/fontRom/fontRow_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/sunflower/fontRom/fontRow_reg/ADDRBWRADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.816ns  (logic 0.272ns (33.343%)  route 0.544ns (66.657%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.634     0.634    VIDEO/G4/clk_25
    SLICE_X8Y123         FDRE                                         r  VIDEO/G4/vQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDRE (Prop_fdre_C_Q)         0.164     0.798 r  VIDEO/G4/vQ_reg[4]/Q
                         net (fo=61, routed)          0.392     1.190    VIDEO/G4/vQ_reg[9]_0[4]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.045     1.235 r  VIDEO/G4/fontRow_reg_i_22/O
                         net (fo=1, routed)           0.000     1.235    VIDEO/G4/fontRow_reg_i_22_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.298 r  VIDEO/G4/fontRow_reg_i_7/O[3]
                         net (fo=1, routed)           0.152     1.450    VIDEO/G5/sunflower/fontRom/fontRow_reg_3[3]
    RAMB18_X0Y50         RAMB18E1                                     r  VIDEO/G5/sunflower/fontRom/fontRow_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/sunflower/fontRom/fontRow_reg/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.840ns  (logic 0.279ns (33.201%)  route 0.561ns (66.799%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.637     0.637    VIDEO/G4/clk_25
    SLICE_X10Y120        FDRE                                         r  VIDEO/G4/vQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.164     0.801 r  VIDEO/G4/vQ_reg[1]/Q
                         net (fo=52, routed)          0.349     1.150    VIDEO/G4/vQ_reg[9]_0[1]
    SLICE_X8Y126         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.265 r  VIDEO/G4/fontRow_reg_i_3/O[0]
                         net (fo=1, routed)           0.213     1.477    VIDEO/G5/sunflower/fontRom/ADDRARDADDR[1]
    RAMB18_X0Y50         RAMB18E1                                     r  VIDEO/G5/sunflower/fontRom/fontRow_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/sunflower/fontRom/fontRow_reg/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.854ns  (logic 0.334ns (39.126%)  route 0.520ns (60.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.634     0.634    VIDEO/G4/clk_25
    SLICE_X8Y123         FDRE                                         r  VIDEO/G4/vQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDRE (Prop_fdre_C_Q)         0.164     0.798 r  VIDEO/G4/vQ_reg[4]/Q
                         net (fo=61, routed)          0.366     1.164    VIDEO/G4/vQ_reg[9]_0[4]
    SLICE_X8Y126         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.281 r  VIDEO/G4/fontRow_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.281    VIDEO/G4/fontRow_reg_i_3_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.334 r  VIDEO/G4/fontRow_reg_i_2/O[0]
                         net (fo=1, routed)           0.154     1.488    VIDEO/G5/sunflower/fontRom/ADDRARDADDR[5]
    RAMB18_X0Y50         RAMB18E1                                     r  VIDEO/G5/sunflower/fontRom/fontRow_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/sunflower/fontRom/fontRow_reg/ADDRBWRADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.862ns  (logic 0.338ns (39.207%)  route 0.524ns (60.793%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.634     0.634    VIDEO/G4/clk_25
    SLICE_X9Y123         FDRE                                         r  VIDEO/G4/vQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.141     0.775 r  VIDEO/G4/vQ_reg[6]/Q
                         net (fo=69, routed)          0.373     1.148    VIDEO/G4/vQ_reg[9]_0[6]
    SLICE_X9Y127         LUT2 (Prop_lut2_I1_O)        0.045     1.193 r  VIDEO/G4/fontRow_reg_i_20/O
                         net (fo=1, routed)           0.000     1.193    VIDEO/G4/fontRow_reg_i_20_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     1.345 r  VIDEO/G4/fontRow_reg_i_6/O[2]
                         net (fo=1, routed)           0.151     1.496    VIDEO/G5/sunflower/fontRom/fontRow_reg_3[6]
    RAMB18_X0Y50         RAMB18E1                                     r  VIDEO/G5/sunflower/fontRom/fontRow_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/sunflower/fontRom/fontRow_reg/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.864ns  (logic 0.305ns (35.315%)  route 0.559ns (64.685%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.637     0.637    VIDEO/G4/clk_25
    SLICE_X10Y120        FDRE                                         r  VIDEO/G4/vQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.164     0.801 r  VIDEO/G4/vQ_reg[1]/Q
                         net (fo=52, routed)          0.349     1.150    VIDEO/G4/vQ_reg[9]_0[1]
    SLICE_X8Y126         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.141     1.291 r  VIDEO/G4/fontRow_reg_i_3/O[1]
                         net (fo=1, routed)           0.210     1.501    VIDEO/G5/sunflower/fontRom/ADDRARDADDR[2]
    RAMB18_X0Y50         RAMB18E1                                     r  VIDEO/G5/sunflower/fontRom/fontRow_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G1/addrCurrent_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.849ns  (logic 0.231ns (27.212%)  route 0.618ns (72.788%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.664     0.664    VIDEO/G4/clk_25
    SLICE_X5Y128         FDRE                                         r  VIDEO/G4/hQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.141     0.805 r  VIDEO/G4/hQ_reg[5]/Q
                         net (fo=73, routed)          0.162     0.967    VIDEO/G4/Q[5]
    SLICE_X5Y126         LUT6 (Prop_lut6_I3_O)        0.045     1.012 r  VIDEO/G4/addrCurrent[6]_i_5/O
                         net (fo=56, routed)          0.456     1.468    VIDEO/G4/addrCurrent[6]_i_5_n_0
    SLICE_X15Y126        LUT6 (Prop_lut6_I5_O)        0.045     1.513 r  VIDEO/G4/addrCurrent[6]_i_1/O
                         net (fo=1, routed)           0.000     1.513    VIDEO/G1/addrCurrent_reg[6]_0[6]
    SLICE_X15Y126        FDRE                                         r  VIDEO/G1/addrCurrent_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/peashooter/pixel_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.857ns  (logic 0.383ns (44.694%)  route 0.474ns (55.306%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.664     0.664    VIDEO/G4/clk_25
    SLICE_X6Y127         FDRE                                         r  VIDEO/G4/hQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.164     0.828 r  VIDEO/G4/hQ_reg[2]/Q
                         net (fo=92, routed)          0.269     1.098    VIDEO/G4/Q[2]
    SLICE_X7Y124         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.209 r  VIDEO/G4/pixel_reg_i_3/O[2]
                         net (fo=4, routed)           0.205     1.413    VIDEO/G5/sunflower/fontRom/pixel_reg[2]
    SLICE_X6Y125         LUT6 (Prop_lut6_I2_O)        0.108     1.521 r  VIDEO/G5/sunflower/fontRom/pixel_i_1__0/O
                         net (fo=1, routed)           0.000     1.521    VIDEO/G5/peashooter/pixel_reg_1
    SLICE_X6Y125         FDRE                                         r  VIDEO/G5/peashooter/pixel_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/sunflower/fontRom/fontRow_reg/ADDRBWRADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.885ns  (logic 0.279ns (31.540%)  route 0.606ns (68.460%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.637     0.637    VIDEO/G4/clk_25
    SLICE_X10Y120        FDRE                                         r  VIDEO/G4/vQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.164     0.801 r  VIDEO/G4/vQ_reg[1]/Q
                         net (fo=52, routed)          0.344     1.145    VIDEO/G4/vQ_reg[9]_0[1]
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.260 r  VIDEO/G4/fontRow_reg_i_7/O[0]
                         net (fo=1, routed)           0.262     1.522    VIDEO/G5/sunflower/fontRom/fontRow_reg_3[0]
    RAMB18_X0Y50         RAMB18E1                                     r  VIDEO/G5/sunflower/fontRom/fontRow_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/sunflower/fontRom/fontRow_reg/ADDRBWRADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.891ns  (logic 0.335ns (37.608%)  route 0.556ns (62.392%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.637     0.637    VIDEO/G4/clk_25
    SLICE_X10Y120        FDRE                                         r  VIDEO/G4/vQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.164     0.801 r  VIDEO/G4/vQ_reg[1]/Q
                         net (fo=52, routed)          0.344     1.145    VIDEO/G4/vQ_reg[9]_0[1]
    SLICE_X9Y126         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.171     1.316 r  VIDEO/G4/fontRow_reg_i_7/O[2]
                         net (fo=1, routed)           0.212     1.528    VIDEO/G5/sunflower/fontRom/fontRow_reg_3[2]
    RAMB18_X0Y50         RAMB18E1                                     r  VIDEO/G5/sunflower/fontRom/fontRow_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_prescaler
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.575     6.575    VIDEO/G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    VIDEO/G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.000 f  VIDEO/G0/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    VIDEO/G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    VIDEO/G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_prescaler

Max Delay            98 Endpoints
Min Delay            98 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G5/sunflower/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/htemp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.534ns  (logic 1.492ns (14.164%)  route 9.042ns (85.836%))
  Logic Levels:           7  (FDRE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y125        FDRE                         0.000     0.000 r  VIDEO/G5/sunflower/pixel_reg/C
    SLICE_X10Y125        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  VIDEO/G5/sunflower/pixel_reg/Q
                         net (fo=1, routed)           1.220     1.738    VIDEO/G5/wave/red[1]_i_2[0]
    SLICE_X8Y105         LUT4 (Prop_lut4_I2_O)        0.124     1.862 f  VIDEO/G5/wave/red[1]_i_3/O
                         net (fo=1, routed)           1.175     3.037    VIDEO/G5/explodingPineapple/red_reg[0]_0
    SLICE_X11Y114        LUT5 (Prop_lut5_I4_O)        0.124     3.161 f  VIDEO/G5/explodingPineapple/red[1]_i_2/O
                         net (fo=16, routed)          2.345     5.507    VIDEO/G3/display
    SLICE_X5Y79          LUT3 (Prop_lut3_I2_O)        0.152     5.659 f  VIDEO/G3/vtemp[0]_i_10/O
                         net (fo=1, routed)           0.551     6.210    VIDEO/G3/vtemp[0]_i_10_n_0
    SLICE_X8Y80          LUT5 (Prop_lut5_I3_O)        0.326     6.536 f  VIDEO/G3/vtemp[0]_i_7/O
                         net (fo=1, routed)           0.312     6.848    VIDEO/G3/vtemp[0]_i_7_n_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I0_O)        0.124     6.972 r  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          0.635     7.607    VIDEO/G4/green_reg[0]_0
    SLICE_X7Y87          LUT3 (Prop_lut3_I1_O)        0.124     7.731 r  VIDEO/G4/vtemp[0]_i_1/O
                         net (fo=4, routed)           2.803    10.534    VIDEO/G4/vcountsquare
    SLICE_X5Y129         FDRE                                         r  VIDEO/G4/htemp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.671     1.671    VIDEO/G4/clk_25
    SLICE_X5Y129         FDRE                                         r  VIDEO/G4/htemp_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/G1/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.119ns  (logic 0.704ns (6.957%)  route 9.415ns (93.043%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y129        FDRE                         0.000     0.000 r  VIDEO/G1/spriteSelect_reg[1]/C
    SLICE_X27Y129        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VIDEO/G1/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          7.587     8.043    VIDEO/G1/spriteSelect_reg[3]_0[1]
    SLICE_X42Y18         LUT5 (Prop_lut5_I1_O)        0.124     8.167 r  VIDEO/G1/RGB[3]_i_2/O
                         net (fo=1, routed)           1.829     9.995    VIDEO/G1/RGB[3]_i_2_n_0
    SLICE_X8Y20          LUT5 (Prop_lut5_I0_O)        0.124    10.119 r  VIDEO/G1/RGB[3]_i_1/O
                         net (fo=1, routed)           0.000    10.119    VIDEO/G3/RGB_reg[11]_1[1]
    SLICE_X8Y20          FDRE                                         r  VIDEO/G3/RGB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.439     1.439    VIDEO/G3/clk_25
    SLICE_X8Y20          FDRE                                         r  VIDEO/G3/RGB_reg[3]/C

Slack:                    inf
  Source:                 VIDEO/G5/sunflower/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/vtemp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.704ns  (logic 1.492ns (15.375%)  route 8.212ns (84.625%))
  Logic Levels:           7  (FDRE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y125        FDRE                         0.000     0.000 r  VIDEO/G5/sunflower/pixel_reg/C
    SLICE_X10Y125        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  VIDEO/G5/sunflower/pixel_reg/Q
                         net (fo=1, routed)           1.220     1.738    VIDEO/G5/wave/red[1]_i_2[0]
    SLICE_X8Y105         LUT4 (Prop_lut4_I2_O)        0.124     1.862 f  VIDEO/G5/wave/red[1]_i_3/O
                         net (fo=1, routed)           1.175     3.037    VIDEO/G5/explodingPineapple/red_reg[0]_0
    SLICE_X11Y114        LUT5 (Prop_lut5_I4_O)        0.124     3.161 f  VIDEO/G5/explodingPineapple/red[1]_i_2/O
                         net (fo=16, routed)          2.345     5.507    VIDEO/G3/display
    SLICE_X5Y79          LUT3 (Prop_lut3_I2_O)        0.152     5.659 f  VIDEO/G3/vtemp[0]_i_10/O
                         net (fo=1, routed)           0.551     6.210    VIDEO/G3/vtemp[0]_i_10_n_0
    SLICE_X8Y80          LUT5 (Prop_lut5_I3_O)        0.326     6.536 f  VIDEO/G3/vtemp[0]_i_7/O
                         net (fo=1, routed)           0.312     6.848    VIDEO/G3/vtemp[0]_i_7_n_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I0_O)        0.124     6.972 r  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          0.635     7.607    VIDEO/G4/green_reg[0]_0
    SLICE_X7Y87          LUT3 (Prop_lut3_I1_O)        0.124     7.731 r  VIDEO/G4/vtemp[0]_i_1/O
                         net (fo=4, routed)           1.973     9.704    VIDEO/G4/vcountsquare
    SLICE_X10Y119        FDRE                                         r  VIDEO/G4/vtemp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.604     1.604    VIDEO/G4/clk_25
    SLICE_X10Y119        FDRE                                         r  VIDEO/G4/vtemp_reg[0]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G2/vpos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.501ns  (logic 1.689ns (17.781%)  route 7.811ns (82.219%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=49, routed)          5.753     7.195    VIDEO/G2/AR[0]
    SLICE_X18Y126        LUT5 (Prop_lut5_I4_O)        0.124     7.319 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=2, routed)           0.653     7.971    VIDEO/G4/active0
    SLICE_X18Y125        LUT5 (Prop_lut5_I0_O)        0.124     8.095 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          1.405     9.501    VIDEO/G2/E[0]
    SLICE_X17Y115        FDRE                                         r  VIDEO/G2/vpos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.608     1.608    VIDEO/G2/clk_25
    SLICE_X17Y115        FDRE                                         r  VIDEO/G2/vpos_reg[4]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G2/vpos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.501ns  (logic 1.689ns (17.781%)  route 7.811ns (82.219%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=49, routed)          5.753     7.195    VIDEO/G2/AR[0]
    SLICE_X18Y126        LUT5 (Prop_lut5_I4_O)        0.124     7.319 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=2, routed)           0.653     7.971    VIDEO/G4/active0
    SLICE_X18Y125        LUT5 (Prop_lut5_I0_O)        0.124     8.095 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          1.405     9.501    VIDEO/G2/E[0]
    SLICE_X17Y115        FDRE                                         r  VIDEO/G2/vpos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.608     1.608    VIDEO/G2/clk_25
    SLICE_X17Y115        FDRE                                         r  VIDEO/G2/vpos_reg[5]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G2/vpos_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.501ns  (logic 1.689ns (17.781%)  route 7.811ns (82.219%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=49, routed)          5.753     7.195    VIDEO/G2/AR[0]
    SLICE_X18Y126        LUT5 (Prop_lut5_I4_O)        0.124     7.319 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=2, routed)           0.653     7.971    VIDEO/G4/active0
    SLICE_X18Y125        LUT5 (Prop_lut5_I0_O)        0.124     8.095 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          1.405     9.501    VIDEO/G2/E[0]
    SLICE_X17Y115        FDRE                                         r  VIDEO/G2/vpos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.608     1.608    VIDEO/G2/clk_25
    SLICE_X17Y115        FDRE                                         r  VIDEO/G2/vpos_reg[6]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G2/hpos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.485ns  (logic 1.689ns (17.810%)  route 7.796ns (82.190%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=49, routed)          5.753     7.195    VIDEO/G2/AR[0]
    SLICE_X18Y126        LUT5 (Prop_lut5_I4_O)        0.124     7.319 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=2, routed)           0.653     7.971    VIDEO/G4/active0
    SLICE_X18Y125        LUT5 (Prop_lut5_I0_O)        0.124     8.095 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          1.390     9.485    VIDEO/G2/E[0]
    SLICE_X15Y115        FDRE                                         r  VIDEO/G2/hpos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.609     1.609    VIDEO/G2/clk_25
    SLICE_X15Y115        FDRE                                         r  VIDEO/G2/hpos_reg[4]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G2/hpos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.485ns  (logic 1.689ns (17.810%)  route 7.796ns (82.190%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=49, routed)          5.753     7.195    VIDEO/G2/AR[0]
    SLICE_X18Y126        LUT5 (Prop_lut5_I4_O)        0.124     7.319 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=2, routed)           0.653     7.971    VIDEO/G4/active0
    SLICE_X18Y125        LUT5 (Prop_lut5_I0_O)        0.124     8.095 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          1.390     9.485    VIDEO/G2/E[0]
    SLICE_X15Y115        FDRE                                         r  VIDEO/G2/hpos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.609     1.609    VIDEO/G2/clk_25
    SLICE_X15Y115        FDRE                                         r  VIDEO/G2/hpos_reg[5]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G2/hpos_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.485ns  (logic 1.689ns (17.810%)  route 7.796ns (82.190%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=49, routed)          5.753     7.195    VIDEO/G2/AR[0]
    SLICE_X18Y126        LUT5 (Prop_lut5_I4_O)        0.124     7.319 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=2, routed)           0.653     7.971    VIDEO/G4/active0
    SLICE_X18Y125        LUT5 (Prop_lut5_I0_O)        0.124     8.095 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          1.390     9.485    VIDEO/G2/E[0]
    SLICE_X15Y115        FDRE                                         r  VIDEO/G2/hpos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.609     1.609    VIDEO/G2/clk_25
    SLICE_X15Y115        FDRE                                         r  VIDEO/G2/hpos_reg[6]/C

Slack:                    inf
  Source:                 VIDEO/G1/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.462ns  (logic 0.704ns (7.440%)  route 8.758ns (92.560%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y129        FDRE                         0.000     0.000 r  VIDEO/G1/spriteSelect_reg[1]/C
    SLICE_X27Y129        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VIDEO/G1/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          7.375     7.831    VIDEO/G1/spriteSelect_reg[3]_0[1]
    SLICE_X42Y15         LUT5 (Prop_lut5_I0_O)        0.124     7.955 r  VIDEO/G1/RGB[2]_i_2/O
                         net (fo=1, routed)           1.383     9.338    VIDEO/G1/RGB[2]_i_2_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124     9.462 r  VIDEO/G1/RGB[2]_i_1/O
                         net (fo=1, routed)           0.000     9.462    VIDEO/G3/RGB_reg[11]_1[0]
    SLICE_X9Y20          FDRE                                         r  VIDEO/G3/RGB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.439     1.439    VIDEO/G3/clk_25
    SLICE_X9Y20          FDRE                                         r  VIDEO/G3/RGB_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G1/spriteSelect_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/mySpriteSelect_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.498%)  route 0.338ns (64.502%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y129        FDRE                         0.000     0.000 r  VIDEO/G1/spriteSelect_reg[0]/C
    SLICE_X28Y129        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1/spriteSelect_reg[0]/Q
                         net (fo=39, routed)          0.338     0.479    VIDEO/G2/mySpriteSelect_reg[3]_0[0]
    SLICE_X18Y126        LUT4 (Prop_lut4_I0_O)        0.045     0.524 r  VIDEO/G2/mySpriteSelect[0]_i_1/O
                         net (fo=1, routed)           0.000     0.524    VIDEO/G2/mySpriteSelect[0]_i_1_n_0
    SLICE_X18Y126        FDCE                                         r  VIDEO/G2/mySpriteSelect_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.904     0.904    VIDEO/G2/clk_25
    SLICE_X18Y126        FDCE                                         r  VIDEO/G2/mySpriteSelect_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/G1/spriteSelect_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/mySpriteSelect_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.190ns (33.488%)  route 0.377ns (66.512%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y129        FDRE                         0.000     0.000 r  VIDEO/G1/spriteSelect_reg[3]/C
    SLICE_X26Y129        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1/spriteSelect_reg[3]/Q
                         net (fo=15, routed)          0.377     0.518    VIDEO/G2/mySpriteSelect_reg[3]_0[3]
    SLICE_X18Y126        LUT4 (Prop_lut4_I0_O)        0.049     0.567 r  VIDEO/G2/mySpriteSelect[3]_i_1/O
                         net (fo=1, routed)           0.000     0.567    VIDEO/G2/mySpriteSelect[3]_i_1_n_0
    SLICE_X18Y126        FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.904     0.904    VIDEO/G2/clk_25
    SLICE_X18Y126        FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[3]/C

Slack:                    inf
  Source:                 VIDEO/G1/spriteSelect_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/mySpriteSelect_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.185ns (30.950%)  route 0.413ns (69.050%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y129        FDRE                         0.000     0.000 r  VIDEO/G1/spriteSelect_reg[2]/C
    SLICE_X27Y129        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1/spriteSelect_reg[2]/Q
                         net (fo=27, routed)          0.413     0.554    VIDEO/G2/mySpriteSelect_reg[3]_0[2]
    SLICE_X18Y126        LUT4 (Prop_lut4_I0_O)        0.044     0.598 r  VIDEO/G2/mySpriteSelect[2]_i_1/O
                         net (fo=1, routed)           0.000     0.598    VIDEO/G2/mySpriteSelect[2]_i_1_n_0
    SLICE_X18Y126        FDCE                                         r  VIDEO/G2/mySpriteSelect_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.904     0.904    VIDEO/G2/clk_25
    SLICE_X18Y126        FDCE                                         r  VIDEO/G2/mySpriteSelect_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/G1/coordY_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.252ns (38.658%)  route 0.400ns (61.342%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y129        FDRE                         0.000     0.000 r  VIDEO/G1/coordY_reg[6]/C
    SLICE_X20Y129        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1/coordY_reg[6]/Q
                         net (fo=7, routed)           0.400     0.541    VIDEO/G1/coordY[6]
    SLICE_X17Y115        LUT4 (Prop_lut4_I2_O)        0.045     0.586 r  VIDEO/G1/vpos0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.586    VIDEO/G2/vpos_reg[6]_1[2]
    SLICE_X17Y115        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.652 r  VIDEO/G2/vpos0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.652    VIDEO/G2/vpos0[6]
    SLICE_X17Y115        FDRE                                         r  VIDEO/G2/vpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.913     0.913    VIDEO/G2/clk_25
    SLICE_X17Y115        FDRE                                         r  VIDEO/G2/vpos_reg[6]/C

Slack:                    inf
  Source:                 VIDEO/G1/coordX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.297ns (44.411%)  route 0.372ns (55.589%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y127        FDRE                         0.000     0.000 r  VIDEO/G1/coordX_reg[0]/C
    SLICE_X16Y127        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/G1/coordX_reg[0]/Q
                         net (fo=5, routed)           0.372     0.500    VIDEO/G4/hpos_reg[3]_0
    SLICE_X15Y114        LUT2 (Prop_lut2_I1_O)        0.099     0.599 r  VIDEO/G4/hpos0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.599    VIDEO/G2/hpos_reg[3]_1[0]
    SLICE_X15Y114        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.669 r  VIDEO/G2/hpos0_carry/O[0]
                         net (fo=1, routed)           0.000     0.669    VIDEO/G2/hpos00_in[0]
    SLICE_X15Y114        FDRE                                         r  VIDEO/G2/hpos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.915     0.915    VIDEO/G2/clk_25
    SLICE_X15Y114        FDRE                                         r  VIDEO/G2/hpos_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/G1/coordX_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.252ns (36.205%)  route 0.444ns (63.795%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y125        FDRE                         0.000     0.000 r  VIDEO/G1/coordX_reg[5]/C
    SLICE_X16Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1/coordX_reg[5]/Q
                         net (fo=10, routed)          0.444     0.585    VIDEO/G1/coordX_reg_n_0_[5]
    SLICE_X15Y115        LUT4 (Prop_lut4_I0_O)        0.045     0.630 r  VIDEO/G1/hpos0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.630    VIDEO/G2/hpos_reg[6]_10[2]
    SLICE_X15Y115        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.696 r  VIDEO/G2/hpos0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.696    VIDEO/G2/hpos00_in[6]
    SLICE_X15Y115        FDRE                                         r  VIDEO/G2/hpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.914     0.914    VIDEO/G2/clk_25
    SLICE_X15Y115        FDRE                                         r  VIDEO/G2/hpos_reg[6]/C

Slack:                    inf
  Source:                 VIDEO/G1/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/mySpriteSelect_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.438%)  route 0.518ns (73.562%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y129        FDRE                         0.000     0.000 r  VIDEO/G1/spriteSelect_reg[1]/C
    SLICE_X27Y129        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          0.518     0.659    VIDEO/G2/mySpriteSelect_reg[3]_0[1]
    SLICE_X18Y126        LUT4 (Prop_lut4_I0_O)        0.045     0.704 r  VIDEO/G2/mySpriteSelect[1]_i_1/O
                         net (fo=1, routed)           0.000     0.704    VIDEO/G2/mySpriteSelect[1]_i_1_n_0
    SLICE_X18Y126        FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.904     0.904    VIDEO/G2/clk_25
    SLICE_X18Y126        FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/G1/coordX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.333ns (47.251%)  route 0.372ns (52.749%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y127        FDRE                         0.000     0.000 r  VIDEO/G1/coordX_reg[0]/C
    SLICE_X16Y127        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/G1/coordX_reg[0]/Q
                         net (fo=5, routed)           0.372     0.500    VIDEO/G4/hpos_reg[3]_0
    SLICE_X15Y114        LUT2 (Prop_lut2_I1_O)        0.099     0.599 r  VIDEO/G4/hpos0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.599    VIDEO/G2/hpos_reg[3]_1[0]
    SLICE_X15Y114        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.705 r  VIDEO/G2/hpos0_carry/O[1]
                         net (fo=1, routed)           0.000     0.705    VIDEO/G2/hpos00_in[1]
    SLICE_X15Y114        FDRE                                         r  VIDEO/G2/hpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.915     0.915    VIDEO/G2/clk_25
    SLICE_X15Y114        FDRE                                         r  VIDEO/G2/hpos_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/G1/coordX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.287ns (39.307%)  route 0.443ns (60.693%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y127        FDRE                         0.000     0.000 r  VIDEO/G1/coordX_reg[1]/C
    SLICE_X16Y127        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1/coordX_reg[1]/Q
                         net (fo=7, routed)           0.443     0.584    VIDEO/G2/hpos_reg[3]_0[1]
    SLICE_X15Y114        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.730 r  VIDEO/G2/hpos0_carry/O[2]
                         net (fo=1, routed)           0.000     0.730    VIDEO/G2/hpos00_in[2]
    SLICE_X15Y114        FDRE                                         r  VIDEO/G2/hpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.915     0.915    VIDEO/G2/clk_25
    SLICE_X15Y114        FDRE                                         r  VIDEO/G2/hpos_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/G1/coordX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.308ns (41.003%)  route 0.443ns (58.997%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y127        FDRE                         0.000     0.000 r  VIDEO/G1/coordX_reg[1]/C
    SLICE_X16Y127        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1/coordX_reg[1]/Q
                         net (fo=7, routed)           0.443     0.584    VIDEO/G2/hpos_reg[3]_0[1]
    SLICE_X15Y114        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167     0.751 r  VIDEO/G2/hpos0_carry/O[3]
                         net (fo=1, routed)           0.000     0.751    VIDEO/G2/hpos00_in[3]
    SLICE_X15Y114        FDRE                                         r  VIDEO/G2/hpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=3377, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.915     0.915    VIDEO/G2/clk_25
    SLICE_X15Y114        FDRE                                         r  VIDEO/G2/hpos_reg[3]/C





