
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.11

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: transfer_count[3][0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: transfer_count[3][0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ transfer_count[3][0]$_SDFF_PN0_/CK (DFF_X1)
     2    5.30    0.02    0.07    0.07 v transfer_count[3][0]$_SDFF_PN0_/QN (DFF_X1)
                                         _1763_ (net)
                  0.02    0.00    0.07 v _3160_/A1 (NAND2_X1)
     1    1.77    0.01    0.02    0.09 ^ _3160_/ZN (NAND2_X1)
                                         _0993_ (net)
                  0.01    0.00    0.09 ^ _3162_/B1 (AOI21_X1)
     1    1.15    0.01    0.01    0.10 v _3162_/ZN (AOI21_X1)
                                         _0149_ (net)
                  0.01    0.00    0.10 v transfer_count[3][0]$_SDFF_PN0_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ transfer_count[3][0]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: transfer_count[2][4]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: channel_state[2][4]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ transfer_count[2][4]$_SDFF_PN0_/CK (DFF_X1)
     1    1.99    0.01    0.09    0.09 ^ transfer_count[2][4]$_SDFF_PN0_/Q (DFF_X1)
                                         transfer_count[2][4] (net)
                  0.01    0.00    0.09 ^ _1881_/A (BUF_X2)
     5   18.01    0.02    0.04    0.13 ^ _1881_/Z (BUF_X2)
                                         _1099_ (net)
                  0.02    0.00    0.13 ^ _1897_/A4 (NAND4_X4)
     7   16.98    0.02    0.04    0.17 v _1897_/ZN (NAND4_X4)
                                         _1114_ (net)
                  0.02    0.00    0.17 v _1898_/A4 (OR4_X1)
     2    2.78    0.02    0.12    0.29 v _1898_/ZN (OR4_X1)
                                         _1115_ (net)
                  0.02    0.00    0.29 v _1899_/A4 (OR4_X1)
     2    4.29    0.02    0.13    0.42 v _1899_/ZN (OR4_X1)
                                         _1116_ (net)
                  0.02    0.00    0.42 v _1900_/B (XNOR2_X1)
     1    4.04    0.03    0.05    0.47 ^ _1900_/ZN (XNOR2_X1)
                                         _1498_ (net)
                  0.03    0.00    0.47 ^ _3297_/A (HA_X1)
     2    7.95    0.05    0.08    0.55 ^ _3297_/S (HA_X1)
                                         _1500_ (net)
                  0.05    0.00    0.55 ^ _1959_/A2 (NAND4_X4)
     4   10.35    0.03    0.04    0.60 v _1959_/ZN (NAND4_X4)
                                         _1170_ (net)
                  0.03    0.00    0.60 v _1991_/A2 (OR4_X2)
     1    6.60    0.02    0.11    0.70 v _1991_/ZN (OR4_X2)
                                         _1202_ (net)
                  0.02    0.00    0.70 v _1992_/C2 (OAI211_X4)
     2    8.95    0.02    0.04    0.74 ^ _1992_/ZN (OAI211_X4)
                                         _1203_ (net)
                  0.02    0.00    0.74 ^ _2468_/C2 (AOI211_X2)
     2    8.40    0.02    0.02    0.77 v _2468_/ZN (AOI211_X2)
                                         _0517_ (net)
                  0.02    0.00    0.77 v _2471_/A2 (OR3_X1)
     1    1.41    0.01    0.08    0.85 v _2471_/ZN (OR3_X1)
                                         _0018_ (net)
                  0.01    0.00    0.85 v channel_state[2][4]$_DFF_P_/D (DFF_X2)
                                  0.85   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ channel_state[2][4]$_DFF_P_/CK (DFF_X2)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: transfer_count[2][4]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: channel_state[2][4]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ transfer_count[2][4]$_SDFF_PN0_/CK (DFF_X1)
     1    1.99    0.01    0.09    0.09 ^ transfer_count[2][4]$_SDFF_PN0_/Q (DFF_X1)
                                         transfer_count[2][4] (net)
                  0.01    0.00    0.09 ^ _1881_/A (BUF_X2)
     5   18.01    0.02    0.04    0.13 ^ _1881_/Z (BUF_X2)
                                         _1099_ (net)
                  0.02    0.00    0.13 ^ _1897_/A4 (NAND4_X4)
     7   16.98    0.02    0.04    0.17 v _1897_/ZN (NAND4_X4)
                                         _1114_ (net)
                  0.02    0.00    0.17 v _1898_/A4 (OR4_X1)
     2    2.78    0.02    0.12    0.29 v _1898_/ZN (OR4_X1)
                                         _1115_ (net)
                  0.02    0.00    0.29 v _1899_/A4 (OR4_X1)
     2    4.29    0.02    0.13    0.42 v _1899_/ZN (OR4_X1)
                                         _1116_ (net)
                  0.02    0.00    0.42 v _1900_/B (XNOR2_X1)
     1    4.04    0.03    0.05    0.47 ^ _1900_/ZN (XNOR2_X1)
                                         _1498_ (net)
                  0.03    0.00    0.47 ^ _3297_/A (HA_X1)
     2    7.95    0.05    0.08    0.55 ^ _3297_/S (HA_X1)
                                         _1500_ (net)
                  0.05    0.00    0.55 ^ _1959_/A2 (NAND4_X4)
     4   10.35    0.03    0.04    0.60 v _1959_/ZN (NAND4_X4)
                                         _1170_ (net)
                  0.03    0.00    0.60 v _1991_/A2 (OR4_X2)
     1    6.60    0.02    0.11    0.70 v _1991_/ZN (OR4_X2)
                                         _1202_ (net)
                  0.02    0.00    0.70 v _1992_/C2 (OAI211_X4)
     2    8.95    0.02    0.04    0.74 ^ _1992_/ZN (OAI211_X4)
                                         _1203_ (net)
                  0.02    0.00    0.74 ^ _2468_/C2 (AOI211_X2)
     2    8.40    0.02    0.02    0.77 v _2468_/ZN (AOI211_X2)
                                         _0517_ (net)
                  0.02    0.00    0.77 v _2471_/A2 (OR3_X1)
     1    1.41    0.01    0.08    0.85 v _2471_/ZN (OR3_X1)
                                         _0018_ (net)
                  0.01    0.00    0.85 v channel_state[2][4]$_DFF_P_/D (DFF_X2)
                                  0.85   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ channel_state[2][4]$_DFF_P_/CK (DFF_X2)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.13179172575473785

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6638

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
11.421968460083008

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7129

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: transfer_count[2][4]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: channel_state[2][4]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ transfer_count[2][4]$_SDFF_PN0_/CK (DFF_X1)
   0.09    0.09 ^ transfer_count[2][4]$_SDFF_PN0_/Q (DFF_X1)
   0.04    0.13 ^ _1881_/Z (BUF_X2)
   0.04    0.17 v _1897_/ZN (NAND4_X4)
   0.13    0.29 v _1898_/ZN (OR4_X1)
   0.13    0.42 v _1899_/ZN (OR4_X1)
   0.05    0.47 ^ _1900_/ZN (XNOR2_X1)
   0.08    0.55 ^ _3297_/S (HA_X1)
   0.04    0.60 v _1959_/ZN (NAND4_X4)
   0.11    0.70 v _1991_/ZN (OR4_X2)
   0.04    0.74 ^ _1992_/ZN (OAI211_X4)
   0.03    0.77 v _2468_/ZN (AOI211_X2)
   0.08    0.85 v _2471_/ZN (OR3_X1)
   0.00    0.85 v channel_state[2][4]$_DFF_P_/D (DFF_X2)
           0.85   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ channel_state[2][4]$_DFF_P_/CK (DFF_X2)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.85   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: transfer_count[3][0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: transfer_count[3][0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ transfer_count[3][0]$_SDFF_PN0_/CK (DFF_X1)
   0.07    0.07 v transfer_count[3][0]$_SDFF_PN0_/QN (DFF_X1)
   0.02    0.09 ^ _3160_/ZN (NAND2_X1)
   0.01    0.10 v _3162_/ZN (AOI21_X1)
   0.00    0.10 v transfer_count[3][0]$_SDFF_PN0_/D (DFF_X1)
           0.10   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ transfer_count[3][0]$_SDFF_PN0_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.10   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.8498

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.1063

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
12.508826

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.27e-03   1.86e-05   1.49e-05   1.30e-03  66.4%
Combinational          2.80e-04   3.02e-04   7.66e-05   6.59e-04  33.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.55e-03   3.21e-04   9.15e-05   1.96e-03 100.0%
                          79.0%      16.3%       4.7%
