$date
	Sat Jun 01 09:28:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module _7bitSync_tb $end
$var wire 7 ! q [6:0] $end
$var reg 1 " clk $end
$var reg 7 # d [6:0] $end
$var reg 1 $ en $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 7 & d [6:0] $end
$var wire 1 $ en $end
$var wire 1 % rst $end
$var reg 7 ' q [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
1%
0$
b0 #
0"
b0 !
$end
#5000
1"
#10000
1$
0%
0"
#15000
1"
#20000
b1 #
b1 &
0"
#25000
b1 !
b1 '
1"
#30000
b10 #
b10 &
0"
#35000
b10 !
b10 '
1"
#40000
b11 #
b11 &
0"
#45000
b11 !
b11 '
1"
#50000
b100 #
b100 &
0"
#55000
b100 !
b100 '
1"
#60000
b101 #
b101 &
0"
#65000
b101 !
b101 '
1"
#70000
b110 #
b110 &
0"
#75000
b110 !
b110 '
1"
#80000
b111 #
b111 &
0"
#85000
b111 !
b111 '
1"
#90000
b1000 #
b1000 &
0"
#95000
b1000 !
b1000 '
1"
#100000
0"
