library IEEE;
use IEEE.std_logic_1164.all;

entity Bin2BCD_tb is
end;

architecture Stimulus of Bin2BCD_tb is
	signal s_binIn	  : std_logic_vector(15 downto 0);
	signal s_bcdMili : std_logic_vector(3 downto 0);
	signal s_bcdCent : std_logic_vector(3 downto 0);
	signal s_bcdDec  : std_logic_vector(3 downto 0);
	signal s_bcdUni  : std_logic_vector(3 downto 0);
	signal s_bcdTen  : std_logic_vector(3 downto 0);
begin
	uut: entity work.Bin2BCD(Behavioral)
		generic map(
			N   => 4,
			MIN => 3,
			MAX => 12
		)
		port map(
			reset   => s_reset,
			clk     => s_clk,
			enable1  => s_enable1,
			enable2  => s_enable2,
			valOut  => s_valOut,
			termCnt => s_term
		);
		
	clk_proc: process
		begin
			s_clk <= '0'; wait for 100 ns;
			s_clk <= '1'; wait for 100 ns;
		end process;
		
	stim_proc: process
		begin
			s_reset  <= '0';
			s_enable1 <= '0';
			s_enable2 <= '0';
			wait for 150 ns;
			
			s_enable1 <= '1';
			s_enable2 <= '1';
			wait for 2000 ns;
			
			s_reset <= '1';
			wait for 200 ns;
		end process;
end;