

================================================================
== Vivado HLS Report for 'Layer_norm'
================================================================
* Date:           Wed Aug 30 08:42:44 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.578 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    64610|    64610| 0.646 ms | 0.646 ms |  64610|  64610|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1              |       12|       12|         1|          -|          -|    12|    no    |
        |- Loop 2              |       12|       12|         1|          -|          -|    12|    no    |
        |- l_mean_var_i8_l_j6  |    55322|    55322|        33|          6|          1|  9216|    yes   |
        |- l_norm_i9_l_j7      |     9258|     9258|        44|          1|          1|  9216|    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    295|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     10|    2392|   4274|    -|
|Memory           |        0|      -|     192|     18|    0|
|Multiplexer      |        -|      -|       -|    470|    -|
|Register         |        0|      -|    1391|    384|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     10|    3975|   5441|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|       3|     10|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+------+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------------------+----------------------+---------+-------+-----+------+-----+
    |Bert_layer_dadd_6bbk_U996  |Bert_layer_dadd_6bbk  |        0|      3|  445|  1149|    0|
    |Bert_layer_fadd_3bkb_U990  |Bert_layer_fadd_3bkb  |        0|      2|  205|   390|    0|
    |Bert_layer_faddfs7jG_U989  |Bert_layer_faddfs7jG  |        0|      2|  205|   390|    0|
    |Bert_layer_fdiv_3hbi_U992  |Bert_layer_fdiv_3hbi  |        0|      0|  761|   994|    0|
    |Bert_layer_fmul_3cud_U991  |Bert_layer_fmul_3cud  |        0|      3|  143|   321|    0|
    |Bert_layer_fpext_9j0_U994  |Bert_layer_fpext_9j0  |        0|      0|  100|   138|    0|
    |Bert_layer_fptrun8jQ_U993  |Bert_layer_fptrun8jQ  |        0|      0|  128|   277|    0|
    |Bert_layer_fsqrt_bak_U995  |Bert_layer_fsqrt_bak  |        0|      0|  405|   615|    0|
    +---------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                      |                      |        0|     10| 2392|  4274|    0|
    +---------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |mean_U   |Softmax_layer_inpg8j  |        0|  64|   6|    0|    12|   32|     1|          384|
    |mean2_U  |Softmax_layer_inpg8j  |        0|  64|   6|    0|    12|   32|     1|          384|
    |var_U    |Softmax_layer_inpg8j  |        0|  64|   6|    0|    12|   32|     1|          384|
    +---------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                      |        0| 192|  18|    0|    36|   96|     3|         1152|
    +---------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln298_fu_597_p2       |     +    |      0|  0|  19|          14|           1|
    |add_ln301_fu_662_p2       |     +    |      0|  0|  15|          15|          15|
    |add_ln323_fu_693_p2       |     +    |      0|  0|  19|          14|           1|
    |add_ln327_fu_769_p2       |     +    |      0|  0|  15|          15|          15|
    |i8_fu_603_p2              |     +    |      0|  0|  13|           4|           1|
    |i9_fu_699_p2              |     +    |      0|  0|  13|           4|           1|
    |j6_fu_677_p2              |     +    |      0|  0|  14|          10|           1|
    |j7_fu_732_p2              |     +    |      0|  0|  14|          10|           1|
    |v120_fu_563_p2            |     +    |      0|  0|  13|           4|           1|
    |v122_fu_580_p2            |     +    |      0|  0|  13|           4|           1|
    |sub_ln301_fu_653_p2       |     -    |      0|  0|  15|          15|          15|
    |sub_ln327_fu_760_p2       |     -    |      0|  0|  15|          15|          15|
    |icmp_ln290_fu_557_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln294_fu_574_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln298_fu_591_p2      |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln299_1_fu_682_p2    |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln299_fu_609_p2      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln323_fu_687_p2      |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln324_fu_705_p2      |   icmp   |      0|  0|  13|          10|          10|
    |select_ln301_1_fu_623_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln301_fu_615_p3    |  select  |      0|  0|  10|           1|           1|
    |select_ln327_2_fu_719_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln327_fu_711_p3    |  select  |      0|  0|  10|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 295|         198|         149|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  56|         13|    1|         13|
    |ap_enable_reg_pp0_iter5                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter43                 |   9|          2|    1|          2|
    |ap_phi_mux_i8_0_phi_fu_430_p4            |   9|          2|    4|          8|
    |ap_phi_mux_i9_0_phi_fu_463_p4            |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten_phi_fu_419_p4  |   9|          2|   14|         28|
    |ap_phi_mux_j6_0_phi_fu_441_p4            |   9|          2|   10|         20|
    |grp_fu_481_opcode                        |  15|          3|    2|          6|
    |grp_fu_481_p0                            |  27|          5|   32|        160|
    |grp_fu_481_p1                            |  27|          5|   32|        160|
    |grp_fu_494_p0                            |  21|          4|   32|        128|
    |grp_fu_494_p1                            |  21|          4|   32|        128|
    |grp_fu_500_p0                            |  21|          4|   32|        128|
    |grp_fu_500_p1                            |  15|          3|   32|         96|
    |i8_0_reg_426                             |   9|          2|    4|          8|
    |i9_0_reg_459                             |   9|          2|    4|          8|
    |indvar_flatten21_reg_448                 |   9|          2|   14|         28|
    |indvar_flatten_reg_415                   |   9|          2|   14|         28|
    |j6_0_reg_437                             |   9|          2|   10|         20|
    |j7_0_reg_470                             |   9|          2|   10|         20|
    |mean2_address0                           |  27|          5|    4|         20|
    |mean2_d0                                 |  21|          4|   32|        128|
    |mean_address0                            |  33|          6|    4|         24|
    |mean_d0                                  |  21|          4|   32|        128|
    |v115_address0                            |  15|          3|   14|         42|
    |v120_0_reg_393                           |   9|          2|    4|          8|
    |v122_0_reg_404                           |   9|          2|    4|          8|
    |var_address0                             |  15|          3|    4|         12|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 470|         96|  384|       1371|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln298_reg_805         |  14|   0|   14|          0|
    |ap_CS_fsm                 |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter28  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter29  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter30  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter31  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter32  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter33  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter34  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter35  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter36  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter37  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter38  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter39  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter40  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter41  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter42  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter43  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9   |   1|   0|    1|          0|
    |i8_0_reg_426              |   4|   0|    4|          0|
    |i9_0_reg_459              |   4|   0|    4|          0|
    |icmp_ln298_reg_801        |   1|   0|    1|          0|
    |icmp_ln299_1_reg_856      |   1|   0|    1|          0|
    |icmp_ln323_reg_875        |   1|   0|    1|          0|
    |indvar_flatten21_reg_448  |  14|   0|   14|          0|
    |indvar_flatten_reg_415    |  14|   0|   14|          0|
    |j6_0_reg_437              |  10|   0|   10|          0|
    |j6_reg_845                |  10|   0|   10|          0|
    |j7_0_reg_470              |  10|   0|   10|          0|
    |mean2_addr_1_reg_840      |   4|   0|    4|          0|
    |mean_addr_1_reg_835       |   4|   0|    4|          0|
    |reg_524                   |  32|   0|   32|          0|
    |reg_532                   |  32|   0|   32|          0|
    |reg_538                   |  32|   0|   32|          0|
    |reg_544                   |  32|   0|   32|          0|
    |reg_550                   |  32|   0|   32|          0|
    |select_ln301_1_reg_816    |   4|   0|    4|          0|
    |select_ln301_reg_810      |  10|   0|   10|          0|
    |select_ln327_2_reg_890    |   4|   0|    4|          0|
    |select_ln327_reg_884      |  10|   0|   10|          0|
    |v120_0_reg_393            |   4|   0|    4|          0|
    |v122_0_reg_404            |   4|   0|    4|          0|
    |v135_reg_860              |  32|   0|   32|          0|
    |v136_reg_865              |  32|   0|   32|          0|
    |v139_reg_870              |  32|   0|   32|          0|
    |v143_reg_964              |  32|   0|   32|          0|
    |v149_mid2_reg_927         |  32|   0|   32|          0|
    |v149_mid2_v_reg_922       |  64|   0|   64|          0|
    |v149_mid2_v_v_reg_917     |  64|   0|   64|          0|
    |v150_reg_969              |  32|   0|   32|          0|
    |v152_reg_979              |  32|   0|   32|          0|
    |v153_reg_984              |  32|   0|   32|          0|
    |zext_ln301_reg_829        |   4|   0|   64|         60|
    |zext_ln326_reg_942        |  10|   0|   64|         54|
    |zext_ln327_reg_897        |   4|   0|   64|         60|
    |icmp_ln298_reg_801        |  64|  32|    1|          0|
    |icmp_ln299_1_reg_856      |  64|  32|    1|          0|
    |icmp_ln323_reg_875        |  64|  64|    1|          0|
    |mean2_addr_1_reg_840      |  64|  32|    4|          0|
    |mean_addr_1_reg_835       |  64|  32|    4|          0|
    |select_ln327_2_reg_890    |  64|  64|    4|          0|
    |select_ln327_reg_884      |  64|  32|   10|          0|
    |zext_ln301_reg_829        |  64|  32|   64|         60|
    |zext_ln326_reg_942        |  64|  32|   64|         54|
    |zext_ln327_reg_897        |  64|  32|   64|         60|
    +--------------------------+----+----+-----+-----------+
    |Total                     |1391| 384| 1142|        348|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |  Layer_norm  | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |  Layer_norm  | return value |
|ap_start          |  in |    1| ap_ctrl_hs |  Layer_norm  | return value |
|ap_done           | out |    1| ap_ctrl_hs |  Layer_norm  | return value |
|ap_idle           | out |    1| ap_ctrl_hs |  Layer_norm  | return value |
|ap_ready          | out |    1| ap_ctrl_hs |  Layer_norm  | return value |
|v115_address0     | out |   14|  ap_memory |     v115     |     array    |
|v115_ce0          | out |    1|  ap_memory |     v115     |     array    |
|v115_q0           |  in |   32|  ap_memory |     v115     |     array    |
|v116_address0     | out |   10|  ap_memory |     v116     |     array    |
|v116_ce0          | out |    1|  ap_memory |     v116     |     array    |
|v116_q0           |  in |   32|  ap_memory |     v116     |     array    |
|v117_address0     | out |   10|  ap_memory |     v117     |     array    |
|v117_ce0          | out |    1|  ap_memory |     v117     |     array    |
|v117_q0           |  in |   32|  ap_memory |     v117     |     array    |
|v118_0_address0   | out |   10|  ap_memory |    v118_0    |     array    |
|v118_0_ce0        | out |    1|  ap_memory |    v118_0    |     array    |
|v118_0_we0        | out |    1|  ap_memory |    v118_0    |     array    |
|v118_0_d0         | out |   32|  ap_memory |    v118_0    |     array    |
|v118_1_address0   | out |   10|  ap_memory |    v118_1    |     array    |
|v118_1_ce0        | out |    1|  ap_memory |    v118_1    |     array    |
|v118_1_we0        | out |    1|  ap_memory |    v118_1    |     array    |
|v118_1_d0         | out |   32|  ap_memory |    v118_1    |     array    |
|v118_2_address0   | out |   10|  ap_memory |    v118_2    |     array    |
|v118_2_ce0        | out |    1|  ap_memory |    v118_2    |     array    |
|v118_2_we0        | out |    1|  ap_memory |    v118_2    |     array    |
|v118_2_d0         | out |   32|  ap_memory |    v118_2    |     array    |
|v118_3_address0   | out |   10|  ap_memory |    v118_3    |     array    |
|v118_3_ce0        | out |    1|  ap_memory |    v118_3    |     array    |
|v118_3_we0        | out |    1|  ap_memory |    v118_3    |     array    |
|v118_3_d0         | out |   32|  ap_memory |    v118_3    |     array    |
|v118_4_address0   | out |   10|  ap_memory |    v118_4    |     array    |
|v118_4_ce0        | out |    1|  ap_memory |    v118_4    |     array    |
|v118_4_we0        | out |    1|  ap_memory |    v118_4    |     array    |
|v118_4_d0         | out |   32|  ap_memory |    v118_4    |     array    |
|v118_5_address0   | out |   10|  ap_memory |    v118_5    |     array    |
|v118_5_ce0        | out |    1|  ap_memory |    v118_5    |     array    |
|v118_5_we0        | out |    1|  ap_memory |    v118_5    |     array    |
|v118_5_d0         | out |   32|  ap_memory |    v118_5    |     array    |
|v118_6_address0   | out |   10|  ap_memory |    v118_6    |     array    |
|v118_6_ce0        | out |    1|  ap_memory |    v118_6    |     array    |
|v118_6_we0        | out |    1|  ap_memory |    v118_6    |     array    |
|v118_6_d0         | out |   32|  ap_memory |    v118_6    |     array    |
|v118_7_address0   | out |   10|  ap_memory |    v118_7    |     array    |
|v118_7_ce0        | out |    1|  ap_memory |    v118_7    |     array    |
|v118_7_we0        | out |    1|  ap_memory |    v118_7    |     array    |
|v118_7_d0         | out |   32|  ap_memory |    v118_7    |     array    |
|v118_8_address0   | out |   10|  ap_memory |    v118_8    |     array    |
|v118_8_ce0        | out |    1|  ap_memory |    v118_8    |     array    |
|v118_8_we0        | out |    1|  ap_memory |    v118_8    |     array    |
|v118_8_d0         | out |   32|  ap_memory |    v118_8    |     array    |
|v118_9_address0   | out |   10|  ap_memory |    v118_9    |     array    |
|v118_9_ce0        | out |    1|  ap_memory |    v118_9    |     array    |
|v118_9_we0        | out |    1|  ap_memory |    v118_9    |     array    |
|v118_9_d0         | out |   32|  ap_memory |    v118_9    |     array    |
|v118_10_address0  | out |   10|  ap_memory |    v118_10   |     array    |
|v118_10_ce0       | out |    1|  ap_memory |    v118_10   |     array    |
|v118_10_we0       | out |    1|  ap_memory |    v118_10   |     array    |
|v118_10_d0        | out |   32|  ap_memory |    v118_10   |     array    |
|v118_11_address0  | out |   10|  ap_memory |    v118_11   |     array    |
|v118_11_ce0       | out |    1|  ap_memory |    v118_11   |     array    |
|v118_11_we0       | out |    1|  ap_memory |    v118_11   |     array    |
|v118_11_d0        | out |   32|  ap_memory |    v118_11   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

