

================================================================
== Vitis HLS Report for 'feedforward_Pipeline_VITIS_LOOP_113_2'
================================================================
* Date:           Thu Jun 12 21:02:08 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.806 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_113_2  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    198|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|     130|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     130|    234|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln113_fu_150_p2     |         +|   0|  0|  39|          32|           2|
    |sub_ln116_1_fu_178_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln116_fu_167_p2     |         -|   0|  0|  39|          32|          32|
    |ap_condition_242        |       and|   0|  0|   2|           1|           1|
    |icmp_ln113_1_fu_144_p2  |      icmp|   0|  0|  38|          31|          31|
    |icmp_ln113_fu_104_p2    |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 198|         161|         132|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                |   9|          2|   32|         64|
    |i_1_fu_42                         |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|   66|        132|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |   1|   0|    1|          0|
    |ap_done_reg                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                 |   1|   0|    1|          0|
    |i_1_fu_42                                        |  32|   0|   32|          0|
    |icmp_ln113_1_reg_206                             |   1|   0|    1|          0|
    |icmp_ln113_1_reg_206_pp0_iter1_reg               |   1|   0|    1|          0|
    |icmp_ln113_reg_196                               |   1|   0|    1|          0|
    |icmp_ln113_reg_196_pp0_iter1_reg                 |   1|   0|    1|          0|
    |layer1_activations_2_addr_reg_210                |   6|   0|    6|          0|
    |layer1_activations_2_addr_reg_210_pp0_iter1_reg  |   6|   0|    6|          0|
    |layer1_activations_addr_reg_200                  |   6|   0|    6|          0|
    |layer1_activations_addr_reg_200_pp0_iter1_reg    |   6|   0|    6|          0|
    |sub_ln116_1_reg_221                              |  32|   0|   32|          0|
    |sub_ln116_reg_216                                |  32|   0|   32|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 130|   0|  130|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_113_2|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_113_2|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_113_2|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_113_2|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_113_2|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_113_2|  return value|
|colsW1                         |   in|   31|     ap_none|                                 colsW1|        scalar|
|layer1_activations_2_address0  |  out|    6|   ap_memory|                   layer1_activations_2|         array|
|layer1_activations_2_ce0       |  out|    1|   ap_memory|                   layer1_activations_2|         array|
|layer1_activations_2_we0       |  out|    1|   ap_memory|                   layer1_activations_2|         array|
|layer1_activations_2_d0        |  out|   32|   ap_memory|                   layer1_activations_2|         array|
|layer1_activations_2_address1  |  out|    6|   ap_memory|                   layer1_activations_2|         array|
|layer1_activations_2_ce1       |  out|    1|   ap_memory|                   layer1_activations_2|         array|
|layer1_activations_2_q1        |   in|   32|   ap_memory|                   layer1_activations_2|         array|
|X_size                         |   in|   32|     ap_none|                                 X_size|        scalar|
|layer1_activations_address0    |  out|    6|   ap_memory|                     layer1_activations|         array|
|layer1_activations_ce0         |  out|    1|   ap_memory|                     layer1_activations|         array|
|layer1_activations_we0         |  out|    1|   ap_memory|                     layer1_activations|         array|
|layer1_activations_d0          |  out|   32|   ap_memory|                     layer1_activations|         array|
|layer1_activations_address1    |  out|    6|   ap_memory|                     layer1_activations|         array|
|layer1_activations_ce1         |  out|    1|   ap_memory|                     layer1_activations|         array|
|layer1_activations_q1          |   in|   32|   ap_memory|                     layer1_activations|         array|
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+

