-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

-- DATE "12/06/2020 19:40:32"

-- 
-- Device: Altera 5CEBA4F23C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	MIPS_pipeline IS
    PORT (
	CLOCK_50 : IN std_logic;
	barramento_endereco : OUT std_logic_vector(31 DOWNTO 0);
	dado_escrito_RAM : OUT std_logic_vector(31 DOWNTO 0);
	escritaC_out : OUT std_logic_vector(31 DOWNTO 0);
	wr_out : OUT std_logic;
	wr_reg_banco : OUT std_logic_vector(4 DOWNTO 0);
	PC_out : OUT std_logic_vector(31 DOWNTO 0)
	);
END MIPS_pipeline;

ARCHITECTURE structure OF MIPS_pipeline IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_barramento_endereco : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_dado_escrito_RAM : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_escritaC_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_wr_out : std_logic;
SIGNAL ww_wr_reg_banco : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_PC_out : std_logic_vector(31 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \barramento_endereco[0]~output_o\ : std_logic;
SIGNAL \barramento_endereco[1]~output_o\ : std_logic;
SIGNAL \barramento_endereco[2]~output_o\ : std_logic;
SIGNAL \barramento_endereco[3]~output_o\ : std_logic;
SIGNAL \barramento_endereco[4]~output_o\ : std_logic;
SIGNAL \barramento_endereco[5]~output_o\ : std_logic;
SIGNAL \barramento_endereco[6]~output_o\ : std_logic;
SIGNAL \barramento_endereco[7]~output_o\ : std_logic;
SIGNAL \barramento_endereco[8]~output_o\ : std_logic;
SIGNAL \barramento_endereco[9]~output_o\ : std_logic;
SIGNAL \barramento_endereco[10]~output_o\ : std_logic;
SIGNAL \barramento_endereco[11]~output_o\ : std_logic;
SIGNAL \barramento_endereco[12]~output_o\ : std_logic;
SIGNAL \barramento_endereco[13]~output_o\ : std_logic;
SIGNAL \barramento_endereco[14]~output_o\ : std_logic;
SIGNAL \barramento_endereco[15]~output_o\ : std_logic;
SIGNAL \barramento_endereco[16]~output_o\ : std_logic;
SIGNAL \barramento_endereco[17]~output_o\ : std_logic;
SIGNAL \barramento_endereco[18]~output_o\ : std_logic;
SIGNAL \barramento_endereco[19]~output_o\ : std_logic;
SIGNAL \barramento_endereco[20]~output_o\ : std_logic;
SIGNAL \barramento_endereco[21]~output_o\ : std_logic;
SIGNAL \barramento_endereco[22]~output_o\ : std_logic;
SIGNAL \barramento_endereco[23]~output_o\ : std_logic;
SIGNAL \barramento_endereco[24]~output_o\ : std_logic;
SIGNAL \barramento_endereco[25]~output_o\ : std_logic;
SIGNAL \barramento_endereco[26]~output_o\ : std_logic;
SIGNAL \barramento_endereco[27]~output_o\ : std_logic;
SIGNAL \barramento_endereco[28]~output_o\ : std_logic;
SIGNAL \barramento_endereco[29]~output_o\ : std_logic;
SIGNAL \barramento_endereco[30]~output_o\ : std_logic;
SIGNAL \barramento_endereco[31]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[0]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[1]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[2]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[3]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[4]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[5]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[6]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[7]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[8]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[9]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[10]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[11]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[12]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[13]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[14]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[15]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[16]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[17]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[18]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[19]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[20]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[21]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[22]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[23]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[24]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[25]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[26]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[27]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[28]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[29]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[30]~output_o\ : std_logic;
SIGNAL \dado_escrito_RAM[31]~output_o\ : std_logic;
SIGNAL \escritaC_out[0]~output_o\ : std_logic;
SIGNAL \escritaC_out[1]~output_o\ : std_logic;
SIGNAL \escritaC_out[2]~output_o\ : std_logic;
SIGNAL \escritaC_out[3]~output_o\ : std_logic;
SIGNAL \escritaC_out[4]~output_o\ : std_logic;
SIGNAL \escritaC_out[5]~output_o\ : std_logic;
SIGNAL \escritaC_out[6]~output_o\ : std_logic;
SIGNAL \escritaC_out[7]~output_o\ : std_logic;
SIGNAL \escritaC_out[8]~output_o\ : std_logic;
SIGNAL \escritaC_out[9]~output_o\ : std_logic;
SIGNAL \escritaC_out[10]~output_o\ : std_logic;
SIGNAL \escritaC_out[11]~output_o\ : std_logic;
SIGNAL \escritaC_out[12]~output_o\ : std_logic;
SIGNAL \escritaC_out[13]~output_o\ : std_logic;
SIGNAL \escritaC_out[14]~output_o\ : std_logic;
SIGNAL \escritaC_out[15]~output_o\ : std_logic;
SIGNAL \escritaC_out[16]~output_o\ : std_logic;
SIGNAL \escritaC_out[17]~output_o\ : std_logic;
SIGNAL \escritaC_out[18]~output_o\ : std_logic;
SIGNAL \escritaC_out[19]~output_o\ : std_logic;
SIGNAL \escritaC_out[20]~output_o\ : std_logic;
SIGNAL \escritaC_out[21]~output_o\ : std_logic;
SIGNAL \escritaC_out[22]~output_o\ : std_logic;
SIGNAL \escritaC_out[23]~output_o\ : std_logic;
SIGNAL \escritaC_out[24]~output_o\ : std_logic;
SIGNAL \escritaC_out[25]~output_o\ : std_logic;
SIGNAL \escritaC_out[26]~output_o\ : std_logic;
SIGNAL \escritaC_out[27]~output_o\ : std_logic;
SIGNAL \escritaC_out[28]~output_o\ : std_logic;
SIGNAL \escritaC_out[29]~output_o\ : std_logic;
SIGNAL \escritaC_out[30]~output_o\ : std_logic;
SIGNAL \escritaC_out[31]~output_o\ : std_logic;
SIGNAL \wr_out~output_o\ : std_logic;
SIGNAL \wr_reg_banco[0]~output_o\ : std_logic;
SIGNAL \wr_reg_banco[1]~output_o\ : std_logic;
SIGNAL \wr_reg_banco[2]~output_o\ : std_logic;
SIGNAL \wr_reg_banco[3]~output_o\ : std_logic;
SIGNAL \wr_reg_banco[4]~output_o\ : std_logic;
SIGNAL \PC_out[0]~output_o\ : std_logic;
SIGNAL \PC_out[1]~output_o\ : std_logic;
SIGNAL \PC_out[2]~output_o\ : std_logic;
SIGNAL \PC_out[3]~output_o\ : std_logic;
SIGNAL \PC_out[4]~output_o\ : std_logic;
SIGNAL \PC_out[5]~output_o\ : std_logic;
SIGNAL \PC_out[6]~output_o\ : std_logic;
SIGNAL \PC_out[7]~output_o\ : std_logic;
SIGNAL \PC_out[8]~output_o\ : std_logic;
SIGNAL \PC_out[9]~output_o\ : std_logic;
SIGNAL \PC_out[10]~output_o\ : std_logic;
SIGNAL \PC_out[11]~output_o\ : std_logic;
SIGNAL \PC_out[12]~output_o\ : std_logic;
SIGNAL \PC_out[13]~output_o\ : std_logic;
SIGNAL \PC_out[14]~output_o\ : std_logic;
SIGNAL \PC_out[15]~output_o\ : std_logic;
SIGNAL \PC_out[16]~output_o\ : std_logic;
SIGNAL \PC_out[17]~output_o\ : std_logic;
SIGNAL \PC_out[18]~output_o\ : std_logic;
SIGNAL \PC_out[19]~output_o\ : std_logic;
SIGNAL \PC_out[20]~output_o\ : std_logic;
SIGNAL \PC_out[21]~output_o\ : std_logic;
SIGNAL \PC_out[22]~output_o\ : std_logic;
SIGNAL \PC_out[23]~output_o\ : std_logic;
SIGNAL \PC_out[24]~output_o\ : std_logic;
SIGNAL \PC_out[25]~output_o\ : std_logic;
SIGNAL \PC_out[26]~output_o\ : std_logic;
SIGNAL \PC_out[27]~output_o\ : std_logic;
SIGNAL \PC_out[28]~output_o\ : std_logic;
SIGNAL \PC_out[29]~output_o\ : std_logic;
SIGNAL \PC_out[30]~output_o\ : std_logic;
SIGNAL \PC_out[31]~output_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \somadorPC|Add0~33_sumout\ : std_logic;
SIGNAL \somadorPC|Add0~46\ : std_logic;
SIGNAL \somadorPC|Add0~37_sumout\ : std_logic;
SIGNAL \somadorPC|Add0~38\ : std_logic;
SIGNAL \somadorPC|Add0~29_sumout\ : std_logic;
SIGNAL \ROM_mips|memROM~5_combout\ : std_logic;
SIGNAL \ROM_mips|memROM~2_combout\ : std_logic;
SIGNAL \ROM_mips|memROM~1_combout\ : std_logic;
SIGNAL \ROM_mips|memROM~0_combout\ : std_logic;
SIGNAL \somador_somador|Add0~10\ : std_logic;
SIGNAL \somador_somador|Add0~2\ : std_logic;
SIGNAL \somador_somador|Add0~18\ : std_logic;
SIGNAL \somador_somador|Add0~22\ : std_logic;
SIGNAL \somador_somador|Add0~14\ : std_logic;
SIGNAL \somador_somador|Add0~5_sumout\ : std_logic;
SIGNAL \ROM_mips|memROM~7_combout\ : std_logic;
SIGNAL \ROM_mips|memROM~12_combout\ : std_logic;
SIGNAL \ROM_mips|memROM~14_combout\ : std_logic;
SIGNAL \ROM_mips|memROM~13_combout\ : std_logic;
SIGNAL \ROM_mips|memROM~20_combout\ : std_logic;
SIGNAL \ROM_mips|memROM~11_combout\ : std_logic;
SIGNAL \ROM_mips|memROM~10_combout\ : std_logic;
SIGNAL \ROM_mips|memROM~9_combout\ : std_logic;
SIGNAL \ROM_mips|memROM~6_combout\ : std_logic;
SIGNAL \ROM_mips|memROM~8_combout\ : std_logic;
SIGNAL \somador_somador|Add0~6\ : std_logic;
SIGNAL \somador_somador|Add0~26\ : std_logic;
SIGNAL \somador_somador|Add0~30\ : std_logic;
SIGNAL \somador_somador|Add0~34\ : std_logic;
SIGNAL \somador_somador|Add0~38\ : std_logic;
SIGNAL \somador_somador|Add0~42\ : std_logic;
SIGNAL \somador_somador|Add0~46\ : std_logic;
SIGNAL \somador_somador|Add0~50\ : std_logic;
SIGNAL \somador_somador|Add0~54\ : std_logic;
SIGNAL \somador_somador|Add0~58\ : std_logic;
SIGNAL \somador_somador|Add0~62\ : std_logic;
SIGNAL \somador_somador|Add0~66\ : std_logic;
SIGNAL \somador_somador|Add0~70\ : std_logic;
SIGNAL \somador_somador|Add0~74\ : std_logic;
SIGNAL \somador_somador|Add0~78\ : std_logic;
SIGNAL \somador_somador|Add0~82\ : std_logic;
SIGNAL \somador_somador|Add0~86\ : std_logic;
SIGNAL \somador_somador|Add0~90\ : std_logic;
SIGNAL \somador_somador|Add0~93_sumout\ : std_logic;
SIGNAL \ROM_mips|memROM~16_combout\ : std_logic;
SIGNAL \UC|Equal6~0_combout\ : std_logic;
SIGNAL \ROM_mips|memROM~18_combout\ : std_logic;
SIGNAL \ROM_mips|memROM~19_combout\ : std_logic;
SIGNAL \somador_somador|Add0~94\ : std_logic;
SIGNAL \somador_somador|Add0~98\ : std_logic;
SIGNAL \somador_somador|Add0~101_sumout\ : std_logic;
SIGNAL \somador_somador|Add0~61_sumout\ : std_logic;
SIGNAL \somador_somador|Add0~73_sumout\ : std_logic;
SIGNAL \somador_somador|Add0~69_sumout\ : std_logic;
SIGNAL \ROM_mips|memROM~17_combout\ : std_logic;
SIGNAL \somador_somador|Add0~49_sumout\ : std_logic;
SIGNAL \somador_somador|Add0~65_sumout\ : std_logic;
SIGNAL \somador_somador|Add0~53_sumout\ : std_logic;
SIGNAL \somador_somador|Add0~57_sumout\ : std_logic;
SIGNAL \somador_somador|Add0~77_sumout\ : std_logic;
SIGNAL \somador_somador|Add0~81_sumout\ : std_logic;
SIGNAL \somador_somador|Add0~85_sumout\ : std_logic;
SIGNAL \ROM_mips|memROM~15_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[29]~29_combout\ : std_logic;
SIGNAL \somador_somador|Add0~89_sumout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[24]~24_combout\ : std_logic;
SIGNAL \UC_ULA|ULActrl~5_combout\ : std_logic;
SIGNAL \UC|Equal10~0_combout\ : std_logic;
SIGNAL \UC|seletorMUX_JMP~0_combout\ : std_logic;
SIGNAL \UC|palavraControle[10]~0_combout\ : std_logic;
SIGNAL \UC|palavraControle[14]~1_combout\ : std_logic;
SIGNAL \UC_ULA|ULActrl[0]~2_combout\ : std_logic;
SIGNAL \UC_ULA|ULActrl[0]~3_combout\ : std_logic;
SIGNAL \UC_ULA|ULActrl[0]~4_combout\ : std_logic;
SIGNAL \UC_ULA|ULActrl~6_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[15]~15_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[14]~14_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[13]~13_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[12]~12_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[6]~6_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[11]~11_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[10]~10_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[9]~9_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[8]~8_combout\ : std_logic;
SIGNAL \ULA|Add2~30\ : std_logic;
SIGNAL \ULA|Add2~34\ : std_logic;
SIGNAL \ULA|Add2~38\ : std_logic;
SIGNAL \ULA|Add2~42\ : std_logic;
SIGNAL \ULA|Add2~46\ : std_logic;
SIGNAL \ULA|Add2~49_sumout\ : std_logic;
SIGNAL \ULA|Add0~30\ : std_logic;
SIGNAL \ULA|Add0~34\ : std_logic;
SIGNAL \ULA|Add0~38\ : std_logic;
SIGNAL \ULA|Add0~42\ : std_logic;
SIGNAL \ULA|Add0~45_sumout\ : std_logic;
SIGNAL \ULA|saida[11]~45_combout\ : std_logic;
SIGNAL \ULA|saida[11]~46_combout\ : std_logic;
SIGNAL \ULA|saida[1]~6_combout\ : std_logic;
SIGNAL \ULA|saida[11]~47_combout\ : std_logic;
SIGNAL \ULA|saida[11]~48_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[4]~4_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[3]~3_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[5]~5_combout\ : std_logic;
SIGNAL \ULA|Add2~22\ : std_logic;
SIGNAL \ULA|Add2~25_sumout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[2]~2_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[0]~0_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[0]~0_combout\ : std_logic;
SIGNAL \ULA|Add0~2\ : std_logic;
SIGNAL \ULA|Add0~6\ : std_logic;
SIGNAL \ULA|Add0~10\ : std_logic;
SIGNAL \ULA|Add0~14\ : std_logic;
SIGNAL \ULA|Add0~18\ : std_logic;
SIGNAL \ULA|Add0~21_sumout\ : std_logic;
SIGNAL \ULA|saida[5]~21_combout\ : std_logic;
SIGNAL \ULA|saida[5]~22_combout\ : std_logic;
SIGNAL \ULA|saida[5]~23_combout\ : std_logic;
SIGNAL \ULA|saida[5]~24_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[2]~2_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[2]~2_combout\ : std_logic;
SIGNAL \ULA|Add2~130_cout\ : std_logic;
SIGNAL \ULA|Add2~6\ : std_logic;
SIGNAL \ULA|Add2~10\ : std_logic;
SIGNAL \ULA|Add2~14\ : std_logic;
SIGNAL \ULA|Add2~18\ : std_logic;
SIGNAL \ULA|Add2~21_sumout\ : std_logic;
SIGNAL \ULA|Add0~17_sumout\ : std_logic;
SIGNAL \ULA|saida[4]~17_combout\ : std_logic;
SIGNAL \ULA|saida[4]~18_combout\ : std_logic;
SIGNAL \ULA|saida[4]~19_combout\ : std_logic;
SIGNAL \ULA|saida[4]~20_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[8]~8_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[8]~8_combout\ : std_logic;
SIGNAL \ULA|Add2~37_sumout\ : std_logic;
SIGNAL \ULA|Add0~33_sumout\ : std_logic;
SIGNAL \ULA|saida[8]~33_combout\ : std_logic;
SIGNAL \ULA|saida[8]~34_combout\ : std_logic;
SIGNAL \ULA|saida[8]~35_combout\ : std_logic;
SIGNAL \ULA|saida[8]~36_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[5]~5_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[5]~5_combout\ : std_logic;
SIGNAL \ULA|Add2~26\ : std_logic;
SIGNAL \ULA|Add2~29_sumout\ : std_logic;
SIGNAL \ULA|Add0~22\ : std_logic;
SIGNAL \ULA|Add0~25_sumout\ : std_logic;
SIGNAL \ULA|saida[6]~25_combout\ : std_logic;
SIGNAL \ULA|saida[6]~26_combout\ : std_logic;
SIGNAL \ULA|saida[6]~27_combout\ : std_logic;
SIGNAL \ULA|saida[6]~28_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[3]~3_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[3]~3_combout\ : std_logic;
SIGNAL \ULA|Add2~17_sumout\ : std_logic;
SIGNAL \ULA|Add0~13_sumout\ : std_logic;
SIGNAL \ULA|saida[3]~13_combout\ : std_logic;
SIGNAL \ULA|saida[3]~14_combout\ : std_logic;
SIGNAL \ULA|saida[3]~15_combout\ : std_logic;
SIGNAL \ULA|saida[3]~16_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \ULA|Add2~61_sumout\ : std_logic;
SIGNAL \ULA|Add0~46\ : std_logic;
SIGNAL \ULA|Add0~50\ : std_logic;
SIGNAL \ULA|Add0~54\ : std_logic;
SIGNAL \ULA|Add0~57_sumout\ : std_logic;
SIGNAL \mux_RT_imediato|saida_MUX[14]~1_combout\ : std_logic;
SIGNAL \ULA|saida[14]~56_combout\ : std_logic;
SIGNAL \ULA|saida[14]~57_combout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[11]~11_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[11]~11_combout\ : std_logic;
SIGNAL \ULA|Add2~50\ : std_logic;
SIGNAL \ULA|Add2~54\ : std_logic;
SIGNAL \ULA|Add2~58\ : std_logic;
SIGNAL \ULA|Add2~62\ : std_logic;
SIGNAL \ULA|Add2~65_sumout\ : std_logic;
SIGNAL \ULA|Add0~58\ : std_logic;
SIGNAL \ULA|Add0~61_sumout\ : std_logic;
SIGNAL \mux_RT_imediato|saida_MUX[15]~2_combout\ : std_logic;
SIGNAL \ULA|saida[15]~58_combout\ : std_logic;
SIGNAL \ULA|saida[15]~59_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[12]~12_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[12]~12_combout\ : std_logic;
SIGNAL \ULA|Add2~53_sumout\ : std_logic;
SIGNAL \ULA|Add0~49_sumout\ : std_logic;
SIGNAL \ULA|saida[12]~49_combout\ : std_logic;
SIGNAL \ULA|saida[12]~50_combout\ : std_logic;
SIGNAL \ULA|saida[12]~51_combout\ : std_logic;
SIGNAL \ULA|saida[12]~52_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[9]~9_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[9]~9_combout\ : std_logic;
SIGNAL \ULA|Add2~41_sumout\ : std_logic;
SIGNAL \ULA|Add0~37_sumout\ : std_logic;
SIGNAL \ULA|saida[9]~37_combout\ : std_logic;
SIGNAL \ULA|saida[9]~38_combout\ : std_logic;
SIGNAL \ULA|saida[9]~39_combout\ : std_logic;
SIGNAL \ULA|saida[9]~40_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[6]~6_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[6]~6_combout\ : std_logic;
SIGNAL \ULA|Add0~26\ : std_logic;
SIGNAL \ULA|Add0~29_sumout\ : std_logic;
SIGNAL \ULA|saida[7]~29_combout\ : std_logic;
SIGNAL \ULA|saida[7]~30_combout\ : std_logic;
SIGNAL \ULA|saida[9]~92_combout\ : std_logic;
SIGNAL \ULA|saida[7]~31_combout\ : std_logic;
SIGNAL \ULA|saida[7]~93_combout\ : std_logic;
SIGNAL \ULA|saida[8]~94_combout\ : std_logic;
SIGNAL \ULA|Equal5~0_combout\ : std_logic;
SIGNAL \ULA|Add0~5_sumout\ : std_logic;
SIGNAL \ULA|saida[1]~4_combout\ : std_logic;
SIGNAL \ULA|saida[1]~5_combout\ : std_logic;
SIGNAL \ULA|Add0~9_sumout\ : std_logic;
SIGNAL \ULA|saida[2]~9_combout\ : std_logic;
SIGNAL \ULA|saida[2]~10_combout\ : std_logic;
SIGNAL \ULA|saida[3]~95_combout\ : std_logic;
SIGNAL \ULA|saida[1]~7_combout\ : std_logic;
SIGNAL \ULA|saida[1]~96_combout\ : std_logic;
SIGNAL \ULA|Add2~13_sumout\ : std_logic;
SIGNAL \ULA|saida[2]~11_combout\ : std_logic;
SIGNAL \ULA|saida[2]~97_combout\ : std_logic;
SIGNAL \ULA|Equal5~1_combout\ : std_logic;
SIGNAL \ULA|saida[6]~98_combout\ : std_logic;
SIGNAL \ULA|saida[4]~99_combout\ : std_logic;
SIGNAL \ULA|saida[5]~100_combout\ : std_logic;
SIGNAL \ULA|Equal5~2_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[30]~30_combout\ : std_logic;
SIGNAL \ULA|Add2~122\ : std_logic;
SIGNAL \ULA|Add2~125_sumout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[20]~20_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[17]~17_combout\ : std_logic;
SIGNAL \ULA|Add0~62\ : std_logic;
SIGNAL \ULA|Add0~66\ : std_logic;
SIGNAL \ULA|Add0~70\ : std_logic;
SIGNAL \ULA|Add0~74\ : std_logic;
SIGNAL \ULA|Add0~78\ : std_logic;
SIGNAL \ULA|Add0~82\ : std_logic;
SIGNAL \ULA|Add0~86\ : std_logic;
SIGNAL \ULA|Add0~90\ : std_logic;
SIGNAL \ULA|Add0~94\ : std_logic;
SIGNAL \ULA|Add0~98\ : std_logic;
SIGNAL \ULA|Add0~102\ : std_logic;
SIGNAL \ULA|Add0~106\ : std_logic;
SIGNAL \ULA|Add0~110\ : std_logic;
SIGNAL \ULA|Add0~114\ : std_logic;
SIGNAL \ULA|Add0~118\ : std_logic;
SIGNAL \ULA|Add0~121_sumout\ : std_logic;
SIGNAL \mux_RT_imediato|saida_MUX[30]~17_combout\ : std_logic;
SIGNAL \ULA|saida[30]~88_combout\ : std_logic;
SIGNAL \ULA|saida[30]~89_combout\ : std_logic;
SIGNAL \ULA|Add2~66\ : std_logic;
SIGNAL \ULA|Add2~70\ : std_logic;
SIGNAL \ULA|Add2~74\ : std_logic;
SIGNAL \ULA|Add2~77_sumout\ : std_logic;
SIGNAL \ULA|Add0~73_sumout\ : std_logic;
SIGNAL \mux_RT_imediato|saida_MUX[18]~5_combout\ : std_logic;
SIGNAL \ULA|saida[18]~64_combout\ : std_logic;
SIGNAL \ULA|saida[18]~65_combout\ : std_logic;
SIGNAL \ULA|Add2~73_sumout\ : std_logic;
SIGNAL \ULA|Add0~69_sumout\ : std_logic;
SIGNAL \mux_RT_imediato|saida_MUX[17]~4_combout\ : std_logic;
SIGNAL \ULA|saida[17]~62_combout\ : std_logic;
SIGNAL \ULA|saida[17]~63_combout\ : std_logic;
SIGNAL \ULA|Add2~69_sumout\ : std_logic;
SIGNAL \ULA|Add0~65_sumout\ : std_logic;
SIGNAL \mux_RT_imediato|saida_MUX[16]~3_combout\ : std_logic;
SIGNAL \ULA|saida[16]~60_combout\ : std_logic;
SIGNAL \ULA|saida[16]~61_combout\ : std_logic;
SIGNAL \ULA|Equal5~11_combout\ : std_logic;
SIGNAL \ULA|Equal5~3_combout\ : std_logic;
SIGNAL \ULA|Add2~78\ : std_logic;
SIGNAL \ULA|Add2~82\ : std_logic;
SIGNAL \ULA|Add2~85_sumout\ : std_logic;
SIGNAL \ULA|Add0~81_sumout\ : std_logic;
SIGNAL \mux_RT_imediato|saida_MUX[20]~7_combout\ : std_logic;
SIGNAL \ULA|saida[20]~68_combout\ : std_logic;
SIGNAL \ULA|saida[20]~69_combout\ : std_logic;
SIGNAL \ULA|Equal5~6_combout\ : std_logic;
SIGNAL \ULA|Add0~41_sumout\ : std_logic;
SIGNAL \ULA|saida[10]~41_combout\ : std_logic;
SIGNAL \ULA|saida[10]~42_combout\ : std_logic;
SIGNAL \ULA|saida[12]~101_combout\ : std_logic;
SIGNAL \ULA|saida[10]~43_combout\ : std_logic;
SIGNAL \ULA|saida[10]~102_combout\ : std_logic;
SIGNAL \ULA|saida[11]~103_combout\ : std_logic;
SIGNAL \ULA|Equal5~4_combout\ : std_logic;
SIGNAL \ULA|saida[0]~0_combout\ : std_logic;
SIGNAL \ULA|saida[0]~1_combout\ : std_logic;
SIGNAL \ULA|Add0~1_sumout\ : std_logic;
SIGNAL \ULA|Add2~5_sumout\ : std_logic;
SIGNAL \ULA|saida[0]~2_combout\ : std_logic;
SIGNAL \ULA|Equal5~12_combout\ : std_logic;
SIGNAL \ULA|Equal5~7_combout\ : std_logic;
SIGNAL \UC|palavraControle[13]~2_combout\ : std_logic;
SIGNAL \PC|DOUT[13]~0_combout\ : std_logic;
SIGNAL \PC|DOUT[31]~1_combout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[24]~24_combout\ : std_logic;
SIGNAL \somadorPC|Add0~30\ : std_logic;
SIGNAL \somadorPC|Add0~49_sumout\ : std_logic;
SIGNAL \somador_somador|Add0~25_sumout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[8]~8_combout\ : std_logic;
SIGNAL \somadorPC|Add0~50\ : std_logic;
SIGNAL \somadorPC|Add0~53_sumout\ : std_logic;
SIGNAL \somador_somador|Add0~29_sumout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[9]~9_combout\ : std_logic;
SIGNAL \somadorPC|Add0~54\ : std_logic;
SIGNAL \somadorPC|Add0~57_sumout\ : std_logic;
SIGNAL \somador_somador|Add0~33_sumout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[10]~10_combout\ : std_logic;
SIGNAL \somadorPC|Add0~58\ : std_logic;
SIGNAL \somadorPC|Add0~61_sumout\ : std_logic;
SIGNAL \somador_somador|Add0~37_sumout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[11]~11_combout\ : std_logic;
SIGNAL \somadorPC|Add0~62\ : std_logic;
SIGNAL \somadorPC|Add0~65_sumout\ : std_logic;
SIGNAL \somador_somador|Add0~41_sumout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[12]~12_combout\ : std_logic;
SIGNAL \somadorPC|Add0~66\ : std_logic;
SIGNAL \somadorPC|Add0~69_sumout\ : std_logic;
SIGNAL \somador_somador|Add0~45_sumout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[13]~13_combout\ : std_logic;
SIGNAL \somadorPC|Add0~70\ : std_logic;
SIGNAL \somadorPC|Add0~74\ : std_logic;
SIGNAL \somadorPC|Add0~78\ : std_logic;
SIGNAL \somadorPC|Add0~82\ : std_logic;
SIGNAL \somadorPC|Add0~86\ : std_logic;
SIGNAL \somadorPC|Add0~90\ : std_logic;
SIGNAL \somadorPC|Add0~94\ : std_logic;
SIGNAL \somadorPC|Add0~98\ : std_logic;
SIGNAL \somadorPC|Add0~102\ : std_logic;
SIGNAL \somadorPC|Add0~106\ : std_logic;
SIGNAL \somadorPC|Add0~110\ : std_logic;
SIGNAL \somadorPC|Add0~113_sumout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[26]~26_combout\ : std_logic;
SIGNAL \ULA|Add2~86\ : std_logic;
SIGNAL \ULA|Add2~90\ : std_logic;
SIGNAL \ULA|Add2~94\ : std_logic;
SIGNAL \ULA|Add2~98\ : std_logic;
SIGNAL \ULA|Add2~102\ : std_logic;
SIGNAL \ULA|Add2~106\ : std_logic;
SIGNAL \ULA|Add2~110\ : std_logic;
SIGNAL \ULA|Add2~114\ : std_logic;
SIGNAL \ULA|Add2~118\ : std_logic;
SIGNAL \ULA|Add2~121_sumout\ : std_logic;
SIGNAL \ULA|Add0~117_sumout\ : std_logic;
SIGNAL \mux_RT_imediato|saida_MUX[29]~16_combout\ : std_logic;
SIGNAL \ULA|saida[29]~86_combout\ : std_logic;
SIGNAL \ULA|saida[29]~87_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[26]~34_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[26]~26_combout\ : std_logic;
SIGNAL \ULA|Add2~109_sumout\ : std_logic;
SIGNAL \ULA|Add0~105_sumout\ : std_logic;
SIGNAL \mux_RT_imediato|saida_MUX[26]~13_combout\ : std_logic;
SIGNAL \ULA|saida[26]~80_combout\ : std_logic;
SIGNAL \ULA|saida[26]~81_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[23]~46_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[23]~23_combout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[23]~23_combout\ : std_logic;
SIGNAL \somadorPC|Add0~109_sumout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[22]~22_combout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[22]~22_combout\ : std_logic;
SIGNAL \somadorPC|Add0~105_sumout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[21]~21_combout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[21]~21_combout\ : std_logic;
SIGNAL \somadorPC|Add0~101_sumout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[16]~16_combout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[16]~16_combout\ : std_logic;
SIGNAL \somadorPC|Add0~81_sumout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[19]~19_combout\ : std_logic;
SIGNAL \ULA|Add2~81_sumout\ : std_logic;
SIGNAL \ULA|Add0~77_sumout\ : std_logic;
SIGNAL \mux_RT_imediato|saida_MUX[19]~6_combout\ : std_logic;
SIGNAL \ULA|saida[19]~66_combout\ : std_logic;
SIGNAL \ULA|saida[19]~67_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[16]~70_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[16]~16_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[13]~13_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[13]~13_combout\ : std_logic;
SIGNAL \ULA|Add2~57_sumout\ : std_logic;
SIGNAL \ULA|Add0~53_sumout\ : std_logic;
SIGNAL \mux_RT_imediato|saida_MUX[13]~0_combout\ : std_logic;
SIGNAL \ULA|saida[13]~54_combout\ : std_logic;
SIGNAL \ULA|saida[13]~55_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[10]~10_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[10]~10_combout\ : std_logic;
SIGNAL \ULA|Add2~45_sumout\ : std_logic;
SIGNAL \ULA|saida[10]~44_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[7]~7_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[7]~7_combout\ : std_logic;
SIGNAL \ULA|Add2~33_sumout\ : std_logic;
SIGNAL \ULA|saida[7]~32_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[4]~4_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[4]~4_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[1]~1_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[1]~1_combout\ : std_logic;
SIGNAL \ULA|Add2~9_sumout\ : std_logic;
SIGNAL \ULA|saida[1]~8_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[18]~18_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[15]~15_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[15]~15_combout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[15]~15_combout\ : std_logic;
SIGNAL \somadorPC|Add0~77_sumout\ : std_logic;
SIGNAL \mux_RT_RD|saida_MUX[4]~3_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[27]~27_combout\ : std_logic;
SIGNAL \ULA|Add2~113_sumout\ : std_logic;
SIGNAL \ULA|Add0~109_sumout\ : std_logic;
SIGNAL \mux_RT_imediato|saida_MUX[27]~14_combout\ : std_logic;
SIGNAL \ULA|saida[27]~82_combout\ : std_logic;
SIGNAL \ULA|saida[27]~83_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[24]~42_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[24]~24_combout\ : std_logic;
SIGNAL \ULA|Add2~101_sumout\ : std_logic;
SIGNAL \ULA|Add0~97_sumout\ : std_logic;
SIGNAL \mux_RT_imediato|saida_MUX[24]~11_combout\ : std_logic;
SIGNAL \ULA|saida[24]~76_combout\ : std_logic;
SIGNAL \ULA|saida[24]~77_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[21]~54_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[21]~21_combout\ : std_logic;
SIGNAL \ULA|Add2~89_sumout\ : std_logic;
SIGNAL \ULA|Add0~85_sumout\ : std_logic;
SIGNAL \mux_RT_imediato|saida_MUX[21]~8_combout\ : std_logic;
SIGNAL \ULA|saida[21]~70_combout\ : std_logic;
SIGNAL \ULA|saida[21]~71_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[18]~66_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[18]~18_combout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[18]~18_combout\ : std_logic;
SIGNAL \somadorPC|Add0~89_sumout\ : std_logic;
SIGNAL \mux_RT_RD|saida_MUX[2]~1_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[14]~14_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[14]~14_combout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[14]~14_combout\ : std_logic;
SIGNAL \somadorPC|Add0~73_sumout\ : std_logic;
SIGNAL \mux_RT_RD|saida_MUX[3]~2_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[28]~28_combout\ : std_logic;
SIGNAL \ULA|Add2~117_sumout\ : std_logic;
SIGNAL \ULA|Add0~113_sumout\ : std_logic;
SIGNAL \mux_RT_imediato|saida_MUX[28]~15_combout\ : std_logic;
SIGNAL \ULA|saida[28]~84_combout\ : std_logic;
SIGNAL \ULA|saida[28]~85_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[25]~38_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[25]~25_combout\ : std_logic;
SIGNAL \ULA|Add2~105_sumout\ : std_logic;
SIGNAL \ULA|Add0~101_sumout\ : std_logic;
SIGNAL \mux_RT_imediato|saida_MUX[25]~12_combout\ : std_logic;
SIGNAL \ULA|saida[25]~78_combout\ : std_logic;
SIGNAL \ULA|saida[25]~79_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[22]~50_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[22]~22_combout\ : std_logic;
SIGNAL \ULA|Add2~93_sumout\ : std_logic;
SIGNAL \ULA|Add0~89_sumout\ : std_logic;
SIGNAL \mux_RT_imediato|saida_MUX[22]~9_combout\ : std_logic;
SIGNAL \ULA|saida[22]~72_combout\ : std_logic;
SIGNAL \ULA|saida[22]~73_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[19]~62_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[19]~19_combout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[19]~19_combout\ : std_logic;
SIGNAL \somadorPC|Add0~93_sumout\ : std_logic;
SIGNAL \bancoRegistrador|Equal1~0_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[23]~23_combout\ : std_logic;
SIGNAL \ULA|Add2~97_sumout\ : std_logic;
SIGNAL \ULA|Add0~93_sumout\ : std_logic;
SIGNAL \mux_RT_imediato|saida_MUX[23]~10_combout\ : std_logic;
SIGNAL \ULA|saida[23]~74_combout\ : std_logic;
SIGNAL \ULA|saida[23]~75_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[20]~58_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[20]~20_combout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[20]~20_combout\ : std_logic;
SIGNAL \somadorPC|Add0~97_sumout\ : std_logic;
SIGNAL \bancoRegistrador|registrador~38_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador~39_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador~40_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[1]~1_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[30]~22_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[30]~30_combout\ : std_logic;
SIGNAL \ULA|Equal5~5_combout\ : std_logic;
SIGNAL \ULA|saida[15]~104_combout\ : std_logic;
SIGNAL \ULA|saida[13]~105_combout\ : std_logic;
SIGNAL \ULA|saida[14]~106_combout\ : std_logic;
SIGNAL \ULA|Equal5~9_combout\ : std_logic;
SIGNAL \ULA|Equal5~10_combout\ : std_logic;
SIGNAL \selMUX_AND_BEQ~0_combout\ : std_logic;
SIGNAL \somador_somador|Add0~102\ : std_logic;
SIGNAL \somador_somador|Add0~106\ : std_logic;
SIGNAL \somador_somador|Add0~110\ : std_logic;
SIGNAL \somador_somador|Add0~113_sumout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[30]~30_combout\ : std_logic;
SIGNAL \somadorPC|Add0~114\ : std_logic;
SIGNAL \somadorPC|Add0~118\ : std_logic;
SIGNAL \somadorPC|Add0~2\ : std_logic;
SIGNAL \somadorPC|Add0~14\ : std_logic;
SIGNAL \somadorPC|Add0~10\ : std_logic;
SIGNAL \somadorPC|Add0~6\ : std_logic;
SIGNAL \somadorPC|Add0~21_sumout\ : std_logic;
SIGNAL \UC|Equal5~0_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[17]~16_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[17]~17_combout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[17]~17_combout\ : std_logic;
SIGNAL \somadorPC|Add0~85_sumout\ : std_logic;
SIGNAL \mux_RT_RD|saida_MUX[1]~0_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[27]~17_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[27]~27_combout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[27]~27_combout\ : std_logic;
SIGNAL \somadorPC|Add0~13_sumout\ : std_logic;
SIGNAL \UC|Equal3~0_combout\ : std_logic;
SIGNAL \UC|Equal9~0_combout\ : std_logic;
SIGNAL \UC_ULA|ULActrl[1]~0_combout\ : std_logic;
SIGNAL \UC_ULA|ULActrl[1]~1_combout\ : std_logic;
SIGNAL \ULA|saida[13]~53_combout\ : std_logic;
SIGNAL \UC|palavraControle[12]~3_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[31]~18_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaB[31]~31_combout\ : std_logic;
SIGNAL \ULA|Add0~122\ : std_logic;
SIGNAL \ULA|Add0~125_sumout\ : std_logic;
SIGNAL \mux_RT_imediato|saida_MUX[31]~18_combout\ : std_logic;
SIGNAL \ULA|saida[31]~90_combout\ : std_logic;
SIGNAL \ULA|saida[31]~91_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[28]~30_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[28]~28_combout\ : std_logic;
SIGNAL \somador_somador|Add0~105_sumout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[28]~28_combout\ : std_logic;
SIGNAL \somadorPC|Add0~9_sumout\ : std_logic;
SIGNAL \UC|Equal1~0_combout\ : std_logic;
SIGNAL \UC|Equal1~1_combout\ : std_logic;
SIGNAL \UC|Equal1~2_combout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \MUX_LUI|saida_MUX[29]~26_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[29]~29_combout\ : std_logic;
SIGNAL \somador_somador|Add0~109_sumout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[29]~29_combout\ : std_logic;
SIGNAL \somadorPC|Add0~5_sumout\ : std_logic;
SIGNAL \mux_RT_RD|saida_MUX[0]~4_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[25]~25_combout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[25]~25_combout\ : std_logic;
SIGNAL \somadorPC|Add0~117_sumout\ : std_logic;
SIGNAL \bancoRegistrador|Equal0~0_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[7]~7_combout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[7]~1_combout\ : std_logic;
SIGNAL \ROM_mips|memROM~3_combout\ : std_logic;
SIGNAL \somador_somador|Add0~13_sumout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[6]~3_combout\ : std_logic;
SIGNAL \ROM_mips|memROM~21_combout\ : std_logic;
SIGNAL \somador_somador|Add0~9_sumout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[0]~6_combout\ : std_logic;
SIGNAL \ULA|Equal5~8_combout\ : std_logic;
SIGNAL \PC|DOUT[0]~2_combout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[2]~2_combout\ : std_logic;
SIGNAL \somadorPC|Add0~34\ : std_logic;
SIGNAL \somadorPC|Add0~25_sumout\ : std_logic;
SIGNAL \somador_somador|Add0~1_sumout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[1]~7_combout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[3]~0_combout\ : std_logic;
SIGNAL \somadorPC|Add0~26\ : std_logic;
SIGNAL \somadorPC|Add0~41_sumout\ : std_logic;
SIGNAL \somador_somador|Add0~17_sumout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[4]~4_combout\ : std_logic;
SIGNAL \somadorPC|Add0~42\ : std_logic;
SIGNAL \somadorPC|Add0~45_sumout\ : std_logic;
SIGNAL \somador_somador|Add0~21_sumout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[5]~5_combout\ : std_logic;
SIGNAL \ROM_mips|memROM~4_combout\ : std_logic;
SIGNAL \UC_ULA|ULActrl~7_combout\ : std_logic;
SIGNAL \ULA|saida[2]~12_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador~41_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador~42_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador~43_combout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|saidaA[31]~31_combout\ : std_logic;
SIGNAL \somador_somador|Add0~114\ : std_logic;
SIGNAL \somador_somador|Add0~117_sumout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[31]~31_combout\ : std_logic;
SIGNAL \somadorPC|Add0~22\ : std_logic;
SIGNAL \somadorPC|Add0~17_sumout\ : std_logic;
SIGNAL \UC|Equal2~0_combout\ : std_logic;
SIGNAL \MUX_ORI|saida_MUX[16]~0_combout\ : std_logic;
SIGNAL \somador_somador|Add0~97_sumout\ : std_logic;
SIGNAL \MUX_jump|saida_MUX[26]~26_combout\ : std_logic;
SIGNAL \somadorPC|Add0~1_sumout\ : std_logic;
SIGNAL \UC|Equal12~0_combout\ : std_logic;
SIGNAL \ULA|Add2~126\ : std_logic;
SIGNAL \ULA|Add2~1_sumout\ : std_logic;
SIGNAL \ULA|saida[0]~3_combout\ : std_logic;
SIGNAL \UC|palavraControle\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \etapaBusca|DOUT\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \PC|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \REG_ID|DOUT\ : std_logic_vector(150 DOWNTO 0);
SIGNAL \REG_MEM|DOUT\ : std_logic_vector(103 DOWNTO 0);
SIGNAL \REG_EX|DOUT\ : std_logic_vector(105 DOWNTO 0);
SIGNAL \bancoRegistrador|registrador_rtl_1_bypass\ : std_logic_vector(0 TO 74);
SIGNAL \bancoRegistrador|registrador_rtl_0_bypass\ : std_logic_vector(0 TO 74);
SIGNAL \ULA|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a17~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a16~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a15~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a14~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a13~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a12~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a11~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a10~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a9~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a8~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a7~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a6~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a3~portbdataout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~125_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~121_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~125_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~121_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~117_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~113_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~109_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~105_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~101_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~97_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~93_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~89_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~85_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~81_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~77_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~73_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~69_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~65_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~61_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~57_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~53_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~49_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~45_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a31~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a31~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a30~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a30~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a29~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a29~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a28~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a28~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a27~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a27~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a26~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a26~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a25~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a25~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a24~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a24~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a23~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a23~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a22~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a22~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a21~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a21~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a20~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a20~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a19~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a19~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a18~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a18~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a17~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a17~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a16~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a16~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a15~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a15~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a14~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a14~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a13~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a13~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a12~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a12~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a11~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a11~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a10~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a10~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a9~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a9~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a8~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a8~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a7~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a7~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a6~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a6~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a3~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a3~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a2~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a2~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a1~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a1~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \PC|ALT_INV_DOUT\ : std_logic_vector(31 DOWNTO 2);
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a2~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a1~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a31~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a30~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a29~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a28~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a27~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a26~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a25~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a24~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a23~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a22~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a21~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a20~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a19~portbdataout\ : std_logic;
SIGNAL \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a18~portbdataout\ : std_logic;
SIGNAL \UC_ULA|ALT_INV_ULActrl[1]~0_combout\ : std_logic;
SIGNAL \REG_ID|ALT_INV_DOUT\ : std_logic_vector(150 DOWNTO 0);
SIGNAL \somador_somador|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \somador_somador|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \somadorPC|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[19]~67_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[19]~66_combout\ : std_logic;
SIGNAL \mux_RT_imediato|ALT_INV_saida_MUX[19]~6_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[18]~65_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[18]~64_combout\ : std_logic;
SIGNAL \mux_RT_imediato|ALT_INV_saida_MUX[18]~5_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[17]~63_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[17]~62_combout\ : std_logic;
SIGNAL \mux_RT_imediato|ALT_INV_saida_MUX[17]~4_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[16]~61_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[16]~60_combout\ : std_logic;
SIGNAL \mux_RT_imediato|ALT_INV_saida_MUX[16]~3_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[15]~59_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[15]~58_combout\ : std_logic;
SIGNAL \mux_RT_imediato|ALT_INV_saida_MUX[15]~2_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[14]~57_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[14]~56_combout\ : std_logic;
SIGNAL \mux_RT_imediato|ALT_INV_saida_MUX[14]~1_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[13]~55_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[13]~54_combout\ : std_logic;
SIGNAL \mux_RT_imediato|ALT_INV_saida_MUX[13]~0_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[13]~53_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[12]~51_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[12]~50_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[12]~49_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[11]~47_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[11]~46_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[11]~45_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[10]~43_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[10]~42_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[10]~41_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[9]~39_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[9]~38_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[9]~37_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[8]~35_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[8]~34_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[8]~33_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[7]~31_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[7]~30_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[7]~29_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[6]~27_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[6]~26_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[6]~25_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[5]~23_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[5]~22_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[5]~21_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[4]~19_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[4]~18_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[4]~17_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[3]~15_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[3]~14_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[3]~13_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[2]~11_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[2]~10_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[2]~9_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[1]~7_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[1]~6_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[1]~5_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[1]~4_combout\ : std_logic;
SIGNAL \UC_ULA|ALT_INV_ULActrl~7_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[0]~2_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[0]~1_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[0]~0_combout\ : std_logic;
SIGNAL \UC_ULA|ALT_INV_ULActrl~6_combout\ : std_logic;
SIGNAL \UC_ULA|ALT_INV_ULActrl~5_combout\ : std_logic;
SIGNAL \UC_ULA|ALT_INV_ULActrl[0]~4_combout\ : std_logic;
SIGNAL \UC_ULA|ALT_INV_ULActrl[0]~3_combout\ : std_logic;
SIGNAL \UC_ULA|ALT_INV_ULActrl[0]~2_combout\ : std_logic;
SIGNAL \UC_ULA|ALT_INV_ULActrl[1]~1_combout\ : std_logic;
SIGNAL \ROM_mips|ALT_INV_memROM~5_combout\ : std_logic;
SIGNAL \REG_MEM|ALT_INV_DOUT\ : std_logic_vector(103 DOWNTO 1);
SIGNAL \ROM_mips|ALT_INV_memROM~4_combout\ : std_logic;
SIGNAL \ROM_mips|ALT_INV_memROM~3_combout\ : std_logic;
SIGNAL \ROM_mips|ALT_INV_memROM~2_combout\ : std_logic;
SIGNAL \ROM_mips|ALT_INV_memROM~1_combout\ : std_logic;
SIGNAL \ROM_mips|ALT_INV_memROM~0_combout\ : std_logic;
SIGNAL \UC|ALT_INV_Equal5~0_combout\ : std_logic;
SIGNAL \etapaBusca|ALT_INV_DOUT\ : std_logic_vector(63 DOWNTO 32);
SIGNAL \ULA|ALT_INV_saida[31]~91_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[31]~90_combout\ : std_logic;
SIGNAL \mux_RT_imediato|ALT_INV_saida_MUX[31]~18_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[30]~89_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[30]~88_combout\ : std_logic;
SIGNAL \mux_RT_imediato|ALT_INV_saida_MUX[30]~17_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[29]~87_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[29]~86_combout\ : std_logic;
SIGNAL \mux_RT_imediato|ALT_INV_saida_MUX[29]~16_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[28]~85_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[28]~84_combout\ : std_logic;
SIGNAL \mux_RT_imediato|ALT_INV_saida_MUX[28]~15_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[27]~83_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[27]~82_combout\ : std_logic;
SIGNAL \mux_RT_imediato|ALT_INV_saida_MUX[27]~14_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[26]~81_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[26]~80_combout\ : std_logic;
SIGNAL \mux_RT_imediato|ALT_INV_saida_MUX[26]~13_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[25]~79_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[25]~78_combout\ : std_logic;
SIGNAL \mux_RT_imediato|ALT_INV_saida_MUX[25]~12_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[24]~77_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[24]~76_combout\ : std_logic;
SIGNAL \mux_RT_imediato|ALT_INV_saida_MUX[24]~11_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[23]~75_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[23]~74_combout\ : std_logic;
SIGNAL \mux_RT_imediato|ALT_INV_saida_MUX[23]~10_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[22]~73_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[22]~72_combout\ : std_logic;
SIGNAL \mux_RT_imediato|ALT_INV_saida_MUX[22]~9_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[21]~71_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[21]~70_combout\ : std_logic;
SIGNAL \mux_RT_imediato|ALT_INV_saida_MUX[21]~8_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[20]~69_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[20]~68_combout\ : std_logic;
SIGNAL \mux_RT_imediato|ALT_INV_saida_MUX[20]~7_combout\ : std_logic;
SIGNAL \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\ : std_logic_vector(74 DOWNTO 0);
SIGNAL \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\ : std_logic_vector(74 DOWNTO 0);
SIGNAL \bancoRegistrador|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \bancoRegistrador|ALT_INV_registrador~43_combout\ : std_logic;
SIGNAL \bancoRegistrador|ALT_INV_registrador~42_combout\ : std_logic;
SIGNAL \bancoRegistrador|ALT_INV_registrador~41_combout\ : std_logic;
SIGNAL \bancoRegistrador|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \bancoRegistrador|ALT_INV_registrador~40_combout\ : std_logic;
SIGNAL \bancoRegistrador|ALT_INV_registrador~39_combout\ : std_logic;
SIGNAL \bancoRegistrador|ALT_INV_registrador~38_combout\ : std_logic;
SIGNAL \UC|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \UC|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \ROM_mips|ALT_INV_memROM~6_combout\ : std_logic;
SIGNAL \UC|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \PC|ALT_INV_DOUT[31]~1_combout\ : std_logic;
SIGNAL \PC|ALT_INV_DOUT[13]~0_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal5~7_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal5~6_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal5~5_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal5~4_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[11]~103_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[10]~102_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[12]~101_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal5~3_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal5~2_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[5]~100_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[4]~99_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[6]~98_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal5~1_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[2]~97_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[1]~96_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[3]~95_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal5~0_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[8]~94_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[7]~93_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[9]~92_combout\ : std_logic;
SIGNAL \UC|ALT_INV_palavraControle[10]~0_combout\ : std_logic;
SIGNAL \UC|ALT_INV_seletorMUX_JMP~0_combout\ : std_logic;
SIGNAL \UC|ALT_INV_Equal10~0_combout\ : std_logic;
SIGNAL \UC|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \ALT_INV_selMUX_AND_BEQ~0_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal5~10_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal5~9_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[14]~106_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[13]~105_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_saida[15]~104_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal5~8_combout\ : std_logic;
SIGNAL \ROM_mips|ALT_INV_memROM~21_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal5~12_combout\ : std_logic;
SIGNAL \ULA|ALT_INV_Equal5~11_combout\ : std_logic;
SIGNAL \ROM_mips|ALT_INV_memROM~7_combout\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
barramento_endereco <= ww_barramento_endereco;
dado_escrito_RAM <= ww_dado_escrito_RAM;
escritaC_out <= ww_escritaC_out;
wr_out <= ww_wr_out;
wr_reg_banco <= ww_wr_reg_banco;
PC_out <= ww_PC_out;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(8);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a3~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(9);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a4~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(10);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a5~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(11);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a6~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(12);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a7~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(13);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a8~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(14);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a9~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(15);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a10~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(16);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a11~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(17);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a12~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(18);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a13~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(19);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a14~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(20);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a15~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(21);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a16~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(22);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a17~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(23);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a18~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(24);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a19~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(25);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a20~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(26);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a21~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(27);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a22~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(28);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a23~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(29);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a24~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(30);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a25~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(31);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a26~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(32);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a27~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(33);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a28~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(34);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a29~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(35);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a30~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(36);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a31~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(5);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(6);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a1~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \REG_EX|DOUT\(7);

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\REG_EX|DOUT\(44) & \REG_EX|DOUT\(43) & \REG_EX|DOUT\(42) & \REG_EX|DOUT\(41) & \REG_EX|DOUT\(40) & \REG_EX|DOUT\(39));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a2~portbdataout\ <= \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[0]~0_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[0]~0_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[1]~1_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[1]~1_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[2]~2_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[2]~2_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[3]~3_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[3]~3_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[4]~4_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[4]~4_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[5]~5_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[5]~5_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[6]~6_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[6]~6_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[7]~7_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[7]~7_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[8]~8_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[8]~8_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[9]~9_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[9]~9_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[10]~10_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[10]~10_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[11]~11_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[11]~11_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[12]~12_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[12]~12_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[13]~13_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[13]~13_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[14]~14_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[14]~14_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[15]~15_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[15]~15_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[16]~70_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[16]~70_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[17]~16_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[17]~16_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[18]~66_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[18]~66_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[19]~62_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[19]~62_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[20]~58_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[20]~58_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[21]~54_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[21]~54_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[22]~50_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[22]~50_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[23]~46_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[23]~46_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[24]~42_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[24]~42_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[25]~38_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[25]~38_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[26]~34_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[26]~34_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[27]~17_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[27]~17_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[28]~30_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[28]~30_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[29]~26_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[29]~26_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[30]~22_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[30]~22_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[31]~18_combout\;

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\somadorPC|Add0~117_sumout\ & \somadorPC|Add0~113_sumout\ & \somadorPC|Add0~109_sumout\ & \somadorPC|Add0~105_sumout\ & \somadorPC|Add0~101_sumout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout\ <= \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \MUX_LUI|saida_MUX[31]~18_combout\;

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\REG_MEM|DOUT\(7) & \REG_MEM|DOUT\(6) & \REG_MEM|DOUT\(5) & \REG_MEM|DOUT\(4) & \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\somadorPC|Add0~97_sumout\ & \somadorPC|Add0~93_sumout\ & \somadorPC|Add0~89_sumout\ & \somadorPC|Add0~85_sumout\ & \somadorPC|Add0~81_sumout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout\ <= \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);
\ULA|ALT_INV_Add2~17_sumout\ <= NOT \ULA|Add2~17_sumout\;
\ULA|ALT_INV_Add0~9_sumout\ <= NOT \ULA|Add0~9_sumout\;
\ULA|ALT_INV_Add2~13_sumout\ <= NOT \ULA|Add2~13_sumout\;
\ULA|ALT_INV_Add0~5_sumout\ <= NOT \ULA|Add0~5_sumout\;
\ULA|ALT_INV_Add2~9_sumout\ <= NOT \ULA|Add2~9_sumout\;
\ULA|ALT_INV_Add2~5_sumout\ <= NOT \ULA|Add2~5_sumout\;
\ULA|ALT_INV_Add0~1_sumout\ <= NOT \ULA|Add0~1_sumout\;
\ULA|ALT_INV_Add2~1_sumout\ <= NOT \ULA|Add2~1_sumout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a17~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a17~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a16~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a16~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a15~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a15~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a14~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a14~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a13~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a13~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a12~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a12~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a11~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a11~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a10~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a10~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a9~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a9~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a8~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a8~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a7~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a7~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a6~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a6~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a5~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a4~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a3~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a3~portbdataout\;
\ULA|ALT_INV_Add0~125_sumout\ <= NOT \ULA|Add0~125_sumout\;
\ULA|ALT_INV_Add0~121_sumout\ <= NOT \ULA|Add0~121_sumout\;
\ULA|ALT_INV_Add2~125_sumout\ <= NOT \ULA|Add2~125_sumout\;
\ULA|ALT_INV_Add0~117_sumout\ <= NOT \ULA|Add0~117_sumout\;
\ULA|ALT_INV_Add2~121_sumout\ <= NOT \ULA|Add2~121_sumout\;
\ULA|ALT_INV_Add0~113_sumout\ <= NOT \ULA|Add0~113_sumout\;
\ULA|ALT_INV_Add2~117_sumout\ <= NOT \ULA|Add2~117_sumout\;
\ULA|ALT_INV_Add0~109_sumout\ <= NOT \ULA|Add0~109_sumout\;
\ULA|ALT_INV_Add2~113_sumout\ <= NOT \ULA|Add2~113_sumout\;
\ULA|ALT_INV_Add0~105_sumout\ <= NOT \ULA|Add0~105_sumout\;
\ULA|ALT_INV_Add2~109_sumout\ <= NOT \ULA|Add2~109_sumout\;
\ULA|ALT_INV_Add0~101_sumout\ <= NOT \ULA|Add0~101_sumout\;
\ULA|ALT_INV_Add2~105_sumout\ <= NOT \ULA|Add2~105_sumout\;
\ULA|ALT_INV_Add0~97_sumout\ <= NOT \ULA|Add0~97_sumout\;
\ULA|ALT_INV_Add2~101_sumout\ <= NOT \ULA|Add2~101_sumout\;
\ULA|ALT_INV_Add0~93_sumout\ <= NOT \ULA|Add0~93_sumout\;
\ULA|ALT_INV_Add2~97_sumout\ <= NOT \ULA|Add2~97_sumout\;
\ULA|ALT_INV_Add0~89_sumout\ <= NOT \ULA|Add0~89_sumout\;
\ULA|ALT_INV_Add2~93_sumout\ <= NOT \ULA|Add2~93_sumout\;
\ULA|ALT_INV_Add0~85_sumout\ <= NOT \ULA|Add0~85_sumout\;
\ULA|ALT_INV_Add2~89_sumout\ <= NOT \ULA|Add2~89_sumout\;
\ULA|ALT_INV_Add0~81_sumout\ <= NOT \ULA|Add0~81_sumout\;
\ULA|ALT_INV_Add2~85_sumout\ <= NOT \ULA|Add2~85_sumout\;
\ULA|ALT_INV_Add0~77_sumout\ <= NOT \ULA|Add0~77_sumout\;
\ULA|ALT_INV_Add2~81_sumout\ <= NOT \ULA|Add2~81_sumout\;
\ULA|ALT_INV_Add0~73_sumout\ <= NOT \ULA|Add0~73_sumout\;
\ULA|ALT_INV_Add2~77_sumout\ <= NOT \ULA|Add2~77_sumout\;
\ULA|ALT_INV_Add0~69_sumout\ <= NOT \ULA|Add0~69_sumout\;
\ULA|ALT_INV_Add2~73_sumout\ <= NOT \ULA|Add2~73_sumout\;
\ULA|ALT_INV_Add0~65_sumout\ <= NOT \ULA|Add0~65_sumout\;
\ULA|ALT_INV_Add2~69_sumout\ <= NOT \ULA|Add2~69_sumout\;
\ULA|ALT_INV_Add0~61_sumout\ <= NOT \ULA|Add0~61_sumout\;
\ULA|ALT_INV_Add2~65_sumout\ <= NOT \ULA|Add2~65_sumout\;
\ULA|ALT_INV_Add0~57_sumout\ <= NOT \ULA|Add0~57_sumout\;
\ULA|ALT_INV_Add2~61_sumout\ <= NOT \ULA|Add2~61_sumout\;
\ULA|ALT_INV_Add0~53_sumout\ <= NOT \ULA|Add0~53_sumout\;
\ULA|ALT_INV_Add2~57_sumout\ <= NOT \ULA|Add2~57_sumout\;
\ULA|ALT_INV_Add0~49_sumout\ <= NOT \ULA|Add0~49_sumout\;
\ULA|ALT_INV_Add2~53_sumout\ <= NOT \ULA|Add2~53_sumout\;
\ULA|ALT_INV_Add0~45_sumout\ <= NOT \ULA|Add0~45_sumout\;
\ULA|ALT_INV_Add2~49_sumout\ <= NOT \ULA|Add2~49_sumout\;
\ULA|ALT_INV_Add0~41_sumout\ <= NOT \ULA|Add0~41_sumout\;
\ULA|ALT_INV_Add2~45_sumout\ <= NOT \ULA|Add2~45_sumout\;
\ULA|ALT_INV_Add0~37_sumout\ <= NOT \ULA|Add0~37_sumout\;
\ULA|ALT_INV_Add2~41_sumout\ <= NOT \ULA|Add2~41_sumout\;
\ULA|ALT_INV_Add0~33_sumout\ <= NOT \ULA|Add0~33_sumout\;
\ULA|ALT_INV_Add2~37_sumout\ <= NOT \ULA|Add2~37_sumout\;
\ULA|ALT_INV_Add0~29_sumout\ <= NOT \ULA|Add0~29_sumout\;
\ULA|ALT_INV_Add2~33_sumout\ <= NOT \ULA|Add2~33_sumout\;
\ULA|ALT_INV_Add0~25_sumout\ <= NOT \ULA|Add0~25_sumout\;
\ULA|ALT_INV_Add2~29_sumout\ <= NOT \ULA|Add2~29_sumout\;
\ULA|ALT_INV_Add0~21_sumout\ <= NOT \ULA|Add0~21_sumout\;
\ULA|ALT_INV_Add2~25_sumout\ <= NOT \ULA|Add2~25_sumout\;
\ULA|ALT_INV_Add0~17_sumout\ <= NOT \ULA|Add0~17_sumout\;
\ULA|ALT_INV_Add2~21_sumout\ <= NOT \ULA|Add2~21_sumout\;
\ULA|ALT_INV_Add0~13_sumout\ <= NOT \ULA|Add0~13_sumout\;
\somador_somador|ALT_INV_Add0~5_sumout\ <= NOT \somador_somador|Add0~5_sumout\;
\somadorPC|ALT_INV_Add0~29_sumout\ <= NOT \somadorPC|Add0~29_sumout\;
\somador_somador|ALT_INV_Add0~1_sumout\ <= NOT \somador_somador|Add0~1_sumout\;
\somadorPC|ALT_INV_Add0~25_sumout\ <= NOT \somadorPC|Add0~25_sumout\;
\somadorPC|ALT_INV_Add0~21_sumout\ <= NOT \somadorPC|Add0~21_sumout\;
\somadorPC|ALT_INV_Add0~17_sumout\ <= NOT \somadorPC|Add0~17_sumout\;
\somadorPC|ALT_INV_Add0~13_sumout\ <= NOT \somadorPC|Add0~13_sumout\;
\somadorPC|ALT_INV_Add0~9_sumout\ <= NOT \somadorPC|Add0~9_sumout\;
\somadorPC|ALT_INV_Add0~5_sumout\ <= NOT \somadorPC|Add0~5_sumout\;
\somadorPC|ALT_INV_Add0~1_sumout\ <= NOT \somadorPC|Add0~1_sumout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a31~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a31~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a30~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a30~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a29~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a29~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a28~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a28~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a27~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a27~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a26~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a26~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a25~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a25~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a24~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a24~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a23~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a23~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a22~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a22~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a21~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a21~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a20~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a20~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a19~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a19~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a18~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a18~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a17~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a17~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a16~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a16~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a15~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a15~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a14~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a14~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a13~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a13~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a12~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a12~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a11~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a11~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a10~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a10~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a9~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a9~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a8~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a8~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a7~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a7~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a6~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a6~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a3~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a3~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a2~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a2~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a1~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a1~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout\;
\bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout\;
\bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout\;
\PC|ALT_INV_DOUT\(27) <= NOT \PC|DOUT\(27);
\PC|ALT_INV_DOUT\(26) <= NOT \PC|DOUT\(26);
\PC|ALT_INV_DOUT\(25) <= NOT \PC|DOUT\(25);
\PC|ALT_INV_DOUT\(24) <= NOT \PC|DOUT\(24);
\PC|ALT_INV_DOUT\(23) <= NOT \PC|DOUT\(23);
\PC|ALT_INV_DOUT\(22) <= NOT \PC|DOUT\(22);
\PC|ALT_INV_DOUT\(21) <= NOT \PC|DOUT\(21);
\PC|ALT_INV_DOUT\(20) <= NOT \PC|DOUT\(20);
\PC|ALT_INV_DOUT\(19) <= NOT \PC|DOUT\(19);
\PC|ALT_INV_DOUT\(18) <= NOT \PC|DOUT\(18);
\PC|ALT_INV_DOUT\(17) <= NOT \PC|DOUT\(17);
\PC|ALT_INV_DOUT\(16) <= NOT \PC|DOUT\(16);
\PC|ALT_INV_DOUT\(15) <= NOT \PC|DOUT\(15);
\PC|ALT_INV_DOUT\(14) <= NOT \PC|DOUT\(14);
\PC|ALT_INV_DOUT\(13) <= NOT \PC|DOUT\(13);
\PC|ALT_INV_DOUT\(12) <= NOT \PC|DOUT\(12);
\PC|ALT_INV_DOUT\(11) <= NOT \PC|DOUT\(11);
\PC|ALT_INV_DOUT\(10) <= NOT \PC|DOUT\(10);
\PC|ALT_INV_DOUT\(9) <= NOT \PC|DOUT\(9);
\PC|ALT_INV_DOUT\(8) <= NOT \PC|DOUT\(8);
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a2~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a2~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a1~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a1~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a0~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a31~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a31~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a30~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a30~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a29~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a29~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a28~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a28~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a27~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a27~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a26~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a26~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a25~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a25~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a24~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a24~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a23~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a23~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a22~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a22~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a21~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a21~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a20~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a20~portbdataout\;
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a19~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a19~portbdataout\;
\PC|ALT_INV_DOUT\(5) <= NOT \PC|DOUT\(5);
\PC|ALT_INV_DOUT\(4) <= NOT \PC|DOUT\(4);
\PC|ALT_INV_DOUT\(6) <= NOT \PC|DOUT\(6);
\PC|ALT_INV_DOUT\(2) <= NOT \PC|DOUT\(2);
\PC|ALT_INV_DOUT\(7) <= NOT \PC|DOUT\(7);
\PC|ALT_INV_DOUT\(3) <= NOT \PC|DOUT\(3);
\RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a18~portbdataout\ <= NOT \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a18~portbdataout\;
\UC_ULA|ALT_INV_ULActrl[1]~0_combout\ <= NOT \UC_ULA|ULActrl[1]~0_combout\;
\REG_ID|ALT_INV_DOUT\(10) <= NOT \REG_ID|DOUT\(10);
\REG_ID|ALT_INV_DOUT\(12) <= NOT \REG_ID|DOUT\(12);
\REG_ID|ALT_INV_DOUT\(14) <= NOT \REG_ID|DOUT\(14);
\REG_ID|ALT_INV_DOUT\(15) <= NOT \REG_ID|DOUT\(15);
\REG_ID|ALT_INV_DOUT\(140) <= NOT \REG_ID|DOUT\(140);
\REG_ID|ALT_INV_DOUT\(139) <= NOT \REG_ID|DOUT\(139);
\REG_ID|ALT_INV_DOUT\(11) <= NOT \REG_ID|DOUT\(11);
\REG_ID|ALT_INV_DOUT\(13) <= NOT \REG_ID|DOUT\(13);
\somador_somador|ALT_INV_Add0~117_sumout\ <= NOT \somador_somador|Add0~117_sumout\;
\somador_somador|ALT_INV_Add0~113_sumout\ <= NOT \somador_somador|Add0~113_sumout\;
\somador_somador|ALT_INV_Add0~109_sumout\ <= NOT \somador_somador|Add0~109_sumout\;
\somador_somador|ALT_INV_Add0~105_sumout\ <= NOT \somador_somador|Add0~105_sumout\;
\somador_somador|ALT_INV_Add0~101_sumout\ <= NOT \somador_somador|Add0~101_sumout\;
\somador_somador|ALT_INV_Add0~97_sumout\ <= NOT \somador_somador|Add0~97_sumout\;
\somador_somador|ALT_INV_Add0~93_sumout\ <= NOT \somador_somador|Add0~93_sumout\;
\somadorPC|ALT_INV_Add0~117_sumout\ <= NOT \somadorPC|Add0~117_sumout\;
\somador_somador|ALT_INV_Add0~89_sumout\ <= NOT \somador_somador|Add0~89_sumout\;
\somadorPC|ALT_INV_Add0~113_sumout\ <= NOT \somadorPC|Add0~113_sumout\;
\somador_somador|ALT_INV_Add0~85_sumout\ <= NOT \somador_somador|Add0~85_sumout\;
\somadorPC|ALT_INV_Add0~109_sumout\ <= NOT \somadorPC|Add0~109_sumout\;
\somador_somador|ALT_INV_Add0~81_sumout\ <= NOT \somador_somador|Add0~81_sumout\;
\somadorPC|ALT_INV_Add0~105_sumout\ <= NOT \somadorPC|Add0~105_sumout\;
\somador_somador|ALT_INV_Add0~77_sumout\ <= NOT \somador_somador|Add0~77_sumout\;
\somadorPC|ALT_INV_Add0~101_sumout\ <= NOT \somadorPC|Add0~101_sumout\;
\somador_somador|ALT_INV_Add0~73_sumout\ <= NOT \somador_somador|Add0~73_sumout\;
\somadorPC|ALT_INV_Add0~97_sumout\ <= NOT \somadorPC|Add0~97_sumout\;
\somador_somador|ALT_INV_Add0~69_sumout\ <= NOT \somador_somador|Add0~69_sumout\;
\somadorPC|ALT_INV_Add0~93_sumout\ <= NOT \somadorPC|Add0~93_sumout\;
\somador_somador|ALT_INV_Add0~65_sumout\ <= NOT \somador_somador|Add0~65_sumout\;
\somadorPC|ALT_INV_Add0~89_sumout\ <= NOT \somadorPC|Add0~89_sumout\;
\somador_somador|ALT_INV_Add0~61_sumout\ <= NOT \somador_somador|Add0~61_sumout\;
\somadorPC|ALT_INV_Add0~85_sumout\ <= NOT \somadorPC|Add0~85_sumout\;
\somador_somador|ALT_INV_Add0~57_sumout\ <= NOT \somador_somador|Add0~57_sumout\;
\somadorPC|ALT_INV_Add0~81_sumout\ <= NOT \somadorPC|Add0~81_sumout\;
\somador_somador|ALT_INV_Add0~53_sumout\ <= NOT \somador_somador|Add0~53_sumout\;
\somadorPC|ALT_INV_Add0~77_sumout\ <= NOT \somadorPC|Add0~77_sumout\;
\somador_somador|ALT_INV_Add0~49_sumout\ <= NOT \somador_somador|Add0~49_sumout\;
\somadorPC|ALT_INV_Add0~73_sumout\ <= NOT \somadorPC|Add0~73_sumout\;
\somador_somador|ALT_INV_Add0~45_sumout\ <= NOT \somador_somador|Add0~45_sumout\;
\somadorPC|ALT_INV_Add0~69_sumout\ <= NOT \somadorPC|Add0~69_sumout\;
\somador_somador|ALT_INV_Add0~41_sumout\ <= NOT \somador_somador|Add0~41_sumout\;
\somadorPC|ALT_INV_Add0~65_sumout\ <= NOT \somadorPC|Add0~65_sumout\;
\somador_somador|ALT_INV_Add0~37_sumout\ <= NOT \somador_somador|Add0~37_sumout\;
\somadorPC|ALT_INV_Add0~61_sumout\ <= NOT \somadorPC|Add0~61_sumout\;
\somador_somador|ALT_INV_Add0~33_sumout\ <= NOT \somador_somador|Add0~33_sumout\;
\somadorPC|ALT_INV_Add0~57_sumout\ <= NOT \somadorPC|Add0~57_sumout\;
\somador_somador|ALT_INV_Add0~29_sumout\ <= NOT \somador_somador|Add0~29_sumout\;
\somadorPC|ALT_INV_Add0~53_sumout\ <= NOT \somadorPC|Add0~53_sumout\;
\somador_somador|ALT_INV_Add0~25_sumout\ <= NOT \somador_somador|Add0~25_sumout\;
\somadorPC|ALT_INV_Add0~49_sumout\ <= NOT \somadorPC|Add0~49_sumout\;
\somador_somador|ALT_INV_Add0~21_sumout\ <= NOT \somador_somador|Add0~21_sumout\;
\somadorPC|ALT_INV_Add0~45_sumout\ <= NOT \somadorPC|Add0~45_sumout\;
\somador_somador|ALT_INV_Add0~17_sumout\ <= NOT \somador_somador|Add0~17_sumout\;
\somadorPC|ALT_INV_Add0~41_sumout\ <= NOT \somadorPC|Add0~41_sumout\;
\somador_somador|ALT_INV_Add0~13_sumout\ <= NOT \somador_somador|Add0~13_sumout\;
\somadorPC|ALT_INV_Add0~37_sumout\ <= NOT \somadorPC|Add0~37_sumout\;
\somador_somador|ALT_INV_Add0~9_sumout\ <= NOT \somador_somador|Add0~9_sumout\;
\somadorPC|ALT_INV_Add0~33_sumout\ <= NOT \somadorPC|Add0~33_sumout\;
\REG_ID|ALT_INV_DOUT\(94) <= NOT \REG_ID|DOUT\(94);
\ULA|ALT_INV_saida[19]~67_combout\ <= NOT \ULA|saida[19]~67_combout\;
\ULA|ALT_INV_saida[19]~66_combout\ <= NOT \ULA|saida[19]~66_combout\;
\mux_RT_imediato|ALT_INV_saida_MUX[19]~6_combout\ <= NOT \mux_RT_imediato|saida_MUX[19]~6_combout\;
\REG_ID|ALT_INV_DOUT\(61) <= NOT \REG_ID|DOUT\(61);
\REG_ID|ALT_INV_DOUT\(93) <= NOT \REG_ID|DOUT\(93);
\ULA|ALT_INV_saida[18]~65_combout\ <= NOT \ULA|saida[18]~65_combout\;
\ULA|ALT_INV_saida[18]~64_combout\ <= NOT \ULA|saida[18]~64_combout\;
\mux_RT_imediato|ALT_INV_saida_MUX[18]~5_combout\ <= NOT \mux_RT_imediato|saida_MUX[18]~5_combout\;
\REG_ID|ALT_INV_DOUT\(60) <= NOT \REG_ID|DOUT\(60);
\REG_ID|ALT_INV_DOUT\(92) <= NOT \REG_ID|DOUT\(92);
\ULA|ALT_INV_saida[17]~63_combout\ <= NOT \ULA|saida[17]~63_combout\;
\ULA|ALT_INV_saida[17]~62_combout\ <= NOT \ULA|saida[17]~62_combout\;
\mux_RT_imediato|ALT_INV_saida_MUX[17]~4_combout\ <= NOT \mux_RT_imediato|saida_MUX[17]~4_combout\;
\REG_ID|ALT_INV_DOUT\(59) <= NOT \REG_ID|DOUT\(59);
\REG_ID|ALT_INV_DOUT\(91) <= NOT \REG_ID|DOUT\(91);
\ULA|ALT_INV_saida[16]~61_combout\ <= NOT \ULA|saida[16]~61_combout\;
\ULA|ALT_INV_saida[16]~60_combout\ <= NOT \ULA|saida[16]~60_combout\;
\mux_RT_imediato|ALT_INV_saida_MUX[16]~3_combout\ <= NOT \mux_RT_imediato|saida_MUX[16]~3_combout\;
\REG_ID|ALT_INV_DOUT\(58) <= NOT \REG_ID|DOUT\(58);
\REG_ID|ALT_INV_DOUT\(26) <= NOT \REG_ID|DOUT\(26);
\REG_ID|ALT_INV_DOUT\(90) <= NOT \REG_ID|DOUT\(90);
\ULA|ALT_INV_saida[15]~59_combout\ <= NOT \ULA|saida[15]~59_combout\;
\ULA|ALT_INV_saida[15]~58_combout\ <= NOT \ULA|saida[15]~58_combout\;
\mux_RT_imediato|ALT_INV_saida_MUX[15]~2_combout\ <= NOT \mux_RT_imediato|saida_MUX[15]~2_combout\;
\REG_ID|ALT_INV_DOUT\(57) <= NOT \REG_ID|DOUT\(57);
\REG_ID|ALT_INV_DOUT\(89) <= NOT \REG_ID|DOUT\(89);
\ULA|ALT_INV_saida[14]~57_combout\ <= NOT \ULA|saida[14]~57_combout\;
\ULA|ALT_INV_saida[14]~56_combout\ <= NOT \ULA|saida[14]~56_combout\;
\mux_RT_imediato|ALT_INV_saida_MUX[14]~1_combout\ <= NOT \mux_RT_imediato|saida_MUX[14]~1_combout\;
\REG_ID|ALT_INV_DOUT\(56) <= NOT \REG_ID|DOUT\(56);
\REG_ID|ALT_INV_DOUT\(24) <= NOT \REG_ID|DOUT\(24);
\REG_ID|ALT_INV_DOUT\(88) <= NOT \REG_ID|DOUT\(88);
\ULA|ALT_INV_saida[13]~55_combout\ <= NOT \ULA|saida[13]~55_combout\;
\ULA|ALT_INV_saida[13]~54_combout\ <= NOT \ULA|saida[13]~54_combout\;
\mux_RT_imediato|ALT_INV_saida_MUX[13]~0_combout\ <= NOT \mux_RT_imediato|saida_MUX[13]~0_combout\;
\REG_ID|ALT_INV_DOUT\(55) <= NOT \REG_ID|DOUT\(55);
\REG_ID|ALT_INV_DOUT\(87) <= NOT \REG_ID|DOUT\(87);
\ULA|ALT_INV_saida[13]~53_combout\ <= NOT \ULA|saida[13]~53_combout\;
\ULA|ALT_INV_saida[12]~51_combout\ <= NOT \ULA|saida[12]~51_combout\;
\ULA|ALT_INV_saida[12]~50_combout\ <= NOT \ULA|saida[12]~50_combout\;
\ULA|ALT_INV_saida[12]~49_combout\ <= NOT \ULA|saida[12]~49_combout\;
\REG_ID|ALT_INV_DOUT\(86) <= NOT \REG_ID|DOUT\(86);
\REG_ID|ALT_INV_DOUT\(54) <= NOT \REG_ID|DOUT\(54);
\ULA|ALT_INV_saida[11]~47_combout\ <= NOT \ULA|saida[11]~47_combout\;
\ULA|ALT_INV_saida[11]~46_combout\ <= NOT \ULA|saida[11]~46_combout\;
\ULA|ALT_INV_saida[11]~45_combout\ <= NOT \ULA|saida[11]~45_combout\;
\REG_ID|ALT_INV_DOUT\(85) <= NOT \REG_ID|DOUT\(85);
\REG_ID|ALT_INV_DOUT\(53) <= NOT \REG_ID|DOUT\(53);
\ULA|ALT_INV_saida[10]~43_combout\ <= NOT \ULA|saida[10]~43_combout\;
\ULA|ALT_INV_saida[10]~42_combout\ <= NOT \ULA|saida[10]~42_combout\;
\ULA|ALT_INV_saida[10]~41_combout\ <= NOT \ULA|saida[10]~41_combout\;
\REG_ID|ALT_INV_DOUT\(84) <= NOT \REG_ID|DOUT\(84);
\REG_ID|ALT_INV_DOUT\(52) <= NOT \REG_ID|DOUT\(52);
\ULA|ALT_INV_saida[9]~39_combout\ <= NOT \ULA|saida[9]~39_combout\;
\ULA|ALT_INV_saida[9]~38_combout\ <= NOT \ULA|saida[9]~38_combout\;
\ULA|ALT_INV_saida[9]~37_combout\ <= NOT \ULA|saida[9]~37_combout\;
\REG_ID|ALT_INV_DOUT\(83) <= NOT \REG_ID|DOUT\(83);
\REG_ID|ALT_INV_DOUT\(51) <= NOT \REG_ID|DOUT\(51);
\ULA|ALT_INV_saida[8]~35_combout\ <= NOT \ULA|saida[8]~35_combout\;
\ULA|ALT_INV_saida[8]~34_combout\ <= NOT \ULA|saida[8]~34_combout\;
\ULA|ALT_INV_saida[8]~33_combout\ <= NOT \ULA|saida[8]~33_combout\;
\REG_ID|ALT_INV_DOUT\(82) <= NOT \REG_ID|DOUT\(82);
\REG_ID|ALT_INV_DOUT\(50) <= NOT \REG_ID|DOUT\(50);
\ULA|ALT_INV_saida[7]~31_combout\ <= NOT \ULA|saida[7]~31_combout\;
\ULA|ALT_INV_saida[7]~30_combout\ <= NOT \ULA|saida[7]~30_combout\;
\ULA|ALT_INV_saida[7]~29_combout\ <= NOT \ULA|saida[7]~29_combout\;
\REG_ID|ALT_INV_DOUT\(81) <= NOT \REG_ID|DOUT\(81);
\REG_ID|ALT_INV_DOUT\(49) <= NOT \REG_ID|DOUT\(49);
\ULA|ALT_INV_saida[6]~27_combout\ <= NOT \ULA|saida[6]~27_combout\;
\ULA|ALT_INV_saida[6]~26_combout\ <= NOT \ULA|saida[6]~26_combout\;
\ULA|ALT_INV_saida[6]~25_combout\ <= NOT \ULA|saida[6]~25_combout\;
\REG_ID|ALT_INV_DOUT\(80) <= NOT \REG_ID|DOUT\(80);
\REG_ID|ALT_INV_DOUT\(48) <= NOT \REG_ID|DOUT\(48);
\REG_ID|ALT_INV_DOUT\(25) <= NOT \REG_ID|DOUT\(25);
\ULA|ALT_INV_saida[5]~23_combout\ <= NOT \ULA|saida[5]~23_combout\;
\ULA|ALT_INV_saida[5]~22_combout\ <= NOT \ULA|saida[5]~22_combout\;
\ULA|ALT_INV_saida[5]~21_combout\ <= NOT \ULA|saida[5]~21_combout\;
\REG_ID|ALT_INV_DOUT\(79) <= NOT \REG_ID|DOUT\(79);
\REG_ID|ALT_INV_DOUT\(47) <= NOT \REG_ID|DOUT\(47);
\ULA|ALT_INV_saida[4]~19_combout\ <= NOT \ULA|saida[4]~19_combout\;
\ULA|ALT_INV_saida[4]~18_combout\ <= NOT \ULA|saida[4]~18_combout\;
\ULA|ALT_INV_saida[4]~17_combout\ <= NOT \ULA|saida[4]~17_combout\;
\REG_ID|ALT_INV_DOUT\(78) <= NOT \REG_ID|DOUT\(78);
\REG_ID|ALT_INV_DOUT\(46) <= NOT \REG_ID|DOUT\(46);
\ULA|ALT_INV_saida[3]~15_combout\ <= NOT \ULA|saida[3]~15_combout\;
\ULA|ALT_INV_saida[3]~14_combout\ <= NOT \ULA|saida[3]~14_combout\;
\ULA|ALT_INV_saida[3]~13_combout\ <= NOT \ULA|saida[3]~13_combout\;
\REG_ID|ALT_INV_DOUT\(77) <= NOT \REG_ID|DOUT\(77);
\REG_ID|ALT_INV_DOUT\(45) <= NOT \REG_ID|DOUT\(45);
\ULA|ALT_INV_saida[2]~11_combout\ <= NOT \ULA|saida[2]~11_combout\;
\ULA|ALT_INV_saida[2]~10_combout\ <= NOT \ULA|saida[2]~10_combout\;
\ULA|ALT_INV_saida[2]~9_combout\ <= NOT \ULA|saida[2]~9_combout\;
\REG_ID|ALT_INV_DOUT\(76) <= NOT \REG_ID|DOUT\(76);
\REG_ID|ALT_INV_DOUT\(44) <= NOT \REG_ID|DOUT\(44);
\ULA|ALT_INV_saida[1]~7_combout\ <= NOT \ULA|saida[1]~7_combout\;
\ULA|ALT_INV_saida[1]~6_combout\ <= NOT \ULA|saida[1]~6_combout\;
\ULA|ALT_INV_saida[1]~5_combout\ <= NOT \ULA|saida[1]~5_combout\;
\ULA|ALT_INV_saida[1]~4_combout\ <= NOT \ULA|saida[1]~4_combout\;
\REG_ID|ALT_INV_DOUT\(75) <= NOT \REG_ID|DOUT\(75);
\REG_ID|ALT_INV_DOUT\(43) <= NOT \REG_ID|DOUT\(43);
\UC_ULA|ALT_INV_ULActrl~7_combout\ <= NOT \UC_ULA|ULActrl~7_combout\;
\ULA|ALT_INV_saida[0]~2_combout\ <= NOT \ULA|saida[0]~2_combout\;
\ULA|ALT_INV_saida[0]~1_combout\ <= NOT \ULA|saida[0]~1_combout\;
\REG_ID|ALT_INV_DOUT\(74) <= NOT \REG_ID|DOUT\(74);
\REG_ID|ALT_INV_DOUT\(42) <= NOT \REG_ID|DOUT\(42);
\REG_ID|ALT_INV_DOUT\(138) <= NOT \REG_ID|DOUT\(138);
\ULA|ALT_INV_saida[0]~0_combout\ <= NOT \ULA|saida[0]~0_combout\;
\UC_ULA|ALT_INV_ULActrl~6_combout\ <= NOT \UC_ULA|ULActrl~6_combout\;
\UC_ULA|ALT_INV_ULActrl~5_combout\ <= NOT \UC_ULA|ULActrl~5_combout\;
\UC_ULA|ALT_INV_ULActrl[0]~4_combout\ <= NOT \UC_ULA|ULActrl[0]~4_combout\;
\UC_ULA|ALT_INV_ULActrl[0]~3_combout\ <= NOT \UC_ULA|ULActrl[0]~3_combout\;
\UC_ULA|ALT_INV_ULActrl[0]~2_combout\ <= NOT \UC_ULA|ULActrl[0]~2_combout\;
\UC_ULA|ALT_INV_ULActrl[1]~1_combout\ <= NOT \UC_ULA|ULActrl[1]~1_combout\;
\ROM_mips|ALT_INV_memROM~5_combout\ <= NOT \ROM_mips|memROM~5_combout\;
\REG_MEM|ALT_INV_DOUT\(93) <= NOT \REG_MEM|DOUT\(93);
\REG_MEM|ALT_INV_DOUT\(29) <= NOT \REG_MEM|DOUT\(29);
\ROM_mips|ALT_INV_memROM~4_combout\ <= NOT \ROM_mips|memROM~4_combout\;
\REG_MEM|ALT_INV_DOUT\(92) <= NOT \REG_MEM|DOUT\(92);
\REG_MEM|ALT_INV_DOUT\(28) <= NOT \REG_MEM|DOUT\(28);
\ROM_mips|ALT_INV_memROM~3_combout\ <= NOT \ROM_mips|memROM~3_combout\;
\REG_MEM|ALT_INV_DOUT\(94) <= NOT \REG_MEM|DOUT\(94);
\REG_MEM|ALT_INV_DOUT\(27) <= NOT \REG_MEM|DOUT\(27);
\ROM_mips|ALT_INV_memROM~2_combout\ <= NOT \ROM_mips|memROM~2_combout\;
\REG_MEM|ALT_INV_DOUT\(90) <= NOT \REG_MEM|DOUT\(90);
\REG_MEM|ALT_INV_DOUT\(26) <= NOT \REG_MEM|DOUT\(26);
\ROM_mips|ALT_INV_memROM~1_combout\ <= NOT \ROM_mips|memROM~1_combout\;
\REG_MEM|ALT_INV_DOUT\(25) <= NOT \REG_MEM|DOUT\(25);
\ROM_mips|ALT_INV_memROM~0_combout\ <= NOT \ROM_mips|memROM~0_combout\;
\REG_MEM|ALT_INV_DOUT\(88) <= NOT \REG_MEM|DOUT\(88);
\REG_MEM|ALT_INV_DOUT\(24) <= NOT \REG_MEM|DOUT\(24);
\REG_MEM|ALT_INV_DOUT\(23) <= NOT \REG_MEM|DOUT\(23);
\REG_MEM|ALT_INV_DOUT\(87) <= NOT \REG_MEM|DOUT\(87);
\REG_MEM|ALT_INV_DOUT\(22) <= NOT \REG_MEM|DOUT\(22);
\REG_MEM|ALT_INV_DOUT\(86) <= NOT \REG_MEM|DOUT\(86);
\REG_MEM|ALT_INV_DOUT\(21) <= NOT \REG_MEM|DOUT\(21);
\REG_MEM|ALT_INV_DOUT\(85) <= NOT \REG_MEM|DOUT\(85);
\REG_MEM|ALT_INV_DOUT\(20) <= NOT \REG_MEM|DOUT\(20);
\REG_MEM|ALT_INV_DOUT\(19) <= NOT \REG_MEM|DOUT\(19);
\REG_MEM|ALT_INV_DOUT\(83) <= NOT \REG_MEM|DOUT\(83);
\REG_MEM|ALT_INV_DOUT\(18) <= NOT \REG_MEM|DOUT\(18);
\REG_MEM|ALT_INV_DOUT\(17) <= NOT \REG_MEM|DOUT\(17);
\REG_MEM|ALT_INV_DOUT\(16) <= NOT \REG_MEM|DOUT\(16);
\REG_MEM|ALT_INV_DOUT\(15) <= NOT \REG_MEM|DOUT\(15);
\REG_MEM|ALT_INV_DOUT\(14) <= NOT \REG_MEM|DOUT\(14);
\REG_MEM|ALT_INV_DOUT\(13) <= NOT \REG_MEM|DOUT\(13);
\REG_MEM|ALT_INV_DOUT\(12) <= NOT \REG_MEM|DOUT\(12);
\REG_MEM|ALT_INV_DOUT\(11) <= NOT \REG_MEM|DOUT\(11);
\REG_MEM|ALT_INV_DOUT\(84) <= NOT \REG_MEM|DOUT\(84);
\REG_MEM|ALT_INV_DOUT\(10) <= NOT \REG_MEM|DOUT\(10);
\REG_MEM|ALT_INV_DOUT\(74) <= NOT \REG_MEM|DOUT\(74);
\REG_MEM|ALT_INV_DOUT\(9) <= NOT \REG_MEM|DOUT\(9);
\REG_MEM|ALT_INV_DOUT\(73) <= NOT \REG_MEM|DOUT\(73);
\REG_MEM|ALT_INV_DOUT\(8) <= NOT \REG_MEM|DOUT\(8);
\REG_MEM|ALT_INV_DOUT\(72) <= NOT \REG_MEM|DOUT\(72);
\REG_MEM|ALT_INV_DOUT\(2) <= NOT \REG_MEM|DOUT\(2);
\UC|ALT_INV_Equal5~0_combout\ <= NOT \UC|Equal5~0_combout\;
\etapaBusca|ALT_INV_DOUT\(62) <= NOT \etapaBusca|DOUT\(62);
\etapaBusca|ALT_INV_DOUT\(63) <= NOT \etapaBusca|DOUT\(63);
\etapaBusca|ALT_INV_DOUT\(59) <= NOT \etapaBusca|DOUT\(59);
\etapaBusca|ALT_INV_DOUT\(60) <= NOT \etapaBusca|DOUT\(60);
\etapaBusca|ALT_INV_DOUT\(61) <= NOT \etapaBusca|DOUT\(61);
\etapaBusca|ALT_INV_DOUT\(58) <= NOT \etapaBusca|DOUT\(58);
\REG_MEM|ALT_INV_DOUT\(1) <= NOT \REG_MEM|DOUT\(1);
\ULA|ALT_INV_saida[31]~91_combout\ <= NOT \ULA|saida[31]~91_combout\;
\ULA|ALT_INV_saida[31]~90_combout\ <= NOT \ULA|saida[31]~90_combout\;
\mux_RT_imediato|ALT_INV_saida_MUX[31]~18_combout\ <= NOT \mux_RT_imediato|saida_MUX[31]~18_combout\;
\REG_ID|ALT_INV_DOUT\(73) <= NOT \REG_ID|DOUT\(73);
\REG_ID|ALT_INV_DOUT\(105) <= NOT \REG_ID|DOUT\(105);
\ULA|ALT_INV_saida[30]~89_combout\ <= NOT \ULA|saida[30]~89_combout\;
\ULA|ALT_INV_saida[30]~88_combout\ <= NOT \ULA|saida[30]~88_combout\;
\mux_RT_imediato|ALT_INV_saida_MUX[30]~17_combout\ <= NOT \mux_RT_imediato|saida_MUX[30]~17_combout\;
\REG_ID|ALT_INV_DOUT\(72) <= NOT \REG_ID|DOUT\(72);
\REG_ID|ALT_INV_DOUT\(104) <= NOT \REG_ID|DOUT\(104);
\ULA|ALT_INV_saida[29]~87_combout\ <= NOT \ULA|saida[29]~87_combout\;
\ULA|ALT_INV_saida[29]~86_combout\ <= NOT \ULA|saida[29]~86_combout\;
\mux_RT_imediato|ALT_INV_saida_MUX[29]~16_combout\ <= NOT \mux_RT_imediato|saida_MUX[29]~16_combout\;
\REG_ID|ALT_INV_DOUT\(71) <= NOT \REG_ID|DOUT\(71);
\REG_ID|ALT_INV_DOUT\(103) <= NOT \REG_ID|DOUT\(103);
\ULA|ALT_INV_saida[28]~85_combout\ <= NOT \ULA|saida[28]~85_combout\;
\ULA|ALT_INV_saida[28]~84_combout\ <= NOT \ULA|saida[28]~84_combout\;
\mux_RT_imediato|ALT_INV_saida_MUX[28]~15_combout\ <= NOT \mux_RT_imediato|saida_MUX[28]~15_combout\;
\REG_ID|ALT_INV_DOUT\(70) <= NOT \REG_ID|DOUT\(70);
\REG_ID|ALT_INV_DOUT\(102) <= NOT \REG_ID|DOUT\(102);
\ULA|ALT_INV_saida[27]~83_combout\ <= NOT \ULA|saida[27]~83_combout\;
\ULA|ALT_INV_saida[27]~82_combout\ <= NOT \ULA|saida[27]~82_combout\;
\mux_RT_imediato|ALT_INV_saida_MUX[27]~14_combout\ <= NOT \mux_RT_imediato|saida_MUX[27]~14_combout\;
\REG_ID|ALT_INV_DOUT\(69) <= NOT \REG_ID|DOUT\(69);
\REG_ID|ALT_INV_DOUT\(101) <= NOT \REG_ID|DOUT\(101);
\ULA|ALT_INV_saida[26]~81_combout\ <= NOT \ULA|saida[26]~81_combout\;
\ULA|ALT_INV_saida[26]~80_combout\ <= NOT \ULA|saida[26]~80_combout\;
\mux_RT_imediato|ALT_INV_saida_MUX[26]~13_combout\ <= NOT \mux_RT_imediato|saida_MUX[26]~13_combout\;
\REG_ID|ALT_INV_DOUT\(68) <= NOT \REG_ID|DOUT\(68);
\REG_ID|ALT_INV_DOUT\(100) <= NOT \REG_ID|DOUT\(100);
\ULA|ALT_INV_saida[25]~79_combout\ <= NOT \ULA|saida[25]~79_combout\;
\ULA|ALT_INV_saida[25]~78_combout\ <= NOT \ULA|saida[25]~78_combout\;
\mux_RT_imediato|ALT_INV_saida_MUX[25]~12_combout\ <= NOT \mux_RT_imediato|saida_MUX[25]~12_combout\;
\REG_ID|ALT_INV_DOUT\(67) <= NOT \REG_ID|DOUT\(67);
\REG_ID|ALT_INV_DOUT\(99) <= NOT \REG_ID|DOUT\(99);
\ULA|ALT_INV_saida[24]~77_combout\ <= NOT \ULA|saida[24]~77_combout\;
\ULA|ALT_INV_saida[24]~76_combout\ <= NOT \ULA|saida[24]~76_combout\;
\mux_RT_imediato|ALT_INV_saida_MUX[24]~11_combout\ <= NOT \mux_RT_imediato|saida_MUX[24]~11_combout\;
\REG_ID|ALT_INV_DOUT\(66) <= NOT \REG_ID|DOUT\(66);
\REG_ID|ALT_INV_DOUT\(98) <= NOT \REG_ID|DOUT\(98);
\ULA|ALT_INV_saida[23]~75_combout\ <= NOT \ULA|saida[23]~75_combout\;
\ULA|ALT_INV_saida[23]~74_combout\ <= NOT \ULA|saida[23]~74_combout\;
\mux_RT_imediato|ALT_INV_saida_MUX[23]~10_combout\ <= NOT \mux_RT_imediato|saida_MUX[23]~10_combout\;
\REG_ID|ALT_INV_DOUT\(65) <= NOT \REG_ID|DOUT\(65);
\REG_ID|ALT_INV_DOUT\(97) <= NOT \REG_ID|DOUT\(97);
\ULA|ALT_INV_saida[22]~73_combout\ <= NOT \ULA|saida[22]~73_combout\;
\ULA|ALT_INV_saida[22]~72_combout\ <= NOT \ULA|saida[22]~72_combout\;
\mux_RT_imediato|ALT_INV_saida_MUX[22]~9_combout\ <= NOT \mux_RT_imediato|saida_MUX[22]~9_combout\;
\REG_ID|ALT_INV_DOUT\(64) <= NOT \REG_ID|DOUT\(64);
\REG_ID|ALT_INV_DOUT\(96) <= NOT \REG_ID|DOUT\(96);
\ULA|ALT_INV_saida[21]~71_combout\ <= NOT \ULA|saida[21]~71_combout\;
\ULA|ALT_INV_saida[21]~70_combout\ <= NOT \ULA|saida[21]~70_combout\;
\mux_RT_imediato|ALT_INV_saida_MUX[21]~8_combout\ <= NOT \mux_RT_imediato|saida_MUX[21]~8_combout\;
\REG_ID|ALT_INV_DOUT\(63) <= NOT \REG_ID|DOUT\(63);
\REG_ID|ALT_INV_DOUT\(95) <= NOT \REG_ID|DOUT\(95);
\ULA|ALT_INV_saida[20]~69_combout\ <= NOT \ULA|saida[20]~69_combout\;
\ULA|ALT_INV_saida[20]~68_combout\ <= NOT \ULA|saida[20]~68_combout\;
\mux_RT_imediato|ALT_INV_saida_MUX[20]~7_combout\ <= NOT \mux_RT_imediato|saida_MUX[20]~7_combout\;
\REG_ID|ALT_INV_DOUT\(62) <= NOT \REG_ID|DOUT\(62);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(25) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(25);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(26) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(26);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(25) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(25);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(26) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(26);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(23) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(23);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(24) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(24);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(23) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(23);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(24) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(24);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(21) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(21);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(22) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(22);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(21) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(21);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(22) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(22);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(19) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(19);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(20) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(20);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(19) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(19);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(20) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(20);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(17) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(17);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(18) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(18);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(17) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(17);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(18) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(18);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(15) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(15);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(16) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(16);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(15) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(15);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(16) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(16);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(13) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(13);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(14) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(14);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(13) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(13);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(14) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(14);
\bancoRegistrador|ALT_INV_Equal0~0_combout\ <= NOT \bancoRegistrador|Equal0~0_combout\;
\etapaBusca|ALT_INV_DOUT\(53) <= NOT \etapaBusca|DOUT\(53);
\etapaBusca|ALT_INV_DOUT\(54) <= NOT \etapaBusca|DOUT\(54);
\etapaBusca|ALT_INV_DOUT\(55) <= NOT \etapaBusca|DOUT\(55);
\etapaBusca|ALT_INV_DOUT\(56) <= NOT \etapaBusca|DOUT\(56);
\etapaBusca|ALT_INV_DOUT\(57) <= NOT \etapaBusca|DOUT\(57);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(11) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(11);
\bancoRegistrador|ALT_INV_registrador~43_combout\ <= NOT \bancoRegistrador|registrador~43_combout\;
\bancoRegistrador|ALT_INV_registrador~42_combout\ <= NOT \bancoRegistrador|registrador~42_combout\;
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(8) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(8);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(7) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(7);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(6) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(6);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(5) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(5);
\bancoRegistrador|ALT_INV_registrador~41_combout\ <= NOT \bancoRegistrador|registrador~41_combout\;
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(4) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(4);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(3) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(3);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(2) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(2);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(1) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(1);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(0) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(0);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(10) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(10);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(9) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(9);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(12) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(12);
\bancoRegistrador|ALT_INV_Equal1~0_combout\ <= NOT \bancoRegistrador|Equal1~0_combout\;
\etapaBusca|ALT_INV_DOUT\(48) <= NOT \etapaBusca|DOUT\(48);
\etapaBusca|ALT_INV_DOUT\(49) <= NOT \etapaBusca|DOUT\(49);
\etapaBusca|ALT_INV_DOUT\(50) <= NOT \etapaBusca|DOUT\(50);
\etapaBusca|ALT_INV_DOUT\(51) <= NOT \etapaBusca|DOUT\(51);
\etapaBusca|ALT_INV_DOUT\(52) <= NOT \etapaBusca|DOUT\(52);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(11) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(11);
\bancoRegistrador|ALT_INV_registrador~40_combout\ <= NOT \bancoRegistrador|registrador~40_combout\;
\bancoRegistrador|ALT_INV_registrador~39_combout\ <= NOT \bancoRegistrador|registrador~39_combout\;
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(8) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(8);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(7) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(7);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(6) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(6);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(5) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(5);
\bancoRegistrador|ALT_INV_registrador~38_combout\ <= NOT \bancoRegistrador|registrador~38_combout\;
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(4) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(4);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(3) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(3);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(2) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(2);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(1) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(1);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(0) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(0);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(10) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(10);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(9) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(9);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(12) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(12);
\UC|ALT_INV_Equal3~0_combout\ <= NOT \UC|Equal3~0_combout\;
\UC|ALT_INV_Equal1~0_combout\ <= NOT \UC|Equal1~0_combout\;
\PC|ALT_INV_DOUT\(31) <= NOT \PC|DOUT\(31);
\PC|ALT_INV_DOUT\(30) <= NOT \PC|DOUT\(30);
\PC|ALT_INV_DOUT\(29) <= NOT \PC|DOUT\(29);
\PC|ALT_INV_DOUT\(28) <= NOT \PC|DOUT\(28);
\REG_MEM|ALT_INV_DOUT\(103) <= NOT \REG_MEM|DOUT\(103);
\REG_MEM|ALT_INV_DOUT\(71) <= NOT \REG_MEM|DOUT\(71);
\REG_MEM|ALT_INV_DOUT\(102) <= NOT \REG_MEM|DOUT\(102);
\REG_MEM|ALT_INV_DOUT\(70) <= NOT \REG_MEM|DOUT\(70);
\ROM_mips|ALT_INV_memROM~6_combout\ <= NOT \ROM_mips|memROM~6_combout\;
\REG_MEM|ALT_INV_DOUT\(101) <= NOT \REG_MEM|DOUT\(101);
\REG_MEM|ALT_INV_DOUT\(69) <= NOT \REG_MEM|DOUT\(69);
\REG_MEM|ALT_INV_DOUT\(100) <= NOT \REG_MEM|DOUT\(100);
\REG_MEM|ALT_INV_DOUT\(36) <= NOT \REG_MEM|DOUT\(36);
\REG_MEM|ALT_INV_DOUT\(35) <= NOT \REG_MEM|DOUT\(35);
\REG_MEM|ALT_INV_DOUT\(98) <= NOT \REG_MEM|DOUT\(98);
\REG_MEM|ALT_INV_DOUT\(34) <= NOT \REG_MEM|DOUT\(34);
\REG_MEM|ALT_INV_DOUT\(97) <= NOT \REG_MEM|DOUT\(97);
\REG_MEM|ALT_INV_DOUT\(33) <= NOT \REG_MEM|DOUT\(33);
\REG_MEM|ALT_INV_DOUT\(96) <= NOT \REG_MEM|DOUT\(96);
\REG_MEM|ALT_INV_DOUT\(32) <= NOT \REG_MEM|DOUT\(32);
\REG_MEM|ALT_INV_DOUT\(95) <= NOT \REG_MEM|DOUT\(95);
\REG_MEM|ALT_INV_DOUT\(31) <= NOT \REG_MEM|DOUT\(31);
\REG_MEM|ALT_INV_DOUT\(30) <= NOT \REG_MEM|DOUT\(30);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(68) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(68);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(67) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(67);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(68) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(68);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(65) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(65);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(66) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(66);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(65) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(65);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(66) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(66);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(63) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(63);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(64) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(64);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(63) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(63);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(64) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(64);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(61) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(61);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(62) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(62);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(61) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(61);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(62) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(62);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(59) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(59);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(60) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(60);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(59) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(59);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(60) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(60);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(57) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(57);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(58) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(58);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(57) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(57);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(58) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(58);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(55) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(55);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(56) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(56);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(55) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(55);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(56) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(56);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(53) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(53);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(54) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(54);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(53) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(53);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(54) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(54);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(51) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(51);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(52) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(52);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(51) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(51);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(52) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(52);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(49) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(49);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(50) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(50);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(49) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(49);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(50) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(50);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(47) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(47);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(48) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(48);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(47) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(47);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(48) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(48);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(45) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(45);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(46) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(46);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(45) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(45);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(46) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(46);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(43) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(43);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(44) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(44);
\UC|ALT_INV_Equal2~0_combout\ <= NOT \UC|Equal2~0_combout\;
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(43) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(43);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(44) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(44);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(41) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(41);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(42) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(42);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(41) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(41);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(42) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(42);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(39) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(39);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(40) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(40);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(39) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(39);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(40) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(40);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(37) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(37);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(38) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(38);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(37) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(37);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(38) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(38);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(35) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(35);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(36) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(36);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(35) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(35);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(36) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(36);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(33) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(33);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(34) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(34);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(33) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(33);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(34) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(34);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(31) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(31);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(32) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(32);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(31) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(31);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(32) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(32);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(29) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(29);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(30) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(30);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(29) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(29);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(30) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(30);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(27) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(27);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(28) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(28);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(27) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(27);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(28) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(28);
\etapaBusca|ALT_INV_DOUT\(35) <= NOT \etapaBusca|DOUT\(35);
\etapaBusca|ALT_INV_DOUT\(34) <= NOT \etapaBusca|DOUT\(34);
\etapaBusca|ALT_INV_DOUT\(36) <= NOT \etapaBusca|DOUT\(36);
\etapaBusca|ALT_INV_DOUT\(32) <= NOT \etapaBusca|DOUT\(32);
\etapaBusca|ALT_INV_DOUT\(37) <= NOT \etapaBusca|DOUT\(37);
\PC|ALT_INV_DOUT[31]~1_combout\ <= NOT \PC|DOUT[31]~1_combout\;
\PC|ALT_INV_DOUT[13]~0_combout\ <= NOT \PC|DOUT[13]~0_combout\;
\REG_ID|ALT_INV_DOUT\(149) <= NOT \REG_ID|DOUT\(149);
\ULA|ALT_INV_Equal5~7_combout\ <= NOT \ULA|Equal5~7_combout\;
\ULA|ALT_INV_Equal5~6_combout\ <= NOT \ULA|Equal5~6_combout\;
\ULA|ALT_INV_Equal5~5_combout\ <= NOT \ULA|Equal5~5_combout\;
\ULA|ALT_INV_Equal5~4_combout\ <= NOT \ULA|Equal5~4_combout\;
\ULA|ALT_INV_saida[11]~103_combout\ <= NOT \ULA|saida[11]~103_combout\;
\ULA|ALT_INV_saida[10]~102_combout\ <= NOT \ULA|saida[10]~102_combout\;
\ULA|ALT_INV_saida[12]~101_combout\ <= NOT \ULA|saida[12]~101_combout\;
\ULA|ALT_INV_Equal5~3_combout\ <= NOT \ULA|Equal5~3_combout\;
\ULA|ALT_INV_Equal5~2_combout\ <= NOT \ULA|Equal5~2_combout\;
\ULA|ALT_INV_saida[5]~100_combout\ <= NOT \ULA|saida[5]~100_combout\;
\ULA|ALT_INV_saida[4]~99_combout\ <= NOT \ULA|saida[4]~99_combout\;
\ULA|ALT_INV_saida[6]~98_combout\ <= NOT \ULA|saida[6]~98_combout\;
\ULA|ALT_INV_Equal5~1_combout\ <= NOT \ULA|Equal5~1_combout\;
\ULA|ALT_INV_saida[2]~97_combout\ <= NOT \ULA|saida[2]~97_combout\;
\ULA|ALT_INV_saida[1]~96_combout\ <= NOT \ULA|saida[1]~96_combout\;
\ULA|ALT_INV_saida[3]~95_combout\ <= NOT \ULA|saida[3]~95_combout\;
\ULA|ALT_INV_Equal5~0_combout\ <= NOT \ULA|Equal5~0_combout\;
\ULA|ALT_INV_saida[8]~94_combout\ <= NOT \ULA|saida[8]~94_combout\;
\ULA|ALT_INV_saida[7]~93_combout\ <= NOT \ULA|saida[7]~93_combout\;
\ULA|ALT_INV_saida[9]~92_combout\ <= NOT \ULA|saida[9]~92_combout\;
\REG_ID|ALT_INV_DOUT\(150) <= NOT \REG_ID|DOUT\(150);
\UC|ALT_INV_palavraControle[10]~0_combout\ <= NOT \UC|palavraControle[10]~0_combout\;
\UC|ALT_INV_seletorMUX_JMP~0_combout\ <= NOT \UC|seletorMUX_JMP~0_combout\;
\UC|ALT_INV_Equal10~0_combout\ <= NOT \UC|Equal10~0_combout\;
\UC|ALT_INV_Equal1~1_combout\ <= NOT \UC|Equal1~1_combout\;
\etapaBusca|ALT_INV_DOUT\(33) <= NOT \etapaBusca|DOUT\(33);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(73) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(73);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(74) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(74);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(73) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(73);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(74) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(74);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(71) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(71);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(72) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(72);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(71) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(71);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(72) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(72);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(69) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(69);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(70) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(70);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(69) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(69);
\bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(70) <= NOT \bancoRegistrador|registrador_rtl_0_bypass\(70);
\bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(67) <= NOT \bancoRegistrador|registrador_rtl_1_bypass\(67);
\REG_ID|ALT_INV_DOUT\(4) <= NOT \REG_ID|DOUT\(4);
\REG_ID|ALT_INV_DOUT\(9) <= NOT \REG_ID|DOUT\(9);
\REG_ID|ALT_INV_DOUT\(3) <= NOT \REG_ID|DOUT\(3);
\REG_ID|ALT_INV_DOUT\(8) <= NOT \REG_ID|DOUT\(8);
\REG_ID|ALT_INV_DOUT\(137) <= NOT \REG_ID|DOUT\(137);
\REG_ID|ALT_INV_DOUT\(135) <= NOT \REG_ID|DOUT\(135);
\REG_ID|ALT_INV_DOUT\(134) <= NOT \REG_ID|DOUT\(134);
\REG_ID|ALT_INV_DOUT\(133) <= NOT \REG_ID|DOUT\(133);
\REG_ID|ALT_INV_DOUT\(132) <= NOT \REG_ID|DOUT\(132);
\REG_ID|ALT_INV_DOUT\(130) <= NOT \REG_ID|DOUT\(130);
\REG_ID|ALT_INV_DOUT\(129) <= NOT \REG_ID|DOUT\(129);
\REG_ID|ALT_INV_DOUT\(131) <= NOT \REG_ID|DOUT\(131);
\REG_ID|ALT_INV_DOUT\(127) <= NOT \REG_ID|DOUT\(127);
\REG_ID|ALT_INV_DOUT\(125) <= NOT \REG_ID|DOUT\(125);
\REG_ID|ALT_INV_DOUT\(108) <= NOT \REG_ID|DOUT\(108);
\REG_ID|ALT_INV_DOUT\(124) <= NOT \REG_ID|DOUT\(124);
\REG_ID|ALT_INV_DOUT\(123) <= NOT \REG_ID|DOUT\(123);
\REG_ID|ALT_INV_DOUT\(122) <= NOT \REG_ID|DOUT\(122);
\REG_ID|ALT_INV_DOUT\(120) <= NOT \REG_ID|DOUT\(120);
\REG_ID|ALT_INV_DOUT\(121) <= NOT \REG_ID|DOUT\(121);
\REG_ID|ALT_INV_DOUT\(111) <= NOT \REG_ID|DOUT\(111);
\REG_ID|ALT_INV_DOUT\(110) <= NOT \REG_ID|DOUT\(110);
\REG_ID|ALT_INV_DOUT\(109) <= NOT \REG_ID|DOUT\(109);
\REG_ID|ALT_INV_DOUT\(2) <= NOT \REG_ID|DOUT\(2);
\REG_ID|ALT_INV_DOUT\(7) <= NOT \REG_ID|DOUT\(7);
\REG_ID|ALT_INV_DOUT\(1) <= NOT \REG_ID|DOUT\(1);
\REG_ID|ALT_INV_DOUT\(142) <= NOT \REG_ID|DOUT\(142);
\REG_ID|ALT_INV_DOUT\(143) <= NOT \REG_ID|DOUT\(143);
\REG_ID|ALT_INV_DOUT\(6) <= NOT \REG_ID|DOUT\(6);
\ALT_INV_selMUX_AND_BEQ~0_combout\ <= NOT \selMUX_AND_BEQ~0_combout\;
\ULA|ALT_INV_Equal5~10_combout\ <= NOT \ULA|Equal5~10_combout\;
\ULA|ALT_INV_Equal5~9_combout\ <= NOT \ULA|Equal5~9_combout\;
\ULA|ALT_INV_saida[14]~106_combout\ <= NOT \ULA|saida[14]~106_combout\;
\ULA|ALT_INV_saida[13]~105_combout\ <= NOT \ULA|saida[13]~105_combout\;
\ULA|ALT_INV_saida[15]~104_combout\ <= NOT \ULA|saida[15]~104_combout\;
\etapaBusca|ALT_INV_DOUT\(47) <= NOT \etapaBusca|DOUT\(47);
\etapaBusca|ALT_INV_DOUT\(46) <= NOT \etapaBusca|DOUT\(46);
\etapaBusca|ALT_INV_DOUT\(45) <= NOT \etapaBusca|DOUT\(45);
\etapaBusca|ALT_INV_DOUT\(44) <= NOT \etapaBusca|DOUT\(44);
\etapaBusca|ALT_INV_DOUT\(43) <= NOT \etapaBusca|DOUT\(43);
\etapaBusca|ALT_INV_DOUT\(42) <= NOT \etapaBusca|DOUT\(42);
\etapaBusca|ALT_INV_DOUT\(41) <= NOT \etapaBusca|DOUT\(41);
\etapaBusca|ALT_INV_DOUT\(40) <= NOT \etapaBusca|DOUT\(40);
\etapaBusca|ALT_INV_DOUT\(39) <= NOT \etapaBusca|DOUT\(39);
\etapaBusca|ALT_INV_DOUT\(38) <= NOT \etapaBusca|DOUT\(38);
\REG_ID|ALT_INV_DOUT\(107) <= NOT \REG_ID|DOUT\(107);
\ULA|ALT_INV_Equal5~8_combout\ <= NOT \ULA|Equal5~8_combout\;
\REG_ID|ALT_INV_DOUT\(106) <= NOT \REG_ID|DOUT\(106);
\ROM_mips|ALT_INV_memROM~21_combout\ <= NOT \ROM_mips|memROM~21_combout\;
\ULA|ALT_INV_Equal5~12_combout\ <= NOT \ULA|Equal5~12_combout\;
\ULA|ALT_INV_Equal5~11_combout\ <= NOT \ULA|Equal5~11_combout\;
\ROM_mips|ALT_INV_memROM~7_combout\ <= NOT \ROM_mips|memROM~7_combout\;
\REG_ID|ALT_INV_DOUT\(0) <= NOT \REG_ID|DOUT\(0);
\REG_ID|ALT_INV_DOUT\(5) <= NOT \REG_ID|DOUT\(5);

\barramento_endereco[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[0]~3_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[0]~output_o\);

\barramento_endereco[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[1]~8_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[1]~output_o\);

\barramento_endereco[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[2]~12_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[2]~output_o\);

\barramento_endereco[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[3]~16_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[3]~output_o\);

\barramento_endereco[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[4]~20_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[4]~output_o\);

\barramento_endereco[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[5]~24_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[5]~output_o\);

\barramento_endereco[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[6]~28_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[6]~output_o\);

\barramento_endereco[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[7]~32_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[7]~output_o\);

\barramento_endereco[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[8]~36_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[8]~output_o\);

\barramento_endereco[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[9]~40_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[9]~output_o\);

\barramento_endereco[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[10]~44_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[10]~output_o\);

\barramento_endereco[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[11]~48_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[11]~output_o\);

\barramento_endereco[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[12]~52_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[12]~output_o\);

\barramento_endereco[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[13]~55_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[13]~output_o\);

\barramento_endereco[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[14]~57_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[14]~output_o\);

\barramento_endereco[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[15]~59_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[15]~output_o\);

\barramento_endereco[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[16]~61_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[16]~output_o\);

\barramento_endereco[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[17]~63_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[17]~output_o\);

\barramento_endereco[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[18]~65_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[18]~output_o\);

\barramento_endereco[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[19]~67_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[19]~output_o\);

\barramento_endereco[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[20]~69_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[20]~output_o\);

\barramento_endereco[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[21]~71_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[21]~output_o\);

\barramento_endereco[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[22]~73_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[22]~output_o\);

\barramento_endereco[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[23]~75_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[23]~output_o\);

\barramento_endereco[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[24]~77_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[24]~output_o\);

\barramento_endereco[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[25]~79_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[25]~output_o\);

\barramento_endereco[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[26]~81_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[26]~output_o\);

\barramento_endereco[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[27]~83_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[27]~output_o\);

\barramento_endereco[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[28]~85_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[28]~output_o\);

\barramento_endereco[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[29]~87_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[29]~output_o\);

\barramento_endereco[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[30]~89_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[30]~output_o\);

\barramento_endereco[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|saida[31]~91_combout\,
	devoe => ww_devoe,
	o => \barramento_endereco[31]~output_o\);

\dado_escrito_RAM[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(42),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[0]~output_o\);

\dado_escrito_RAM[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(43),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[1]~output_o\);

\dado_escrito_RAM[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(44),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[2]~output_o\);

\dado_escrito_RAM[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(45),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[3]~output_o\);

\dado_escrito_RAM[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(46),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[4]~output_o\);

\dado_escrito_RAM[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(47),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[5]~output_o\);

\dado_escrito_RAM[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(48),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[6]~output_o\);

\dado_escrito_RAM[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(49),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[7]~output_o\);

\dado_escrito_RAM[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(50),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[8]~output_o\);

\dado_escrito_RAM[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(51),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[9]~output_o\);

\dado_escrito_RAM[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(52),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[10]~output_o\);

\dado_escrito_RAM[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(53),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[11]~output_o\);

\dado_escrito_RAM[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(54),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[12]~output_o\);

\dado_escrito_RAM[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(55),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[13]~output_o\);

\dado_escrito_RAM[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(56),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[14]~output_o\);

\dado_escrito_RAM[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(57),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[15]~output_o\);

\dado_escrito_RAM[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(58),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[16]~output_o\);

\dado_escrito_RAM[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(59),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[17]~output_o\);

\dado_escrito_RAM[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(60),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[18]~output_o\);

\dado_escrito_RAM[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(61),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[19]~output_o\);

\dado_escrito_RAM[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(62),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[20]~output_o\);

\dado_escrito_RAM[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(63),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[21]~output_o\);

\dado_escrito_RAM[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(64),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[22]~output_o\);

\dado_escrito_RAM[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(65),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[23]~output_o\);

\dado_escrito_RAM[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(66),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[24]~output_o\);

\dado_escrito_RAM[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(67),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[25]~output_o\);

\dado_escrito_RAM[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(68),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[26]~output_o\);

\dado_escrito_RAM[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(69),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[27]~output_o\);

\dado_escrito_RAM[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(70),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[28]~output_o\);

\dado_escrito_RAM[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(71),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[29]~output_o\);

\dado_escrito_RAM[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(72),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[30]~output_o\);

\dado_escrito_RAM[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_ID|DOUT\(73),
	devoe => ww_devoe,
	o => \dado_escrito_RAM[31]~output_o\);

\escritaC_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[0]~0_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[0]~output_o\);

\escritaC_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[1]~1_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[1]~output_o\);

\escritaC_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[2]~2_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[2]~output_o\);

\escritaC_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[3]~3_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[3]~output_o\);

\escritaC_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[4]~4_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[4]~output_o\);

\escritaC_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[5]~5_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[5]~output_o\);

\escritaC_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[6]~6_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[6]~output_o\);

\escritaC_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[7]~7_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[7]~output_o\);

\escritaC_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[8]~8_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[8]~output_o\);

\escritaC_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[9]~9_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[9]~output_o\);

\escritaC_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[10]~10_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[10]~output_o\);

\escritaC_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[11]~11_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[11]~output_o\);

\escritaC_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[12]~12_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[12]~output_o\);

\escritaC_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[13]~13_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[13]~output_o\);

\escritaC_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[14]~14_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[14]~output_o\);

\escritaC_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[15]~15_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[15]~output_o\);

\escritaC_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[16]~70_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[16]~output_o\);

\escritaC_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[17]~16_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[17]~output_o\);

\escritaC_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[18]~66_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[18]~output_o\);

\escritaC_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[19]~62_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[19]~output_o\);

\escritaC_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[20]~58_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[20]~output_o\);

\escritaC_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[21]~54_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[21]~output_o\);

\escritaC_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[22]~50_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[22]~output_o\);

\escritaC_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[23]~46_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[23]~output_o\);

\escritaC_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[24]~42_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[24]~output_o\);

\escritaC_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[25]~38_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[25]~output_o\);

\escritaC_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[26]~34_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[26]~output_o\);

\escritaC_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[27]~17_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[27]~output_o\);

\escritaC_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[28]~30_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[28]~output_o\);

\escritaC_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[29]~26_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[29]~output_o\);

\escritaC_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[30]~22_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[30]~output_o\);

\escritaC_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_LUI|saida_MUX[31]~18_combout\,
	devoe => ww_devoe,
	o => \escritaC_out[31]~output_o\);

\wr_out~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_EX|DOUT\(101),
	devoe => ww_devoe,
	o => \wr_out~output_o\);

\wr_reg_banco[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_MEM|DOUT\(3),
	devoe => ww_devoe,
	o => \wr_reg_banco[0]~output_o\);

\wr_reg_banco[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_MEM|DOUT\(4),
	devoe => ww_devoe,
	o => \wr_reg_banco[1]~output_o\);

\wr_reg_banco[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_MEM|DOUT\(5),
	devoe => ww_devoe,
	o => \wr_reg_banco[2]~output_o\);

\wr_reg_banco[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_MEM|DOUT\(6),
	devoe => ww_devoe,
	o => \wr_reg_banco[3]~output_o\);

\wr_reg_banco[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_MEM|DOUT\(7),
	devoe => ww_devoe,
	o => \wr_reg_banco[4]~output_o\);

\PC_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(0),
	devoe => ww_devoe,
	o => \PC_out[0]~output_o\);

\PC_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(1),
	devoe => ww_devoe,
	o => \PC_out[1]~output_o\);

\PC_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(2),
	devoe => ww_devoe,
	o => \PC_out[2]~output_o\);

\PC_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(3),
	devoe => ww_devoe,
	o => \PC_out[3]~output_o\);

\PC_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(4),
	devoe => ww_devoe,
	o => \PC_out[4]~output_o\);

\PC_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(5),
	devoe => ww_devoe,
	o => \PC_out[5]~output_o\);

\PC_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(6),
	devoe => ww_devoe,
	o => \PC_out[6]~output_o\);

\PC_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(7),
	devoe => ww_devoe,
	o => \PC_out[7]~output_o\);

\PC_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(8),
	devoe => ww_devoe,
	o => \PC_out[8]~output_o\);

\PC_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(9),
	devoe => ww_devoe,
	o => \PC_out[9]~output_o\);

\PC_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(10),
	devoe => ww_devoe,
	o => \PC_out[10]~output_o\);

\PC_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(11),
	devoe => ww_devoe,
	o => \PC_out[11]~output_o\);

\PC_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(12),
	devoe => ww_devoe,
	o => \PC_out[12]~output_o\);

\PC_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(13),
	devoe => ww_devoe,
	o => \PC_out[13]~output_o\);

\PC_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(14),
	devoe => ww_devoe,
	o => \PC_out[14]~output_o\);

\PC_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(15),
	devoe => ww_devoe,
	o => \PC_out[15]~output_o\);

\PC_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(16),
	devoe => ww_devoe,
	o => \PC_out[16]~output_o\);

\PC_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(17),
	devoe => ww_devoe,
	o => \PC_out[17]~output_o\);

\PC_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(18),
	devoe => ww_devoe,
	o => \PC_out[18]~output_o\);

\PC_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(19),
	devoe => ww_devoe,
	o => \PC_out[19]~output_o\);

\PC_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(20),
	devoe => ww_devoe,
	o => \PC_out[20]~output_o\);

\PC_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(21),
	devoe => ww_devoe,
	o => \PC_out[21]~output_o\);

\PC_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(22),
	devoe => ww_devoe,
	o => \PC_out[22]~output_o\);

\PC_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(23),
	devoe => ww_devoe,
	o => \PC_out[23]~output_o\);

\PC_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(24),
	devoe => ww_devoe,
	o => \PC_out[24]~output_o\);

\PC_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(25),
	devoe => ww_devoe,
	o => \PC_out[25]~output_o\);

\PC_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(26),
	devoe => ww_devoe,
	o => \PC_out[26]~output_o\);

\PC_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(27),
	devoe => ww_devoe,
	o => \PC_out[27]~output_o\);

\PC_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(28),
	devoe => ww_devoe,
	o => \PC_out[28]~output_o\);

\PC_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(29),
	devoe => ww_devoe,
	o => \PC_out[29]~output_o\);

\PC_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(30),
	devoe => ww_devoe,
	o => \PC_out[30]~output_o\);

\PC_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(31),
	devoe => ww_devoe,
	o => \PC_out[31]~output_o\);

\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

\somadorPC|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~33_sumout\ = SUM(( \PC|DOUT\(2) ) + ( VCC ) + ( !VCC ))
-- \somadorPC|Add0~34\ = CARRY(( \PC|DOUT\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(2),
	cin => GND,
	sumout => \somadorPC|Add0~33_sumout\,
	cout => \somadorPC|Add0~34\);

\somadorPC|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~45_sumout\ = SUM(( \PC|DOUT\(5) ) + ( GND ) + ( \somadorPC|Add0~42\ ))
-- \somadorPC|Add0~46\ = CARRY(( \PC|DOUT\(5) ) + ( GND ) + ( \somadorPC|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(5),
	cin => \somadorPC|Add0~42\,
	sumout => \somadorPC|Add0~45_sumout\,
	cout => \somadorPC|Add0~46\);

\somadorPC|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~37_sumout\ = SUM(( \PC|DOUT\(6) ) + ( GND ) + ( \somadorPC|Add0~46\ ))
-- \somadorPC|Add0~38\ = CARRY(( \PC|DOUT\(6) ) + ( GND ) + ( \somadorPC|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(6),
	cin => \somadorPC|Add0~46\,
	sumout => \somadorPC|Add0~37_sumout\,
	cout => \somadorPC|Add0~38\);

\somadorPC|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~29_sumout\ = SUM(( \PC|DOUT\(7) ) + ( GND ) + ( \somadorPC|Add0~38\ ))
-- \somadorPC|Add0~30\ = CARRY(( \PC|DOUT\(7) ) + ( GND ) + ( \somadorPC|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(7),
	cin => \somadorPC|Add0~38\,
	sumout => \somadorPC|Add0~29_sumout\,
	cout => \somadorPC|Add0~30\);

\ROM_mips|memROM~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM_mips|memROM~5_combout\ = ( \PC|DOUT\(7) & ( !\PC|DOUT\(3) & ( (!\PC|DOUT\(5) & (!\PC|DOUT\(2) & (!\PC|DOUT\(6) $ (!\PC|DOUT\(4))))) ) ) ) # ( !\PC|DOUT\(7) & ( !\PC|DOUT\(3) & ( (!\PC|DOUT\(4) & (!\PC|DOUT\(6) & (\PC|DOUT\(5) & \PC|DOUT\(2)))) # 
-- (\PC|DOUT\(4) & ((!\PC|DOUT\(5) $ (!\PC|DOUT\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000111100010000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(6),
	datab => \PC|ALT_INV_DOUT\(5),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \PC|ALT_INV_DOUT\(4),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(3),
	combout => \ROM_mips|memROM~5_combout\);

\REG_ID|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM_mips|memROM~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(25));

\REG_ID|DOUT[121]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(121));

\ROM_mips|memROM~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM_mips|memROM~2_combout\ = ( \PC|DOUT\(3) & ( \PC|DOUT\(7) & ( (!\PC|DOUT\(5) & (!\PC|DOUT\(4) & (\PC|DOUT\(6) & \PC|DOUT\(2)))) ) ) ) # ( !\PC|DOUT\(3) & ( \PC|DOUT\(7) & ( (!\PC|DOUT\(2) & (!\PC|DOUT\(5) $ (!\PC|DOUT\(4) $ (\PC|DOUT\(6))))) ) ) ) # ( 
-- \PC|DOUT\(3) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(2) & ((!\PC|DOUT\(5) & (\PC|DOUT\(4))) # (\PC|DOUT\(5) & (!\PC|DOUT\(4) & !\PC|DOUT\(6))))) ) ) ) # ( !\PC|DOUT\(3) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(4) & ((!\PC|DOUT\(5)) # ((!\PC|DOUT\(6) & \PC|DOUT\(2))))) 
-- # (\PC|DOUT\(4) & (!\PC|DOUT\(5) $ (((!\PC|DOUT\(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100111101010011000100000000001101001000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(5),
	datab => \PC|ALT_INV_DOUT\(4),
	datac => \PC|ALT_INV_DOUT\(6),
	datad => \PC|ALT_INV_DOUT\(2),
	datae => \PC|ALT_INV_DOUT\(3),
	dataf => \PC|ALT_INV_DOUT\(7),
	combout => \ROM_mips|memROM~2_combout\);

\REG_ID|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM_mips|memROM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(13));

\REG_ID|DOUT[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(111));

\ROM_mips|memROM~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM_mips|memROM~1_combout\ = ( \PC|DOUT\(4) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(3) & ((!\PC|DOUT\(2)) # (!\PC|DOUT\(5)))) ) ) ) # ( !\PC|DOUT\(4) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(3) & (((!\PC|DOUT\(6) & \PC|DOUT\(5))))) # (\PC|DOUT\(3) & (\PC|DOUT\(2) & 
-- ((!\PC|DOUT\(5)) # (\PC|DOUT\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111000001111100001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(6),
	datac => \PC|ALT_INV_DOUT\(3),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(4),
	dataf => \PC|ALT_INV_DOUT\(7),
	combout => \ROM_mips|memROM~1_combout\);

\REG_ID|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM_mips|memROM~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(12));

\REG_ID|DOUT[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(110));

\ROM_mips|memROM~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM_mips|memROM~0_combout\ = ( \PC|DOUT\(6) & ( \PC|DOUT\(7) & ( (!\PC|DOUT\(4) & (!\PC|DOUT\(5) & (!\PC|DOUT\(2) $ (\PC|DOUT\(3))))) ) ) ) # ( !\PC|DOUT\(6) & ( \PC|DOUT\(7) & ( (!\PC|DOUT\(2) & (!\PC|DOUT\(3) & (!\PC|DOUT\(4) $ (!\PC|DOUT\(5))))) ) ) ) 
-- # ( \PC|DOUT\(6) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(3) & (\PC|DOUT\(4) & (!\PC|DOUT\(2) $ (!\PC|DOUT\(5))))) # (\PC|DOUT\(3) & ((!\PC|DOUT\(5) & (!\PC|DOUT\(2))) # (\PC|DOUT\(5) & ((!\PC|DOUT\(4)))))) ) ) ) # ( !\PC|DOUT\(6) & ( !\PC|DOUT\(7) & ( 
-- (!\PC|DOUT\(3) & (!\PC|DOUT\(5) $ (((!\PC|DOUT\(2)) # (!\PC|DOUT\(4)))))) # (\PC|DOUT\(3) & ((!\PC|DOUT\(4) & (!\PC|DOUT\(2))) # (\PC|DOUT\(4) & ((!\PC|DOUT\(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011111101000001001100011100000001000100000001001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(6),
	dataf => \PC|ALT_INV_DOUT\(7),
	combout => \ROM_mips|memROM~0_combout\);

\REG_ID|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM_mips|memROM~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(11));

\REG_ID|DOUT[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(109));

\REG_ID|DOUT[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(108));

\somador_somador|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~9_sumout\ = SUM(( \REG_ID|DOUT\(10) ) + ( \REG_ID|DOUT\(108) ) + ( !VCC ))
-- \somador_somador|Add0~10\ = CARRY(( \REG_ID|DOUT\(10) ) + ( \REG_ID|DOUT\(108) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(10),
	dataf => \REG_ID|ALT_INV_DOUT\(108),
	cin => GND,
	sumout => \somador_somador|Add0~9_sumout\,
	cout => \somador_somador|Add0~10\);

\somador_somador|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~1_sumout\ = SUM(( \REG_ID|DOUT\(11) ) + ( \REG_ID|DOUT\(109) ) + ( \somador_somador|Add0~10\ ))
-- \somador_somador|Add0~2\ = CARRY(( \REG_ID|DOUT\(11) ) + ( \REG_ID|DOUT\(109) ) + ( \somador_somador|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(11),
	dataf => \REG_ID|ALT_INV_DOUT\(109),
	cin => \somador_somador|Add0~10\,
	sumout => \somador_somador|Add0~1_sumout\,
	cout => \somador_somador|Add0~2\);

\somador_somador|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~17_sumout\ = SUM(( \REG_ID|DOUT\(12) ) + ( \REG_ID|DOUT\(110) ) + ( \somador_somador|Add0~2\ ))
-- \somador_somador|Add0~18\ = CARRY(( \REG_ID|DOUT\(12) ) + ( \REG_ID|DOUT\(110) ) + ( \somador_somador|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(12),
	dataf => \REG_ID|ALT_INV_DOUT\(110),
	cin => \somador_somador|Add0~2\,
	sumout => \somador_somador|Add0~17_sumout\,
	cout => \somador_somador|Add0~18\);

\somador_somador|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~21_sumout\ = SUM(( \REG_ID|DOUT\(13) ) + ( \REG_ID|DOUT\(111) ) + ( \somador_somador|Add0~18\ ))
-- \somador_somador|Add0~22\ = CARRY(( \REG_ID|DOUT\(13) ) + ( \REG_ID|DOUT\(111) ) + ( \somador_somador|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(13),
	dataf => \REG_ID|ALT_INV_DOUT\(111),
	cin => \somador_somador|Add0~18\,
	sumout => \somador_somador|Add0~21_sumout\,
	cout => \somador_somador|Add0~22\);

\somador_somador|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~13_sumout\ = SUM(( \REG_ID|DOUT\(14) ) + ( \REG_ID|DOUT\(121) ) + ( \somador_somador|Add0~22\ ))
-- \somador_somador|Add0~14\ = CARRY(( \REG_ID|DOUT\(14) ) + ( \REG_ID|DOUT\(121) ) + ( \somador_somador|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(14),
	dataf => \REG_ID|ALT_INV_DOUT\(121),
	cin => \somador_somador|Add0~22\,
	sumout => \somador_somador|Add0~13_sumout\,
	cout => \somador_somador|Add0~14\);

\somador_somador|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~5_sumout\ = SUM(( \REG_ID|DOUT\(15) ) + ( \REG_ID|DOUT\(121) ) + ( \somador_somador|Add0~14\ ))
-- \somador_somador|Add0~6\ = CARRY(( \REG_ID|DOUT\(15) ) + ( \REG_ID|DOUT\(121) ) + ( \somador_somador|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(15),
	dataf => \REG_ID|ALT_INV_DOUT\(121),
	cin => \somador_somador|Add0~14\,
	sumout => \somador_somador|Add0~5_sumout\,
	cout => \somador_somador|Add0~6\);

\ROM_mips|memROM~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM_mips|memROM~7_combout\ = (!\PC|DOUT\(3) & !\PC|DOUT\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(3),
	datab => \PC|ALT_INV_DOUT\(2),
	combout => \ROM_mips|memROM~7_combout\);

\ROM_mips|memROM~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM_mips|memROM~12_combout\ = ( \ROM_mips|memROM~7_combout\ & ( (\PC|DOUT\(7) & (\PC|DOUT\(6) & (\PC|DOUT\(4) & \PC|DOUT\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \ROM_mips|ALT_INV_memROM~7_combout\,
	combout => \ROM_mips|memROM~12_combout\);

\etapaBusca|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM_mips|memROM~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(25));

\REG_ID|DOUT[131]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \etapaBusca|DOUT\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(131));

\ROM_mips|memROM~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM_mips|memROM~14_combout\ = ( \PC|DOUT\(6) & ( \PC|DOUT\(7) & ( (!\PC|DOUT\(2) & (!\PC|DOUT\(3) & (!\PC|DOUT\(4) $ (\PC|DOUT\(5))))) ) ) ) # ( !\PC|DOUT\(6) & ( \PC|DOUT\(7) & ( (!\PC|DOUT\(2) & !\PC|DOUT\(3)) ) ) ) # ( \PC|DOUT\(6) & ( !\PC|DOUT\(7) & 
-- ( (!\PC|DOUT\(4) & (((\PC|DOUT\(3))))) # (\PC|DOUT\(4) & (!\PC|DOUT\(2) & ((!\PC|DOUT\(3)) # (!\PC|DOUT\(5))))) ) ) ) # ( !\PC|DOUT\(6) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(3) & ((!\PC|DOUT\(4) & ((\PC|DOUT\(5)))) # (\PC|DOUT\(4) & (!\PC|DOUT\(2))))) # 
-- (\PC|DOUT\(3) & (((!\PC|DOUT\(4)) # (!\PC|DOUT\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101111111000001110100011100010001000100010001000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(2),
	datab => \PC|ALT_INV_DOUT\(3),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(6),
	dataf => \PC|ALT_INV_DOUT\(7),
	combout => \ROM_mips|memROM~14_combout\);

\etapaBusca|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM_mips|memROM~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(24));

\REG_ID|DOUT[130]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \etapaBusca|DOUT\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(130));

\ROM_mips|memROM~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM_mips|memROM~13_combout\ = ( \PC|DOUT\(4) & ( (!\PC|DOUT\(3) & (\PC|DOUT\(7) & (!\PC|DOUT\(2) & \PC|DOUT\(6)))) ) ) # ( !\PC|DOUT\(4) & ( (!\PC|DOUT\(7) & ((!\PC|DOUT\(3) & (!\PC|DOUT\(2) & !\PC|DOUT\(6))) # (\PC|DOUT\(3) & (\PC|DOUT\(2) & 
-- \PC|DOUT\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000100000000000010000010000000000001000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(3),
	datab => \PC|ALT_INV_DOUT\(7),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \PC|ALT_INV_DOUT\(6),
	datae => \PC|ALT_INV_DOUT\(4),
	combout => \ROM_mips|memROM~13_combout\);

\etapaBusca|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM_mips|memROM~13_combout\,
	sclr => \PC|ALT_INV_DOUT\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(23));

\REG_ID|DOUT[129]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \etapaBusca|DOUT\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(129));

\ROM_mips|memROM~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM_mips|memROM~20_combout\ = ( !\PC|DOUT\(2) & ( \PC|DOUT\(7) & ( (\PC|DOUT\(5) & (!\PC|DOUT\(3) & (!\PC|DOUT\(4) $ (\PC|DOUT\(6))))) ) ) ) # ( \PC|DOUT\(2) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(4) & ((!\PC|DOUT\(5) & (\PC|DOUT\(3))) # (\PC|DOUT\(5) & 
-- (!\PC|DOUT\(3) & !\PC|DOUT\(6))))) ) ) ) # ( !\PC|DOUT\(2) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(4) & (\PC|DOUT\(3) & ((!\PC|DOUT\(5)) # (!\PC|DOUT\(6))))) # (\PC|DOUT\(4) & ((!\PC|DOUT\(5)) # ((!\PC|DOUT\(3) & \PC|DOUT\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111000111010010010000000100001000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(5),
	datab => \PC|ALT_INV_DOUT\(4),
	datac => \PC|ALT_INV_DOUT\(3),
	datad => \PC|ALT_INV_DOUT\(6),
	datae => \PC|ALT_INV_DOUT\(2),
	dataf => \PC|ALT_INV_DOUT\(7),
	combout => \ROM_mips|memROM~20_combout\);

\etapaBusca|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM_mips|memROM~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(21));

\REG_ID|DOUT[127]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \etapaBusca|DOUT\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(127));

\ROM_mips|memROM~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM_mips|memROM~11_combout\ = ( \PC|DOUT\(7) & ( \PC|DOUT\(5) & ( (!\PC|DOUT\(6) & (!\PC|DOUT\(3) & !\PC|DOUT\(2))) ) ) ) # ( !\PC|DOUT\(7) & ( \PC|DOUT\(5) & ( (!\PC|DOUT\(4) & ((!\PC|DOUT\(6)) # ((\PC|DOUT\(3))))) # (\PC|DOUT\(4) & (((!\PC|DOUT\(3) & 
-- !\PC|DOUT\(2))))) ) ) ) # ( \PC|DOUT\(7) & ( !\PC|DOUT\(5) & ( (!\PC|DOUT\(3) & (!\PC|DOUT\(2) & ((!\PC|DOUT\(6)) # (!\PC|DOUT\(4))))) ) ) ) # ( !\PC|DOUT\(7) & ( !\PC|DOUT\(5) & ( (!\PC|DOUT\(6)) # ((!\PC|DOUT\(4)) # ((!\PC|DOUT\(3)) # (!\PC|DOUT\(2)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111110111000000000000010111100100011001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(6),
	datab => \PC|ALT_INV_DOUT\(4),
	datac => \PC|ALT_INV_DOUT\(3),
	datad => \PC|ALT_INV_DOUT\(2),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(5),
	combout => \ROM_mips|memROM~11_combout\);

\etapaBusca|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM_mips|memROM~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(19));

\REG_ID|DOUT[125]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \etapaBusca|DOUT\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(125));

\ROM_mips|memROM~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM_mips|memROM~10_combout\ = ( \ROM_mips|memROM~7_combout\ & ( (\PC|DOUT\(7) & (!\PC|DOUT\(6) & (\PC|DOUT\(4) & !\PC|DOUT\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(7),
	datab => \PC|ALT_INV_DOUT\(6),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \ROM_mips|ALT_INV_memROM~7_combout\,
	combout => \ROM_mips|memROM~10_combout\);

\etapaBusca|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM_mips|memROM~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(18));

\REG_ID|DOUT[124]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \etapaBusca|DOUT\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(124));

\ROM_mips|memROM~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM_mips|memROM~9_combout\ = ( \PC|DOUT\(2) & ( \PC|DOUT\(6) & ( (!\PC|DOUT\(5) & (!\PC|DOUT\(4) & (\PC|DOUT\(3) & !\PC|DOUT\(7)))) ) ) ) # ( !\PC|DOUT\(2) & ( \PC|DOUT\(6) & ( (!\PC|DOUT\(5) & ((!\PC|DOUT\(4) & (!\PC|DOUT\(3) $ (!\PC|DOUT\(7)))) # 
-- (\PC|DOUT\(4) & (!\PC|DOUT\(3) & !\PC|DOUT\(7))))) ) ) ) # ( \PC|DOUT\(2) & ( !\PC|DOUT\(6) & ( (!\PC|DOUT\(4) & (\PC|DOUT\(3) & !\PC|DOUT\(7))) ) ) ) # ( !\PC|DOUT\(2) & ( !\PC|DOUT\(6) & ( (!\PC|DOUT\(4) & ((!\PC|DOUT\(3) $ (!\PC|DOUT\(7))))) # 
-- (\PC|DOUT\(4) & (!\PC|DOUT\(3) & ((!\PC|DOUT\(7)) # (\PC|DOUT\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011010000000011000000000000101000100000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(5),
	datab => \PC|ALT_INV_DOUT\(4),
	datac => \PC|ALT_INV_DOUT\(3),
	datad => \PC|ALT_INV_DOUT\(7),
	datae => \PC|ALT_INV_DOUT\(2),
	dataf => \PC|ALT_INV_DOUT\(6),
	combout => \ROM_mips|memROM~9_combout\);

\etapaBusca|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM_mips|memROM~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(17));

\REG_ID|DOUT[123]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \etapaBusca|DOUT\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(123));

\ROM_mips|memROM~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM_mips|memROM~6_combout\ = ( \PC|DOUT\(7) & ( \PC|DOUT\(6) & ( (!\PC|DOUT\(5) & (!\PC|DOUT\(4) & (!\PC|DOUT\(3) & !\PC|DOUT\(2)))) ) ) ) # ( !\PC|DOUT\(7) & ( \PC|DOUT\(6) & ( (!\PC|DOUT\(5) & (!\PC|DOUT\(4) $ ((!\PC|DOUT\(3))))) # (\PC|DOUT\(5) & 
-- (\PC|DOUT\(4) & (!\PC|DOUT\(3) & !\PC|DOUT\(2)))) ) ) ) # ( \PC|DOUT\(7) & ( !\PC|DOUT\(6) & ( (!\PC|DOUT\(3) & !\PC|DOUT\(2)) ) ) ) # ( !\PC|DOUT\(7) & ( !\PC|DOUT\(6) & ( !\PC|DOUT\(4) $ (((!\PC|DOUT\(3) & ((!\PC|DOUT\(5)) # (!\PC|DOUT\(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110001101100111100000000000000111000001010001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(5),
	datab => \PC|ALT_INV_DOUT\(4),
	datac => \PC|ALT_INV_DOUT\(3),
	datad => \PC|ALT_INV_DOUT\(2),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(6),
	combout => \ROM_mips|memROM~6_combout\);

\REG_ID|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM_mips|memROM~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(24));

\ROM_mips|memROM~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM_mips|memROM~8_combout\ = ( \ROM_mips|memROM~7_combout\ & ( (!\PC|DOUT\(4) & (!\PC|DOUT\(5) & ((!\PC|DOUT\(7)) # (\PC|DOUT\(6))))) # (\PC|DOUT\(4) & (!\PC|DOUT\(6) & (!\PC|DOUT\(7) $ (!\PC|DOUT\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110100100000100000000000000000001101001000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(6),
	datab => \PC|ALT_INV_DOUT\(7),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \ROM_mips|ALT_INV_memROM~7_combout\,
	combout => \ROM_mips|memROM~8_combout\);

\etapaBusca|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM_mips|memROM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(16));

\REG_ID|DOUT[122]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \etapaBusca|DOUT\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(122));

\REG_ID|DOUT[120]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(120));

\somador_somador|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~25_sumout\ = SUM(( \REG_ID|DOUT\(25) ) + ( \REG_ID|DOUT\(121) ) + ( \somador_somador|Add0~6\ ))
-- \somador_somador|Add0~26\ = CARRY(( \REG_ID|DOUT\(25) ) + ( \REG_ID|DOUT\(121) ) + ( \somador_somador|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(25),
	dataf => \REG_ID|ALT_INV_DOUT\(121),
	cin => \somador_somador|Add0~6\,
	sumout => \somador_somador|Add0~25_sumout\,
	cout => \somador_somador|Add0~26\);

\somador_somador|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~29_sumout\ = SUM(( \REG_ID|DOUT\(25) ) + ( \REG_ID|DOUT\(121) ) + ( \somador_somador|Add0~26\ ))
-- \somador_somador|Add0~30\ = CARRY(( \REG_ID|DOUT\(25) ) + ( \REG_ID|DOUT\(121) ) + ( \somador_somador|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(25),
	dataf => \REG_ID|ALT_INV_DOUT\(121),
	cin => \somador_somador|Add0~26\,
	sumout => \somador_somador|Add0~29_sumout\,
	cout => \somador_somador|Add0~30\);

\somador_somador|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~33_sumout\ = SUM(( \REG_ID|DOUT\(25) ) + ( \REG_ID|DOUT\(121) ) + ( \somador_somador|Add0~30\ ))
-- \somador_somador|Add0~34\ = CARRY(( \REG_ID|DOUT\(25) ) + ( \REG_ID|DOUT\(121) ) + ( \somador_somador|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(25),
	dataf => \REG_ID|ALT_INV_DOUT\(121),
	cin => \somador_somador|Add0~30\,
	sumout => \somador_somador|Add0~33_sumout\,
	cout => \somador_somador|Add0~34\);

\somador_somador|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~37_sumout\ = SUM(( \REG_ID|DOUT\(25) ) + ( \REG_ID|DOUT\(121) ) + ( \somador_somador|Add0~34\ ))
-- \somador_somador|Add0~38\ = CARRY(( \REG_ID|DOUT\(25) ) + ( \REG_ID|DOUT\(121) ) + ( \somador_somador|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(25),
	dataf => \REG_ID|ALT_INV_DOUT\(121),
	cin => \somador_somador|Add0~34\,
	sumout => \somador_somador|Add0~37_sumout\,
	cout => \somador_somador|Add0~38\);

\somador_somador|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~41_sumout\ = SUM(( \REG_ID|DOUT\(25) ) + ( \REG_ID|DOUT\(121) ) + ( \somador_somador|Add0~38\ ))
-- \somador_somador|Add0~42\ = CARRY(( \REG_ID|DOUT\(25) ) + ( \REG_ID|DOUT\(121) ) + ( \somador_somador|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(25),
	dataf => \REG_ID|ALT_INV_DOUT\(121),
	cin => \somador_somador|Add0~38\,
	sumout => \somador_somador|Add0~41_sumout\,
	cout => \somador_somador|Add0~42\);

\somador_somador|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~45_sumout\ = SUM(( \REG_ID|DOUT\(25) ) + ( \REG_ID|DOUT\(121) ) + ( \somador_somador|Add0~42\ ))
-- \somador_somador|Add0~46\ = CARRY(( \REG_ID|DOUT\(25) ) + ( \REG_ID|DOUT\(121) ) + ( \somador_somador|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(25),
	dataf => \REG_ID|ALT_INV_DOUT\(121),
	cin => \somador_somador|Add0~42\,
	sumout => \somador_somador|Add0~45_sumout\,
	cout => \somador_somador|Add0~46\);

\somador_somador|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~49_sumout\ = SUM(( \REG_ID|DOUT\(25) ) + ( \REG_ID|DOUT\(120) ) + ( \somador_somador|Add0~46\ ))
-- \somador_somador|Add0~50\ = CARRY(( \REG_ID|DOUT\(25) ) + ( \REG_ID|DOUT\(120) ) + ( \somador_somador|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(25),
	dataf => \REG_ID|ALT_INV_DOUT\(120),
	cin => \somador_somador|Add0~46\,
	sumout => \somador_somador|Add0~49_sumout\,
	cout => \somador_somador|Add0~50\);

\somador_somador|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~53_sumout\ = SUM(( \REG_ID|DOUT\(25) ) + ( \REG_ID|DOUT\(121) ) + ( \somador_somador|Add0~50\ ))
-- \somador_somador|Add0~54\ = CARRY(( \REG_ID|DOUT\(25) ) + ( \REG_ID|DOUT\(121) ) + ( \somador_somador|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(25),
	dataf => \REG_ID|ALT_INV_DOUT\(121),
	cin => \somador_somador|Add0~50\,
	sumout => \somador_somador|Add0~53_sumout\,
	cout => \somador_somador|Add0~54\);

\somador_somador|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~57_sumout\ = SUM(( \REG_ID|DOUT\(24) ) + ( \REG_ID|DOUT\(122) ) + ( \somador_somador|Add0~54\ ))
-- \somador_somador|Add0~58\ = CARRY(( \REG_ID|DOUT\(24) ) + ( \REG_ID|DOUT\(122) ) + ( \somador_somador|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(24),
	dataf => \REG_ID|ALT_INV_DOUT\(122),
	cin => \somador_somador|Add0~54\,
	sumout => \somador_somador|Add0~57_sumout\,
	cout => \somador_somador|Add0~58\);

\somador_somador|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~61_sumout\ = SUM(( \REG_ID|DOUT\(25) ) + ( \REG_ID|DOUT\(123) ) + ( \somador_somador|Add0~58\ ))
-- \somador_somador|Add0~62\ = CARRY(( \REG_ID|DOUT\(25) ) + ( \REG_ID|DOUT\(123) ) + ( \somador_somador|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(25),
	dataf => \REG_ID|ALT_INV_DOUT\(123),
	cin => \somador_somador|Add0~58\,
	sumout => \somador_somador|Add0~61_sumout\,
	cout => \somador_somador|Add0~62\);

\somador_somador|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~65_sumout\ = SUM(( \REG_ID|DOUT\(26) ) + ( \REG_ID|DOUT\(124) ) + ( \somador_somador|Add0~62\ ))
-- \somador_somador|Add0~66\ = CARRY(( \REG_ID|DOUT\(26) ) + ( \REG_ID|DOUT\(124) ) + ( \somador_somador|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(26),
	dataf => \REG_ID|ALT_INV_DOUT\(124),
	cin => \somador_somador|Add0~62\,
	sumout => \somador_somador|Add0~65_sumout\,
	cout => \somador_somador|Add0~66\);

\somador_somador|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~69_sumout\ = SUM(( \REG_ID|DOUT\(26) ) + ( \REG_ID|DOUT\(125) ) + ( \somador_somador|Add0~66\ ))
-- \somador_somador|Add0~70\ = CARRY(( \REG_ID|DOUT\(26) ) + ( \REG_ID|DOUT\(125) ) + ( \somador_somador|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(26),
	dataf => \REG_ID|ALT_INV_DOUT\(125),
	cin => \somador_somador|Add0~66\,
	sumout => \somador_somador|Add0~69_sumout\,
	cout => \somador_somador|Add0~70\);

\somador_somador|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~73_sumout\ = SUM(( \REG_ID|DOUT\(26) ) + ( GND ) + ( \somador_somador|Add0~70\ ))
-- \somador_somador|Add0~74\ = CARRY(( \REG_ID|DOUT\(26) ) + ( GND ) + ( \somador_somador|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(26),
	cin => \somador_somador|Add0~70\,
	sumout => \somador_somador|Add0~73_sumout\,
	cout => \somador_somador|Add0~74\);

\somador_somador|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~77_sumout\ = SUM(( \REG_ID|DOUT\(26) ) + ( \REG_ID|DOUT\(127) ) + ( \somador_somador|Add0~74\ ))
-- \somador_somador|Add0~78\ = CARRY(( \REG_ID|DOUT\(26) ) + ( \REG_ID|DOUT\(127) ) + ( \somador_somador|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(26),
	dataf => \REG_ID|ALT_INV_DOUT\(127),
	cin => \somador_somador|Add0~74\,
	sumout => \somador_somador|Add0~77_sumout\,
	cout => \somador_somador|Add0~78\);

\somador_somador|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~81_sumout\ = SUM(( \REG_ID|DOUT\(26) ) + ( \REG_ID|DOUT\(131) ) + ( \somador_somador|Add0~78\ ))
-- \somador_somador|Add0~82\ = CARRY(( \REG_ID|DOUT\(26) ) + ( \REG_ID|DOUT\(131) ) + ( \somador_somador|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(26),
	dataf => \REG_ID|ALT_INV_DOUT\(131),
	cin => \somador_somador|Add0~78\,
	sumout => \somador_somador|Add0~81_sumout\,
	cout => \somador_somador|Add0~82\);

\somador_somador|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~85_sumout\ = SUM(( \REG_ID|DOUT\(26) ) + ( \REG_ID|DOUT\(129) ) + ( \somador_somador|Add0~82\ ))
-- \somador_somador|Add0~86\ = CARRY(( \REG_ID|DOUT\(26) ) + ( \REG_ID|DOUT\(129) ) + ( \somador_somador|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(26),
	dataf => \REG_ID|ALT_INV_DOUT\(129),
	cin => \somador_somador|Add0~82\,
	sumout => \somador_somador|Add0~85_sumout\,
	cout => \somador_somador|Add0~86\);

\somador_somador|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~89_sumout\ = SUM(( \REG_ID|DOUT\(26) ) + ( \REG_ID|DOUT\(130) ) + ( \somador_somador|Add0~86\ ))
-- \somador_somador|Add0~90\ = CARRY(( \REG_ID|DOUT\(26) ) + ( \REG_ID|DOUT\(130) ) + ( \somador_somador|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(26),
	dataf => \REG_ID|ALT_INV_DOUT\(130),
	cin => \somador_somador|Add0~86\,
	sumout => \somador_somador|Add0~89_sumout\,
	cout => \somador_somador|Add0~90\);

\somador_somador|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~93_sumout\ = SUM(( \REG_ID|DOUT\(26) ) + ( \REG_ID|DOUT\(131) ) + ( \somador_somador|Add0~90\ ))
-- \somador_somador|Add0~94\ = CARRY(( \REG_ID|DOUT\(26) ) + ( \REG_ID|DOUT\(131) ) + ( \somador_somador|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(26),
	dataf => \REG_ID|ALT_INV_DOUT\(131),
	cin => \somador_somador|Add0~90\,
	sumout => \somador_somador|Add0~93_sumout\,
	cout => \somador_somador|Add0~94\);

\ROM_mips|memROM~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM_mips|memROM~16_combout\ = (!\PC|DOUT\(3) & (!\PC|DOUT\(7) & (!\PC|DOUT\(4) & !\PC|DOUT\(5))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(3),
	datab => \PC|ALT_INV_DOUT\(7),
	datac => \PC|ALT_INV_DOUT\(4),
	datad => \PC|ALT_INV_DOUT\(5),
	combout => \ROM_mips|memROM~16_combout\);

\etapaBusca|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM_mips|memROM~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(31));

\REG_ID|DOUT[137]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \etapaBusca|DOUT\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(137));

\REG_EX|DOUT[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(137),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(100));

\REG_MEM|DOUT[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(100),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(100));

\UC|Equal6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|Equal6~0_combout\ = (\etapaBusca|DOUT\(58) & (!\etapaBusca|DOUT\(61) & (\etapaBusca|DOUT\(63) & \UC|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \etapaBusca|ALT_INV_DOUT\(58),
	datab => \etapaBusca|ALT_INV_DOUT\(61),
	datac => \etapaBusca|ALT_INV_DOUT\(63),
	datad => \UC|ALT_INV_Equal1~0_combout\,
	combout => \UC|Equal6~0_combout\);

\REG_ID|DOUT[139]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \UC|Equal6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(139));

\ROM_mips|memROM~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM_mips|memROM~18_combout\ = ( \PC|DOUT\(7) & ( \PC|DOUT\(3) & ( (!\PC|DOUT\(4) & (\PC|DOUT\(6) & (\PC|DOUT\(2) & !\PC|DOUT\(5)))) ) ) ) # ( \PC|DOUT\(7) & ( !\PC|DOUT\(3) & ( (\PC|DOUT\(4) & (\PC|DOUT\(6) & (\PC|DOUT\(2) & !\PC|DOUT\(5)))) ) ) ) # ( 
-- !\PC|DOUT\(7) & ( !\PC|DOUT\(3) & ( (!\PC|DOUT\(4) & ((!\PC|DOUT\(5)) # ((!\PC|DOUT\(6) & \PC|DOUT\(2))))) # (\PC|DOUT\(4) & (!\PC|DOUT\(2) $ (((!\PC|DOUT\(6)) # (!\PC|DOUT\(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100011100000000010000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(4),
	datab => \PC|ALT_INV_DOUT\(6),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(3),
	combout => \ROM_mips|memROM~18_combout\);

\etapaBusca|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM_mips|memROM~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(27));

\REG_ID|DOUT[133]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \etapaBusca|DOUT\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(133));

\ROM_mips|memROM~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM_mips|memROM~19_combout\ = ( !\PC|DOUT\(5) & ( \PC|DOUT\(7) & ( (!\PC|DOUT\(6) & (\PC|DOUT\(4) & (!\PC|DOUT\(3) & !\PC|DOUT\(2)))) # (\PC|DOUT\(6) & (!\PC|DOUT\(4) & (\PC|DOUT\(3) & \PC|DOUT\(2)))) ) ) ) # ( \PC|DOUT\(5) & ( !\PC|DOUT\(7) & ( 
-- (!\PC|DOUT\(4) & ((!\PC|DOUT\(6) & (!\PC|DOUT\(3) & !\PC|DOUT\(2))) # (\PC|DOUT\(6) & (\PC|DOUT\(3) & \PC|DOUT\(2))))) ) ) ) # ( !\PC|DOUT\(5) & ( !\PC|DOUT\(7) & ( (!\PC|DOUT\(3) & ((!\PC|DOUT\(4)) # (\PC|DOUT\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011110000100000000000010000100000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(6),
	datab => \PC|ALT_INV_DOUT\(4),
	datac => \PC|ALT_INV_DOUT\(3),
	datad => \PC|ALT_INV_DOUT\(2),
	datae => \PC|ALT_INV_DOUT\(5),
	dataf => \PC|ALT_INV_DOUT\(7),
	combout => \ROM_mips|memROM~19_combout\);

\etapaBusca|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM_mips|memROM~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(26));

\REG_ID|DOUT[132]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \etapaBusca|DOUT\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(132));

\somador_somador|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~97_sumout\ = SUM(( \REG_ID|DOUT\(26) ) + ( \REG_ID|DOUT\(132) ) + ( \somador_somador|Add0~94\ ))
-- \somador_somador|Add0~98\ = CARRY(( \REG_ID|DOUT\(26) ) + ( \REG_ID|DOUT\(132) ) + ( \somador_somador|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(26),
	dataf => \REG_ID|ALT_INV_DOUT\(132),
	cin => \somador_somador|Add0~94\,
	sumout => \somador_somador|Add0~97_sumout\,
	cout => \somador_somador|Add0~98\);

\somador_somador|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~101_sumout\ = SUM(( \REG_ID|DOUT\(26) ) + ( \REG_ID|DOUT\(133) ) + ( \somador_somador|Add0~98\ ))
-- \somador_somador|Add0~102\ = CARRY(( \REG_ID|DOUT\(26) ) + ( \REG_ID|DOUT\(133) ) + ( \somador_somador|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(26),
	dataf => \REG_ID|ALT_INV_DOUT\(133),
	cin => \somador_somador|Add0~98\,
	sumout => \somador_somador|Add0~101_sumout\,
	cout => \somador_somador|Add0~102\);

\REG_ID|DOUT[147]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \UC|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(147));

\REG_EX|DOUT[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(147),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(104));

\REG_MEM|DOUT[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(104),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(102));

\UC|palavraControle[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|palavraControle\(6) = ( \etapaBusca|DOUT\(63) & ( !\etapaBusca|DOUT\(62) & ( (\etapaBusca|DOUT\(58) & (!\etapaBusca|DOUT\(61) & (!\etapaBusca|DOUT\(60) & \etapaBusca|DOUT\(59)))) ) ) ) # ( !\etapaBusca|DOUT\(63) & ( !\etapaBusca|DOUT\(62) & ( 
-- (!\etapaBusca|DOUT\(60) & (!\etapaBusca|DOUT\(58) $ (((!\etapaBusca|DOUT\(61) & \etapaBusca|DOUT\(59)))))) # (\etapaBusca|DOUT\(60) & (\etapaBusca|DOUT\(61) & ((!\etapaBusca|DOUT\(59)) # (\etapaBusca|DOUT\(58))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001101100001000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \etapaBusca|ALT_INV_DOUT\(58),
	datab => \etapaBusca|ALT_INV_DOUT\(61),
	datac => \etapaBusca|ALT_INV_DOUT\(60),
	datad => \etapaBusca|ALT_INV_DOUT\(59),
	datae => \etapaBusca|ALT_INV_DOUT\(63),
	dataf => \etapaBusca|ALT_INV_DOUT\(62),
	combout => \UC|palavraControle\(6));

\REG_ID|DOUT[144]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \UC|palavraControle\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(144));

\REG_EX|DOUT[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(144),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(101));

\bancoRegistrador|registrador_rtl_1_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_MEM|DOUT\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(9));

\REG_EX|DOUT[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(129),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(92));

\REG_MEM|DOUT[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(92),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(92));

\etapaBusca|DOUT[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~97_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(52));

\REG_EX|DOUT[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(131),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(94));

\REG_MEM|DOUT[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(94),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(94));

\ROM_mips|memROM~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM_mips|memROM~17_combout\ = ( !\PC|DOUT\(7) & ( \PC|DOUT\(3) & ( (!\PC|DOUT\(5) & (\PC|DOUT\(4) & (!\PC|DOUT\(6) & \PC|DOUT\(2)))) # (\PC|DOUT\(5) & (!\PC|DOUT\(4) & (\PC|DOUT\(6)))) ) ) ) # ( \PC|DOUT\(7) & ( !\PC|DOUT\(3) & ( (!\PC|DOUT\(5) & 
-- (!\PC|DOUT\(2) & (!\PC|DOUT\(4) $ (!\PC|DOUT\(6))))) ) ) ) # ( !\PC|DOUT\(7) & ( !\PC|DOUT\(3) & ( (!\PC|DOUT\(5) & (\PC|DOUT\(4) & ((\PC|DOUT\(2))))) # (\PC|DOUT\(5) & (((!\PC|DOUT\(6) & !\PC|DOUT\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000100010001010000000000000000100001001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(5),
	datab => \PC|ALT_INV_DOUT\(4),
	datac => \PC|ALT_INV_DOUT\(6),
	datad => \PC|ALT_INV_DOUT\(2),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(3),
	combout => \ROM_mips|memROM~17_combout\);

\etapaBusca|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM_mips|memROM~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(28));

\REG_ID|DOUT[134]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \etapaBusca|DOUT\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(134));

\REG_EX|DOUT[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(134),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(97));

\REG_MEM|DOUT[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(97),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(97));

\REG_ID|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \etapaBusca|DOUT\(51),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(8));

\REG_EX|DOUT[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(127),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(90));

\REG_MEM|DOUT[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(90),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(90));

\REG_EX|DOUT[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(130),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(93));

\REG_MEM|DOUT[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(93),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(93));

\REG_EX|DOUT[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(133),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(96));

\REG_MEM|DOUT[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(96),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(96));

\REG_ID|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \etapaBusca|DOUT\(52),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(9));

\REG_EX|DOUT[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(37));

\REG_MEM|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(37),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(5));

\REG_EX|DOUT[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(121),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(84));

\REG_MEM|DOUT[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(84),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(84));

\REG_EX|DOUT[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(125),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(88));

\REG_MEM|DOUT[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(88),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(88));

\REG_EX|DOUT[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(132),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(95));

\REG_MEM|DOUT[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(95),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(95));

\ROM_mips|memROM~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM_mips|memROM~15_combout\ = ( \PC|DOUT\(3) & ( (!\PC|DOUT\(4) & (\PC|DOUT\(6) & ((\PC|DOUT\(5))))) # (\PC|DOUT\(4) & (!\PC|DOUT\(5) & ((!\PC|DOUT\(6)) # (!\PC|DOUT\(2))))) ) ) # ( !\PC|DOUT\(3) & ( (!\PC|DOUT\(5) & ((!\PC|DOUT\(4) $ (\PC|DOUT\(2))))) # 
-- (\PC|DOUT\(5) & ((!\PC|DOUT\(6) & (!\PC|DOUT\(4))) # (\PC|DOUT\(6) & (\PC|DOUT\(4) & !\PC|DOUT\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001110011000001100100100010011000011100110000011001001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(6),
	datab => \PC|ALT_INV_DOUT\(4),
	datac => \PC|ALT_INV_DOUT\(2),
	datad => \PC|ALT_INV_DOUT\(5),
	datae => \PC|ALT_INV_DOUT\(3),
	combout => \ROM_mips|memROM~15_combout\);

\etapaBusca|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM_mips|memROM~15_combout\,
	sclr => \PC|DOUT\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(29));

\REG_ID|DOUT[135]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \etapaBusca|DOUT\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(135));

\REG_EX|DOUT[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(135),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(98));

\REG_MEM|DOUT[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(98),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(98));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 29,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(70));

\bancoRegistrador|registrador_rtl_1_bypass[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[29]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(69));

\bancoRegistrador|saidaB[29]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[29]~29_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(69) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(70)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(69) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(70)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a29~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(70),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(69),
	combout => \bancoRegistrador|saidaB[29]~29_combout\);

\REG_ID|DOUT[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[29]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(71));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(60));

\bancoRegistrador|registrador_rtl_0_bypass[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[24]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(59));

\bancoRegistrador|saidaA[24]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[24]~24_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(59) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(60)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(59) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(60)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a24~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(60),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(59),
	combout => \bancoRegistrador|saidaA[24]~24_combout\);

\REG_ID|DOUT[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(98));

\etapaBusca|DOUT[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~105_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(54));

\UC_ULA|ULActrl~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC_ULA|ULActrl~5_combout\ = ( \REG_ID|DOUT\(140) & ( (!\REG_ID|DOUT\(14) & (!\REG_ID|DOUT\(12) & (!\REG_ID|DOUT\(10) & !\REG_ID|DOUT\(139)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(14),
	datab => \REG_ID|ALT_INV_DOUT\(12),
	datac => \REG_ID|ALT_INV_DOUT\(10),
	datad => \REG_ID|ALT_INV_DOUT\(139),
	datae => \REG_ID|ALT_INV_DOUT\(140),
	combout => \UC_ULA|ULActrl~5_combout\);

\UC|Equal10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|Equal10~0_combout\ = ( !\etapaBusca|DOUT\(62) & ( (!\etapaBusca|DOUT\(58) & (!\etapaBusca|DOUT\(60) & (!\etapaBusca|DOUT\(59) & !\etapaBusca|DOUT\(63)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \etapaBusca|ALT_INV_DOUT\(58),
	datab => \etapaBusca|ALT_INV_DOUT\(60),
	datac => \etapaBusca|ALT_INV_DOUT\(59),
	datad => \etapaBusca|ALT_INV_DOUT\(63),
	datae => \etapaBusca|ALT_INV_DOUT\(62),
	combout => \UC|Equal10~0_combout\);

\UC|seletorMUX_JMP~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|seletorMUX_JMP~0_combout\ = ( !\etapaBusca|DOUT\(61) & ( \UC|Equal10~0_combout\ & ( (!\REG_ID|DOUT\(15) & (\REG_ID|DOUT\(13) & (!\REG_ID|DOUT\(11) & \UC_ULA|ULActrl~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(15),
	datab => \REG_ID|ALT_INV_DOUT\(13),
	datac => \REG_ID|ALT_INV_DOUT\(11),
	datad => \UC_ULA|ALT_INV_ULActrl~5_combout\,
	datae => \etapaBusca|ALT_INV_DOUT\(61),
	dataf => \UC|ALT_INV_Equal10~0_combout\,
	combout => \UC|seletorMUX_JMP~0_combout\);

\UC|palavraControle[10]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|palavraControle[10]~0_combout\ = (!\UC|Equal1~1_combout\ & \UC|seletorMUX_JMP~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal1~1_combout\,
	datab => \UC|ALT_INV_seletorMUX_JMP~0_combout\,
	combout => \UC|palavraControle[10]~0_combout\);

\UC|palavraControle[14]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|palavraControle[14]~1_combout\ = (\etapaBusca|DOUT\(61) & \UC|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \etapaBusca|ALT_INV_DOUT\(61),
	datac => \UC|ALT_INV_Equal3~0_combout\,
	combout => \UC|palavraControle[14]~1_combout\);

\REG_ID|DOUT[150]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \UC|palavraControle[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(150));

\UC_ULA|ULActrl[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC_ULA|ULActrl[0]~2_combout\ = (!\REG_ID|DOUT\(13) & (\REG_ID|DOUT\(12) & (!\REG_ID|DOUT\(11) & \REG_ID|DOUT\(10)))) # (\REG_ID|DOUT\(13) & (!\REG_ID|DOUT\(12) & (\REG_ID|DOUT\(11) & !\REG_ID|DOUT\(10))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100000000001000010000000000100001000000000010000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \REG_ID|ALT_INV_DOUT\(12),
	datac => \REG_ID|ALT_INV_DOUT\(11),
	datad => \REG_ID|ALT_INV_DOUT\(10),
	combout => \UC_ULA|ULActrl[0]~2_combout\);

\UC_ULA|ULActrl[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC_ULA|ULActrl[0]~3_combout\ = (\REG_ID|DOUT\(15) & (!\REG_ID|DOUT\(14) & (!\REG_ID|DOUT\(139) & \REG_ID|DOUT\(140))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(15),
	datab => \REG_ID|ALT_INV_DOUT\(14),
	datac => \REG_ID|ALT_INV_DOUT\(139),
	datad => \REG_ID|ALT_INV_DOUT\(140),
	combout => \UC_ULA|ULActrl[0]~3_combout\);

\UC_ULA|ULActrl[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC_ULA|ULActrl[0]~4_combout\ = (\UC_ULA|ULActrl[0]~2_combout\ & \UC_ULA|ULActrl[0]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	datab => \UC_ULA|ALT_INV_ULActrl[0]~3_combout\,
	combout => \UC_ULA|ULActrl[0]~4_combout\);

\UC_ULA|ULActrl~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC_ULA|ULActrl~6_combout\ = (\REG_ID|DOUT\(15) & (\REG_ID|DOUT\(11) & \UC_ULA|ULActrl~5_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(15),
	datab => \REG_ID|ALT_INV_DOUT\(11),
	datac => \UC_ULA|ALT_INV_ULActrl~5_combout\,
	combout => \UC_ULA|ULActrl~6_combout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(42));

\bancoRegistrador|registrador_rtl_1_bypass[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(41));

\bancoRegistrador|saidaB[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[15]~15_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(41) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(42)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(41) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(42)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a15~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(42),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(41),
	combout => \bancoRegistrador|saidaB[15]~15_combout\);

\REG_ID|DOUT[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(57));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(40));

\bancoRegistrador|registrador_rtl_1_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(39));

\bancoRegistrador|saidaB[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[14]~14_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(39) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(40)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(39) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(40)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a14~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(40),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(39),
	combout => \bancoRegistrador|saidaB[14]~14_combout\);

\REG_ID|DOUT[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(56));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(38));

\bancoRegistrador|registrador_rtl_0_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(37));

\bancoRegistrador|saidaA[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[13]~13_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(37) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(38)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(37) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(38)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a13~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(38),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(37),
	combout => \bancoRegistrador|saidaA[13]~13_combout\);

\REG_ID|DOUT[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(87));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(36));

\bancoRegistrador|registrador_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(35));

\bancoRegistrador|saidaA[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[12]~12_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(35) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(36)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(35) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(36)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a12~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(36),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(35),
	combout => \bancoRegistrador|saidaA[12]~12_combout\);

\REG_ID|DOUT[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(86));

\REG_EX|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(56),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(19));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(24));

\bancoRegistrador|registrador_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(23));

\bancoRegistrador|saidaA[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[6]~6_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(23) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(24)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(23) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(24)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a6~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(24),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(23),
	combout => \bancoRegistrador|saidaA[6]~6_combout\);

\REG_ID|DOUT[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(80));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(34));

\bancoRegistrador|registrador_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(33));

\bancoRegistrador|saidaA[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[11]~11_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(33) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(34)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(33) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(34)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a11~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(34),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(33),
	combout => \bancoRegistrador|saidaA[11]~11_combout\);

\REG_ID|DOUT[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(85));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(32));

\bancoRegistrador|registrador_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(31));

\bancoRegistrador|saidaA[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[10]~10_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(31) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(32)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(31) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(32)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a10~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(32),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(31),
	combout => \bancoRegistrador|saidaA[10]~10_combout\);

\REG_ID|DOUT[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(84));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(30));

\bancoRegistrador|registrador_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(29));

\bancoRegistrador|saidaA[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[9]~9_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(29) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(30)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(29) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(30)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a9~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(30),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(29),
	combout => \bancoRegistrador|saidaA[9]~9_combout\);

\REG_ID|DOUT[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(83));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(28));

\bancoRegistrador|registrador_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(27));

\bancoRegistrador|saidaA[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[8]~8_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(27) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(28)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(27) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(28)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a8~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(28),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(27),
	combout => \bancoRegistrador|saidaA[8]~8_combout\);

\REG_ID|DOUT[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(82));

\ULA|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~29_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(48)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(80) ) + ( \ULA|Add2~26\ ))
-- \ULA|Add2~30\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(48)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(80) ) + ( \ULA|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datac => \REG_ID|ALT_INV_DOUT\(25),
	datad => \REG_ID|ALT_INV_DOUT\(48),
	dataf => \REG_ID|ALT_INV_DOUT\(80),
	cin => \ULA|Add2~26\,
	sumout => \ULA|Add2~29_sumout\,
	cout => \ULA|Add2~30\);

\ULA|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~33_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(49)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(81) ) + ( \ULA|Add2~30\ ))
-- \ULA|Add2~34\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(49)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(81) ) + ( \ULA|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datad => \REG_ID|ALT_INV_DOUT\(49),
	dataf => \REG_ID|ALT_INV_DOUT\(81),
	cin => \ULA|Add2~30\,
	sumout => \ULA|Add2~33_sumout\,
	cout => \ULA|Add2~34\);

\ULA|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~37_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(50)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(82) ) + ( \ULA|Add2~34\ ))
-- \ULA|Add2~38\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(50)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(82) ) + ( \ULA|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datad => \REG_ID|ALT_INV_DOUT\(50),
	dataf => \REG_ID|ALT_INV_DOUT\(82),
	cin => \ULA|Add2~34\,
	sumout => \ULA|Add2~37_sumout\,
	cout => \ULA|Add2~38\);

\ULA|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~41_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(51)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(83) ) + ( \ULA|Add2~38\ ))
-- \ULA|Add2~42\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(51)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(83) ) + ( \ULA|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datad => \REG_ID|ALT_INV_DOUT\(51),
	dataf => \REG_ID|ALT_INV_DOUT\(83),
	cin => \ULA|Add2~38\,
	sumout => \ULA|Add2~41_sumout\,
	cout => \ULA|Add2~42\);

\ULA|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~45_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(52)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(84) ) + ( \ULA|Add2~42\ ))
-- \ULA|Add2~46\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(52)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(84) ) + ( \ULA|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datad => \REG_ID|ALT_INV_DOUT\(52),
	dataf => \REG_ID|ALT_INV_DOUT\(84),
	cin => \ULA|Add2~42\,
	sumout => \ULA|Add2~45_sumout\,
	cout => \ULA|Add2~46\);

\ULA|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~49_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(53)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(85) ) + ( \ULA|Add2~46\ ))
-- \ULA|Add2~50\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(53)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(85) ) + ( \ULA|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datad => \REG_ID|ALT_INV_DOUT\(53),
	dataf => \REG_ID|ALT_INV_DOUT\(85),
	cin => \ULA|Add2~46\,
	sumout => \ULA|Add2~49_sumout\,
	cout => \ULA|Add2~50\);

\ULA|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~29_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(49)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(81) ) + ( \ULA|Add0~26\ ))
-- \ULA|Add0~30\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(49)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(81) ) + ( \ULA|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datad => \REG_ID|ALT_INV_DOUT\(49),
	dataf => \REG_ID|ALT_INV_DOUT\(81),
	cin => \ULA|Add0~26\,
	sumout => \ULA|Add0~29_sumout\,
	cout => \ULA|Add0~30\);

\ULA|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~33_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(50)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(82) ) + ( \ULA|Add0~30\ ))
-- \ULA|Add0~34\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(50)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(82) ) + ( \ULA|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datad => \REG_ID|ALT_INV_DOUT\(50),
	dataf => \REG_ID|ALT_INV_DOUT\(82),
	cin => \ULA|Add0~30\,
	sumout => \ULA|Add0~33_sumout\,
	cout => \ULA|Add0~34\);

\ULA|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~37_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(51)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(83) ) + ( \ULA|Add0~34\ ))
-- \ULA|Add0~38\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(51)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(83) ) + ( \ULA|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datad => \REG_ID|ALT_INV_DOUT\(51),
	dataf => \REG_ID|ALT_INV_DOUT\(83),
	cin => \ULA|Add0~34\,
	sumout => \ULA|Add0~37_sumout\,
	cout => \ULA|Add0~38\);

\ULA|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~41_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(52)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(84) ) + ( \ULA|Add0~38\ ))
-- \ULA|Add0~42\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(52)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(84) ) + ( \ULA|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datad => \REG_ID|ALT_INV_DOUT\(52),
	dataf => \REG_ID|ALT_INV_DOUT\(84),
	cin => \ULA|Add0~38\,
	sumout => \ULA|Add0~41_sumout\,
	cout => \ULA|Add0~42\);

\ULA|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~45_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(53)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(85) ) + ( \ULA|Add0~42\ ))
-- \ULA|Add0~46\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(53)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(85) ) + ( \ULA|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datad => \REG_ID|ALT_INV_DOUT\(53),
	dataf => \REG_ID|ALT_INV_DOUT\(85),
	cin => \ULA|Add0~42\,
	sumout => \ULA|Add0~45_sumout\,
	cout => \ULA|Add0~46\);

\ULA|saida[11]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[11]~45_combout\ = (!\REG_ID|DOUT\(85) & ((!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(53)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(25)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010000000000111001000000000011100100000000001110010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datac => \REG_ID|ALT_INV_DOUT\(53),
	datad => \REG_ID|ALT_INV_DOUT\(85),
	combout => \ULA|saida[11]~45_combout\);

\ULA|saida[11]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[11]~46_combout\ = ( \ULA|Add0~45_sumout\ & ( \ULA|saida[11]~45_combout\ & ( (\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13))))) ) ) ) # ( \ULA|Add0~45_sumout\ & ( 
-- !\ULA|saida[11]~45_combout\ & ( (!\UC_ULA|ULActrl[0]~4_combout\ & (\UC_ULA|ULActrl[1]~1_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13))))) # (\UC_ULA|ULActrl[0]~4_combout\ & (((!\UC_ULA|ULActrl~6_combout\)))) ) ) ) # ( 
-- !\ULA|Add0~45_sumout\ & ( !\ULA|saida[11]~45_combout\ & ( (\UC_ULA|ULActrl[0]~4_combout\ & !\UC_ULA|ULActrl~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001111110001000000000000000000000011000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datae => \ULA|ALT_INV_Add0~45_sumout\,
	dataf => \ULA|ALT_INV_saida[11]~45_combout\,
	combout => \ULA|saida[11]~46_combout\);

\ULA|saida[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[1]~6_combout\ = (!\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000001000000110000000100000011000000010000001100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	combout => \ULA|saida[1]~6_combout\);

\ULA|saida[11]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[11]~47_combout\ = (\REG_ID|DOUT\(85) & ((!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(53)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(25)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101100000000000110110000000000011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datac => \REG_ID|ALT_INV_DOUT\(53),
	datad => \REG_ID|ALT_INV_DOUT\(85),
	combout => \ULA|saida[11]~47_combout\);

\ULA|saida[11]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[11]~48_combout\ = ( \ULA|saida[11]~47_combout\ & ( (((\UC_ULA|ULActrl~7_combout\ & \ULA|Add2~49_sumout\)) # (\ULA|saida[1]~6_combout\)) # (\ULA|saida[11]~46_combout\) ) ) # ( !\ULA|saida[11]~47_combout\ & ( ((\UC_ULA|ULActrl~7_combout\ & 
-- \ULA|Add2~49_sumout\)) # (\ULA|saida[11]~46_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111111111111100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_Add2~49_sumout\,
	datac => \ULA|ALT_INV_saida[11]~46_combout\,
	datad => \ULA|ALT_INV_saida[1]~6_combout\,
	datae => \ULA|ALT_INV_saida[11]~47_combout\,
	combout => \ULA|saida[11]~48_combout\);

\REG_EX|DOUT[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[11]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(48));

\REG_MEM|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(48),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(16));

\REG_EX|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(53),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(16));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00002000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(20));

\bancoRegistrador|registrador_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(19));

\bancoRegistrador|saidaA[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[4]~4_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(19) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(20)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(19) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(20),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(19),
	combout => \bancoRegistrador|saidaA[4]~4_combout\);

\REG_ID|DOUT[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(78));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00001E00",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(18));

\bancoRegistrador|registrador_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(17));

\bancoRegistrador|saidaA[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[3]~3_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(17) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(18)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(17) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a3~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(18),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(17),
	combout => \bancoRegistrador|saidaA[3]~3_combout\);

\REG_ID|DOUT[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(77));

\REG_EX|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(47),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(10));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(22));

\bancoRegistrador|registrador_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(21));

\bancoRegistrador|saidaA[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[5]~5_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(21) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(22)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(21) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(22)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(22),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(21),
	combout => \bancoRegistrador|saidaA[5]~5_combout\);

\REG_ID|DOUT[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(79));

\ULA|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~21_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(46)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(14))) ) + ( \REG_ID|DOUT\(78) ) + ( \ULA|Add2~18\ ))
-- \ULA|Add2~22\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(46)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(14))) ) + ( \REG_ID|DOUT\(78) ) + ( \ULA|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datac => \REG_ID|ALT_INV_DOUT\(14),
	datad => \REG_ID|ALT_INV_DOUT\(46),
	dataf => \REG_ID|ALT_INV_DOUT\(78),
	cin => \ULA|Add2~18\,
	sumout => \ULA|Add2~21_sumout\,
	cout => \ULA|Add2~22\);

\ULA|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~25_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(47)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(15))) ) + ( \REG_ID|DOUT\(79) ) + ( \ULA|Add2~22\ ))
-- \ULA|Add2~26\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(47)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(15))) ) + ( \REG_ID|DOUT\(79) ) + ( \ULA|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datac => \REG_ID|ALT_INV_DOUT\(15),
	datad => \REG_ID|ALT_INV_DOUT\(47),
	dataf => \REG_ID|ALT_INV_DOUT\(79),
	cin => \ULA|Add2~22\,
	sumout => \ULA|Add2~25_sumout\,
	cout => \ULA|Add2~26\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00003800",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(16));

\bancoRegistrador|registrador_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(15));

\bancoRegistrador|saidaA[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[2]~2_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(15) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(16)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(15) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a2~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(16),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(15),
	combout => \bancoRegistrador|saidaA[2]~2_combout\);

\REG_ID|DOUT[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(76));

\REG_EX|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(8));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

\REG_EX|DOUT[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(109),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(72));

\REG_MEM|DOUT[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(72),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(72));

\REG_MEM|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(8));

\MUX_LUI|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[0]~0_combout\ = ( \REG_MEM|DOUT\(72) & ( \REG_MEM|DOUT\(8) & ( (!\UC|Equal5~0_combout\ & ((!\REG_MEM|DOUT\(1)) # ((\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a3~portbdataout\ & !\REG_MEM|DOUT\(2))))) ) ) ) # ( !\REG_MEM|DOUT\(72) & 
-- ( \REG_MEM|DOUT\(8) & ( (!\UC|Equal5~0_combout\ & ((!\REG_MEM|DOUT\(1) & ((\REG_MEM|DOUT\(2)))) # (\REG_MEM|DOUT\(1) & (\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a3~portbdataout\ & !\REG_MEM|DOUT\(2))))) ) ) ) # ( \REG_MEM|DOUT\(72) & ( 
-- !\REG_MEM|DOUT\(8) & ( (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & ((!\REG_MEM|DOUT\(1)) # (\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a3~portbdataout\)))) ) ) ) # ( !\REG_MEM|DOUT\(72) & ( !\REG_MEM|DOUT\(8) & ( 
-- (\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a3~portbdataout\ & (\REG_MEM|DOUT\(1) & (!\UC|Equal5~0_combout\ & !\REG_MEM|DOUT\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000110100000000000000010000110000001101000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a3~portbdataout\,
	datab => \REG_MEM|ALT_INV_DOUT\(1),
	datac => \UC|ALT_INV_Equal5~0_combout\,
	datad => \REG_MEM|ALT_INV_DOUT\(2),
	datae => \REG_MEM|ALT_INV_DOUT\(72),
	dataf => \REG_MEM|ALT_INV_DOUT\(8),
	combout => \MUX_LUI|saida_MUX[0]~0_combout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00001400",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(12));

\bancoRegistrador|registrador_rtl_1_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(11));

\bancoRegistrador|saidaB[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[0]~0_combout\ = ( !\bancoRegistrador|Equal1~0_combout\ & ( (!\bancoRegistrador|registrador_rtl_1_bypass\(12) & (((\bancoRegistrador|registrador_rtl_1_bypass\(11))))) # (\bancoRegistrador|registrador_rtl_1_bypass\(12) & 
-- ((!\bancoRegistrador|registrador~40_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\ & ((\bancoRegistrador|registrador_rtl_1_bypass\(11)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011011111000000000000000000010000110111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	datab => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(12),
	datac => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(11),
	datae => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	combout => \bancoRegistrador|saidaB[0]~0_combout\);

\REG_ID|DOUT[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(42));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00001400",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(12));

\bancoRegistrador|registrador_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(11));

\bancoRegistrador|saidaA[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[0]~0_combout\ = ( !\bancoRegistrador|Equal0~0_combout\ & ( (!\bancoRegistrador|registrador_rtl_0_bypass\(12) & (((\bancoRegistrador|registrador_rtl_0_bypass\(11))))) # (\bancoRegistrador|registrador_rtl_0_bypass\(12) & 
-- ((!\bancoRegistrador|registrador~43_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\ & ((\bancoRegistrador|registrador_rtl_0_bypass\(11)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011011111000000000000000000010000110111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	datab => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(12),
	datac => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(11),
	datae => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	combout => \bancoRegistrador|saidaA[0]~0_combout\);

\REG_ID|DOUT[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(74));

\ULA|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~1_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(42)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(10))) ) + ( \REG_ID|DOUT\(74) ) + ( !VCC ))
-- \ULA|Add0~2\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(42)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(10))) ) + ( \REG_ID|DOUT\(74) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datac => \REG_ID|ALT_INV_DOUT\(10),
	datad => \REG_ID|ALT_INV_DOUT\(42),
	dataf => \REG_ID|ALT_INV_DOUT\(74),
	cin => GND,
	sumout => \ULA|Add0~1_sumout\,
	cout => \ULA|Add0~2\);

\ULA|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~5_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(43)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(11))) ) + ( \REG_ID|DOUT\(75) ) + ( \ULA|Add0~2\ ))
-- \ULA|Add0~6\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(43)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(11))) ) + ( \REG_ID|DOUT\(75) ) + ( \ULA|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datac => \REG_ID|ALT_INV_DOUT\(11),
	datad => \REG_ID|ALT_INV_DOUT\(43),
	dataf => \REG_ID|ALT_INV_DOUT\(75),
	cin => \ULA|Add0~2\,
	sumout => \ULA|Add0~5_sumout\,
	cout => \ULA|Add0~6\);

\ULA|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~9_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(44)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(12))) ) + ( \REG_ID|DOUT\(76) ) + ( \ULA|Add0~6\ ))
-- \ULA|Add0~10\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(44)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(12))) ) + ( \REG_ID|DOUT\(76) ) + ( \ULA|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datac => \REG_ID|ALT_INV_DOUT\(12),
	datad => \REG_ID|ALT_INV_DOUT\(44),
	dataf => \REG_ID|ALT_INV_DOUT\(76),
	cin => \ULA|Add0~6\,
	sumout => \ULA|Add0~9_sumout\,
	cout => \ULA|Add0~10\);

\ULA|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~13_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(45)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(13))) ) + ( \REG_ID|DOUT\(77) ) + ( \ULA|Add0~10\ ))
-- \ULA|Add0~14\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(45)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(13))) ) + ( \REG_ID|DOUT\(77) ) + ( \ULA|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datac => \REG_ID|ALT_INV_DOUT\(13),
	datad => \REG_ID|ALT_INV_DOUT\(45),
	dataf => \REG_ID|ALT_INV_DOUT\(77),
	cin => \ULA|Add0~10\,
	sumout => \ULA|Add0~13_sumout\,
	cout => \ULA|Add0~14\);

\ULA|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~17_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(46)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(14))) ) + ( \REG_ID|DOUT\(78) ) + ( \ULA|Add0~14\ ))
-- \ULA|Add0~18\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(46)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(14))) ) + ( \REG_ID|DOUT\(78) ) + ( \ULA|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datac => \REG_ID|ALT_INV_DOUT\(14),
	datad => \REG_ID|ALT_INV_DOUT\(46),
	dataf => \REG_ID|ALT_INV_DOUT\(78),
	cin => \ULA|Add0~14\,
	sumout => \ULA|Add0~17_sumout\,
	cout => \ULA|Add0~18\);

\ULA|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~21_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(47)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(15))) ) + ( \REG_ID|DOUT\(79) ) + ( \ULA|Add0~18\ ))
-- \ULA|Add0~22\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(47)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(15))) ) + ( \REG_ID|DOUT\(79) ) + ( \ULA|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datac => \REG_ID|ALT_INV_DOUT\(15),
	datad => \REG_ID|ALT_INV_DOUT\(47),
	dataf => \REG_ID|ALT_INV_DOUT\(79),
	cin => \ULA|Add0~18\,
	sumout => \ULA|Add0~21_sumout\,
	cout => \ULA|Add0~22\);

\ULA|saida[5]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[5]~21_combout\ = (!\REG_ID|DOUT\(79) & ((!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(47)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010000000000111001000000000011100100000000001110010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(15),
	datac => \REG_ID|ALT_INV_DOUT\(47),
	datad => \REG_ID|ALT_INV_DOUT\(79),
	combout => \ULA|saida[5]~21_combout\);

\ULA|saida[5]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[5]~22_combout\ = ( \ULA|Add0~21_sumout\ & ( \ULA|saida[5]~21_combout\ & ( (\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13))))) ) ) ) # ( \ULA|Add0~21_sumout\ & ( 
-- !\ULA|saida[5]~21_combout\ & ( (!\UC_ULA|ULActrl[0]~4_combout\ & (\UC_ULA|ULActrl[1]~1_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13))))) # (\UC_ULA|ULActrl[0]~4_combout\ & (((!\UC_ULA|ULActrl~6_combout\)))) ) ) ) # ( !\ULA|Add0~21_sumout\ 
-- & ( !\ULA|saida[5]~21_combout\ & ( (\UC_ULA|ULActrl[0]~4_combout\ & !\UC_ULA|ULActrl~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001111110001000000000000000000000011000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datae => \ULA|ALT_INV_Add0~21_sumout\,
	dataf => \ULA|ALT_INV_saida[5]~21_combout\,
	combout => \ULA|saida[5]~22_combout\);

\ULA|saida[5]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[5]~23_combout\ = (\REG_ID|DOUT\(79) & ((!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(47)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101100000000000110110000000000011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(15),
	datac => \REG_ID|ALT_INV_DOUT\(47),
	datad => \REG_ID|ALT_INV_DOUT\(79),
	combout => \ULA|saida[5]~23_combout\);

\ULA|saida[5]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[5]~24_combout\ = ( \ULA|saida[5]~23_combout\ & ( (((\UC_ULA|ULActrl~7_combout\ & \ULA|Add2~25_sumout\)) # (\ULA|saida[1]~6_combout\)) # (\ULA|saida[5]~22_combout\) ) ) # ( !\ULA|saida[5]~23_combout\ & ( ((\UC_ULA|ULActrl~7_combout\ & 
-- \ULA|Add2~25_sumout\)) # (\ULA|saida[5]~22_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111111111111100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_Add2~25_sumout\,
	datac => \ULA|ALT_INV_saida[5]~22_combout\,
	datad => \ULA|ALT_INV_saida[1]~6_combout\,
	datae => \ULA|ALT_INV_saida[5]~23_combout\,
	combout => \ULA|saida[5]~24_combout\);

\REG_EX|DOUT[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[5]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(42));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

\REG_EX|DOUT[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(111),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(74));

\REG_MEM|DOUT[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(74),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(74));

\REG_MEM|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(10));

\MUX_LUI|saida_MUX[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[2]~2_combout\ = ( \REG_MEM|DOUT\(74) & ( \REG_MEM|DOUT\(10) & ( (!\UC|Equal5~0_combout\ & ((!\REG_MEM|DOUT\(1)) # ((!\REG_MEM|DOUT\(2) & \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a5~portbdataout\)))) ) ) ) # ( !\REG_MEM|DOUT\(74) 
-- & ( \REG_MEM|DOUT\(10) & ( (!\UC|Equal5~0_combout\ & ((!\REG_MEM|DOUT\(1) & (\REG_MEM|DOUT\(2))) # (\REG_MEM|DOUT\(1) & (!\REG_MEM|DOUT\(2) & \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a5~portbdataout\)))) ) ) ) # ( \REG_MEM|DOUT\(74) & ( 
-- !\REG_MEM|DOUT\(10) & ( (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & ((!\REG_MEM|DOUT\(1)) # (\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a5~portbdataout\)))) ) ) ) # ( !\REG_MEM|DOUT\(74) & ( !\REG_MEM|DOUT\(10) & ( (\REG_MEM|DOUT\(1) & 
-- (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a5~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000100000001100000000001000010010001000100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(1),
	datab => \UC|ALT_INV_Equal5~0_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(2),
	datad => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	datae => \REG_MEM|ALT_INV_DOUT\(74),
	dataf => \REG_MEM|ALT_INV_DOUT\(10),
	combout => \MUX_LUI|saida_MUX[2]~2_combout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00003800",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(16));

\bancoRegistrador|registrador_rtl_1_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(15));

\bancoRegistrador|saidaB[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[2]~2_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(15) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(16)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(15) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a2~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(16),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(15),
	combout => \bancoRegistrador|saidaB[2]~2_combout\);

\REG_ID|DOUT[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(44));

\ULA|Add2~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~130_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \ULA|Add2~130_cout\);

\ULA|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~5_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(42)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(10))) ) + ( \REG_ID|DOUT\(74) ) + ( \ULA|Add2~130_cout\ ))
-- \ULA|Add2~6\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(42)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(10))) ) + ( \REG_ID|DOUT\(74) ) + ( \ULA|Add2~130_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datac => \REG_ID|ALT_INV_DOUT\(10),
	datad => \REG_ID|ALT_INV_DOUT\(42),
	dataf => \REG_ID|ALT_INV_DOUT\(74),
	cin => \ULA|Add2~130_cout\,
	sumout => \ULA|Add2~5_sumout\,
	cout => \ULA|Add2~6\);

\ULA|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~9_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(43)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(11))) ) + ( \REG_ID|DOUT\(75) ) + ( \ULA|Add2~6\ ))
-- \ULA|Add2~10\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(43)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(11))) ) + ( \REG_ID|DOUT\(75) ) + ( \ULA|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datac => \REG_ID|ALT_INV_DOUT\(11),
	datad => \REG_ID|ALT_INV_DOUT\(43),
	dataf => \REG_ID|ALT_INV_DOUT\(75),
	cin => \ULA|Add2~6\,
	sumout => \ULA|Add2~9_sumout\,
	cout => \ULA|Add2~10\);

\ULA|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~13_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(44)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(12))) ) + ( \REG_ID|DOUT\(76) ) + ( \ULA|Add2~10\ ))
-- \ULA|Add2~14\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(44)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(12))) ) + ( \REG_ID|DOUT\(76) ) + ( \ULA|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datac => \REG_ID|ALT_INV_DOUT\(12),
	datad => \REG_ID|ALT_INV_DOUT\(44),
	dataf => \REG_ID|ALT_INV_DOUT\(76),
	cin => \ULA|Add2~10\,
	sumout => \ULA|Add2~13_sumout\,
	cout => \ULA|Add2~14\);

\ULA|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~17_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(45)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(13))) ) + ( \REG_ID|DOUT\(77) ) + ( \ULA|Add2~14\ ))
-- \ULA|Add2~18\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(45)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(13))) ) + ( \REG_ID|DOUT\(77) ) + ( \ULA|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datac => \REG_ID|ALT_INV_DOUT\(13),
	datad => \REG_ID|ALT_INV_DOUT\(45),
	dataf => \REG_ID|ALT_INV_DOUT\(77),
	cin => \ULA|Add2~14\,
	sumout => \ULA|Add2~17_sumout\,
	cout => \ULA|Add2~18\);

\ULA|saida[4]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[4]~17_combout\ = (!\REG_ID|DOUT\(78) & ((!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(46)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(14)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010000000000111001000000000011100100000000001110010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(14),
	datac => \REG_ID|ALT_INV_DOUT\(46),
	datad => \REG_ID|ALT_INV_DOUT\(78),
	combout => \ULA|saida[4]~17_combout\);

\ULA|saida[4]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[4]~18_combout\ = ( \ULA|Add0~17_sumout\ & ( \ULA|saida[4]~17_combout\ & ( (\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13))))) ) ) ) # ( \ULA|Add0~17_sumout\ & ( 
-- !\ULA|saida[4]~17_combout\ & ( (!\UC_ULA|ULActrl[0]~4_combout\ & (\UC_ULA|ULActrl[1]~1_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13))))) # (\UC_ULA|ULActrl[0]~4_combout\ & (((!\UC_ULA|ULActrl~6_combout\)))) ) ) ) # ( !\ULA|Add0~17_sumout\ 
-- & ( !\ULA|saida[4]~17_combout\ & ( (\UC_ULA|ULActrl[0]~4_combout\ & !\UC_ULA|ULActrl~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001111110001000000000000000000000011000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datae => \ULA|ALT_INV_Add0~17_sumout\,
	dataf => \ULA|ALT_INV_saida[4]~17_combout\,
	combout => \ULA|saida[4]~18_combout\);

\ULA|saida[4]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[4]~19_combout\ = (\REG_ID|DOUT\(78) & ((!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(46)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(14)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101100000000000110110000000000011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(14),
	datac => \REG_ID|ALT_INV_DOUT\(46),
	datad => \REG_ID|ALT_INV_DOUT\(78),
	combout => \ULA|saida[4]~19_combout\);

\ULA|saida[4]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[4]~20_combout\ = ( \ULA|saida[4]~19_combout\ & ( (((\UC_ULA|ULActrl~7_combout\ & \ULA|Add2~21_sumout\)) # (\ULA|saida[1]~6_combout\)) # (\ULA|saida[4]~18_combout\) ) ) # ( !\ULA|saida[4]~19_combout\ & ( ((\UC_ULA|ULActrl~7_combout\ & 
-- \ULA|Add2~21_sumout\)) # (\ULA|saida[4]~18_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111111111111100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_Add2~21_sumout\,
	datac => \ULA|ALT_INV_saida[4]~18_combout\,
	datad => \ULA|ALT_INV_saida[1]~6_combout\,
	datae => \ULA|ALT_INV_saida[4]~19_combout\,
	combout => \ULA|saida[4]~20_combout\);

\REG_EX|DOUT[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(41));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

\MUX_LUI|saida_MUX[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[8]~8_combout\ = ( \REG_MEM|DOUT\(16) & ( \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a11~portbdataout\ & ( (!\UC|Equal5~0_combout\ & ((!\REG_MEM|DOUT\(1) & ((\REG_MEM|DOUT\(84)) # (\REG_MEM|DOUT\(2)))) # (\REG_MEM|DOUT\(1) & 
-- (!\REG_MEM|DOUT\(2))))) ) ) ) # ( !\REG_MEM|DOUT\(16) & ( \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a11~portbdataout\ & ( (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & ((\REG_MEM|DOUT\(84)) # (\REG_MEM|DOUT\(1))))) ) ) ) # ( \REG_MEM|DOUT\(16) & ( 
-- !\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a11~portbdataout\ & ( (!\REG_MEM|DOUT\(1) & (!\UC|Equal5~0_combout\ & ((\REG_MEM|DOUT\(84)) # (\REG_MEM|DOUT\(2))))) ) ) ) # ( !\REG_MEM|DOUT\(16) & ( 
-- !\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a11~portbdataout\ & ( (!\REG_MEM|DOUT\(1) & (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & \REG_MEM|DOUT\(84)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000010001000100001000000110000000100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(1),
	datab => \UC|ALT_INV_Equal5~0_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(2),
	datad => \REG_MEM|ALT_INV_DOUT\(84),
	datae => \REG_MEM|ALT_INV_DOUT\(16),
	dataf => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a11~portbdataout\,
	combout => \MUX_LUI|saida_MUX[8]~8_combout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(28));

\bancoRegistrador|registrador_rtl_1_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(27));

\bancoRegistrador|saidaB[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[8]~8_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(27) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(28)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(27) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(28)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a8~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(28),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(27),
	combout => \bancoRegistrador|saidaB[8]~8_combout\);

\REG_ID|DOUT[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(50));

\ULA|saida[8]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[8]~33_combout\ = (!\REG_ID|DOUT\(82) & ((!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(50)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(25)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010000000000111001000000000011100100000000001110010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datac => \REG_ID|ALT_INV_DOUT\(50),
	datad => \REG_ID|ALT_INV_DOUT\(82),
	combout => \ULA|saida[8]~33_combout\);

\ULA|saida[8]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[8]~34_combout\ = ( \ULA|Add0~33_sumout\ & ( \ULA|saida[8]~33_combout\ & ( (\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13))))) ) ) ) # ( \ULA|Add0~33_sumout\ & ( 
-- !\ULA|saida[8]~33_combout\ & ( (!\UC_ULA|ULActrl[0]~4_combout\ & (\UC_ULA|ULActrl[1]~1_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13))))) # (\UC_ULA|ULActrl[0]~4_combout\ & (((!\UC_ULA|ULActrl~6_combout\)))) ) ) ) # ( !\ULA|Add0~33_sumout\ 
-- & ( !\ULA|saida[8]~33_combout\ & ( (\UC_ULA|ULActrl[0]~4_combout\ & !\UC_ULA|ULActrl~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001111110001000000000000000000000011000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datae => \ULA|ALT_INV_Add0~33_sumout\,
	dataf => \ULA|ALT_INV_saida[8]~33_combout\,
	combout => \ULA|saida[8]~34_combout\);

\ULA|saida[8]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[8]~35_combout\ = (\REG_ID|DOUT\(82) & ((!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(50)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(25)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101100000000000110110000000000011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datac => \REG_ID|ALT_INV_DOUT\(50),
	datad => \REG_ID|ALT_INV_DOUT\(82),
	combout => \ULA|saida[8]~35_combout\);

\ULA|saida[8]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[8]~36_combout\ = ( \ULA|saida[8]~35_combout\ & ( (((\UC_ULA|ULActrl~7_combout\ & \ULA|Add2~37_sumout\)) # (\ULA|saida[1]~6_combout\)) # (\ULA|saida[8]~34_combout\) ) ) # ( !\ULA|saida[8]~35_combout\ & ( ((\UC_ULA|ULActrl~7_combout\ & 
-- \ULA|Add2~37_sumout\)) # (\ULA|saida[8]~34_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111111111111100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_Add2~37_sumout\,
	datac => \ULA|ALT_INV_saida[8]~34_combout\,
	datad => \ULA|ALT_INV_saida[1]~6_combout\,
	datae => \ULA|ALT_INV_saida[8]~35_combout\,
	combout => \ULA|saida[8]~36_combout\);

\REG_EX|DOUT[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[8]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(45));

\REG_MEM|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(13));

\REG_EX|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(50),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(13));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

\MUX_LUI|saida_MUX[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[5]~5_combout\ = ( \REG_MEM|DOUT\(13) & ( \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a8~portbdataout\ & ( (!\UC|Equal5~0_combout\ & ((!\REG_MEM|DOUT\(1) & ((\REG_MEM|DOUT\(84)) # (\REG_MEM|DOUT\(2)))) # (\REG_MEM|DOUT\(1) & 
-- (!\REG_MEM|DOUT\(2))))) ) ) ) # ( !\REG_MEM|DOUT\(13) & ( \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a8~portbdataout\ & ( (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & ((\REG_MEM|DOUT\(84)) # (\REG_MEM|DOUT\(1))))) ) ) ) # ( \REG_MEM|DOUT\(13) & ( 
-- !\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a8~portbdataout\ & ( (!\REG_MEM|DOUT\(1) & (!\UC|Equal5~0_combout\ & ((\REG_MEM|DOUT\(84)) # (\REG_MEM|DOUT\(2))))) ) ) ) # ( !\REG_MEM|DOUT\(13) & ( 
-- !\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a8~portbdataout\ & ( (!\REG_MEM|DOUT\(1) & (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & \REG_MEM|DOUT\(84)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000010001000100001000000110000000100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(1),
	datab => \UC|ALT_INV_Equal5~0_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(2),
	datad => \REG_MEM|ALT_INV_DOUT\(84),
	datae => \REG_MEM|ALT_INV_DOUT\(13),
	dataf => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a8~portbdataout\,
	combout => \MUX_LUI|saida_MUX[5]~5_combout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(22));

\bancoRegistrador|registrador_rtl_1_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(21));

\bancoRegistrador|saidaB[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[5]~5_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(21) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(22)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(21) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(22)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(22),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(21),
	combout => \bancoRegistrador|saidaB[5]~5_combout\);

\REG_ID|DOUT[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(47));

\ULA|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~25_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(48)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(80) ) + ( \ULA|Add0~22\ ))
-- \ULA|Add0~26\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(48)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(80) ) + ( \ULA|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datad => \REG_ID|ALT_INV_DOUT\(48),
	dataf => \REG_ID|ALT_INV_DOUT\(80),
	cin => \ULA|Add0~22\,
	sumout => \ULA|Add0~25_sumout\,
	cout => \ULA|Add0~26\);

\ULA|saida[6]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[6]~25_combout\ = (!\REG_ID|DOUT\(80) & ((!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(48)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(25)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010000000000111001000000000011100100000000001110010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datac => \REG_ID|ALT_INV_DOUT\(48),
	datad => \REG_ID|ALT_INV_DOUT\(80),
	combout => \ULA|saida[6]~25_combout\);

\ULA|saida[6]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[6]~26_combout\ = ( \ULA|Add0~25_sumout\ & ( \ULA|saida[6]~25_combout\ & ( (\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13))))) ) ) ) # ( \ULA|Add0~25_sumout\ & ( 
-- !\ULA|saida[6]~25_combout\ & ( (!\UC_ULA|ULActrl[0]~4_combout\ & (\UC_ULA|ULActrl[1]~1_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13))))) # (\UC_ULA|ULActrl[0]~4_combout\ & (((!\UC_ULA|ULActrl~6_combout\)))) ) ) ) # ( !\ULA|Add0~25_sumout\ 
-- & ( !\ULA|saida[6]~25_combout\ & ( (\UC_ULA|ULActrl[0]~4_combout\ & !\UC_ULA|ULActrl~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001111110001000000000000000000000011000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datae => \ULA|ALT_INV_Add0~25_sumout\,
	dataf => \ULA|ALT_INV_saida[6]~25_combout\,
	combout => \ULA|saida[6]~26_combout\);

\ULA|saida[6]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[6]~27_combout\ = (\REG_ID|DOUT\(80) & ((!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(48)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(25)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101100000000000110110000000000011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datac => \REG_ID|ALT_INV_DOUT\(48),
	datad => \REG_ID|ALT_INV_DOUT\(80),
	combout => \ULA|saida[6]~27_combout\);

\ULA|saida[6]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[6]~28_combout\ = ( \ULA|saida[6]~27_combout\ & ( (((\UC_ULA|ULActrl~7_combout\ & \ULA|Add2~29_sumout\)) # (\ULA|saida[1]~6_combout\)) # (\ULA|saida[6]~26_combout\) ) ) # ( !\ULA|saida[6]~27_combout\ & ( ((\UC_ULA|ULActrl~7_combout\ & 
-- \ULA|Add2~29_sumout\)) # (\ULA|saida[6]~26_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111111111111100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_Add2~29_sumout\,
	datac => \ULA|ALT_INV_saida[6]~26_combout\,
	datad => \ULA|ALT_INV_saida[1]~6_combout\,
	datae => \ULA|ALT_INV_saida[6]~27_combout\,
	combout => \ULA|saida[6]~28_combout\);

\REG_EX|DOUT[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(43));

\REG_MEM|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(11));

\REG_EX|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(48),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(11));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

\MUX_LUI|saida_MUX[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[3]~3_combout\ = ( \REG_MEM|DOUT\(11) & ( \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a6~portbdataout\ & ( (!\UC|Equal5~0_combout\ & ((!\REG_MEM|DOUT\(1) & ((\REG_MEM|DOUT\(84)) # (\REG_MEM|DOUT\(2)))) # (\REG_MEM|DOUT\(1) & 
-- (!\REG_MEM|DOUT\(2))))) ) ) ) # ( !\REG_MEM|DOUT\(11) & ( \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a6~portbdataout\ & ( (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & ((\REG_MEM|DOUT\(84)) # (\REG_MEM|DOUT\(1))))) ) ) ) # ( \REG_MEM|DOUT\(11) & ( 
-- !\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a6~portbdataout\ & ( (!\REG_MEM|DOUT\(1) & (!\UC|Equal5~0_combout\ & ((\REG_MEM|DOUT\(84)) # (\REG_MEM|DOUT\(2))))) ) ) ) # ( !\REG_MEM|DOUT\(11) & ( 
-- !\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a6~portbdataout\ & ( (!\REG_MEM|DOUT\(1) & (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & \REG_MEM|DOUT\(84)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000010001000100001000000110000000100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(1),
	datab => \UC|ALT_INV_Equal5~0_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(2),
	datad => \REG_MEM|ALT_INV_DOUT\(84),
	datae => \REG_MEM|ALT_INV_DOUT\(11),
	dataf => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a6~portbdataout\,
	combout => \MUX_LUI|saida_MUX[3]~3_combout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00001E00",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(18));

\bancoRegistrador|registrador_rtl_1_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(17));

\bancoRegistrador|saidaB[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[3]~3_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(17) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(18)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(17) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a3~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(18),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(17),
	combout => \bancoRegistrador|saidaB[3]~3_combout\);

\REG_ID|DOUT[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(45));

\ULA|saida[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[3]~13_combout\ = (!\REG_ID|DOUT\(77) & ((!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(45)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(13)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010000000000111001000000000011100100000000001110010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(13),
	datac => \REG_ID|ALT_INV_DOUT\(45),
	datad => \REG_ID|ALT_INV_DOUT\(77),
	combout => \ULA|saida[3]~13_combout\);

\ULA|saida[3]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[3]~14_combout\ = ( \ULA|Add0~13_sumout\ & ( \ULA|saida[3]~13_combout\ & ( (\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13))))) ) ) ) # ( \ULA|Add0~13_sumout\ & ( 
-- !\ULA|saida[3]~13_combout\ & ( (!\UC_ULA|ULActrl[0]~4_combout\ & (\UC_ULA|ULActrl[1]~1_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13))))) # (\UC_ULA|ULActrl[0]~4_combout\ & (((!\UC_ULA|ULActrl~6_combout\)))) ) ) ) # ( !\ULA|Add0~13_sumout\ 
-- & ( !\ULA|saida[3]~13_combout\ & ( (\UC_ULA|ULActrl[0]~4_combout\ & !\UC_ULA|ULActrl~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001111110001000000000000000000000011000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datae => \ULA|ALT_INV_Add0~13_sumout\,
	dataf => \ULA|ALT_INV_saida[3]~13_combout\,
	combout => \ULA|saida[3]~14_combout\);

\ULA|saida[3]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[3]~15_combout\ = (\REG_ID|DOUT\(77) & ((!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(45)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(13)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101100000000000110110000000000011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(13),
	datac => \REG_ID|ALT_INV_DOUT\(45),
	datad => \REG_ID|ALT_INV_DOUT\(77),
	combout => \ULA|saida[3]~15_combout\);

\ULA|saida[3]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[3]~16_combout\ = ( \ULA|saida[3]~15_combout\ & ( (((\UC_ULA|ULActrl~7_combout\ & \ULA|Add2~17_sumout\)) # (\ULA|saida[1]~6_combout\)) # (\ULA|saida[3]~14_combout\) ) ) # ( !\ULA|saida[3]~15_combout\ & ( ((\UC_ULA|ULActrl~7_combout\ & 
-- \ULA|Add2~17_sumout\)) # (\ULA|saida[3]~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111111111111100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_Add2~17_sumout\,
	datac => \ULA|ALT_INV_saida[3]~14_combout\,
	datad => \ULA|ALT_INV_saida[1]~6_combout\,
	datae => \ULA|ALT_INV_saida[3]~15_combout\,
	combout => \ULA|saida[3]~16_combout\);

\REG_EX|DOUT[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(40));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

\REG_EX|DOUT[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(120),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(83));

\REG_MEM|DOUT[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(83),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(83));

\ULA|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~61_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(56)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(24))) ) + ( \REG_ID|DOUT\(88) ) + ( \ULA|Add2~58\ ))
-- \ULA|Add2~62\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(56)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(24))) ) + ( \REG_ID|DOUT\(88) ) + ( \ULA|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datac => \REG_ID|ALT_INV_DOUT\(24),
	datad => \REG_ID|ALT_INV_DOUT\(56),
	dataf => \REG_ID|ALT_INV_DOUT\(88),
	cin => \ULA|Add2~58\,
	sumout => \ULA|Add2~61_sumout\,
	cout => \ULA|Add2~62\);

\ULA|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~49_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(54)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(86) ) + ( \ULA|Add0~46\ ))
-- \ULA|Add0~50\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(54)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(86) ) + ( \ULA|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datad => \REG_ID|ALT_INV_DOUT\(54),
	dataf => \REG_ID|ALT_INV_DOUT\(86),
	cin => \ULA|Add0~46\,
	sumout => \ULA|Add0~49_sumout\,
	cout => \ULA|Add0~50\);

\ULA|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~53_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(55)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(87) ) + ( \ULA|Add0~50\ ))
-- \ULA|Add0~54\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(55)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(87) ) + ( \ULA|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datad => \REG_ID|ALT_INV_DOUT\(55),
	dataf => \REG_ID|ALT_INV_DOUT\(87),
	cin => \ULA|Add0~50\,
	sumout => \ULA|Add0~53_sumout\,
	cout => \ULA|Add0~54\);

\ULA|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~57_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(56)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(24))) ) + ( \REG_ID|DOUT\(88) ) + ( \ULA|Add0~54\ ))
-- \ULA|Add0~58\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(56)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(24))) ) + ( \REG_ID|DOUT\(88) ) + ( \ULA|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datac => \REG_ID|ALT_INV_DOUT\(24),
	datad => \REG_ID|ALT_INV_DOUT\(56),
	dataf => \REG_ID|ALT_INV_DOUT\(88),
	cin => \ULA|Add0~54\,
	sumout => \ULA|Add0~57_sumout\,
	cout => \ULA|Add0~58\);

\mux_RT_imediato|saida_MUX[14]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_RT_imediato|saida_MUX[14]~1_combout\ = (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(56)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(24)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(24),
	datac => \REG_ID|ALT_INV_DOUT\(56),
	combout => \mux_RT_imediato|saida_MUX[14]~1_combout\);

\ULA|saida[14]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[14]~56_combout\ = ( \UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[14]~1_combout\ & ( (\REG_ID|DOUT\(88) & (\REG_ID|DOUT\(13) & (!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ 
-- & ( \mux_RT_imediato|saida_MUX[14]~1_combout\ & ( ((\REG_ID|DOUT\(88) & !\UC_ULA|ULActrl[1]~1_combout\)) # (\UC_ULA|ULActrl[0]~4_combout\) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ & ( !\mux_RT_imediato|saida_MUX[14]~1_combout\ & ( (\REG_ID|DOUT\(88) & 
-- \UC_ULA|ULActrl[0]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000000000001010000111111110001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(88),
	datab => \REG_ID|ALT_INV_DOUT\(13),
	datac => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datae => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	dataf => \mux_RT_imediato|ALT_INV_saida_MUX[14]~1_combout\,
	combout => \ULA|saida[14]~56_combout\);

\ULA|saida[14]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[14]~57_combout\ = ( \ULA|saida[14]~56_combout\ ) # ( !\ULA|saida[14]~56_combout\ & ( (!\UC_ULA|ULActrl~7_combout\ & (\ULA|saida[13]~53_combout\ & ((\ULA|Add0~57_sumout\)))) # (\UC_ULA|ULActrl~7_combout\ & (((\ULA|saida[13]~53_combout\ & 
-- \ULA|Add0~57_sumout\)) # (\ULA|Add2~61_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_saida[13]~53_combout\,
	datac => \ULA|ALT_INV_Add2~61_sumout\,
	datad => \ULA|ALT_INV_Add0~57_sumout\,
	datae => \ULA|ALT_INV_saida[14]~56_combout\,
	combout => \ULA|saida[14]~57_combout\);

\REG_EX|DOUT[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[14]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(51));

\REG_MEM|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(51),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(19));

\MUX_LUI|saida_MUX[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[11]~11_combout\ = ( \REG_MEM|DOUT\(83) & ( \REG_MEM|DOUT\(19) & ( (!\UC|Equal5~0_combout\ & ((!\REG_MEM|DOUT\(1)) # ((!\REG_MEM|DOUT\(2) & \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a14~portbdataout\)))) ) ) ) # ( 
-- !\REG_MEM|DOUT\(83) & ( \REG_MEM|DOUT\(19) & ( (!\UC|Equal5~0_combout\ & ((!\REG_MEM|DOUT\(1) & (\REG_MEM|DOUT\(2))) # (\REG_MEM|DOUT\(1) & (!\REG_MEM|DOUT\(2) & \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a14~portbdataout\)))) ) ) ) # ( 
-- \REG_MEM|DOUT\(83) & ( !\REG_MEM|DOUT\(19) & ( (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & ((!\REG_MEM|DOUT\(1)) # (\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a14~portbdataout\)))) ) ) ) # ( !\REG_MEM|DOUT\(83) & ( !\REG_MEM|DOUT\(19) & ( 
-- (\REG_MEM|DOUT\(1) & (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a14~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000100000001100000000001000010010001000100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(1),
	datab => \UC|ALT_INV_Equal5~0_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(2),
	datad => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a14~portbdataout\,
	datae => \REG_MEM|ALT_INV_DOUT\(83),
	dataf => \REG_MEM|ALT_INV_DOUT\(19),
	combout => \MUX_LUI|saida_MUX[11]~11_combout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(34));

\bancoRegistrador|registrador_rtl_1_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(33));

\bancoRegistrador|saidaB[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[11]~11_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(33) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(34)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(33) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(34)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a11~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(34),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(33),
	combout => \bancoRegistrador|saidaB[11]~11_combout\);

\REG_ID|DOUT[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(53));

\ULA|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~53_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(54)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(86) ) + ( \ULA|Add2~50\ ))
-- \ULA|Add2~54\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(54)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(86) ) + ( \ULA|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datad => \REG_ID|ALT_INV_DOUT\(54),
	dataf => \REG_ID|ALT_INV_DOUT\(86),
	cin => \ULA|Add2~50\,
	sumout => \ULA|Add2~53_sumout\,
	cout => \ULA|Add2~54\);

\ULA|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~57_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(55)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(87) ) + ( \ULA|Add2~54\ ))
-- \ULA|Add2~58\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(55)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(87) ) + ( \ULA|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datac => \REG_ID|ALT_INV_DOUT\(25),
	datad => \REG_ID|ALT_INV_DOUT\(55),
	dataf => \REG_ID|ALT_INV_DOUT\(87),
	cin => \ULA|Add2~54\,
	sumout => \ULA|Add2~57_sumout\,
	cout => \ULA|Add2~58\);

\ULA|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~65_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(57)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(89) ) + ( \ULA|Add2~62\ ))
-- \ULA|Add2~66\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(57)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(89) ) + ( \ULA|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datac => \REG_ID|ALT_INV_DOUT\(25),
	datad => \REG_ID|ALT_INV_DOUT\(57),
	dataf => \REG_ID|ALT_INV_DOUT\(89),
	cin => \ULA|Add2~62\,
	sumout => \ULA|Add2~65_sumout\,
	cout => \ULA|Add2~66\);

\ULA|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~61_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(57)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(89) ) + ( \ULA|Add0~58\ ))
-- \ULA|Add0~62\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(57)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(25))) ) + ( \REG_ID|DOUT\(89) ) + ( \ULA|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datac => \REG_ID|ALT_INV_DOUT\(25),
	datad => \REG_ID|ALT_INV_DOUT\(57),
	dataf => \REG_ID|ALT_INV_DOUT\(89),
	cin => \ULA|Add0~58\,
	sumout => \ULA|Add0~61_sumout\,
	cout => \ULA|Add0~62\);

\mux_RT_imediato|saida_MUX[15]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_RT_imediato|saida_MUX[15]~2_combout\ = (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(57)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(25)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datac => \REG_ID|ALT_INV_DOUT\(57),
	combout => \mux_RT_imediato|saida_MUX[15]~2_combout\);

\ULA|saida[15]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[15]~58_combout\ = ( \UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[15]~2_combout\ & ( (\REG_ID|DOUT\(89) & (\REG_ID|DOUT\(13) & (!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ 
-- & ( \mux_RT_imediato|saida_MUX[15]~2_combout\ & ( ((\REG_ID|DOUT\(89) & !\UC_ULA|ULActrl[1]~1_combout\)) # (\UC_ULA|ULActrl[0]~4_combout\) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ & ( !\mux_RT_imediato|saida_MUX[15]~2_combout\ & ( (\REG_ID|DOUT\(89) & 
-- \UC_ULA|ULActrl[0]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000000000001010000111111110001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(89),
	datab => \REG_ID|ALT_INV_DOUT\(13),
	datac => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datae => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	dataf => \mux_RT_imediato|ALT_INV_saida_MUX[15]~2_combout\,
	combout => \ULA|saida[15]~58_combout\);

\ULA|saida[15]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[15]~59_combout\ = ( \ULA|saida[15]~58_combout\ ) # ( !\ULA|saida[15]~58_combout\ & ( (!\UC_ULA|ULActrl~7_combout\ & (\ULA|saida[13]~53_combout\ & ((\ULA|Add0~61_sumout\)))) # (\UC_ULA|ULActrl~7_combout\ & (((\ULA|saida[13]~53_combout\ & 
-- \ULA|Add0~61_sumout\)) # (\ULA|Add2~65_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_saida[13]~53_combout\,
	datac => \ULA|ALT_INV_Add2~65_sumout\,
	datad => \ULA|ALT_INV_Add0~61_sumout\,
	datae => \ULA|ALT_INV_saida[15]~58_combout\,
	combout => \ULA|saida[15]~59_combout\);

\REG_EX|DOUT[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[15]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(52));

\REG_MEM|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(52),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(20));

\REG_EX|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(57),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(20));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

\MUX_LUI|saida_MUX[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[12]~12_combout\ = ( \REG_MEM|DOUT\(20) & ( \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a15~portbdataout\ & ( (!\UC|Equal5~0_combout\ & ((!\REG_MEM|DOUT\(1) & ((\REG_MEM|DOUT\(84)) # (\REG_MEM|DOUT\(2)))) # (\REG_MEM|DOUT\(1) & 
-- (!\REG_MEM|DOUT\(2))))) ) ) ) # ( !\REG_MEM|DOUT\(20) & ( \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a15~portbdataout\ & ( (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & ((\REG_MEM|DOUT\(84)) # (\REG_MEM|DOUT\(1))))) ) ) ) # ( \REG_MEM|DOUT\(20) & ( 
-- !\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a15~portbdataout\ & ( (!\REG_MEM|DOUT\(1) & (!\UC|Equal5~0_combout\ & ((\REG_MEM|DOUT\(84)) # (\REG_MEM|DOUT\(2))))) ) ) ) # ( !\REG_MEM|DOUT\(20) & ( 
-- !\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a15~portbdataout\ & ( (!\REG_MEM|DOUT\(1) & (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & \REG_MEM|DOUT\(84)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000010001000100001000000110000000100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(1),
	datab => \UC|ALT_INV_Equal5~0_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(2),
	datad => \REG_MEM|ALT_INV_DOUT\(84),
	datae => \REG_MEM|ALT_INV_DOUT\(20),
	dataf => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a15~portbdataout\,
	combout => \MUX_LUI|saida_MUX[12]~12_combout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(36));

\bancoRegistrador|registrador_rtl_1_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(35));

\bancoRegistrador|saidaB[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[12]~12_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(35) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(36)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(35) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(36)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a12~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(36),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(35),
	combout => \bancoRegistrador|saidaB[12]~12_combout\);

\REG_ID|DOUT[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(54));

\ULA|saida[12]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[12]~49_combout\ = (!\REG_ID|DOUT\(86) & ((!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(54)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(25)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010000000000111001000000000011100100000000001110010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datac => \REG_ID|ALT_INV_DOUT\(54),
	datad => \REG_ID|ALT_INV_DOUT\(86),
	combout => \ULA|saida[12]~49_combout\);

\ULA|saida[12]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[12]~50_combout\ = ( \ULA|Add0~49_sumout\ & ( \ULA|saida[12]~49_combout\ & ( (\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13))))) ) ) ) # ( \ULA|Add0~49_sumout\ & ( 
-- !\ULA|saida[12]~49_combout\ & ( (!\UC_ULA|ULActrl[0]~4_combout\ & (\UC_ULA|ULActrl[1]~1_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13))))) # (\UC_ULA|ULActrl[0]~4_combout\ & (((!\UC_ULA|ULActrl~6_combout\)))) ) ) ) # ( 
-- !\ULA|Add0~49_sumout\ & ( !\ULA|saida[12]~49_combout\ & ( (\UC_ULA|ULActrl[0]~4_combout\ & !\UC_ULA|ULActrl~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001111110001000000000000000000000011000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datae => \ULA|ALT_INV_Add0~49_sumout\,
	dataf => \ULA|ALT_INV_saida[12]~49_combout\,
	combout => \ULA|saida[12]~50_combout\);

\ULA|saida[12]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[12]~51_combout\ = (\REG_ID|DOUT\(86) & ((!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(54)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(25)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101100000000000110110000000000011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datac => \REG_ID|ALT_INV_DOUT\(54),
	datad => \REG_ID|ALT_INV_DOUT\(86),
	combout => \ULA|saida[12]~51_combout\);

\ULA|saida[12]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[12]~52_combout\ = ( \ULA|saida[12]~51_combout\ & ( (((\UC_ULA|ULActrl~7_combout\ & \ULA|Add2~53_sumout\)) # (\ULA|saida[1]~6_combout\)) # (\ULA|saida[12]~50_combout\) ) ) # ( !\ULA|saida[12]~51_combout\ & ( ((\UC_ULA|ULActrl~7_combout\ & 
-- \ULA|Add2~53_sumout\)) # (\ULA|saida[12]~50_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111111111111100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_Add2~53_sumout\,
	datac => \ULA|ALT_INV_saida[12]~50_combout\,
	datad => \ULA|ALT_INV_saida[1]~6_combout\,
	datae => \ULA|ALT_INV_saida[12]~51_combout\,
	combout => \ULA|saida[12]~52_combout\);

\REG_EX|DOUT[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[12]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(49));

\REG_MEM|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(49),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(17));

\REG_EX|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(54),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(17));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

\MUX_LUI|saida_MUX[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[9]~9_combout\ = ( \REG_MEM|DOUT\(17) & ( \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a12~portbdataout\ & ( (!\UC|Equal5~0_combout\ & ((!\REG_MEM|DOUT\(1) & ((\REG_MEM|DOUT\(84)) # (\REG_MEM|DOUT\(2)))) # (\REG_MEM|DOUT\(1) & 
-- (!\REG_MEM|DOUT\(2))))) ) ) ) # ( !\REG_MEM|DOUT\(17) & ( \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a12~portbdataout\ & ( (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & ((\REG_MEM|DOUT\(84)) # (\REG_MEM|DOUT\(1))))) ) ) ) # ( \REG_MEM|DOUT\(17) & ( 
-- !\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a12~portbdataout\ & ( (!\REG_MEM|DOUT\(1) & (!\UC|Equal5~0_combout\ & ((\REG_MEM|DOUT\(84)) # (\REG_MEM|DOUT\(2))))) ) ) ) # ( !\REG_MEM|DOUT\(17) & ( 
-- !\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a12~portbdataout\ & ( (!\REG_MEM|DOUT\(1) & (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & \REG_MEM|DOUT\(84)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000010001000100001000000110000000100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(1),
	datab => \UC|ALT_INV_Equal5~0_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(2),
	datad => \REG_MEM|ALT_INV_DOUT\(84),
	datae => \REG_MEM|ALT_INV_DOUT\(17),
	dataf => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a12~portbdataout\,
	combout => \MUX_LUI|saida_MUX[9]~9_combout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(30));

\bancoRegistrador|registrador_rtl_1_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(29));

\bancoRegistrador|saidaB[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[9]~9_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(29) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(30)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(29) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(30)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a9~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(30),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(29),
	combout => \bancoRegistrador|saidaB[9]~9_combout\);

\REG_ID|DOUT[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(51));

\ULA|saida[9]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[9]~37_combout\ = (!\REG_ID|DOUT\(83) & ((!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(51)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(25)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010000000000111001000000000011100100000000001110010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datac => \REG_ID|ALT_INV_DOUT\(51),
	datad => \REG_ID|ALT_INV_DOUT\(83),
	combout => \ULA|saida[9]~37_combout\);

\ULA|saida[9]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[9]~38_combout\ = ( \ULA|Add0~37_sumout\ & ( \ULA|saida[9]~37_combout\ & ( (\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13))))) ) ) ) # ( \ULA|Add0~37_sumout\ & ( 
-- !\ULA|saida[9]~37_combout\ & ( (!\UC_ULA|ULActrl[0]~4_combout\ & (\UC_ULA|ULActrl[1]~1_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13))))) # (\UC_ULA|ULActrl[0]~4_combout\ & (((!\UC_ULA|ULActrl~6_combout\)))) ) ) ) # ( !\ULA|Add0~37_sumout\ 
-- & ( !\ULA|saida[9]~37_combout\ & ( (\UC_ULA|ULActrl[0]~4_combout\ & !\UC_ULA|ULActrl~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001111110001000000000000000000000011000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datae => \ULA|ALT_INV_Add0~37_sumout\,
	dataf => \ULA|ALT_INV_saida[9]~37_combout\,
	combout => \ULA|saida[9]~38_combout\);

\ULA|saida[9]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[9]~39_combout\ = (\REG_ID|DOUT\(83) & ((!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(51)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(25)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101100000000000110110000000000011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datac => \REG_ID|ALT_INV_DOUT\(51),
	datad => \REG_ID|ALT_INV_DOUT\(83),
	combout => \ULA|saida[9]~39_combout\);

\ULA|saida[9]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[9]~40_combout\ = ( \ULA|saida[9]~39_combout\ & ( (((\UC_ULA|ULActrl~7_combout\ & \ULA|Add2~41_sumout\)) # (\ULA|saida[1]~6_combout\)) # (\ULA|saida[9]~38_combout\) ) ) # ( !\ULA|saida[9]~39_combout\ & ( ((\UC_ULA|ULActrl~7_combout\ & 
-- \ULA|Add2~41_sumout\)) # (\ULA|saida[9]~38_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111111111111100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_Add2~41_sumout\,
	datac => \ULA|ALT_INV_saida[9]~38_combout\,
	datad => \ULA|ALT_INV_saida[1]~6_combout\,
	datae => \ULA|ALT_INV_saida[9]~39_combout\,
	combout => \ULA|saida[9]~40_combout\);

\REG_EX|DOUT[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[9]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(46));

\REG_MEM|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(14));

\REG_EX|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(51),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(14));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

\MUX_LUI|saida_MUX[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[6]~6_combout\ = ( \REG_MEM|DOUT\(14) & ( \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a9~portbdataout\ & ( (!\UC|Equal5~0_combout\ & ((!\REG_MEM|DOUT\(1) & ((\REG_MEM|DOUT\(84)) # (\REG_MEM|DOUT\(2)))) # (\REG_MEM|DOUT\(1) & 
-- (!\REG_MEM|DOUT\(2))))) ) ) ) # ( !\REG_MEM|DOUT\(14) & ( \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a9~portbdataout\ & ( (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & ((\REG_MEM|DOUT\(84)) # (\REG_MEM|DOUT\(1))))) ) ) ) # ( \REG_MEM|DOUT\(14) & ( 
-- !\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a9~portbdataout\ & ( (!\REG_MEM|DOUT\(1) & (!\UC|Equal5~0_combout\ & ((\REG_MEM|DOUT\(84)) # (\REG_MEM|DOUT\(2))))) ) ) ) # ( !\REG_MEM|DOUT\(14) & ( 
-- !\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a9~portbdataout\ & ( (!\REG_MEM|DOUT\(1) & (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & \REG_MEM|DOUT\(84)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000010001000100001000000110000000100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(1),
	datab => \UC|ALT_INV_Equal5~0_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(2),
	datad => \REG_MEM|ALT_INV_DOUT\(84),
	datae => \REG_MEM|ALT_INV_DOUT\(14),
	dataf => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a9~portbdataout\,
	combout => \MUX_LUI|saida_MUX[6]~6_combout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(24));

\bancoRegistrador|registrador_rtl_1_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(23));

\bancoRegistrador|saidaB[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[6]~6_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(23) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(24)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(23) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(24)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a6~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(24),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(23),
	combout => \bancoRegistrador|saidaB[6]~6_combout\);

\REG_ID|DOUT[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(48));

\ULA|saida[7]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[7]~29_combout\ = (!\REG_ID|DOUT\(81) & ((!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(49)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(25)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010000000000111001000000000011100100000000001110010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datac => \REG_ID|ALT_INV_DOUT\(49),
	datad => \REG_ID|ALT_INV_DOUT\(81),
	combout => \ULA|saida[7]~29_combout\);

\ULA|saida[7]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[7]~30_combout\ = ( \ULA|Add0~29_sumout\ & ( \ULA|saida[7]~29_combout\ & ( (\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13))))) ) ) ) # ( \ULA|Add0~29_sumout\ & ( 
-- !\ULA|saida[7]~29_combout\ & ( (!\UC_ULA|ULActrl[0]~4_combout\ & (\UC_ULA|ULActrl[1]~1_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13))))) # (\UC_ULA|ULActrl[0]~4_combout\ & (((!\UC_ULA|ULActrl~6_combout\)))) ) ) ) # ( !\ULA|Add0~29_sumout\ 
-- & ( !\ULA|saida[7]~29_combout\ & ( (\UC_ULA|ULActrl[0]~4_combout\ & !\UC_ULA|ULActrl~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001111110001000000000000000000000011000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datae => \ULA|ALT_INV_Add0~29_sumout\,
	dataf => \ULA|ALT_INV_saida[7]~29_combout\,
	combout => \ULA|saida[7]~30_combout\);

\ULA|saida[9]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[9]~92_combout\ = ( \ULA|Add2~41_sumout\ & ( \ULA|saida[9]~39_combout\ & ( (!\REG_ID|DOUT\(13) & (((!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\)) # (\UC_ULA|ULActrl~6_combout\))) # (\REG_ID|DOUT\(13) & 
-- (!\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( !\ULA|Add2~41_sumout\ & ( \ULA|saida[9]~39_combout\ & ( (!\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # 
-- (\REG_ID|DOUT\(13))))) ) ) ) # ( \ULA|Add2~41_sumout\ & ( !\ULA|saida[9]~39_combout\ & ( (!\REG_ID|DOUT\(13) & \UC_ULA|ULActrl~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101011000000010000001100000011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datae => \ULA|ALT_INV_Add2~41_sumout\,
	dataf => \ULA|ALT_INV_saida[9]~39_combout\,
	combout => \ULA|saida[9]~92_combout\);

\ULA|saida[7]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[7]~31_combout\ = (\REG_ID|DOUT\(81) & ((!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(49)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(25)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101100000000000110110000000000011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datac => \REG_ID|ALT_INV_DOUT\(49),
	datad => \REG_ID|ALT_INV_DOUT\(81),
	combout => \ULA|saida[7]~31_combout\);

\ULA|saida[7]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[7]~93_combout\ = ( \ULA|Add2~33_sumout\ & ( \ULA|saida[7]~31_combout\ & ( (!\REG_ID|DOUT\(13) & (((!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\)) # (\UC_ULA|ULActrl~6_combout\))) # (\REG_ID|DOUT\(13) & 
-- (!\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( !\ULA|Add2~33_sumout\ & ( \ULA|saida[7]~31_combout\ & ( (!\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # 
-- (\REG_ID|DOUT\(13))))) ) ) ) # ( \ULA|Add2~33_sumout\ & ( !\ULA|saida[7]~31_combout\ & ( (!\REG_ID|DOUT\(13) & \UC_ULA|ULActrl~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101011000000010000001100000011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datae => \ULA|ALT_INV_Add2~33_sumout\,
	dataf => \ULA|ALT_INV_saida[7]~31_combout\,
	combout => \ULA|saida[7]~93_combout\);

\ULA|saida[8]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[8]~94_combout\ = ( \ULA|Add2~37_sumout\ & ( \ULA|saida[8]~35_combout\ & ( (!\REG_ID|DOUT\(13) & (((!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\)) # (\UC_ULA|ULActrl~6_combout\))) # (\REG_ID|DOUT\(13) & 
-- (!\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( !\ULA|Add2~37_sumout\ & ( \ULA|saida[8]~35_combout\ & ( (!\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # 
-- (\REG_ID|DOUT\(13))))) ) ) ) # ( \ULA|Add2~37_sumout\ & ( !\ULA|saida[8]~35_combout\ & ( (!\REG_ID|DOUT\(13) & \UC_ULA|ULActrl~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101011000000010000001100000011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datae => \ULA|ALT_INV_Add2~37_sumout\,
	dataf => \ULA|ALT_INV_saida[8]~35_combout\,
	combout => \ULA|saida[8]~94_combout\);

\ULA|Equal5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal5~0_combout\ = ( !\ULA|saida[7]~93_combout\ & ( !\ULA|saida[8]~94_combout\ & ( (!\ULA|saida[7]~30_combout\ & (!\ULA|saida[8]~34_combout\ & (!\ULA|saida[9]~38_combout\ & !\ULA|saida[9]~92_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[7]~30_combout\,
	datab => \ULA|ALT_INV_saida[8]~34_combout\,
	datac => \ULA|ALT_INV_saida[9]~38_combout\,
	datad => \ULA|ALT_INV_saida[9]~92_combout\,
	datae => \ULA|ALT_INV_saida[7]~93_combout\,
	dataf => \ULA|ALT_INV_saida[8]~94_combout\,
	combout => \ULA|Equal5~0_combout\);

\ULA|saida[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[1]~4_combout\ = (!\REG_ID|DOUT\(75) & ((!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(43)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(11)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010000000000111001000000000011100100000000001110010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(11),
	datac => \REG_ID|ALT_INV_DOUT\(43),
	datad => \REG_ID|ALT_INV_DOUT\(75),
	combout => \ULA|saida[1]~4_combout\);

\ULA|saida[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[1]~5_combout\ = ( \ULA|Add0~5_sumout\ & ( \ULA|saida[1]~4_combout\ & ( (\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13))))) ) ) ) # ( \ULA|Add0~5_sumout\ & ( 
-- !\ULA|saida[1]~4_combout\ & ( (!\UC_ULA|ULActrl[0]~4_combout\ & (\UC_ULA|ULActrl[1]~1_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13))))) # (\UC_ULA|ULActrl[0]~4_combout\ & (((!\UC_ULA|ULActrl~6_combout\)))) ) ) ) # ( !\ULA|Add0~5_sumout\ & 
-- ( !\ULA|saida[1]~4_combout\ & ( (\UC_ULA|ULActrl[0]~4_combout\ & !\UC_ULA|ULActrl~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001111110001000000000000000000000011000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datae => \ULA|ALT_INV_Add0~5_sumout\,
	dataf => \ULA|ALT_INV_saida[1]~4_combout\,
	combout => \ULA|saida[1]~5_combout\);

\ULA|saida[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[2]~9_combout\ = (!\REG_ID|DOUT\(76) & ((!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(44)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(12)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010000000000111001000000000011100100000000001110010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(12),
	datac => \REG_ID|ALT_INV_DOUT\(44),
	datad => \REG_ID|ALT_INV_DOUT\(76),
	combout => \ULA|saida[2]~9_combout\);

\ULA|saida[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[2]~10_combout\ = ( \ULA|Add0~9_sumout\ & ( \ULA|saida[2]~9_combout\ & ( (\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13))))) ) ) ) # ( \ULA|Add0~9_sumout\ & ( 
-- !\ULA|saida[2]~9_combout\ & ( (!\UC_ULA|ULActrl[0]~4_combout\ & (\UC_ULA|ULActrl[1]~1_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13))))) # (\UC_ULA|ULActrl[0]~4_combout\ & (((!\UC_ULA|ULActrl~6_combout\)))) ) ) ) # ( !\ULA|Add0~9_sumout\ & 
-- ( !\ULA|saida[2]~9_combout\ & ( (\UC_ULA|ULActrl[0]~4_combout\ & !\UC_ULA|ULActrl~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001111110001000000000000000000000011000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datae => \ULA|ALT_INV_Add0~9_sumout\,
	dataf => \ULA|ALT_INV_saida[2]~9_combout\,
	combout => \ULA|saida[2]~10_combout\);

\ULA|saida[3]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[3]~95_combout\ = ( \ULA|Add2~17_sumout\ & ( \ULA|saida[3]~15_combout\ & ( (!\REG_ID|DOUT\(13) & (((!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\)) # (\UC_ULA|ULActrl~6_combout\))) # (\REG_ID|DOUT\(13) & 
-- (!\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( !\ULA|Add2~17_sumout\ & ( \ULA|saida[3]~15_combout\ & ( (!\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # 
-- (\REG_ID|DOUT\(13))))) ) ) ) # ( \ULA|Add2~17_sumout\ & ( !\ULA|saida[3]~15_combout\ & ( (!\REG_ID|DOUT\(13) & \UC_ULA|ULActrl~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101011000000010000001100000011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datae => \ULA|ALT_INV_Add2~17_sumout\,
	dataf => \ULA|ALT_INV_saida[3]~15_combout\,
	combout => \ULA|saida[3]~95_combout\);

\ULA|saida[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[1]~7_combout\ = (\REG_ID|DOUT\(75) & ((!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(43)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(11)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101100000000000110110000000000011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(11),
	datac => \REG_ID|ALT_INV_DOUT\(43),
	datad => \REG_ID|ALT_INV_DOUT\(75),
	combout => \ULA|saida[1]~7_combout\);

\ULA|saida[1]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[1]~96_combout\ = ( \ULA|Add2~9_sumout\ & ( \ULA|saida[1]~7_combout\ & ( (!\REG_ID|DOUT\(13) & (((!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\)) # (\UC_ULA|ULActrl~6_combout\))) # (\REG_ID|DOUT\(13) & 
-- (!\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( !\ULA|Add2~9_sumout\ & ( \ULA|saida[1]~7_combout\ & ( (!\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # 
-- (\REG_ID|DOUT\(13))))) ) ) ) # ( \ULA|Add2~9_sumout\ & ( !\ULA|saida[1]~7_combout\ & ( (!\REG_ID|DOUT\(13) & \UC_ULA|ULActrl~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101011000000010000001100000011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datae => \ULA|ALT_INV_Add2~9_sumout\,
	dataf => \ULA|ALT_INV_saida[1]~7_combout\,
	combout => \ULA|saida[1]~96_combout\);

\ULA|saida[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[2]~11_combout\ = (\REG_ID|DOUT\(76) & ((!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(44)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(12)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101100000000000110110000000000011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(12),
	datac => \REG_ID|ALT_INV_DOUT\(44),
	datad => \REG_ID|ALT_INV_DOUT\(76),
	combout => \ULA|saida[2]~11_combout\);

\ULA|saida[2]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[2]~97_combout\ = ( \ULA|Add2~13_sumout\ & ( \ULA|saida[2]~11_combout\ & ( (!\REG_ID|DOUT\(13) & (((!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\)) # (\UC_ULA|ULActrl~6_combout\))) # (\REG_ID|DOUT\(13) & 
-- (!\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( !\ULA|Add2~13_sumout\ & ( \ULA|saida[2]~11_combout\ & ( (!\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # 
-- (\REG_ID|DOUT\(13))))) ) ) ) # ( \ULA|Add2~13_sumout\ & ( !\ULA|saida[2]~11_combout\ & ( (!\REG_ID|DOUT\(13) & \UC_ULA|ULActrl~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101011000000010000001100000011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datae => \ULA|ALT_INV_Add2~13_sumout\,
	dataf => \ULA|ALT_INV_saida[2]~11_combout\,
	combout => \ULA|saida[2]~97_combout\);

\ULA|Equal5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal5~1_combout\ = ( !\ULA|saida[1]~96_combout\ & ( !\ULA|saida[2]~97_combout\ & ( (!\ULA|saida[1]~5_combout\ & (!\ULA|saida[2]~10_combout\ & (!\ULA|saida[3]~14_combout\ & !\ULA|saida[3]~95_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[1]~5_combout\,
	datab => \ULA|ALT_INV_saida[2]~10_combout\,
	datac => \ULA|ALT_INV_saida[3]~14_combout\,
	datad => \ULA|ALT_INV_saida[3]~95_combout\,
	datae => \ULA|ALT_INV_saida[1]~96_combout\,
	dataf => \ULA|ALT_INV_saida[2]~97_combout\,
	combout => \ULA|Equal5~1_combout\);

\ULA|saida[6]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[6]~98_combout\ = ( \ULA|Add2~29_sumout\ & ( \ULA|saida[6]~27_combout\ & ( (!\REG_ID|DOUT\(13) & (((!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\)) # (\UC_ULA|ULActrl~6_combout\))) # (\REG_ID|DOUT\(13) & 
-- (!\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( !\ULA|Add2~29_sumout\ & ( \ULA|saida[6]~27_combout\ & ( (!\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # 
-- (\REG_ID|DOUT\(13))))) ) ) ) # ( \ULA|Add2~29_sumout\ & ( !\ULA|saida[6]~27_combout\ & ( (!\REG_ID|DOUT\(13) & \UC_ULA|ULActrl~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101011000000010000001100000011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datae => \ULA|ALT_INV_Add2~29_sumout\,
	dataf => \ULA|ALT_INV_saida[6]~27_combout\,
	combout => \ULA|saida[6]~98_combout\);

\ULA|saida[4]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[4]~99_combout\ = ( \ULA|Add2~21_sumout\ & ( \ULA|saida[4]~19_combout\ & ( (!\REG_ID|DOUT\(13) & (((!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\)) # (\UC_ULA|ULActrl~6_combout\))) # (\REG_ID|DOUT\(13) & 
-- (!\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( !\ULA|Add2~21_sumout\ & ( \ULA|saida[4]~19_combout\ & ( (!\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # 
-- (\REG_ID|DOUT\(13))))) ) ) ) # ( \ULA|Add2~21_sumout\ & ( !\ULA|saida[4]~19_combout\ & ( (!\REG_ID|DOUT\(13) & \UC_ULA|ULActrl~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101011000000010000001100000011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datae => \ULA|ALT_INV_Add2~21_sumout\,
	dataf => \ULA|ALT_INV_saida[4]~19_combout\,
	combout => \ULA|saida[4]~99_combout\);

\ULA|saida[5]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[5]~100_combout\ = ( \ULA|Add2~25_sumout\ & ( \ULA|saida[5]~23_combout\ & ( (!\REG_ID|DOUT\(13) & (((!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\)) # (\UC_ULA|ULActrl~6_combout\))) # (\REG_ID|DOUT\(13) & 
-- (!\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( !\ULA|Add2~25_sumout\ & ( \ULA|saida[5]~23_combout\ & ( (!\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # 
-- (\REG_ID|DOUT\(13))))) ) ) ) # ( \ULA|Add2~25_sumout\ & ( !\ULA|saida[5]~23_combout\ & ( (!\REG_ID|DOUT\(13) & \UC_ULA|ULActrl~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101011000000010000001100000011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datae => \ULA|ALT_INV_Add2~25_sumout\,
	dataf => \ULA|ALT_INV_saida[5]~23_combout\,
	combout => \ULA|saida[5]~100_combout\);

\ULA|Equal5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal5~2_combout\ = ( !\ULA|saida[4]~99_combout\ & ( !\ULA|saida[5]~100_combout\ & ( (!\ULA|saida[4]~18_combout\ & (!\ULA|saida[5]~22_combout\ & (!\ULA|saida[6]~26_combout\ & !\ULA|saida[6]~98_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[4]~18_combout\,
	datab => \ULA|ALT_INV_saida[5]~22_combout\,
	datac => \ULA|ALT_INV_saida[6]~26_combout\,
	datad => \ULA|ALT_INV_saida[6]~98_combout\,
	datae => \ULA|ALT_INV_saida[4]~99_combout\,
	dataf => \ULA|ALT_INV_saida[5]~100_combout\,
	combout => \ULA|Equal5~2_combout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(72));

\bancoRegistrador|registrador_rtl_1_bypass[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[30]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(71));

\bancoRegistrador|saidaB[30]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[30]~30_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(71) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(72)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(71) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(72)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a30~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(72),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(71),
	combout => \bancoRegistrador|saidaB[30]~30_combout\);

\REG_ID|DOUT[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[30]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(72));

\ULA|Add2~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~121_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(71)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(103) ) + ( \ULA|Add2~118\ ))
-- \ULA|Add2~122\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(71)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(103) ) + ( \ULA|Add2~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(71),
	dataf => \REG_ID|ALT_INV_DOUT\(103),
	cin => \ULA|Add2~118\,
	sumout => \ULA|Add2~121_sumout\,
	cout => \ULA|Add2~122\);

\ULA|Add2~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~125_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(72)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(104) ) + ( \ULA|Add2~122\ ))
-- \ULA|Add2~126\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(72)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(104) ) + ( \ULA|Add2~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(72),
	dataf => \REG_ID|ALT_INV_DOUT\(104),
	cin => \ULA|Add2~122\,
	sumout => \ULA|Add2~125_sumout\,
	cout => \ULA|Add2~126\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(52));

\bancoRegistrador|registrador_rtl_1_bypass[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[20]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(51));

\bancoRegistrador|saidaB[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[20]~20_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(51) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(52)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(51) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(52)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a20~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(52),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(51),
	combout => \bancoRegistrador|saidaB[20]~20_combout\);

\REG_ID|DOUT[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(62));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(46));

\bancoRegistrador|registrador_rtl_1_bypass[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[17]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(45));

\bancoRegistrador|saidaB[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[17]~17_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(45) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(46)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(45) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(46)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a17~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(46),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(45),
	combout => \bancoRegistrador|saidaB[17]~17_combout\);

\REG_ID|DOUT[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(59));

\ULA|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~65_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(58)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(90) ) + ( \ULA|Add0~62\ ))
-- \ULA|Add0~66\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(58)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(90) ) + ( \ULA|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(58),
	dataf => \REG_ID|ALT_INV_DOUT\(90),
	cin => \ULA|Add0~62\,
	sumout => \ULA|Add0~65_sumout\,
	cout => \ULA|Add0~66\);

\ULA|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~69_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(59)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(91) ) + ( \ULA|Add0~66\ ))
-- \ULA|Add0~70\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(59)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(91) ) + ( \ULA|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(59),
	dataf => \REG_ID|ALT_INV_DOUT\(91),
	cin => \ULA|Add0~66\,
	sumout => \ULA|Add0~69_sumout\,
	cout => \ULA|Add0~70\);

\ULA|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~73_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(60)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(92) ) + ( \ULA|Add0~70\ ))
-- \ULA|Add0~74\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(60)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(92) ) + ( \ULA|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(60),
	dataf => \REG_ID|ALT_INV_DOUT\(92),
	cin => \ULA|Add0~70\,
	sumout => \ULA|Add0~73_sumout\,
	cout => \ULA|Add0~74\);

\ULA|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~77_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(61)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(93) ) + ( \ULA|Add0~74\ ))
-- \ULA|Add0~78\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(61)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(93) ) + ( \ULA|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(61),
	dataf => \REG_ID|ALT_INV_DOUT\(93),
	cin => \ULA|Add0~74\,
	sumout => \ULA|Add0~77_sumout\,
	cout => \ULA|Add0~78\);

\ULA|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~81_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(62)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(94) ) + ( \ULA|Add0~78\ ))
-- \ULA|Add0~82\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(62)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(94) ) + ( \ULA|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(62),
	dataf => \REG_ID|ALT_INV_DOUT\(94),
	cin => \ULA|Add0~78\,
	sumout => \ULA|Add0~81_sumout\,
	cout => \ULA|Add0~82\);

\ULA|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~85_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(63)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(95) ) + ( \ULA|Add0~82\ ))
-- \ULA|Add0~86\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(63)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(95) ) + ( \ULA|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(63),
	dataf => \REG_ID|ALT_INV_DOUT\(95),
	cin => \ULA|Add0~82\,
	sumout => \ULA|Add0~85_sumout\,
	cout => \ULA|Add0~86\);

\ULA|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~89_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(64)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(96) ) + ( \ULA|Add0~86\ ))
-- \ULA|Add0~90\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(64)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(96) ) + ( \ULA|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(64),
	dataf => \REG_ID|ALT_INV_DOUT\(96),
	cin => \ULA|Add0~86\,
	sumout => \ULA|Add0~89_sumout\,
	cout => \ULA|Add0~90\);

\ULA|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~93_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(65)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(97) ) + ( \ULA|Add0~90\ ))
-- \ULA|Add0~94\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(65)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(97) ) + ( \ULA|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(65),
	dataf => \REG_ID|ALT_INV_DOUT\(97),
	cin => \ULA|Add0~90\,
	sumout => \ULA|Add0~93_sumout\,
	cout => \ULA|Add0~94\);

\ULA|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~97_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(66)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(98) ) + ( \ULA|Add0~94\ ))
-- \ULA|Add0~98\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(66)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(98) ) + ( \ULA|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(66),
	dataf => \REG_ID|ALT_INV_DOUT\(98),
	cin => \ULA|Add0~94\,
	sumout => \ULA|Add0~97_sumout\,
	cout => \ULA|Add0~98\);

\ULA|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~101_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(67)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(99) ) + ( \ULA|Add0~98\ ))
-- \ULA|Add0~102\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(67)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(99) ) + ( \ULA|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(67),
	dataf => \REG_ID|ALT_INV_DOUT\(99),
	cin => \ULA|Add0~98\,
	sumout => \ULA|Add0~101_sumout\,
	cout => \ULA|Add0~102\);

\ULA|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~105_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(68)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(100) ) + ( \ULA|Add0~102\ ))
-- \ULA|Add0~106\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(68)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(100) ) + ( \ULA|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(68),
	dataf => \REG_ID|ALT_INV_DOUT\(100),
	cin => \ULA|Add0~102\,
	sumout => \ULA|Add0~105_sumout\,
	cout => \ULA|Add0~106\);

\ULA|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~109_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(69)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(101) ) + ( \ULA|Add0~106\ ))
-- \ULA|Add0~110\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(69)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(101) ) + ( \ULA|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(69),
	dataf => \REG_ID|ALT_INV_DOUT\(101),
	cin => \ULA|Add0~106\,
	sumout => \ULA|Add0~109_sumout\,
	cout => \ULA|Add0~110\);

\ULA|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~113_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(70)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(102) ) + ( \ULA|Add0~110\ ))
-- \ULA|Add0~114\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(70)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(102) ) + ( \ULA|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(70),
	dataf => \REG_ID|ALT_INV_DOUT\(102),
	cin => \ULA|Add0~110\,
	sumout => \ULA|Add0~113_sumout\,
	cout => \ULA|Add0~114\);

\ULA|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~117_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(71)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(103) ) + ( \ULA|Add0~114\ ))
-- \ULA|Add0~118\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(71)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(103) ) + ( \ULA|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(71),
	dataf => \REG_ID|ALT_INV_DOUT\(103),
	cin => \ULA|Add0~114\,
	sumout => \ULA|Add0~117_sumout\,
	cout => \ULA|Add0~118\);

\ULA|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~121_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(72)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(104) ) + ( \ULA|Add0~118\ ))
-- \ULA|Add0~122\ = CARRY(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(72)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(104) ) + ( \ULA|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(72),
	dataf => \REG_ID|ALT_INV_DOUT\(104),
	cin => \ULA|Add0~118\,
	sumout => \ULA|Add0~121_sumout\,
	cout => \ULA|Add0~122\);

\mux_RT_imediato|saida_MUX[30]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_RT_imediato|saida_MUX[30]~17_combout\ = (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(72)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datac => \REG_ID|ALT_INV_DOUT\(72),
	combout => \mux_RT_imediato|saida_MUX[30]~17_combout\);

\ULA|saida[30]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[30]~88_combout\ = ( \UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[30]~17_combout\ & ( (\REG_ID|DOUT\(104) & (\REG_ID|DOUT\(13) & (!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( 
-- !\UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[30]~17_combout\ & ( ((\REG_ID|DOUT\(104) & !\UC_ULA|ULActrl[1]~1_combout\)) # (\UC_ULA|ULActrl[0]~4_combout\) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ & ( !\mux_RT_imediato|saida_MUX[30]~17_combout\ 
-- & ( (\REG_ID|DOUT\(104) & \UC_ULA|ULActrl[0]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000000000001010000111111110001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(104),
	datab => \REG_ID|ALT_INV_DOUT\(13),
	datac => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datae => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	dataf => \mux_RT_imediato|ALT_INV_saida_MUX[30]~17_combout\,
	combout => \ULA|saida[30]~88_combout\);

\ULA|saida[30]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[30]~89_combout\ = ( \ULA|saida[30]~88_combout\ ) # ( !\ULA|saida[30]~88_combout\ & ( (!\UC_ULA|ULActrl~7_combout\ & (\ULA|saida[13]~53_combout\ & ((\ULA|Add0~121_sumout\)))) # (\UC_ULA|ULActrl~7_combout\ & (((\ULA|saida[13]~53_combout\ & 
-- \ULA|Add0~121_sumout\)) # (\ULA|Add2~125_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_saida[13]~53_combout\,
	datac => \ULA|ALT_INV_Add2~125_sumout\,
	datad => \ULA|ALT_INV_Add0~121_sumout\,
	datae => \ULA|ALT_INV_saida[30]~88_combout\,
	combout => \ULA|saida[30]~89_combout\);

\ULA|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~69_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(58)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(90) ) + ( \ULA|Add2~66\ ))
-- \ULA|Add2~70\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(58)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(90) ) + ( \ULA|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datac => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(58),
	dataf => \REG_ID|ALT_INV_DOUT\(90),
	cin => \ULA|Add2~66\,
	sumout => \ULA|Add2~69_sumout\,
	cout => \ULA|Add2~70\);

\ULA|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~73_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(59)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(91) ) + ( \ULA|Add2~70\ ))
-- \ULA|Add2~74\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(59)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(91) ) + ( \ULA|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(59),
	dataf => \REG_ID|ALT_INV_DOUT\(91),
	cin => \ULA|Add2~70\,
	sumout => \ULA|Add2~73_sumout\,
	cout => \ULA|Add2~74\);

\ULA|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~77_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(60)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(92) ) + ( \ULA|Add2~74\ ))
-- \ULA|Add2~78\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(60)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(92) ) + ( \ULA|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(60),
	dataf => \REG_ID|ALT_INV_DOUT\(92),
	cin => \ULA|Add2~74\,
	sumout => \ULA|Add2~77_sumout\,
	cout => \ULA|Add2~78\);

\mux_RT_imediato|saida_MUX[18]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_RT_imediato|saida_MUX[18]~5_combout\ = (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(60)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datac => \REG_ID|ALT_INV_DOUT\(60),
	combout => \mux_RT_imediato|saida_MUX[18]~5_combout\);

\ULA|saida[18]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[18]~64_combout\ = ( \UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[18]~5_combout\ & ( (\REG_ID|DOUT\(92) & (\REG_ID|DOUT\(13) & (!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ 
-- & ( \mux_RT_imediato|saida_MUX[18]~5_combout\ & ( ((\REG_ID|DOUT\(92) & !\UC_ULA|ULActrl[1]~1_combout\)) # (\UC_ULA|ULActrl[0]~4_combout\) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ & ( !\mux_RT_imediato|saida_MUX[18]~5_combout\ & ( (\REG_ID|DOUT\(92) & 
-- \UC_ULA|ULActrl[0]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000000000001010000111111110001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(92),
	datab => \REG_ID|ALT_INV_DOUT\(13),
	datac => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datae => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	dataf => \mux_RT_imediato|ALT_INV_saida_MUX[18]~5_combout\,
	combout => \ULA|saida[18]~64_combout\);

\ULA|saida[18]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[18]~65_combout\ = ( \ULA|saida[18]~64_combout\ ) # ( !\ULA|saida[18]~64_combout\ & ( (!\UC_ULA|ULActrl~7_combout\ & (\ULA|saida[13]~53_combout\ & ((\ULA|Add0~73_sumout\)))) # (\UC_ULA|ULActrl~7_combout\ & (((\ULA|saida[13]~53_combout\ & 
-- \ULA|Add0~73_sumout\)) # (\ULA|Add2~77_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_saida[13]~53_combout\,
	datac => \ULA|ALT_INV_Add2~77_sumout\,
	datad => \ULA|ALT_INV_Add0~73_sumout\,
	datae => \ULA|ALT_INV_saida[18]~64_combout\,
	combout => \ULA|saida[18]~65_combout\);

\mux_RT_imediato|saida_MUX[17]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_RT_imediato|saida_MUX[17]~4_combout\ = (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(59)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datac => \REG_ID|ALT_INV_DOUT\(59),
	combout => \mux_RT_imediato|saida_MUX[17]~4_combout\);

\ULA|saida[17]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[17]~62_combout\ = ( \UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[17]~4_combout\ & ( (\REG_ID|DOUT\(91) & (\REG_ID|DOUT\(13) & (!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ 
-- & ( \mux_RT_imediato|saida_MUX[17]~4_combout\ & ( ((\REG_ID|DOUT\(91) & !\UC_ULA|ULActrl[1]~1_combout\)) # (\UC_ULA|ULActrl[0]~4_combout\) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ & ( !\mux_RT_imediato|saida_MUX[17]~4_combout\ & ( (\REG_ID|DOUT\(91) & 
-- \UC_ULA|ULActrl[0]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000000000001010000111111110001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(91),
	datab => \REG_ID|ALT_INV_DOUT\(13),
	datac => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datae => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	dataf => \mux_RT_imediato|ALT_INV_saida_MUX[17]~4_combout\,
	combout => \ULA|saida[17]~62_combout\);

\ULA|saida[17]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[17]~63_combout\ = ( \ULA|saida[17]~62_combout\ ) # ( !\ULA|saida[17]~62_combout\ & ( (!\UC_ULA|ULActrl~7_combout\ & (\ULA|saida[13]~53_combout\ & ((\ULA|Add0~69_sumout\)))) # (\UC_ULA|ULActrl~7_combout\ & (((\ULA|saida[13]~53_combout\ & 
-- \ULA|Add0~69_sumout\)) # (\ULA|Add2~73_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_saida[13]~53_combout\,
	datac => \ULA|ALT_INV_Add2~73_sumout\,
	datad => \ULA|ALT_INV_Add0~69_sumout\,
	datae => \ULA|ALT_INV_saida[17]~62_combout\,
	combout => \ULA|saida[17]~63_combout\);

\mux_RT_imediato|saida_MUX[16]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_RT_imediato|saida_MUX[16]~3_combout\ = (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(58)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datac => \REG_ID|ALT_INV_DOUT\(58),
	combout => \mux_RT_imediato|saida_MUX[16]~3_combout\);

\ULA|saida[16]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[16]~60_combout\ = ( \UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[16]~3_combout\ & ( (\REG_ID|DOUT\(90) & (\REG_ID|DOUT\(13) & (!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ 
-- & ( \mux_RT_imediato|saida_MUX[16]~3_combout\ & ( ((\REG_ID|DOUT\(90) & !\UC_ULA|ULActrl[1]~1_combout\)) # (\UC_ULA|ULActrl[0]~4_combout\) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ & ( !\mux_RT_imediato|saida_MUX[16]~3_combout\ & ( (\REG_ID|DOUT\(90) & 
-- \UC_ULA|ULActrl[0]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000000000001010000111111110001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(90),
	datab => \REG_ID|ALT_INV_DOUT\(13),
	datac => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datae => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	dataf => \mux_RT_imediato|ALT_INV_saida_MUX[16]~3_combout\,
	combout => \ULA|saida[16]~60_combout\);

\ULA|saida[16]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[16]~61_combout\ = ( \ULA|saida[16]~60_combout\ ) # ( !\ULA|saida[16]~60_combout\ & ( (!\UC_ULA|ULActrl~7_combout\ & (\ULA|saida[13]~53_combout\ & ((\ULA|Add0~65_sumout\)))) # (\UC_ULA|ULActrl~7_combout\ & (((\ULA|saida[13]~53_combout\ & 
-- \ULA|Add0~65_sumout\)) # (\ULA|Add2~69_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_saida[13]~53_combout\,
	datac => \ULA|ALT_INV_Add2~69_sumout\,
	datad => \ULA|ALT_INV_Add0~65_sumout\,
	datae => \ULA|ALT_INV_saida[16]~60_combout\,
	combout => \ULA|saida[16]~61_combout\);

\ULA|Equal5~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal5~11_combout\ = ( !\ULA|saida[17]~63_combout\ & ( !\ULA|saida[16]~61_combout\ & ( (!\ULA|saida[23]~75_combout\ & (!\ULA|saida[27]~83_combout\ & (!\ULA|saida[30]~89_combout\ & !\ULA|saida[18]~65_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[23]~75_combout\,
	datab => \ULA|ALT_INV_saida[27]~83_combout\,
	datac => \ULA|ALT_INV_saida[30]~89_combout\,
	datad => \ULA|ALT_INV_saida[18]~65_combout\,
	datae => \ULA|ALT_INV_saida[17]~63_combout\,
	dataf => \ULA|ALT_INV_saida[16]~61_combout\,
	combout => \ULA|Equal5~11_combout\);

\ULA|Equal5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal5~3_combout\ = ( \ULA|Equal5~2_combout\ & ( \ULA|Equal5~11_combout\ & ( (!\ULA|saida[29]~87_combout\ & (!\ULA|saida[28]~85_combout\ & (\ULA|Equal5~0_combout\ & \ULA|Equal5~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[29]~87_combout\,
	datab => \ULA|ALT_INV_saida[28]~85_combout\,
	datac => \ULA|ALT_INV_Equal5~0_combout\,
	datad => \ULA|ALT_INV_Equal5~1_combout\,
	datae => \ULA|ALT_INV_Equal5~2_combout\,
	dataf => \ULA|ALT_INV_Equal5~11_combout\,
	combout => \ULA|Equal5~3_combout\);

\ULA|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~81_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(61)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(93) ) + ( \ULA|Add2~78\ ))
-- \ULA|Add2~82\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(61)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(93) ) + ( \ULA|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(61),
	dataf => \REG_ID|ALT_INV_DOUT\(93),
	cin => \ULA|Add2~78\,
	sumout => \ULA|Add2~81_sumout\,
	cout => \ULA|Add2~82\);

\ULA|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~85_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(62)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(94) ) + ( \ULA|Add2~82\ ))
-- \ULA|Add2~86\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(62)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(94) ) + ( \ULA|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(62),
	dataf => \REG_ID|ALT_INV_DOUT\(94),
	cin => \ULA|Add2~82\,
	sumout => \ULA|Add2~85_sumout\,
	cout => \ULA|Add2~86\);

\mux_RT_imediato|saida_MUX[20]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_RT_imediato|saida_MUX[20]~7_combout\ = (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(62)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datac => \REG_ID|ALT_INV_DOUT\(62),
	combout => \mux_RT_imediato|saida_MUX[20]~7_combout\);

\ULA|saida[20]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[20]~68_combout\ = ( \UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[20]~7_combout\ & ( (\REG_ID|DOUT\(94) & (\REG_ID|DOUT\(13) & (!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ 
-- & ( \mux_RT_imediato|saida_MUX[20]~7_combout\ & ( ((\REG_ID|DOUT\(94) & !\UC_ULA|ULActrl[1]~1_combout\)) # (\UC_ULA|ULActrl[0]~4_combout\) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ & ( !\mux_RT_imediato|saida_MUX[20]~7_combout\ & ( (\REG_ID|DOUT\(94) & 
-- \UC_ULA|ULActrl[0]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000000000001010000111111110001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(94),
	datab => \REG_ID|ALT_INV_DOUT\(13),
	datac => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datae => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	dataf => \mux_RT_imediato|ALT_INV_saida_MUX[20]~7_combout\,
	combout => \ULA|saida[20]~68_combout\);

\ULA|saida[20]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[20]~69_combout\ = ( \ULA|saida[20]~68_combout\ ) # ( !\ULA|saida[20]~68_combout\ & ( (!\UC_ULA|ULActrl~7_combout\ & (\ULA|saida[13]~53_combout\ & ((\ULA|Add0~81_sumout\)))) # (\UC_ULA|ULActrl~7_combout\ & (((\ULA|saida[13]~53_combout\ & 
-- \ULA|Add0~81_sumout\)) # (\ULA|Add2~85_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_saida[13]~53_combout\,
	datac => \ULA|ALT_INV_Add2~85_sumout\,
	datad => \ULA|ALT_INV_Add0~81_sumout\,
	datae => \ULA|ALT_INV_saida[20]~68_combout\,
	combout => \ULA|saida[20]~69_combout\);

\ULA|Equal5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal5~6_combout\ = ( !\ULA|saida[14]~57_combout\ & ( (!\ULA|saida[20]~69_combout\ & (!\ULA|saida[19]~67_combout\ & (!\ULA|saida[15]~59_combout\ & !\ULA|saida[13]~55_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[20]~69_combout\,
	datab => \ULA|ALT_INV_saida[19]~67_combout\,
	datac => \ULA|ALT_INV_saida[15]~59_combout\,
	datad => \ULA|ALT_INV_saida[13]~55_combout\,
	datae => \ULA|ALT_INV_saida[14]~57_combout\,
	combout => \ULA|Equal5~6_combout\);

\ULA|saida[10]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[10]~41_combout\ = (!\REG_ID|DOUT\(84) & ((!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(52)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(25)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010000000000111001000000000011100100000000001110010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datac => \REG_ID|ALT_INV_DOUT\(52),
	datad => \REG_ID|ALT_INV_DOUT\(84),
	combout => \ULA|saida[10]~41_combout\);

\ULA|saida[10]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[10]~42_combout\ = ( \ULA|Add0~41_sumout\ & ( \ULA|saida[10]~41_combout\ & ( (\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13))))) ) ) ) # ( \ULA|Add0~41_sumout\ & ( 
-- !\ULA|saida[10]~41_combout\ & ( (!\UC_ULA|ULActrl[0]~4_combout\ & (\UC_ULA|ULActrl[1]~1_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13))))) # (\UC_ULA|ULActrl[0]~4_combout\ & (((!\UC_ULA|ULActrl~6_combout\)))) ) ) ) # ( 
-- !\ULA|Add0~41_sumout\ & ( !\ULA|saida[10]~41_combout\ & ( (\UC_ULA|ULActrl[0]~4_combout\ & !\UC_ULA|ULActrl~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001111110001000000000000000000000011000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datae => \ULA|ALT_INV_Add0~41_sumout\,
	dataf => \ULA|ALT_INV_saida[10]~41_combout\,
	combout => \ULA|saida[10]~42_combout\);

\ULA|saida[12]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[12]~101_combout\ = ( \ULA|Add2~53_sumout\ & ( \ULA|saida[12]~51_combout\ & ( (!\REG_ID|DOUT\(13) & (((!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\)) # (\UC_ULA|ULActrl~6_combout\))) # (\REG_ID|DOUT\(13) & 
-- (!\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( !\ULA|Add2~53_sumout\ & ( \ULA|saida[12]~51_combout\ & ( (!\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # 
-- (\REG_ID|DOUT\(13))))) ) ) ) # ( \ULA|Add2~53_sumout\ & ( !\ULA|saida[12]~51_combout\ & ( (!\REG_ID|DOUT\(13) & \UC_ULA|ULActrl~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101011000000010000001100000011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datae => \ULA|ALT_INV_Add2~53_sumout\,
	dataf => \ULA|ALT_INV_saida[12]~51_combout\,
	combout => \ULA|saida[12]~101_combout\);

\ULA|saida[10]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[10]~43_combout\ = (\REG_ID|DOUT\(84) & ((!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(52)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(25)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101100000000000110110000000000011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datac => \REG_ID|ALT_INV_DOUT\(52),
	datad => \REG_ID|ALT_INV_DOUT\(84),
	combout => \ULA|saida[10]~43_combout\);

\ULA|saida[10]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[10]~102_combout\ = ( \ULA|Add2~45_sumout\ & ( \ULA|saida[10]~43_combout\ & ( (!\REG_ID|DOUT\(13) & (((!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\)) # (\UC_ULA|ULActrl~6_combout\))) # (\REG_ID|DOUT\(13) & 
-- (!\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( !\ULA|Add2~45_sumout\ & ( \ULA|saida[10]~43_combout\ & ( (!\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # 
-- (\REG_ID|DOUT\(13))))) ) ) ) # ( \ULA|Add2~45_sumout\ & ( !\ULA|saida[10]~43_combout\ & ( (!\REG_ID|DOUT\(13) & \UC_ULA|ULActrl~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101011000000010000001100000011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datae => \ULA|ALT_INV_Add2~45_sumout\,
	dataf => \ULA|ALT_INV_saida[10]~43_combout\,
	combout => \ULA|saida[10]~102_combout\);

\ULA|saida[11]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[11]~103_combout\ = ( \ULA|Add2~49_sumout\ & ( \ULA|saida[11]~47_combout\ & ( (!\REG_ID|DOUT\(13) & (((!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\)) # (\UC_ULA|ULActrl~6_combout\))) # (\REG_ID|DOUT\(13) & 
-- (!\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( !\ULA|Add2~49_sumout\ & ( \ULA|saida[11]~47_combout\ & ( (!\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # 
-- (\REG_ID|DOUT\(13))))) ) ) ) # ( \ULA|Add2~49_sumout\ & ( !\ULA|saida[11]~47_combout\ & ( (!\REG_ID|DOUT\(13) & \UC_ULA|ULActrl~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101011000000010000001100000011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datae => \ULA|ALT_INV_Add2~49_sumout\,
	dataf => \ULA|ALT_INV_saida[11]~47_combout\,
	combout => \ULA|saida[11]~103_combout\);

\ULA|Equal5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal5~4_combout\ = ( !\ULA|saida[10]~102_combout\ & ( !\ULA|saida[11]~103_combout\ & ( (!\ULA|saida[10]~42_combout\ & (!\ULA|saida[11]~46_combout\ & (!\ULA|saida[12]~50_combout\ & !\ULA|saida[12]~101_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[10]~42_combout\,
	datab => \ULA|ALT_INV_saida[11]~46_combout\,
	datac => \ULA|ALT_INV_saida[12]~50_combout\,
	datad => \ULA|ALT_INV_saida[12]~101_combout\,
	datae => \ULA|ALT_INV_saida[10]~102_combout\,
	dataf => \ULA|ALT_INV_saida[11]~103_combout\,
	combout => \ULA|Equal5~4_combout\);

\ULA|saida[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[0]~0_combout\ = (\UC_ULA|ULActrl[1]~1_combout\ & (\UC_ULA|ULActrl[0]~4_combout\ & \UC_ULA|ULActrl~6_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datab => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	combout => \ULA|saida[0]~0_combout\);

\ULA|saida[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[0]~1_combout\ = ( \UC_ULA|ULActrl[0]~2_combout\ & ( \UC_ULA|ULActrl[0]~3_combout\ & ( ((!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(42)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(10)))) # (\REG_ID|DOUT\(74)) ) ) ) # ( !\UC_ULA|ULActrl[0]~2_combout\ & 
-- ( \UC_ULA|ULActrl[0]~3_combout\ & ( (\REG_ID|DOUT\(74) & ((!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(42)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(10))))) ) ) ) # ( \UC_ULA|ULActrl[0]~2_combout\ & ( !\UC_ULA|ULActrl[0]~3_combout\ & ( (\REG_ID|DOUT\(74) & 
-- ((!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(42)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(10))))) ) ) ) # ( !\UC_ULA|ULActrl[0]~2_combout\ & ( !\UC_ULA|ULActrl[0]~3_combout\ & ( (\REG_ID|DOUT\(74) & ((!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(42)))) # 
-- (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101100000000000110110001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(10),
	datac => \REG_ID|ALT_INV_DOUT\(42),
	datad => \REG_ID|ALT_INV_DOUT\(74),
	datae => \UC_ULA|ALT_INV_ULActrl[0]~2_combout\,
	dataf => \UC_ULA|ALT_INV_ULActrl[0]~3_combout\,
	combout => \ULA|saida[0]~1_combout\);

\ULA|saida[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[0]~2_combout\ = ( \ULA|Add0~1_sumout\ & ( \ULA|Add2~5_sumout\ & ( (!\UC_ULA|ULActrl[1]~1_combout\ & (((!\UC_ULA|ULActrl~6_combout\ & \ULA|saida[0]~1_combout\)))) # (\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\)) ) ) ) # ( 
-- !\ULA|Add0~1_sumout\ & ( \ULA|Add2~5_sumout\ & ( (!\UC_ULA|ULActrl[1]~1_combout\ & (((!\UC_ULA|ULActrl~6_combout\ & \ULA|saida[0]~1_combout\)))) # (\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & (\UC_ULA|ULActrl~6_combout\))) ) ) ) # ( 
-- \ULA|Add0~1_sumout\ & ( !\ULA|Add2~5_sumout\ & ( (!\UC_ULA|ULActrl~6_combout\ & ((!\UC_ULA|ULActrl[1]~1_combout\ & ((\ULA|saida[0]~1_combout\))) # (\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\)))) ) ) ) # ( !\ULA|Add0~1_sumout\ & ( 
-- !\ULA|Add2~5_sumout\ & ( (!\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl~6_combout\ & \ULA|saida[0]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000010000001110000000000100101001000100010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datab => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datad => \ULA|ALT_INV_saida[0]~1_combout\,
	datae => \ULA|ALT_INV_Add0~1_sumout\,
	dataf => \ULA|ALT_INV_Add2~5_sumout\,
	combout => \ULA|saida[0]~2_combout\);

\ULA|Equal5~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal5~12_combout\ = ( !\ULA|saida[22]~73_combout\ & ( !\ULA|saida[21]~71_combout\ & ( (!\ULA|saida[24]~77_combout\ & (!\ULA|saida[0]~2_combout\ & ((!\ULA|Add2~1_sumout\) # (!\ULA|saida[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[24]~77_combout\,
	datab => \ULA|ALT_INV_Add2~1_sumout\,
	datac => \ULA|ALT_INV_saida[0]~0_combout\,
	datad => \ULA|ALT_INV_saida[0]~2_combout\,
	datae => \ULA|ALT_INV_saida[22]~73_combout\,
	dataf => \ULA|ALT_INV_saida[21]~71_combout\,
	combout => \ULA|Equal5~12_combout\);

\ULA|Equal5~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal5~7_combout\ = ( \ULA|Equal5~4_combout\ & ( \ULA|Equal5~12_combout\ & ( (!\ULA|saida[31]~91_combout\ & (!\ULA|saida[26]~81_combout\ & (!\ULA|saida[25]~79_combout\ & \ULA|Equal5~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[31]~91_combout\,
	datab => \ULA|ALT_INV_saida[26]~81_combout\,
	datac => \ULA|ALT_INV_saida[25]~79_combout\,
	datad => \ULA|ALT_INV_Equal5~6_combout\,
	datae => \ULA|ALT_INV_Equal5~4_combout\,
	dataf => \ULA|ALT_INV_Equal5~12_combout\,
	combout => \ULA|Equal5~7_combout\);

\UC|palavraControle[13]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|palavraControle[13]~2_combout\ = ( \UC|Equal1~0_combout\ & ( (!\etapaBusca|DOUT\(58) & (\etapaBusca|DOUT\(61) & ((!\etapaBusca|DOUT\(63)) # (\UC|Equal3~0_combout\)))) ) ) # ( !\UC|Equal1~0_combout\ & ( (!\etapaBusca|DOUT\(58) & (\etapaBusca|DOUT\(61) 
-- & \UC|Equal3~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010001000000010001000000000001000100010000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \etapaBusca|ALT_INV_DOUT\(58),
	datab => \etapaBusca|ALT_INV_DOUT\(61),
	datac => \etapaBusca|ALT_INV_DOUT\(63),
	datad => \UC|ALT_INV_Equal3~0_combout\,
	datae => \UC|ALT_INV_Equal1~0_combout\,
	combout => \UC|palavraControle[13]~2_combout\);

\REG_ID|DOUT[149]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \UC|palavraControle[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(149));

\PC|DOUT[13]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \PC|DOUT[13]~0_combout\ = ( \ULA|Equal5~7_combout\ & ( \REG_ID|DOUT\(149) & ( (!\UC|Equal3~0_combout\ & (((!\ULA|Equal5~3_combout\) # (\REG_ID|DOUT\(150))) # (\UC|palavraControle[10]~0_combout\))) ) ) ) # ( !\ULA|Equal5~7_combout\ & ( \REG_ID|DOUT\(149) & 
-- ( !\UC|Equal3~0_combout\ ) ) ) # ( \ULA|Equal5~7_combout\ & ( !\REG_ID|DOUT\(149) & ( (!\UC|Equal3~0_combout\ & (((\REG_ID|DOUT\(150) & \ULA|Equal5~3_combout\)) # (\UC|palavraControle[10]~0_combout\))) ) ) ) # ( !\ULA|Equal5~7_combout\ & ( 
-- !\REG_ID|DOUT\(149) & ( (!\UC|Equal3~0_combout\ & \UC|palavraControle[10]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010101010101010101010101010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal3~0_combout\,
	datab => \UC|ALT_INV_palavraControle[10]~0_combout\,
	datac => \REG_ID|ALT_INV_DOUT\(150),
	datad => \ULA|ALT_INV_Equal5~3_combout\,
	datae => \ULA|ALT_INV_Equal5~7_combout\,
	dataf => \REG_ID|ALT_INV_DOUT\(149),
	combout => \PC|DOUT[13]~0_combout\);

\PC|DOUT[31]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \PC|DOUT[31]~1_combout\ = (!\UC|Equal3~0_combout\ & !\UC|palavraControle[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_Equal3~0_combout\,
	datab => \UC|ALT_INV_palavraControle[10]~0_combout\,
	combout => \PC|DOUT[31]~1_combout\);

\MUX_jump|saida_MUX[24]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[24]~24_combout\ = ( \PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~89_sumout\ ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somadorPC|Add0~113_sumout\ ) ) ) # ( 
-- \PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \etapaBusca|DOUT\(54) ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \REG_ID|DOUT\(98) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorPC|ALT_INV_Add0~113_sumout\,
	datab => \somador_somador|ALT_INV_Add0~89_sumout\,
	datac => \REG_ID|ALT_INV_DOUT\(98),
	datad => \etapaBusca|ALT_INV_DOUT\(54),
	datae => \PC|ALT_INV_DOUT[13]~0_combout\,
	dataf => \PC|ALT_INV_DOUT[31]~1_combout\,
	combout => \MUX_jump|saida_MUX[24]~24_combout\);

\PC|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(24));

\somadorPC|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~49_sumout\ = SUM(( \PC|DOUT\(8) ) + ( GND ) + ( \somadorPC|Add0~30\ ))
-- \somadorPC|Add0~50\ = CARRY(( \PC|DOUT\(8) ) + ( GND ) + ( \somadorPC|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(8),
	cin => \somadorPC|Add0~30\,
	sumout => \somadorPC|Add0~49_sumout\,
	cout => \somadorPC|Add0~50\);

\etapaBusca|DOUT[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~37_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(38));

\MUX_jump|saida_MUX[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[8]~8_combout\ = ( \PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~25_sumout\ ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somadorPC|Add0~49_sumout\ ) ) ) # ( \PC|DOUT[13]~0_combout\ 
-- & ( !\PC|DOUT[31]~1_combout\ & ( \etapaBusca|DOUT\(38) ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \REG_ID|DOUT\(82) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorPC|ALT_INV_Add0~49_sumout\,
	datab => \somador_somador|ALT_INV_Add0~25_sumout\,
	datac => \REG_ID|ALT_INV_DOUT\(82),
	datad => \etapaBusca|ALT_INV_DOUT\(38),
	datae => \PC|ALT_INV_DOUT[13]~0_combout\,
	dataf => \PC|ALT_INV_DOUT[31]~1_combout\,
	combout => \MUX_jump|saida_MUX[8]~8_combout\);

\PC|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(8));

\somadorPC|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~53_sumout\ = SUM(( \PC|DOUT\(9) ) + ( GND ) + ( \somadorPC|Add0~50\ ))
-- \somadorPC|Add0~54\ = CARRY(( \PC|DOUT\(9) ) + ( GND ) + ( \somadorPC|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(9),
	cin => \somadorPC|Add0~50\,
	sumout => \somadorPC|Add0~53_sumout\,
	cout => \somadorPC|Add0~54\);

\etapaBusca|DOUT[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(39));

\MUX_jump|saida_MUX[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[9]~9_combout\ = ( \PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~29_sumout\ ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somadorPC|Add0~53_sumout\ ) ) ) # ( \PC|DOUT[13]~0_combout\ 
-- & ( !\PC|DOUT[31]~1_combout\ & ( \etapaBusca|DOUT\(39) ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \REG_ID|DOUT\(83) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorPC|ALT_INV_Add0~53_sumout\,
	datab => \somador_somador|ALT_INV_Add0~29_sumout\,
	datac => \REG_ID|ALT_INV_DOUT\(83),
	datad => \etapaBusca|ALT_INV_DOUT\(39),
	datae => \PC|ALT_INV_DOUT[13]~0_combout\,
	dataf => \PC|ALT_INV_DOUT[31]~1_combout\,
	combout => \MUX_jump|saida_MUX[9]~9_combout\);

\PC|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(9));

\somadorPC|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~57_sumout\ = SUM(( \PC|DOUT\(10) ) + ( GND ) + ( \somadorPC|Add0~54\ ))
-- \somadorPC|Add0~58\ = CARRY(( \PC|DOUT\(10) ) + ( GND ) + ( \somadorPC|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(10),
	cin => \somadorPC|Add0~54\,
	sumout => \somadorPC|Add0~57_sumout\,
	cout => \somadorPC|Add0~58\);

\etapaBusca|DOUT[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~49_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(40));

\MUX_jump|saida_MUX[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[10]~10_combout\ = ( \PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~33_sumout\ ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somadorPC|Add0~57_sumout\ ) ) ) # ( 
-- \PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \etapaBusca|DOUT\(40) ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \REG_ID|DOUT\(84) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorPC|ALT_INV_Add0~57_sumout\,
	datab => \somador_somador|ALT_INV_Add0~33_sumout\,
	datac => \REG_ID|ALT_INV_DOUT\(84),
	datad => \etapaBusca|ALT_INV_DOUT\(40),
	datae => \PC|ALT_INV_DOUT[13]~0_combout\,
	dataf => \PC|ALT_INV_DOUT[31]~1_combout\,
	combout => \MUX_jump|saida_MUX[10]~10_combout\);

\PC|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(10));

\somadorPC|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~61_sumout\ = SUM(( \PC|DOUT\(11) ) + ( GND ) + ( \somadorPC|Add0~58\ ))
-- \somadorPC|Add0~62\ = CARRY(( \PC|DOUT\(11) ) + ( GND ) + ( \somadorPC|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(11),
	cin => \somadorPC|Add0~58\,
	sumout => \somadorPC|Add0~61_sumout\,
	cout => \somadorPC|Add0~62\);

\etapaBusca|DOUT[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~53_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(41));

\MUX_jump|saida_MUX[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[11]~11_combout\ = ( \PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~37_sumout\ ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somadorPC|Add0~61_sumout\ ) ) ) # ( 
-- \PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \etapaBusca|DOUT\(41) ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \REG_ID|DOUT\(85) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorPC|ALT_INV_Add0~61_sumout\,
	datab => \somador_somador|ALT_INV_Add0~37_sumout\,
	datac => \REG_ID|ALT_INV_DOUT\(85),
	datad => \etapaBusca|ALT_INV_DOUT\(41),
	datae => \PC|ALT_INV_DOUT[13]~0_combout\,
	dataf => \PC|ALT_INV_DOUT[31]~1_combout\,
	combout => \MUX_jump|saida_MUX[11]~11_combout\);

\PC|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(11));

\somadorPC|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~65_sumout\ = SUM(( \PC|DOUT\(12) ) + ( GND ) + ( \somadorPC|Add0~62\ ))
-- \somadorPC|Add0~66\ = CARRY(( \PC|DOUT\(12) ) + ( GND ) + ( \somadorPC|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(12),
	cin => \somadorPC|Add0~62\,
	sumout => \somadorPC|Add0~65_sumout\,
	cout => \somadorPC|Add0~66\);

\etapaBusca|DOUT[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~57_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(42));

\MUX_jump|saida_MUX[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[12]~12_combout\ = ( \PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~41_sumout\ ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somadorPC|Add0~65_sumout\ ) ) ) # ( 
-- \PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \etapaBusca|DOUT\(42) ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \REG_ID|DOUT\(86) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorPC|ALT_INV_Add0~65_sumout\,
	datab => \somador_somador|ALT_INV_Add0~41_sumout\,
	datac => \REG_ID|ALT_INV_DOUT\(86),
	datad => \etapaBusca|ALT_INV_DOUT\(42),
	datae => \PC|ALT_INV_DOUT[13]~0_combout\,
	dataf => \PC|ALT_INV_DOUT[31]~1_combout\,
	combout => \MUX_jump|saida_MUX[12]~12_combout\);

\PC|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(12));

\somadorPC|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~69_sumout\ = SUM(( \PC|DOUT\(13) ) + ( GND ) + ( \somadorPC|Add0~66\ ))
-- \somadorPC|Add0~70\ = CARRY(( \PC|DOUT\(13) ) + ( GND ) + ( \somadorPC|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(13),
	cin => \somadorPC|Add0~66\,
	sumout => \somadorPC|Add0~69_sumout\,
	cout => \somadorPC|Add0~70\);

\etapaBusca|DOUT[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~61_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(43));

\MUX_jump|saida_MUX[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[13]~13_combout\ = ( \PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~45_sumout\ ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somadorPC|Add0~69_sumout\ ) ) ) # ( 
-- \PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \etapaBusca|DOUT\(43) ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \REG_ID|DOUT\(87) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorPC|ALT_INV_Add0~69_sumout\,
	datab => \somador_somador|ALT_INV_Add0~45_sumout\,
	datac => \REG_ID|ALT_INV_DOUT\(87),
	datad => \etapaBusca|ALT_INV_DOUT\(43),
	datae => \PC|ALT_INV_DOUT[13]~0_combout\,
	dataf => \PC|ALT_INV_DOUT[31]~1_combout\,
	combout => \MUX_jump|saida_MUX[13]~13_combout\);

\PC|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(13));

\somadorPC|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~73_sumout\ = SUM(( \PC|DOUT\(14) ) + ( GND ) + ( \somadorPC|Add0~70\ ))
-- \somadorPC|Add0~74\ = CARRY(( \PC|DOUT\(14) ) + ( GND ) + ( \somadorPC|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(14),
	cin => \somadorPC|Add0~70\,
	sumout => \somadorPC|Add0~73_sumout\,
	cout => \somadorPC|Add0~74\);

\somadorPC|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~77_sumout\ = SUM(( \PC|DOUT\(15) ) + ( GND ) + ( \somadorPC|Add0~74\ ))
-- \somadorPC|Add0~78\ = CARRY(( \PC|DOUT\(15) ) + ( GND ) + ( \somadorPC|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(15),
	cin => \somadorPC|Add0~74\,
	sumout => \somadorPC|Add0~77_sumout\,
	cout => \somadorPC|Add0~78\);

\somadorPC|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~81_sumout\ = SUM(( \PC|DOUT\(16) ) + ( GND ) + ( \somadorPC|Add0~78\ ))
-- \somadorPC|Add0~82\ = CARRY(( \PC|DOUT\(16) ) + ( GND ) + ( \somadorPC|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(16),
	cin => \somadorPC|Add0~78\,
	sumout => \somadorPC|Add0~81_sumout\,
	cout => \somadorPC|Add0~82\);

\somadorPC|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~85_sumout\ = SUM(( \PC|DOUT\(17) ) + ( GND ) + ( \somadorPC|Add0~82\ ))
-- \somadorPC|Add0~86\ = CARRY(( \PC|DOUT\(17) ) + ( GND ) + ( \somadorPC|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(17),
	cin => \somadorPC|Add0~82\,
	sumout => \somadorPC|Add0~85_sumout\,
	cout => \somadorPC|Add0~86\);

\somadorPC|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~89_sumout\ = SUM(( \PC|DOUT\(18) ) + ( GND ) + ( \somadorPC|Add0~86\ ))
-- \somadorPC|Add0~90\ = CARRY(( \PC|DOUT\(18) ) + ( GND ) + ( \somadorPC|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(18),
	cin => \somadorPC|Add0~86\,
	sumout => \somadorPC|Add0~89_sumout\,
	cout => \somadorPC|Add0~90\);

\somadorPC|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~93_sumout\ = SUM(( \PC|DOUT\(19) ) + ( GND ) + ( \somadorPC|Add0~90\ ))
-- \somadorPC|Add0~94\ = CARRY(( \PC|DOUT\(19) ) + ( GND ) + ( \somadorPC|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(19),
	cin => \somadorPC|Add0~90\,
	sumout => \somadorPC|Add0~93_sumout\,
	cout => \somadorPC|Add0~94\);

\somadorPC|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~97_sumout\ = SUM(( \PC|DOUT\(20) ) + ( GND ) + ( \somadorPC|Add0~94\ ))
-- \somadorPC|Add0~98\ = CARRY(( \PC|DOUT\(20) ) + ( GND ) + ( \somadorPC|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(20),
	cin => \somadorPC|Add0~94\,
	sumout => \somadorPC|Add0~97_sumout\,
	cout => \somadorPC|Add0~98\);

\somadorPC|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~101_sumout\ = SUM(( \PC|DOUT\(21) ) + ( GND ) + ( \somadorPC|Add0~98\ ))
-- \somadorPC|Add0~102\ = CARRY(( \PC|DOUT\(21) ) + ( GND ) + ( \somadorPC|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(21),
	cin => \somadorPC|Add0~98\,
	sumout => \somadorPC|Add0~101_sumout\,
	cout => \somadorPC|Add0~102\);

\somadorPC|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~105_sumout\ = SUM(( \PC|DOUT\(22) ) + ( GND ) + ( \somadorPC|Add0~102\ ))
-- \somadorPC|Add0~106\ = CARRY(( \PC|DOUT\(22) ) + ( GND ) + ( \somadorPC|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(22),
	cin => \somadorPC|Add0~102\,
	sumout => \somadorPC|Add0~105_sumout\,
	cout => \somadorPC|Add0~106\);

\somadorPC|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~109_sumout\ = SUM(( \PC|DOUT\(23) ) + ( GND ) + ( \somadorPC|Add0~106\ ))
-- \somadorPC|Add0~110\ = CARRY(( \PC|DOUT\(23) ) + ( GND ) + ( \somadorPC|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(23),
	cin => \somadorPC|Add0~106\,
	sumout => \somadorPC|Add0~109_sumout\,
	cout => \somadorPC|Add0~110\);

\somadorPC|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~113_sumout\ = SUM(( \PC|DOUT\(24) ) + ( GND ) + ( \somadorPC|Add0~110\ ))
-- \somadorPC|Add0~114\ = CARRY(( \PC|DOUT\(24) ) + ( GND ) + ( \somadorPC|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(24),
	cin => \somadorPC|Add0~110\,
	sumout => \somadorPC|Add0~113_sumout\,
	cout => \somadorPC|Add0~114\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(64));

\bancoRegistrador|registrador_rtl_0_bypass[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[26]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(63));

\bancoRegistrador|saidaA[26]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[26]~26_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(63) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(64)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(63) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(64)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a26~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(64),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(63),
	combout => \bancoRegistrador|saidaA[26]~26_combout\);

\REG_ID|DOUT[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(100));

\ULA|Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~89_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(63)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(95) ) + ( \ULA|Add2~86\ ))
-- \ULA|Add2~90\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(63)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(95) ) + ( \ULA|Add2~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(63),
	dataf => \REG_ID|ALT_INV_DOUT\(95),
	cin => \ULA|Add2~86\,
	sumout => \ULA|Add2~89_sumout\,
	cout => \ULA|Add2~90\);

\ULA|Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~93_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(64)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(96) ) + ( \ULA|Add2~90\ ))
-- \ULA|Add2~94\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(64)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(96) ) + ( \ULA|Add2~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(64),
	dataf => \REG_ID|ALT_INV_DOUT\(96),
	cin => \ULA|Add2~90\,
	sumout => \ULA|Add2~93_sumout\,
	cout => \ULA|Add2~94\);

\ULA|Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~97_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(65)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(97) ) + ( \ULA|Add2~94\ ))
-- \ULA|Add2~98\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(65)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(97) ) + ( \ULA|Add2~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(65),
	dataf => \REG_ID|ALT_INV_DOUT\(97),
	cin => \ULA|Add2~94\,
	sumout => \ULA|Add2~97_sumout\,
	cout => \ULA|Add2~98\);

\ULA|Add2~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~101_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(66)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(98) ) + ( \ULA|Add2~98\ ))
-- \ULA|Add2~102\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(66)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(98) ) + ( \ULA|Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(66),
	dataf => \REG_ID|ALT_INV_DOUT\(98),
	cin => \ULA|Add2~98\,
	sumout => \ULA|Add2~101_sumout\,
	cout => \ULA|Add2~102\);

\ULA|Add2~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~105_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(67)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(99) ) + ( \ULA|Add2~102\ ))
-- \ULA|Add2~106\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(67)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(99) ) + ( \ULA|Add2~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(67),
	dataf => \REG_ID|ALT_INV_DOUT\(99),
	cin => \ULA|Add2~102\,
	sumout => \ULA|Add2~105_sumout\,
	cout => \ULA|Add2~106\);

\ULA|Add2~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~109_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(68)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(100) ) + ( \ULA|Add2~106\ ))
-- \ULA|Add2~110\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(68)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(100) ) + ( \ULA|Add2~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(68),
	dataf => \REG_ID|ALT_INV_DOUT\(100),
	cin => \ULA|Add2~106\,
	sumout => \ULA|Add2~109_sumout\,
	cout => \ULA|Add2~110\);

\ULA|Add2~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~113_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(69)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(101) ) + ( \ULA|Add2~110\ ))
-- \ULA|Add2~114\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(69)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(101) ) + ( \ULA|Add2~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(69),
	dataf => \REG_ID|ALT_INV_DOUT\(101),
	cin => \ULA|Add2~110\,
	sumout => \ULA|Add2~113_sumout\,
	cout => \ULA|Add2~114\);

\ULA|Add2~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~117_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(70)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(102) ) + ( \ULA|Add2~114\ ))
-- \ULA|Add2~118\ = CARRY(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(70)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(102) ) + ( \ULA|Add2~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(70),
	dataf => \REG_ID|ALT_INV_DOUT\(102),
	cin => \ULA|Add2~114\,
	sumout => \ULA|Add2~117_sumout\,
	cout => \ULA|Add2~118\);

\mux_RT_imediato|saida_MUX[29]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_RT_imediato|saida_MUX[29]~16_combout\ = (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(71)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datac => \REG_ID|ALT_INV_DOUT\(71),
	combout => \mux_RT_imediato|saida_MUX[29]~16_combout\);

\ULA|saida[29]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[29]~86_combout\ = ( \UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[29]~16_combout\ & ( (\REG_ID|DOUT\(103) & (\REG_ID|DOUT\(13) & (!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( 
-- !\UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[29]~16_combout\ & ( ((\REG_ID|DOUT\(103) & !\UC_ULA|ULActrl[1]~1_combout\)) # (\UC_ULA|ULActrl[0]~4_combout\) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ & ( !\mux_RT_imediato|saida_MUX[29]~16_combout\ 
-- & ( (\REG_ID|DOUT\(103) & \UC_ULA|ULActrl[0]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000000000001010000111111110001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(103),
	datab => \REG_ID|ALT_INV_DOUT\(13),
	datac => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datae => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	dataf => \mux_RT_imediato|ALT_INV_saida_MUX[29]~16_combout\,
	combout => \ULA|saida[29]~86_combout\);

\ULA|saida[29]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[29]~87_combout\ = ( \ULA|saida[29]~86_combout\ ) # ( !\ULA|saida[29]~86_combout\ & ( (!\UC_ULA|ULActrl~7_combout\ & (\ULA|saida[13]~53_combout\ & ((\ULA|Add0~117_sumout\)))) # (\UC_ULA|ULActrl~7_combout\ & (((\ULA|saida[13]~53_combout\ & 
-- \ULA|Add0~117_sumout\)) # (\ULA|Add2~121_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_saida[13]~53_combout\,
	datac => \ULA|ALT_INV_Add2~121_sumout\,
	datad => \ULA|ALT_INV_Add0~117_sumout\,
	datae => \ULA|ALT_INV_saida[29]~86_combout\,
	combout => \ULA|saida[29]~87_combout\);

\REG_EX|DOUT[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[29]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(66));

\REG_MEM|DOUT[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(66),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(34));

\REG_EX|DOUT[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(71),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(34));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 29,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

\MUX_LUI|saida_MUX[26]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[26]~34_combout\ = ( !\REG_MEM|DOUT\(2) & ( (!\UC|Equal5~0_combout\ & (((!\REG_MEM|DOUT\(1) & (\REG_MEM|DOUT\(98))) # (\REG_MEM|DOUT\(1) & ((\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a29~portbdataout\)))))) # (\UC|Equal5~0_combout\ 
-- & (((\ROM_mips|memROM~5_combout\)))) ) ) # ( \REG_MEM|DOUT\(2) & ( ((!\UC|Equal5~0_combout\ & (((\REG_MEM|DOUT\(34) & !\REG_MEM|DOUT\(1))))) # (\UC|Equal5~0_combout\ & (\ROM_mips|memROM~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100110011000011110011001100001111001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(98),
	datab => \ROM_mips|ALT_INV_memROM~5_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(34),
	datad => \UC|ALT_INV_Equal5~0_combout\,
	datae => \REG_MEM|ALT_INV_DOUT\(2),
	dataf => \REG_MEM|ALT_INV_DOUT\(1),
	datag => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a29~portbdataout\,
	combout => \MUX_LUI|saida_MUX[26]~34_combout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(64));

\bancoRegistrador|registrador_rtl_1_bypass[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[26]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(63));

\bancoRegistrador|saidaB[26]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[26]~26_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(63) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(64)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(63) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(64)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a26~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(64),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(63),
	combout => \bancoRegistrador|saidaB[26]~26_combout\);

\REG_ID|DOUT[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(68));

\mux_RT_imediato|saida_MUX[26]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_RT_imediato|saida_MUX[26]~13_combout\ = (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(68)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datac => \REG_ID|ALT_INV_DOUT\(68),
	combout => \mux_RT_imediato|saida_MUX[26]~13_combout\);

\ULA|saida[26]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[26]~80_combout\ = ( \UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[26]~13_combout\ & ( (\REG_ID|DOUT\(100) & (\REG_ID|DOUT\(13) & (!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( 
-- !\UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[26]~13_combout\ & ( ((\REG_ID|DOUT\(100) & !\UC_ULA|ULActrl[1]~1_combout\)) # (\UC_ULA|ULActrl[0]~4_combout\) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ & ( !\mux_RT_imediato|saida_MUX[26]~13_combout\ 
-- & ( (\REG_ID|DOUT\(100) & \UC_ULA|ULActrl[0]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000000000001010000111111110001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(100),
	datab => \REG_ID|ALT_INV_DOUT\(13),
	datac => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datae => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	dataf => \mux_RT_imediato|ALT_INV_saida_MUX[26]~13_combout\,
	combout => \ULA|saida[26]~80_combout\);

\ULA|saida[26]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[26]~81_combout\ = ( \ULA|saida[26]~80_combout\ ) # ( !\ULA|saida[26]~80_combout\ & ( (!\UC_ULA|ULActrl~7_combout\ & (\ULA|saida[13]~53_combout\ & ((\ULA|Add0~105_sumout\)))) # (\UC_ULA|ULActrl~7_combout\ & (((\ULA|saida[13]~53_combout\ & 
-- \ULA|Add0~105_sumout\)) # (\ULA|Add2~109_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_saida[13]~53_combout\,
	datac => \ULA|ALT_INV_Add2~109_sumout\,
	datad => \ULA|ALT_INV_Add0~105_sumout\,
	datae => \ULA|ALT_INV_saida[26]~80_combout\,
	combout => \ULA|saida[26]~81_combout\);

\REG_EX|DOUT[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[26]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(63));

\REG_MEM|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(63),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(31));

\REG_EX|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(68),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(31));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

\MUX_LUI|saida_MUX[23]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[23]~46_combout\ = ( !\REG_MEM|DOUT\(2) & ( (!\UC|Equal5~0_combout\ & (((!\REG_MEM|DOUT\(1) & (\REG_MEM|DOUT\(95))) # (\REG_MEM|DOUT\(1) & ((\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a26~portbdataout\)))))) # (\UC|Equal5~0_combout\ 
-- & (((\ROM_mips|memROM~5_combout\)))) ) ) # ( \REG_MEM|DOUT\(2) & ( ((!\UC|Equal5~0_combout\ & (((\REG_MEM|DOUT\(31) & !\REG_MEM|DOUT\(1))))) # (\UC|Equal5~0_combout\ & (\ROM_mips|memROM~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100110011000011110011001100001111001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(95),
	datab => \ROM_mips|ALT_INV_memROM~5_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(31),
	datad => \UC|ALT_INV_Equal5~0_combout\,
	datae => \REG_MEM|ALT_INV_DOUT\(2),
	dataf => \REG_MEM|ALT_INV_DOUT\(1),
	datag => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a26~portbdataout\,
	combout => \MUX_LUI|saida_MUX[23]~46_combout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(58));

\bancoRegistrador|registrador_rtl_0_bypass[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[23]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(57));

\bancoRegistrador|saidaA[23]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[23]~23_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(57) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(58)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(57) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(58)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a23~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(58),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(57),
	combout => \bancoRegistrador|saidaA[23]~23_combout\);

\REG_ID|DOUT[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(97));

\etapaBusca|DOUT[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~101_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(53));

\MUX_jump|saida_MUX[23]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[23]~23_combout\ = ( \PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~85_sumout\ ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somadorPC|Add0~109_sumout\ ) ) ) # ( 
-- \PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \etapaBusca|DOUT\(53) ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \REG_ID|DOUT\(97) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorPC|ALT_INV_Add0~109_sumout\,
	datab => \somador_somador|ALT_INV_Add0~85_sumout\,
	datac => \REG_ID|ALT_INV_DOUT\(97),
	datad => \etapaBusca|ALT_INV_DOUT\(53),
	datae => \PC|ALT_INV_DOUT[13]~0_combout\,
	dataf => \PC|ALT_INV_DOUT[31]~1_combout\,
	combout => \MUX_jump|saida_MUX[23]~23_combout\);

\PC|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(23));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(56));

\bancoRegistrador|registrador_rtl_0_bypass[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[22]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(55));

\bancoRegistrador|saidaA[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[22]~22_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(55) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(56)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(55) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(56)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a22~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(56),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(55),
	combout => \bancoRegistrador|saidaA[22]~22_combout\);

\REG_ID|DOUT[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(96));

\MUX_jump|saida_MUX[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[22]~22_combout\ = ( \PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~81_sumout\ ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somadorPC|Add0~105_sumout\ ) ) ) # ( 
-- \PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \etapaBusca|DOUT\(52) ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \REG_ID|DOUT\(96) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorPC|ALT_INV_Add0~105_sumout\,
	datab => \somador_somador|ALT_INV_Add0~81_sumout\,
	datac => \REG_ID|ALT_INV_DOUT\(96),
	datad => \etapaBusca|ALT_INV_DOUT\(52),
	datae => \PC|ALT_INV_DOUT[13]~0_combout\,
	dataf => \PC|ALT_INV_DOUT[31]~1_combout\,
	combout => \MUX_jump|saida_MUX[22]~22_combout\);

\PC|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(22));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(54));

\bancoRegistrador|registrador_rtl_0_bypass[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[21]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(53));

\bancoRegistrador|saidaA[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[21]~21_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(53) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(54)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(53) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(54)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a21~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(54),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(53),
	combout => \bancoRegistrador|saidaA[21]~21_combout\);

\REG_ID|DOUT[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(95));

\MUX_jump|saida_MUX[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[21]~21_combout\ = ( \PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~77_sumout\ ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somadorPC|Add0~101_sumout\ ) ) ) # ( 
-- \PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \etapaBusca|DOUT\(51) ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \REG_ID|DOUT\(95) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorPC|ALT_INV_Add0~101_sumout\,
	datab => \somador_somador|ALT_INV_Add0~77_sumout\,
	datac => \REG_ID|ALT_INV_DOUT\(95),
	datad => \etapaBusca|ALT_INV_DOUT\(51),
	datae => \PC|ALT_INV_DOUT[13]~0_combout\,
	dataf => \PC|ALT_INV_DOUT[31]~1_combout\,
	combout => \MUX_jump|saida_MUX[21]~21_combout\);

\PC|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(21));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(44));

\bancoRegistrador|registrador_rtl_0_bypass[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[16]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(43));

\bancoRegistrador|saidaA[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[16]~16_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(43) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(44)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(43) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(44)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a16~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(44),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(43),
	combout => \bancoRegistrador|saidaA[16]~16_combout\);

\REG_ID|DOUT[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(90));

\MUX_jump|saida_MUX[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[16]~16_combout\ = ( \PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~57_sumout\ ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somadorPC|Add0~81_sumout\ ) ) ) # ( 
-- \PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \etapaBusca|DOUT\(46) ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \REG_ID|DOUT\(90) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorPC|ALT_INV_Add0~81_sumout\,
	datab => \somador_somador|ALT_INV_Add0~57_sumout\,
	datac => \REG_ID|ALT_INV_DOUT\(90),
	datad => \etapaBusca|ALT_INV_DOUT\(46),
	datae => \PC|ALT_INV_DOUT[13]~0_combout\,
	dataf => \PC|ALT_INV_DOUT[31]~1_combout\,
	combout => \MUX_jump|saida_MUX[16]~16_combout\);

\PC|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(16));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(50));

\bancoRegistrador|registrador_rtl_1_bypass[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[19]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(49));

\bancoRegistrador|saidaB[19]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[19]~19_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(49) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(50)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(49) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(50)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a19~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(50),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(49),
	combout => \bancoRegistrador|saidaB[19]~19_combout\);

\REG_ID|DOUT[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(61));

\mux_RT_imediato|saida_MUX[19]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_RT_imediato|saida_MUX[19]~6_combout\ = (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(61)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datac => \REG_ID|ALT_INV_DOUT\(61),
	combout => \mux_RT_imediato|saida_MUX[19]~6_combout\);

\ULA|saida[19]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[19]~66_combout\ = ( \UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[19]~6_combout\ & ( (\REG_ID|DOUT\(93) & (\REG_ID|DOUT\(13) & (!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ 
-- & ( \mux_RT_imediato|saida_MUX[19]~6_combout\ & ( ((\REG_ID|DOUT\(93) & !\UC_ULA|ULActrl[1]~1_combout\)) # (\UC_ULA|ULActrl[0]~4_combout\) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ & ( !\mux_RT_imediato|saida_MUX[19]~6_combout\ & ( (\REG_ID|DOUT\(93) & 
-- \UC_ULA|ULActrl[0]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000000000001010000111111110001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(93),
	datab => \REG_ID|ALT_INV_DOUT\(13),
	datac => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datae => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	dataf => \mux_RT_imediato|ALT_INV_saida_MUX[19]~6_combout\,
	combout => \ULA|saida[19]~66_combout\);

\ULA|saida[19]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[19]~67_combout\ = ( \ULA|saida[19]~66_combout\ ) # ( !\ULA|saida[19]~66_combout\ & ( (!\UC_ULA|ULActrl~7_combout\ & (\ULA|saida[13]~53_combout\ & ((\ULA|Add0~77_sumout\)))) # (\UC_ULA|ULActrl~7_combout\ & (((\ULA|saida[13]~53_combout\ & 
-- \ULA|Add0~77_sumout\)) # (\ULA|Add2~81_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_saida[13]~53_combout\,
	datac => \ULA|ALT_INV_Add2~81_sumout\,
	datad => \ULA|ALT_INV_Add0~77_sumout\,
	datae => \ULA|ALT_INV_saida[19]~66_combout\,
	combout => \ULA|saida[19]~67_combout\);

\REG_EX|DOUT[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[19]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(56));

\REG_MEM|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(56),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(24));

\REG_EX|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(61),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(24));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

\MUX_LUI|saida_MUX[16]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[16]~70_combout\ = ( !\REG_MEM|DOUT\(2) & ( (!\UC|Equal5~0_combout\ & (((!\REG_MEM|DOUT\(1) & (\REG_MEM|DOUT\(88))) # (\REG_MEM|DOUT\(1) & ((\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a19~portbdataout\)))))) # (\UC|Equal5~0_combout\ 
-- & (((\ROM_mips|memROM~21_combout\)))) ) ) # ( \REG_MEM|DOUT\(2) & ( ((!\UC|Equal5~0_combout\ & (((\REG_MEM|DOUT\(24) & !\REG_MEM|DOUT\(1))))) # (\UC|Equal5~0_combout\ & (\ROM_mips|memROM~21_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100110011000011110011001100001111001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(88),
	datab => \ROM_mips|ALT_INV_memROM~21_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(24),
	datad => \UC|ALT_INV_Equal5~0_combout\,
	datae => \REG_MEM|ALT_INV_DOUT\(2),
	dataf => \REG_MEM|ALT_INV_DOUT\(1),
	datag => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a19~portbdataout\,
	combout => \MUX_LUI|saida_MUX[16]~70_combout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(44));

\bancoRegistrador|registrador_rtl_1_bypass[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[16]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(43));

\bancoRegistrador|saidaB[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[16]~16_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(43) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(44)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(43) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(44)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a16~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(44),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(43),
	combout => \bancoRegistrador|saidaB[16]~16_combout\);

\REG_ID|DOUT[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(58));

\REG_EX|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(58),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(21));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

\REG_EX|DOUT[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(122),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(85));

\REG_MEM|DOUT[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(85),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(85));

\REG_EX|DOUT[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[16]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(53));

\REG_MEM|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(53),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(21));

\MUX_LUI|saida_MUX[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[13]~13_combout\ = ( \REG_MEM|DOUT\(85) & ( \REG_MEM|DOUT\(21) & ( (!\UC|Equal5~0_combout\ & ((!\REG_MEM|DOUT\(1)) # ((!\REG_MEM|DOUT\(2) & \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a16~portbdataout\)))) ) ) ) # ( 
-- !\REG_MEM|DOUT\(85) & ( \REG_MEM|DOUT\(21) & ( (!\UC|Equal5~0_combout\ & ((!\REG_MEM|DOUT\(1) & (\REG_MEM|DOUT\(2))) # (\REG_MEM|DOUT\(1) & (!\REG_MEM|DOUT\(2) & \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a16~portbdataout\)))) ) ) ) # ( 
-- \REG_MEM|DOUT\(85) & ( !\REG_MEM|DOUT\(21) & ( (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & ((!\REG_MEM|DOUT\(1)) # (\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a16~portbdataout\)))) ) ) ) # ( !\REG_MEM|DOUT\(85) & ( !\REG_MEM|DOUT\(21) & ( 
-- (\REG_MEM|DOUT\(1) & (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a16~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000100000001100000000001000010010001000100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(1),
	datab => \UC|ALT_INV_Equal5~0_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(2),
	datad => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a16~portbdataout\,
	datae => \REG_MEM|ALT_INV_DOUT\(85),
	dataf => \REG_MEM|ALT_INV_DOUT\(21),
	combout => \MUX_LUI|saida_MUX[13]~13_combout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(38));

\bancoRegistrador|registrador_rtl_1_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(37));

\bancoRegistrador|saidaB[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[13]~13_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(37) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(38)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(37) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(38)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a13~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(38),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(37),
	combout => \bancoRegistrador|saidaB[13]~13_combout\);

\REG_ID|DOUT[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(55));

\mux_RT_imediato|saida_MUX[13]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_RT_imediato|saida_MUX[13]~0_combout\ = (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(55)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(25)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(25),
	datac => \REG_ID|ALT_INV_DOUT\(55),
	combout => \mux_RT_imediato|saida_MUX[13]~0_combout\);

\ULA|saida[13]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[13]~54_combout\ = ( \UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[13]~0_combout\ & ( (\REG_ID|DOUT\(87) & (\REG_ID|DOUT\(13) & (!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ 
-- & ( \mux_RT_imediato|saida_MUX[13]~0_combout\ & ( ((\REG_ID|DOUT\(87) & !\UC_ULA|ULActrl[1]~1_combout\)) # (\UC_ULA|ULActrl[0]~4_combout\) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ & ( !\mux_RT_imediato|saida_MUX[13]~0_combout\ & ( (\REG_ID|DOUT\(87) & 
-- \UC_ULA|ULActrl[0]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000000000001010000111111110001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(87),
	datab => \REG_ID|ALT_INV_DOUT\(13),
	datac => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datae => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	dataf => \mux_RT_imediato|ALT_INV_saida_MUX[13]~0_combout\,
	combout => \ULA|saida[13]~54_combout\);

\ULA|saida[13]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[13]~55_combout\ = ( \ULA|saida[13]~54_combout\ ) # ( !\ULA|saida[13]~54_combout\ & ( (!\UC_ULA|ULActrl~7_combout\ & (((\ULA|Add0~53_sumout\ & \ULA|saida[13]~53_combout\)))) # (\UC_ULA|ULActrl~7_combout\ & (((\ULA|Add0~53_sumout\ & 
-- \ULA|saida[13]~53_combout\)) # (\ULA|Add2~57_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011111111111111111111100010001000111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_Add2~57_sumout\,
	datac => \ULA|ALT_INV_Add0~53_sumout\,
	datad => \ULA|ALT_INV_saida[13]~53_combout\,
	datae => \ULA|ALT_INV_saida[13]~54_combout\,
	combout => \ULA|saida[13]~55_combout\);

\REG_EX|DOUT[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[13]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(50));

\REG_MEM|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(50),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(18));

\REG_EX|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(55),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(18));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

\MUX_LUI|saida_MUX[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[10]~10_combout\ = ( \REG_MEM|DOUT\(18) & ( \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a13~portbdataout\ & ( (!\UC|Equal5~0_combout\ & ((!\REG_MEM|DOUT\(1) & ((\REG_MEM|DOUT\(84)) # (\REG_MEM|DOUT\(2)))) # (\REG_MEM|DOUT\(1) & 
-- (!\REG_MEM|DOUT\(2))))) ) ) ) # ( !\REG_MEM|DOUT\(18) & ( \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a13~portbdataout\ & ( (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & ((\REG_MEM|DOUT\(84)) # (\REG_MEM|DOUT\(1))))) ) ) ) # ( \REG_MEM|DOUT\(18) & ( 
-- !\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a13~portbdataout\ & ( (!\REG_MEM|DOUT\(1) & (!\UC|Equal5~0_combout\ & ((\REG_MEM|DOUT\(84)) # (\REG_MEM|DOUT\(2))))) ) ) ) # ( !\REG_MEM|DOUT\(18) & ( 
-- !\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a13~portbdataout\ & ( (!\REG_MEM|DOUT\(1) & (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & \REG_MEM|DOUT\(84)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000010001000100001000000110000000100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(1),
	datab => \UC|ALT_INV_Equal5~0_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(2),
	datad => \REG_MEM|ALT_INV_DOUT\(84),
	datae => \REG_MEM|ALT_INV_DOUT\(18),
	dataf => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a13~portbdataout\,
	combout => \MUX_LUI|saida_MUX[10]~10_combout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(32));

\bancoRegistrador|registrador_rtl_1_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(31));

\bancoRegistrador|saidaB[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[10]~10_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(31) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(32)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(31) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(32)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a10~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(32),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(31),
	combout => \bancoRegistrador|saidaB[10]~10_combout\);

\REG_ID|DOUT[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(52));

\ULA|saida[10]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[10]~44_combout\ = ( \ULA|saida[10]~43_combout\ & ( (((\UC_ULA|ULActrl~7_combout\ & \ULA|Add2~45_sumout\)) # (\ULA|saida[1]~6_combout\)) # (\ULA|saida[10]~42_combout\) ) ) # ( !\ULA|saida[10]~43_combout\ & ( ((\UC_ULA|ULActrl~7_combout\ & 
-- \ULA|Add2~45_sumout\)) # (\ULA|saida[10]~42_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111111111111100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_Add2~45_sumout\,
	datac => \ULA|ALT_INV_saida[10]~42_combout\,
	datad => \ULA|ALT_INV_saida[1]~6_combout\,
	datae => \ULA|ALT_INV_saida[10]~43_combout\,
	combout => \ULA|saida[10]~44_combout\);

\REG_EX|DOUT[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(47));

\REG_MEM|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(47),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(15));

\REG_EX|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(52),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(15));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

\MUX_LUI|saida_MUX[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[7]~7_combout\ = ( \REG_MEM|DOUT\(15) & ( \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a10~portbdataout\ & ( (!\UC|Equal5~0_combout\ & ((!\REG_MEM|DOUT\(1) & ((\REG_MEM|DOUT\(84)) # (\REG_MEM|DOUT\(2)))) # (\REG_MEM|DOUT\(1) & 
-- (!\REG_MEM|DOUT\(2))))) ) ) ) # ( !\REG_MEM|DOUT\(15) & ( \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a10~portbdataout\ & ( (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & ((\REG_MEM|DOUT\(84)) # (\REG_MEM|DOUT\(1))))) ) ) ) # ( \REG_MEM|DOUT\(15) & ( 
-- !\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a10~portbdataout\ & ( (!\REG_MEM|DOUT\(1) & (!\UC|Equal5~0_combout\ & ((\REG_MEM|DOUT\(84)) # (\REG_MEM|DOUT\(2))))) ) ) ) # ( !\REG_MEM|DOUT\(15) & ( 
-- !\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a10~portbdataout\ & ( (!\REG_MEM|DOUT\(1) & (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & \REG_MEM|DOUT\(84)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000010001000100001000000110000000100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(1),
	datab => \UC|ALT_INV_Equal5~0_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(2),
	datad => \REG_MEM|ALT_INV_DOUT\(84),
	datae => \REG_MEM|ALT_INV_DOUT\(15),
	dataf => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a10~portbdataout\,
	combout => \MUX_LUI|saida_MUX[7]~7_combout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(26));

\bancoRegistrador|registrador_rtl_1_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(25));

\bancoRegistrador|saidaB[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[7]~7_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(25) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(26)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(25) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(26)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a7~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(26),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(25),
	combout => \bancoRegistrador|saidaB[7]~7_combout\);

\REG_ID|DOUT[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(49));

\ULA|saida[7]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[7]~32_combout\ = ( \ULA|saida[7]~31_combout\ & ( (((\UC_ULA|ULActrl~7_combout\ & \ULA|Add2~33_sumout\)) # (\ULA|saida[1]~6_combout\)) # (\ULA|saida[7]~30_combout\) ) ) # ( !\ULA|saida[7]~31_combout\ & ( ((\UC_ULA|ULActrl~7_combout\ & 
-- \ULA|Add2~33_sumout\)) # (\ULA|saida[7]~30_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111111111111100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_Add2~33_sumout\,
	datac => \ULA|ALT_INV_saida[7]~30_combout\,
	datad => \ULA|ALT_INV_saida[1]~6_combout\,
	datae => \ULA|ALT_INV_saida[7]~31_combout\,
	combout => \ULA|saida[7]~32_combout\);

\REG_EX|DOUT[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(44));

\REG_MEM|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(12));

\REG_EX|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(49),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(12));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

\MUX_LUI|saida_MUX[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[4]~4_combout\ = ( \REG_MEM|DOUT\(12) & ( \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a7~portbdataout\ & ( (!\UC|Equal5~0_combout\ & ((!\REG_MEM|DOUT\(1) & ((\REG_MEM|DOUT\(84)) # (\REG_MEM|DOUT\(2)))) # (\REG_MEM|DOUT\(1) & 
-- (!\REG_MEM|DOUT\(2))))) ) ) ) # ( !\REG_MEM|DOUT\(12) & ( \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a7~portbdataout\ & ( (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & ((\REG_MEM|DOUT\(84)) # (\REG_MEM|DOUT\(1))))) ) ) ) # ( \REG_MEM|DOUT\(12) & ( 
-- !\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a7~portbdataout\ & ( (!\REG_MEM|DOUT\(1) & (!\UC|Equal5~0_combout\ & ((\REG_MEM|DOUT\(84)) # (\REG_MEM|DOUT\(2))))) ) ) ) # ( !\REG_MEM|DOUT\(12) & ( 
-- !\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a7~portbdataout\ & ( (!\REG_MEM|DOUT\(1) & (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & \REG_MEM|DOUT\(84)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000010001000100001000000110000000100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(1),
	datab => \UC|ALT_INV_Equal5~0_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(2),
	datad => \REG_MEM|ALT_INV_DOUT\(84),
	datae => \REG_MEM|ALT_INV_DOUT\(12),
	dataf => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a7~portbdataout\,
	combout => \MUX_LUI|saida_MUX[4]~4_combout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00002000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(20));

\bancoRegistrador|registrador_rtl_1_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(19));

\bancoRegistrador|saidaB[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[4]~4_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(19) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(20)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(19) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(20),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(19),
	combout => \bancoRegistrador|saidaB[4]~4_combout\);

\REG_ID|DOUT[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(46));

\REG_EX|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(9));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

\REG_EX|DOUT[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(110),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(73));

\REG_MEM|DOUT[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(73),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(73));

\REG_MEM|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(9));

\MUX_LUI|saida_MUX[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[1]~1_combout\ = ( \REG_MEM|DOUT\(73) & ( \REG_MEM|DOUT\(9) & ( (!\UC|Equal5~0_combout\ & ((!\REG_MEM|DOUT\(1)) # ((!\REG_MEM|DOUT\(2) & \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a4~portbdataout\)))) ) ) ) # ( !\REG_MEM|DOUT\(73) & 
-- ( \REG_MEM|DOUT\(9) & ( (!\UC|Equal5~0_combout\ & ((!\REG_MEM|DOUT\(1) & (\REG_MEM|DOUT\(2))) # (\REG_MEM|DOUT\(1) & (!\REG_MEM|DOUT\(2) & \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a4~portbdataout\)))) ) ) ) # ( \REG_MEM|DOUT\(73) & ( 
-- !\REG_MEM|DOUT\(9) & ( (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & ((!\REG_MEM|DOUT\(1)) # (\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a4~portbdataout\)))) ) ) ) # ( !\REG_MEM|DOUT\(73) & ( !\REG_MEM|DOUT\(9) & ( (\REG_MEM|DOUT\(1) & 
-- (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a4~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000100000001100000000001000010010001000100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(1),
	datab => \UC|ALT_INV_Equal5~0_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(2),
	datad => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	datae => \REG_MEM|ALT_INV_DOUT\(73),
	dataf => \REG_MEM|ALT_INV_DOUT\(9),
	combout => \MUX_LUI|saida_MUX[1]~1_combout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00002600",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(14));

\bancoRegistrador|registrador_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(13));

\bancoRegistrador|saidaA[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[1]~1_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(13) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(14)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(13) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a1~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(14),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(13),
	combout => \bancoRegistrador|saidaA[1]~1_combout\);

\REG_ID|DOUT[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(75));

\ULA|saida[1]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[1]~8_combout\ = ( \ULA|saida[1]~7_combout\ & ( (((\ULA|Add2~9_sumout\ & \UC_ULA|ULActrl~7_combout\)) # (\ULA|saida[1]~6_combout\)) # (\ULA|saida[1]~5_combout\) ) ) # ( !\ULA|saida[1]~7_combout\ & ( ((\ULA|Add2~9_sumout\ & 
-- \UC_ULA|ULActrl~7_combout\)) # (\ULA|saida[1]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111111111111100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Add2~9_sumout\,
	datab => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datac => \ULA|ALT_INV_saida[1]~5_combout\,
	datad => \ULA|ALT_INV_saida[1]~6_combout\,
	datae => \ULA|ALT_INV_saida[1]~7_combout\,
	combout => \ULA|saida[1]~8_combout\);

\REG_EX|DOUT[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(38));

\REG_MEM|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(6));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(48));

\bancoRegistrador|registrador_rtl_1_bypass[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[18]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(47));

\bancoRegistrador|saidaB[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[18]~18_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(47) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(48)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(47) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(48)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a18~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(48),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(47),
	combout => \bancoRegistrador|saidaB[18]~18_combout\);

\REG_ID|DOUT[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(60));

\REG_EX|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(60),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(23));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

\REG_EX|DOUT[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(124),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(87));

\REG_MEM|DOUT[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(87),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(87));

\REG_EX|DOUT[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[18]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(55));

\REG_MEM|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(55),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(23));

\MUX_LUI|saida_MUX[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[15]~15_combout\ = ( \REG_MEM|DOUT\(87) & ( \REG_MEM|DOUT\(23) & ( (!\UC|Equal5~0_combout\ & ((!\REG_MEM|DOUT\(1)) # ((!\REG_MEM|DOUT\(2) & \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a18~portbdataout\)))) ) ) ) # ( 
-- !\REG_MEM|DOUT\(87) & ( \REG_MEM|DOUT\(23) & ( (!\UC|Equal5~0_combout\ & ((!\REG_MEM|DOUT\(1) & (\REG_MEM|DOUT\(2))) # (\REG_MEM|DOUT\(1) & (!\REG_MEM|DOUT\(2) & \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a18~portbdataout\)))) ) ) ) # ( 
-- \REG_MEM|DOUT\(87) & ( !\REG_MEM|DOUT\(23) & ( (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & ((!\REG_MEM|DOUT\(1)) # (\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a18~portbdataout\)))) ) ) ) # ( !\REG_MEM|DOUT\(87) & ( !\REG_MEM|DOUT\(23) & ( 
-- (\REG_MEM|DOUT\(1) & (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a18~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000100000001100000000001000010010001000100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(1),
	datab => \UC|ALT_INV_Equal5~0_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(2),
	datad => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a18~portbdataout\,
	datae => \REG_MEM|ALT_INV_DOUT\(87),
	dataf => \REG_MEM|ALT_INV_DOUT\(23),
	combout => \MUX_LUI|saida_MUX[15]~15_combout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(42));

\bancoRegistrador|registrador_rtl_0_bypass[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(41));

\bancoRegistrador|saidaA[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[15]~15_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(41) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(42)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(41) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(42)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a15~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(42),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(41),
	combout => \bancoRegistrador|saidaA[15]~15_combout\);

\REG_ID|DOUT[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(89));

\etapaBusca|DOUT[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~69_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(45));

\MUX_jump|saida_MUX[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[15]~15_combout\ = ( \PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~53_sumout\ ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somadorPC|Add0~77_sumout\ ) ) ) # ( 
-- \PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \etapaBusca|DOUT\(45) ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \REG_ID|DOUT\(89) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorPC|ALT_INV_Add0~77_sumout\,
	datab => \somador_somador|ALT_INV_Add0~53_sumout\,
	datac => \REG_ID|ALT_INV_DOUT\(89),
	datad => \etapaBusca|ALT_INV_DOUT\(45),
	datae => \PC|ALT_INV_DOUT[13]~0_combout\,
	dataf => \PC|ALT_INV_DOUT[31]~1_combout\,
	combout => \MUX_jump|saida_MUX[15]~15_combout\);

\PC|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(15));

\etapaBusca|DOUT[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~77_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(47));

\REG_ID|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \etapaBusca|DOUT\(47),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(4));

\mux_RT_RD|saida_MUX[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_RT_RD|saida_MUX[4]~3_combout\ = (!\REG_ID|DOUT\(143) & ((!\REG_ID|DOUT\(142) & ((\REG_ID|DOUT\(4)))) # (\REG_ID|DOUT\(142) & (\REG_ID|DOUT\(9))))) # (\REG_ID|DOUT\(143) & (!\REG_ID|DOUT\(142)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011011001110010001101100111001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(143),
	datab => \REG_ID|ALT_INV_DOUT\(142),
	datac => \REG_ID|ALT_INV_DOUT\(9),
	datad => \REG_ID|ALT_INV_DOUT\(4),
	combout => \mux_RT_RD|saida_MUX[4]~3_combout\);

\REG_EX|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \mux_RT_RD|saida_MUX[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(4));

\REG_MEM|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(4));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(66));

\bancoRegistrador|registrador_rtl_1_bypass[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[27]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(65));

\bancoRegistrador|saidaB[27]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[27]~27_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(65) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(66)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(65) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(66)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a27~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(66),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(65),
	combout => \bancoRegistrador|saidaB[27]~27_combout\);

\REG_ID|DOUT[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[27]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(69));

\mux_RT_imediato|saida_MUX[27]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_RT_imediato|saida_MUX[27]~14_combout\ = (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(69)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datac => \REG_ID|ALT_INV_DOUT\(69),
	combout => \mux_RT_imediato|saida_MUX[27]~14_combout\);

\ULA|saida[27]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[27]~82_combout\ = ( \UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[27]~14_combout\ & ( (\REG_ID|DOUT\(101) & (\REG_ID|DOUT\(13) & (!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( 
-- !\UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[27]~14_combout\ & ( ((\REG_ID|DOUT\(101) & !\UC_ULA|ULActrl[1]~1_combout\)) # (\UC_ULA|ULActrl[0]~4_combout\) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ & ( !\mux_RT_imediato|saida_MUX[27]~14_combout\ 
-- & ( (\REG_ID|DOUT\(101) & \UC_ULA|ULActrl[0]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000000000001010000111111110001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(101),
	datab => \REG_ID|ALT_INV_DOUT\(13),
	datac => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datae => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	dataf => \mux_RT_imediato|ALT_INV_saida_MUX[27]~14_combout\,
	combout => \ULA|saida[27]~82_combout\);

\ULA|saida[27]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[27]~83_combout\ = ( \ULA|saida[27]~82_combout\ ) # ( !\ULA|saida[27]~82_combout\ & ( (!\UC_ULA|ULActrl~7_combout\ & (\ULA|saida[13]~53_combout\ & ((\ULA|Add0~109_sumout\)))) # (\UC_ULA|ULActrl~7_combout\ & (((\ULA|saida[13]~53_combout\ & 
-- \ULA|Add0~109_sumout\)) # (\ULA|Add2~113_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_saida[13]~53_combout\,
	datac => \ULA|ALT_INV_Add2~113_sumout\,
	datad => \ULA|ALT_INV_Add0~109_sumout\,
	datae => \ULA|ALT_INV_saida[27]~82_combout\,
	combout => \ULA|saida[27]~83_combout\);

\REG_EX|DOUT[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[27]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(64));

\REG_MEM|DOUT[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(64),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(32));

\REG_EX|DOUT[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(69),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(32));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

\MUX_LUI|saida_MUX[24]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[24]~42_combout\ = ( !\REG_MEM|DOUT\(2) & ( (!\UC|Equal5~0_combout\ & (((!\REG_MEM|DOUT\(1) & (\REG_MEM|DOUT\(96))) # (\REG_MEM|DOUT\(1) & ((\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a27~portbdataout\)))))) # (\UC|Equal5~0_combout\ 
-- & (((\ROM_mips|memROM~5_combout\)))) ) ) # ( \REG_MEM|DOUT\(2) & ( ((!\UC|Equal5~0_combout\ & (((\REG_MEM|DOUT\(32) & !\REG_MEM|DOUT\(1))))) # (\UC|Equal5~0_combout\ & (\ROM_mips|memROM~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100110011000011110011001100001111001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(96),
	datab => \ROM_mips|ALT_INV_memROM~5_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(32),
	datad => \UC|ALT_INV_Equal5~0_combout\,
	datae => \REG_MEM|ALT_INV_DOUT\(2),
	dataf => \REG_MEM|ALT_INV_DOUT\(1),
	datag => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a27~portbdataout\,
	combout => \MUX_LUI|saida_MUX[24]~42_combout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(60));

\bancoRegistrador|registrador_rtl_1_bypass[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[24]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(59));

\bancoRegistrador|saidaB[24]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[24]~24_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(59) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(60)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(59) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(60)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a24~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(60),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(59),
	combout => \bancoRegistrador|saidaB[24]~24_combout\);

\REG_ID|DOUT[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(66));

\mux_RT_imediato|saida_MUX[24]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_RT_imediato|saida_MUX[24]~11_combout\ = (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(66)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datac => \REG_ID|ALT_INV_DOUT\(66),
	combout => \mux_RT_imediato|saida_MUX[24]~11_combout\);

\ULA|saida[24]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[24]~76_combout\ = ( \UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[24]~11_combout\ & ( (\REG_ID|DOUT\(98) & (\REG_ID|DOUT\(13) & (!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( 
-- !\UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[24]~11_combout\ & ( ((\REG_ID|DOUT\(98) & !\UC_ULA|ULActrl[1]~1_combout\)) # (\UC_ULA|ULActrl[0]~4_combout\) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ & ( !\mux_RT_imediato|saida_MUX[24]~11_combout\ & 
-- ( (\REG_ID|DOUT\(98) & \UC_ULA|ULActrl[0]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000000000001010000111111110001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(98),
	datab => \REG_ID|ALT_INV_DOUT\(13),
	datac => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datae => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	dataf => \mux_RT_imediato|ALT_INV_saida_MUX[24]~11_combout\,
	combout => \ULA|saida[24]~76_combout\);

\ULA|saida[24]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[24]~77_combout\ = ( \ULA|saida[24]~76_combout\ ) # ( !\ULA|saida[24]~76_combout\ & ( (!\UC_ULA|ULActrl~7_combout\ & (\ULA|saida[13]~53_combout\ & ((\ULA|Add0~97_sumout\)))) # (\UC_ULA|ULActrl~7_combout\ & (((\ULA|saida[13]~53_combout\ & 
-- \ULA|Add0~97_sumout\)) # (\ULA|Add2~101_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_saida[13]~53_combout\,
	datac => \ULA|ALT_INV_Add2~101_sumout\,
	datad => \ULA|ALT_INV_Add0~97_sumout\,
	datae => \ULA|ALT_INV_saida[24]~76_combout\,
	combout => \ULA|saida[24]~77_combout\);

\REG_EX|DOUT[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[24]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(61));

\REG_MEM|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(61),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(29));

\REG_EX|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(66),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(29));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

\MUX_LUI|saida_MUX[21]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[21]~54_combout\ = ( !\REG_MEM|DOUT\(2) & ( (!\UC|Equal5~0_combout\ & (((!\REG_MEM|DOUT\(1) & (\REG_MEM|DOUT\(93))) # (\REG_MEM|DOUT\(1) & ((\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a24~portbdataout\)))))) # (\UC|Equal5~0_combout\ 
-- & (((\ROM_mips|memROM~4_combout\)))) ) ) # ( \REG_MEM|DOUT\(2) & ( ((!\UC|Equal5~0_combout\ & (((\REG_MEM|DOUT\(29) & !\REG_MEM|DOUT\(1))))) # (\UC|Equal5~0_combout\ & (\ROM_mips|memROM~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100110011000011110011001100001111001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(93),
	datab => \ROM_mips|ALT_INV_memROM~4_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(29),
	datad => \UC|ALT_INV_Equal5~0_combout\,
	datae => \REG_MEM|ALT_INV_DOUT\(2),
	dataf => \REG_MEM|ALT_INV_DOUT\(1),
	datag => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a24~portbdataout\,
	combout => \MUX_LUI|saida_MUX[21]~54_combout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(54));

\bancoRegistrador|registrador_rtl_1_bypass[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[21]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(53));

\bancoRegistrador|saidaB[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[21]~21_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(53) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(54)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(53) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(54)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a21~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(54),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(53),
	combout => \bancoRegistrador|saidaB[21]~21_combout\);

\REG_ID|DOUT[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(63));

\mux_RT_imediato|saida_MUX[21]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_RT_imediato|saida_MUX[21]~8_combout\ = (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(63)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datac => \REG_ID|ALT_INV_DOUT\(63),
	combout => \mux_RT_imediato|saida_MUX[21]~8_combout\);

\ULA|saida[21]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[21]~70_combout\ = ( \UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[21]~8_combout\ & ( (\REG_ID|DOUT\(95) & (\REG_ID|DOUT\(13) & (!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ 
-- & ( \mux_RT_imediato|saida_MUX[21]~8_combout\ & ( ((\REG_ID|DOUT\(95) & !\UC_ULA|ULActrl[1]~1_combout\)) # (\UC_ULA|ULActrl[0]~4_combout\) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ & ( !\mux_RT_imediato|saida_MUX[21]~8_combout\ & ( (\REG_ID|DOUT\(95) & 
-- \UC_ULA|ULActrl[0]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000000000001010000111111110001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(95),
	datab => \REG_ID|ALT_INV_DOUT\(13),
	datac => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datae => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	dataf => \mux_RT_imediato|ALT_INV_saida_MUX[21]~8_combout\,
	combout => \ULA|saida[21]~70_combout\);

\ULA|saida[21]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[21]~71_combout\ = ( \ULA|saida[21]~70_combout\ ) # ( !\ULA|saida[21]~70_combout\ & ( (!\UC_ULA|ULActrl~7_combout\ & (\ULA|saida[13]~53_combout\ & ((\ULA|Add0~85_sumout\)))) # (\UC_ULA|ULActrl~7_combout\ & (((\ULA|saida[13]~53_combout\ & 
-- \ULA|Add0~85_sumout\)) # (\ULA|Add2~89_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_saida[13]~53_combout\,
	datac => \ULA|ALT_INV_Add2~89_sumout\,
	datad => \ULA|ALT_INV_Add0~85_sumout\,
	datae => \ULA|ALT_INV_saida[21]~70_combout\,
	combout => \ULA|saida[21]~71_combout\);

\REG_EX|DOUT[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[21]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(58));

\REG_MEM|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(58),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(26));

\REG_EX|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(63),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(26));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

\MUX_LUI|saida_MUX[18]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[18]~66_combout\ = ( !\REG_MEM|DOUT\(2) & ( (!\UC|Equal5~0_combout\ & (((!\REG_MEM|DOUT\(1) & (\REG_MEM|DOUT\(90))) # (\REG_MEM|DOUT\(1) & ((\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a21~portbdataout\)))))) # (\UC|Equal5~0_combout\ 
-- & (((\ROM_mips|memROM~1_combout\)))) ) ) # ( \REG_MEM|DOUT\(2) & ( ((!\UC|Equal5~0_combout\ & (((\REG_MEM|DOUT\(26) & !\REG_MEM|DOUT\(1))))) # (\UC|Equal5~0_combout\ & (\ROM_mips|memROM~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100110011000011110011001100001111001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(90),
	datab => \ROM_mips|ALT_INV_memROM~1_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(26),
	datad => \UC|ALT_INV_Equal5~0_combout\,
	datae => \REG_MEM|ALT_INV_DOUT\(2),
	dataf => \REG_MEM|ALT_INV_DOUT\(1),
	datag => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a21~portbdataout\,
	combout => \MUX_LUI|saida_MUX[18]~66_combout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(48));

\bancoRegistrador|registrador_rtl_0_bypass[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[18]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(47));

\bancoRegistrador|saidaA[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[18]~18_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(47) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(48)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(47) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(48)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a18~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(48),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(47),
	combout => \bancoRegistrador|saidaA[18]~18_combout\);

\REG_ID|DOUT[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(92));

\etapaBusca|DOUT[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~81_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(48));

\MUX_jump|saida_MUX[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[18]~18_combout\ = ( \PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~65_sumout\ ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somadorPC|Add0~89_sumout\ ) ) ) # ( 
-- \PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \etapaBusca|DOUT\(48) ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \REG_ID|DOUT\(92) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorPC|ALT_INV_Add0~89_sumout\,
	datab => \somador_somador|ALT_INV_Add0~65_sumout\,
	datac => \REG_ID|ALT_INV_DOUT\(92),
	datad => \etapaBusca|ALT_INV_DOUT\(48),
	datae => \PC|ALT_INV_DOUT[13]~0_combout\,
	dataf => \PC|ALT_INV_DOUT[31]~1_combout\,
	combout => \MUX_jump|saida_MUX[18]~18_combout\);

\PC|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(18));

\etapaBusca|DOUT[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~89_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(50));

\REG_ID|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \etapaBusca|DOUT\(50),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(7));

\REG_ID|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \etapaBusca|DOUT\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(2));

\mux_RT_RD|saida_MUX[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_RT_RD|saida_MUX[2]~1_combout\ = (!\REG_ID|DOUT\(143) & ((!\REG_ID|DOUT\(142) & ((\REG_ID|DOUT\(2)))) # (\REG_ID|DOUT\(142) & (\REG_ID|DOUT\(7))))) # (\REG_ID|DOUT\(143) & (!\REG_ID|DOUT\(142)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011011001110010001101100111001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(143),
	datab => \REG_ID|ALT_INV_DOUT\(142),
	datac => \REG_ID|ALT_INV_DOUT\(7),
	datad => \REG_ID|ALT_INV_DOUT\(2),
	combout => \mux_RT_RD|saida_MUX[2]~1_combout\);

\REG_EX|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \mux_RT_RD|saida_MUX[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(2));

\REG_MEM|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(2));

\REG_EX|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(59),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(22));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

\REG_EX|DOUT[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(123),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(86));

\REG_MEM|DOUT[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(86),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(86));

\REG_EX|DOUT[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[17]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(54));

\REG_MEM|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(54),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(22));

\MUX_LUI|saida_MUX[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[14]~14_combout\ = ( \REG_MEM|DOUT\(86) & ( \REG_MEM|DOUT\(22) & ( (!\UC|Equal5~0_combout\ & ((!\REG_MEM|DOUT\(1)) # ((!\REG_MEM|DOUT\(2) & \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a17~portbdataout\)))) ) ) ) # ( 
-- !\REG_MEM|DOUT\(86) & ( \REG_MEM|DOUT\(22) & ( (!\UC|Equal5~0_combout\ & ((!\REG_MEM|DOUT\(1) & (\REG_MEM|DOUT\(2))) # (\REG_MEM|DOUT\(1) & (!\REG_MEM|DOUT\(2) & \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a17~portbdataout\)))) ) ) ) # ( 
-- \REG_MEM|DOUT\(86) & ( !\REG_MEM|DOUT\(22) & ( (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & ((!\REG_MEM|DOUT\(1)) # (\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a17~portbdataout\)))) ) ) ) # ( !\REG_MEM|DOUT\(86) & ( !\REG_MEM|DOUT\(22) & ( 
-- (\REG_MEM|DOUT\(1) & (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a17~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000100000001100000000001000010010001000100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(1),
	datab => \UC|ALT_INV_Equal5~0_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(2),
	datad => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a17~portbdataout\,
	datae => \REG_MEM|ALT_INV_DOUT\(86),
	dataf => \REG_MEM|ALT_INV_DOUT\(22),
	combout => \MUX_LUI|saida_MUX[14]~14_combout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(40));

\bancoRegistrador|registrador_rtl_0_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(39));

\bancoRegistrador|saidaA[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[14]~14_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(39) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(40)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(39) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(40)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a14~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(40),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(39),
	combout => \bancoRegistrador|saidaA[14]~14_combout\);

\REG_ID|DOUT[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(88));

\etapaBusca|DOUT[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~65_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(44));

\MUX_jump|saida_MUX[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[14]~14_combout\ = ( \PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~49_sumout\ ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somadorPC|Add0~73_sumout\ ) ) ) # ( 
-- \PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \etapaBusca|DOUT\(44) ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \REG_ID|DOUT\(88) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorPC|ALT_INV_Add0~73_sumout\,
	datab => \somador_somador|ALT_INV_Add0~49_sumout\,
	datac => \REG_ID|ALT_INV_DOUT\(88),
	datad => \etapaBusca|ALT_INV_DOUT\(44),
	datae => \PC|ALT_INV_DOUT[13]~0_combout\,
	dataf => \PC|ALT_INV_DOUT[31]~1_combout\,
	combout => \MUX_jump|saida_MUX[14]~14_combout\);

\PC|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(14));

\etapaBusca|DOUT[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~73_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(46));

\REG_ID|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \etapaBusca|DOUT\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(3));

\mux_RT_RD|saida_MUX[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_RT_RD|saida_MUX[3]~2_combout\ = (!\REG_ID|DOUT\(143) & ((!\REG_ID|DOUT\(142) & ((\REG_ID|DOUT\(3)))) # (\REG_ID|DOUT\(142) & (\REG_ID|DOUT\(8))))) # (\REG_ID|DOUT\(143) & (!\REG_ID|DOUT\(142)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011011001110010001101100111001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(143),
	datab => \REG_ID|ALT_INV_DOUT\(142),
	datac => \REG_ID|ALT_INV_DOUT\(8),
	datad => \REG_ID|ALT_INV_DOUT\(3),
	combout => \mux_RT_RD|saida_MUX[3]~2_combout\);

\REG_EX|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \mux_RT_RD|saida_MUX[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(3));

\REG_MEM|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(3));

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(68));

\bancoRegistrador|registrador_rtl_1_bypass[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[28]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(67));

\bancoRegistrador|saidaB[28]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[28]~28_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(67) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(68)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(67) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(68)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a28~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(68),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(67),
	combout => \bancoRegistrador|saidaB[28]~28_combout\);

\REG_ID|DOUT[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[28]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(70));

\mux_RT_imediato|saida_MUX[28]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_RT_imediato|saida_MUX[28]~15_combout\ = (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(70)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datac => \REG_ID|ALT_INV_DOUT\(70),
	combout => \mux_RT_imediato|saida_MUX[28]~15_combout\);

\ULA|saida[28]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[28]~84_combout\ = ( \UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[28]~15_combout\ & ( (\REG_ID|DOUT\(102) & (\REG_ID|DOUT\(13) & (!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( 
-- !\UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[28]~15_combout\ & ( ((\REG_ID|DOUT\(102) & !\UC_ULA|ULActrl[1]~1_combout\)) # (\UC_ULA|ULActrl[0]~4_combout\) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ & ( !\mux_RT_imediato|saida_MUX[28]~15_combout\ 
-- & ( (\REG_ID|DOUT\(102) & \UC_ULA|ULActrl[0]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000000000001010000111111110001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(102),
	datab => \REG_ID|ALT_INV_DOUT\(13),
	datac => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datae => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	dataf => \mux_RT_imediato|ALT_INV_saida_MUX[28]~15_combout\,
	combout => \ULA|saida[28]~84_combout\);

\ULA|saida[28]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[28]~85_combout\ = ( \ULA|saida[28]~84_combout\ ) # ( !\ULA|saida[28]~84_combout\ & ( (!\UC_ULA|ULActrl~7_combout\ & (\ULA|saida[13]~53_combout\ & ((\ULA|Add0~113_sumout\)))) # (\UC_ULA|ULActrl~7_combout\ & (((\ULA|saida[13]~53_combout\ & 
-- \ULA|Add0~113_sumout\)) # (\ULA|Add2~117_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_saida[13]~53_combout\,
	datac => \ULA|ALT_INV_Add2~117_sumout\,
	datad => \ULA|ALT_INV_Add0~113_sumout\,
	datae => \ULA|ALT_INV_saida[28]~84_combout\,
	combout => \ULA|saida[28]~85_combout\);

\REG_EX|DOUT[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[28]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(65));

\REG_MEM|DOUT[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(65),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(33));

\REG_EX|DOUT[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(70),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(33));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

\MUX_LUI|saida_MUX[25]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[25]~38_combout\ = ( !\REG_MEM|DOUT\(2) & ( (!\UC|Equal5~0_combout\ & (((!\REG_MEM|DOUT\(1) & (\REG_MEM|DOUT\(97))) # (\REG_MEM|DOUT\(1) & ((\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a28~portbdataout\)))))) # (\UC|Equal5~0_combout\ 
-- & (((\ROM_mips|memROM~5_combout\)))) ) ) # ( \REG_MEM|DOUT\(2) & ( ((!\UC|Equal5~0_combout\ & (((\REG_MEM|DOUT\(33) & !\REG_MEM|DOUT\(1))))) # (\UC|Equal5~0_combout\ & (\ROM_mips|memROM~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100110011000011110011001100001111001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(97),
	datab => \ROM_mips|ALT_INV_memROM~5_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(33),
	datad => \UC|ALT_INV_Equal5~0_combout\,
	datae => \REG_MEM|ALT_INV_DOUT\(2),
	dataf => \REG_MEM|ALT_INV_DOUT\(1),
	datag => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a28~portbdataout\,
	combout => \MUX_LUI|saida_MUX[25]~38_combout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(62));

\bancoRegistrador|registrador_rtl_1_bypass[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[25]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(61));

\bancoRegistrador|saidaB[25]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[25]~25_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(61) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(62)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(61) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(62)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a25~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(62),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(61),
	combout => \bancoRegistrador|saidaB[25]~25_combout\);

\REG_ID|DOUT[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[25]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(67));

\mux_RT_imediato|saida_MUX[25]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_RT_imediato|saida_MUX[25]~12_combout\ = (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(67)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datac => \REG_ID|ALT_INV_DOUT\(67),
	combout => \mux_RT_imediato|saida_MUX[25]~12_combout\);

\ULA|saida[25]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[25]~78_combout\ = ( \UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[25]~12_combout\ & ( (\REG_ID|DOUT\(99) & (\REG_ID|DOUT\(13) & (!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( 
-- !\UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[25]~12_combout\ & ( ((\REG_ID|DOUT\(99) & !\UC_ULA|ULActrl[1]~1_combout\)) # (\UC_ULA|ULActrl[0]~4_combout\) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ & ( !\mux_RT_imediato|saida_MUX[25]~12_combout\ & 
-- ( (\REG_ID|DOUT\(99) & \UC_ULA|ULActrl[0]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000000000001010000111111110001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(99),
	datab => \REG_ID|ALT_INV_DOUT\(13),
	datac => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datae => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	dataf => \mux_RT_imediato|ALT_INV_saida_MUX[25]~12_combout\,
	combout => \ULA|saida[25]~78_combout\);

\ULA|saida[25]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[25]~79_combout\ = ( \ULA|saida[25]~78_combout\ ) # ( !\ULA|saida[25]~78_combout\ & ( (!\UC_ULA|ULActrl~7_combout\ & (\ULA|saida[13]~53_combout\ & ((\ULA|Add0~101_sumout\)))) # (\UC_ULA|ULActrl~7_combout\ & (((\ULA|saida[13]~53_combout\ & 
-- \ULA|Add0~101_sumout\)) # (\ULA|Add2~105_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_saida[13]~53_combout\,
	datac => \ULA|ALT_INV_Add2~105_sumout\,
	datad => \ULA|ALT_INV_Add0~101_sumout\,
	datae => \ULA|ALT_INV_saida[25]~78_combout\,
	combout => \ULA|saida[25]~79_combout\);

\REG_EX|DOUT[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[25]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(62));

\REG_MEM|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(62),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(30));

\REG_EX|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(67),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(30));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

\MUX_LUI|saida_MUX[22]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[22]~50_combout\ = ( !\REG_MEM|DOUT\(2) & ( (!\UC|Equal5~0_combout\ & (((!\REG_MEM|DOUT\(1) & (\REG_MEM|DOUT\(94))) # (\REG_MEM|DOUT\(1) & ((\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a25~portbdataout\)))))) # (\UC|Equal5~0_combout\ 
-- & (((\ROM_mips|memROM~5_combout\)))) ) ) # ( \REG_MEM|DOUT\(2) & ( ((!\UC|Equal5~0_combout\ & (((\REG_MEM|DOUT\(30) & !\REG_MEM|DOUT\(1))))) # (\UC|Equal5~0_combout\ & (\ROM_mips|memROM~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100110011000011110011001100001111001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(94),
	datab => \ROM_mips|ALT_INV_memROM~5_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(30),
	datad => \UC|ALT_INV_Equal5~0_combout\,
	datae => \REG_MEM|ALT_INV_DOUT\(2),
	dataf => \REG_MEM|ALT_INV_DOUT\(1),
	datag => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a25~portbdataout\,
	combout => \MUX_LUI|saida_MUX[22]~50_combout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(56));

\bancoRegistrador|registrador_rtl_1_bypass[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[22]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(55));

\bancoRegistrador|saidaB[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[22]~22_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(55) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(56)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(55) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(56)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a22~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(56),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(55),
	combout => \bancoRegistrador|saidaB[22]~22_combout\);

\REG_ID|DOUT[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(64));

\mux_RT_imediato|saida_MUX[22]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_RT_imediato|saida_MUX[22]~9_combout\ = (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(64)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datac => \REG_ID|ALT_INV_DOUT\(64),
	combout => \mux_RT_imediato|saida_MUX[22]~9_combout\);

\ULA|saida[22]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[22]~72_combout\ = ( \UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[22]~9_combout\ & ( (\REG_ID|DOUT\(96) & (\REG_ID|DOUT\(13) & (!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ 
-- & ( \mux_RT_imediato|saida_MUX[22]~9_combout\ & ( ((\REG_ID|DOUT\(96) & !\UC_ULA|ULActrl[1]~1_combout\)) # (\UC_ULA|ULActrl[0]~4_combout\) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ & ( !\mux_RT_imediato|saida_MUX[22]~9_combout\ & ( (\REG_ID|DOUT\(96) & 
-- \UC_ULA|ULActrl[0]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000000000001010000111111110001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(96),
	datab => \REG_ID|ALT_INV_DOUT\(13),
	datac => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datae => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	dataf => \mux_RT_imediato|ALT_INV_saida_MUX[22]~9_combout\,
	combout => \ULA|saida[22]~72_combout\);

\ULA|saida[22]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[22]~73_combout\ = ( \ULA|saida[22]~72_combout\ ) # ( !\ULA|saida[22]~72_combout\ & ( (!\UC_ULA|ULActrl~7_combout\ & (\ULA|saida[13]~53_combout\ & ((\ULA|Add0~89_sumout\)))) # (\UC_ULA|ULActrl~7_combout\ & (((\ULA|saida[13]~53_combout\ & 
-- \ULA|Add0~89_sumout\)) # (\ULA|Add2~93_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_saida[13]~53_combout\,
	datac => \ULA|ALT_INV_Add2~93_sumout\,
	datad => \ULA|ALT_INV_Add0~89_sumout\,
	datae => \ULA|ALT_INV_saida[22]~72_combout\,
	combout => \ULA|saida[22]~73_combout\);

\REG_EX|DOUT[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[22]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(59));

\REG_MEM|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(59),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(27));

\REG_EX|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(64),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(27));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

\MUX_LUI|saida_MUX[19]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[19]~62_combout\ = ( !\REG_MEM|DOUT\(2) & ( (!\UC|Equal5~0_combout\ & (((!\REG_MEM|DOUT\(1) & (\REG_MEM|DOUT\(94))) # (\REG_MEM|DOUT\(1) & ((\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a22~portbdataout\)))))) # (\UC|Equal5~0_combout\ 
-- & (((\ROM_mips|memROM~2_combout\)))) ) ) # ( \REG_MEM|DOUT\(2) & ( ((!\UC|Equal5~0_combout\ & (((\REG_MEM|DOUT\(27) & !\REG_MEM|DOUT\(1))))) # (\UC|Equal5~0_combout\ & (\ROM_mips|memROM~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100110011000011110011001100001111001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(94),
	datab => \ROM_mips|ALT_INV_memROM~2_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(27),
	datad => \UC|ALT_INV_Equal5~0_combout\,
	datae => \REG_MEM|ALT_INV_DOUT\(2),
	dataf => \REG_MEM|ALT_INV_DOUT\(1),
	datag => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a22~portbdataout\,
	combout => \MUX_LUI|saida_MUX[19]~62_combout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(50));

\bancoRegistrador|registrador_rtl_0_bypass[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[19]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(49));

\bancoRegistrador|saidaA[19]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[19]~19_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(49) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(50)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(49) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(50)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a19~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(50),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(49),
	combout => \bancoRegistrador|saidaA[19]~19_combout\);

\REG_ID|DOUT[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(93));

\MUX_jump|saida_MUX[19]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[19]~19_combout\ = ( \PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~69_sumout\ ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somadorPC|Add0~93_sumout\ ) ) ) # ( 
-- \PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \etapaBusca|DOUT\(49) ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \REG_ID|DOUT\(93) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorPC|ALT_INV_Add0~93_sumout\,
	datab => \somador_somador|ALT_INV_Add0~69_sumout\,
	datac => \REG_ID|ALT_INV_DOUT\(93),
	datad => \etapaBusca|ALT_INV_DOUT\(49),
	datae => \PC|ALT_INV_DOUT[13]~0_combout\,
	dataf => \PC|ALT_INV_DOUT[31]~1_combout\,
	combout => \MUX_jump|saida_MUX[19]~19_combout\);

\PC|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(19));

\etapaBusca|DOUT[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~93_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(51));

\bancoRegistrador|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|Equal1~0_combout\ = ( !\etapaBusca|DOUT\(48) & ( (!\etapaBusca|DOUT\(52) & (!\etapaBusca|DOUT\(51) & (!\etapaBusca|DOUT\(50) & !\etapaBusca|DOUT\(49)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \etapaBusca|ALT_INV_DOUT\(52),
	datab => \etapaBusca|ALT_INV_DOUT\(51),
	datac => \etapaBusca|ALT_INV_DOUT\(50),
	datad => \etapaBusca|ALT_INV_DOUT\(49),
	datae => \etapaBusca|ALT_INV_DOUT\(48),
	combout => \bancoRegistrador|Equal1~0_combout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(58));

\bancoRegistrador|registrador_rtl_1_bypass[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[23]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(57));

\bancoRegistrador|saidaB[23]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[23]~23_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(57) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(58)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(57) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(58)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a23~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(58),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(57),
	combout => \bancoRegistrador|saidaB[23]~23_combout\);

\REG_ID|DOUT[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(65));

\mux_RT_imediato|saida_MUX[23]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_RT_imediato|saida_MUX[23]~10_combout\ = (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(65)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datac => \REG_ID|ALT_INV_DOUT\(65),
	combout => \mux_RT_imediato|saida_MUX[23]~10_combout\);

\ULA|saida[23]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[23]~74_combout\ = ( \UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[23]~10_combout\ & ( (\REG_ID|DOUT\(97) & (\REG_ID|DOUT\(13) & (!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( 
-- !\UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[23]~10_combout\ & ( ((\REG_ID|DOUT\(97) & !\UC_ULA|ULActrl[1]~1_combout\)) # (\UC_ULA|ULActrl[0]~4_combout\) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ & ( !\mux_RT_imediato|saida_MUX[23]~10_combout\ & 
-- ( (\REG_ID|DOUT\(97) & \UC_ULA|ULActrl[0]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000000000001010000111111110001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(97),
	datab => \REG_ID|ALT_INV_DOUT\(13),
	datac => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datae => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	dataf => \mux_RT_imediato|ALT_INV_saida_MUX[23]~10_combout\,
	combout => \ULA|saida[23]~74_combout\);

\ULA|saida[23]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[23]~75_combout\ = ( \ULA|saida[23]~74_combout\ ) # ( !\ULA|saida[23]~74_combout\ & ( (!\UC_ULA|ULActrl~7_combout\ & (\ULA|saida[13]~53_combout\ & ((\ULA|Add0~93_sumout\)))) # (\UC_ULA|ULActrl~7_combout\ & (((\ULA|saida[13]~53_combout\ & 
-- \ULA|Add0~93_sumout\)) # (\ULA|Add2~97_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111111111111111111100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_saida[13]~53_combout\,
	datac => \ULA|ALT_INV_Add2~97_sumout\,
	datad => \ULA|ALT_INV_Add0~93_sumout\,
	datae => \ULA|ALT_INV_saida[23]~74_combout\,
	combout => \ULA|saida[23]~75_combout\);

\REG_EX|DOUT[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[23]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(60));

\REG_MEM|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(60),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(28));

\REG_EX|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(65),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(28));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

\MUX_LUI|saida_MUX[20]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[20]~58_combout\ = ( !\REG_MEM|DOUT\(2) & ( (!\UC|Equal5~0_combout\ & (((!\REG_MEM|DOUT\(1) & (\REG_MEM|DOUT\(92))) # (\REG_MEM|DOUT\(1) & ((\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a23~portbdataout\)))))) # (\UC|Equal5~0_combout\ 
-- & (((\ROM_mips|memROM~3_combout\)))) ) ) # ( \REG_MEM|DOUT\(2) & ( ((!\UC|Equal5~0_combout\ & (((\REG_MEM|DOUT\(28) & !\REG_MEM|DOUT\(1))))) # (\UC|Equal5~0_combout\ & (\ROM_mips|memROM~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100110011000011110011001100001111001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(92),
	datab => \ROM_mips|ALT_INV_memROM~3_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(28),
	datad => \UC|ALT_INV_Equal5~0_combout\,
	datae => \REG_MEM|ALT_INV_DOUT\(2),
	dataf => \REG_MEM|ALT_INV_DOUT\(1),
	datag => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a23~portbdataout\,
	combout => \MUX_LUI|saida_MUX[20]~58_combout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(52));

\bancoRegistrador|registrador_rtl_0_bypass[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[20]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(51));

\bancoRegistrador|saidaA[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[20]~20_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(51) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(52)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(51) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(52)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a20~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(52),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(51),
	combout => \bancoRegistrador|saidaA[20]~20_combout\);

\REG_ID|DOUT[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(94));

\MUX_jump|saida_MUX[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[20]~20_combout\ = ( \PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~73_sumout\ ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somadorPC|Add0~97_sumout\ ) ) ) # ( 
-- \PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \etapaBusca|DOUT\(50) ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \REG_ID|DOUT\(94) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorPC|ALT_INV_Add0~97_sumout\,
	datab => \somador_somador|ALT_INV_Add0~73_sumout\,
	datac => \REG_ID|ALT_INV_DOUT\(94),
	datad => \etapaBusca|ALT_INV_DOUT\(50),
	datae => \PC|ALT_INV_DOUT[13]~0_combout\,
	dataf => \PC|ALT_INV_DOUT[31]~1_combout\,
	combout => \MUX_jump|saida_MUX[20]~20_combout\);

\PC|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(20));

\bancoRegistrador|registrador_rtl_1_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~97_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(10));

\bancoRegistrador|registrador_rtl_1_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_MEM|DOUT\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(0));

\bancoRegistrador|registrador_rtl_1_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_MEM|DOUT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(1));

\bancoRegistrador|registrador_rtl_1_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~81_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(2));

\bancoRegistrador|registrador_rtl_1_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_MEM|DOUT\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(3));

\bancoRegistrador|registrador_rtl_1_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~85_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(4));

\bancoRegistrador|registrador~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|registrador~38_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(4) & ( (\bancoRegistrador|registrador_rtl_1_bypass\(0) & (\bancoRegistrador|registrador_rtl_1_bypass\(3) & (!\bancoRegistrador|registrador_rtl_1_bypass\(1) $ 
-- (\bancoRegistrador|registrador_rtl_1_bypass\(2))))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(4) & ( (\bancoRegistrador|registrador_rtl_1_bypass\(0) & (!\bancoRegistrador|registrador_rtl_1_bypass\(3) & 
-- (!\bancoRegistrador|registrador_rtl_1_bypass\(1) $ (\bancoRegistrador|registrador_rtl_1_bypass\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100000000000000000100000101000001000000000000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(0),
	datab => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(1),
	datac => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(2),
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(3),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(4),
	combout => \bancoRegistrador|registrador~38_combout\);

\bancoRegistrador|registrador_rtl_1_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_MEM|DOUT\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(5));

\bancoRegistrador|registrador_rtl_1_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~89_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(6));

\bancoRegistrador|registrador_rtl_1_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_MEM|DOUT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(7));

\bancoRegistrador|registrador_rtl_1_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~93_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(8));

\bancoRegistrador|registrador~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|registrador~39_combout\ = (!\bancoRegistrador|registrador_rtl_1_bypass\(5) & (!\bancoRegistrador|registrador_rtl_1_bypass\(6) & (!\bancoRegistrador|registrador_rtl_1_bypass\(7) $ (\bancoRegistrador|registrador_rtl_1_bypass\(8))))) # 
-- (\bancoRegistrador|registrador_rtl_1_bypass\(5) & (\bancoRegistrador|registrador_rtl_1_bypass\(6) & (!\bancoRegistrador|registrador_rtl_1_bypass\(7) $ (\bancoRegistrador|registrador_rtl_1_bypass\(8)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000001001100100000000100110010000000010011001000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(5),
	datab => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(6),
	datac => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(7),
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(8),
	combout => \bancoRegistrador|registrador~39_combout\);

\bancoRegistrador|registrador~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|registrador~40_combout\ = (\bancoRegistrador|registrador~38_combout\ & (\bancoRegistrador|registrador~39_combout\ & (!\bancoRegistrador|registrador_rtl_1_bypass\(9) $ (\bancoRegistrador|registrador_rtl_1_bypass\(10)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001001000000000000100100000000000010010000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(9),
	datab => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(10),
	datac => \bancoRegistrador|ALT_INV_registrador~38_combout\,
	datad => \bancoRegistrador|ALT_INV_registrador~39_combout\,
	combout => \bancoRegistrador|registrador~40_combout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00002600",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(14));

\bancoRegistrador|registrador_rtl_1_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(13));

\bancoRegistrador|saidaB[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[1]~1_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(13) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(14)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(13) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a1~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(14),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(13),
	combout => \bancoRegistrador|saidaB[1]~1_combout\);

\REG_ID|DOUT[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(43));

\REG_EX|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(6));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

\REG_ID|DOUT[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(107));

\REG_EX|DOUT[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(107),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(70));

\REG_MEM|DOUT[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(70),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(70));

\MUX_LUI|saida_MUX[30]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[30]~22_combout\ = ( !\REG_MEM|DOUT\(2) & ( (!\UC|Equal5~0_combout\ & (((!\REG_MEM|DOUT\(1) & (\REG_MEM|DOUT\(102))) # (\REG_MEM|DOUT\(1) & ((\REG_MEM|DOUT\(70))))))) # (\UC|Equal5~0_combout\ & (((\ROM_mips|memROM~6_combout\)))) ) ) # ( 
-- \REG_MEM|DOUT\(2) & ( ((!\UC|Equal5~0_combout\ & (((\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a1~portbdataout\ & !\REG_MEM|DOUT\(1))))) # (\UC|Equal5~0_combout\ & (\ROM_mips|memROM~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100110011000011110011001100001111001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(102),
	datab => \ROM_mips|ALT_INV_memROM~6_combout\,
	datac => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a1~portbdataout\,
	datad => \UC|ALT_INV_Equal5~0_combout\,
	datae => \REG_MEM|ALT_INV_DOUT\(2),
	dataf => \REG_MEM|ALT_INV_DOUT\(1),
	datag => \REG_MEM|ALT_INV_DOUT\(70),
	combout => \MUX_LUI|saida_MUX[30]~22_combout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(72));

\bancoRegistrador|registrador_rtl_0_bypass[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[30]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(71));

\bancoRegistrador|saidaA[30]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[30]~30_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(71) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(72)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(71) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(72)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a30~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(72),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(71),
	combout => \bancoRegistrador|saidaA[30]~30_combout\);

\REG_ID|DOUT[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[30]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(104));

\ULA|Equal5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal5~5_combout\ = ( !\ULA|saida[21]~71_combout\ & ( \ULA|Equal5~4_combout\ & ( (!\ULA|saida[0]~2_combout\ & (!\ULA|saida[22]~73_combout\ & ((!\ULA|Add2~1_sumout\) # (!\ULA|saida[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Add2~1_sumout\,
	datab => \ULA|ALT_INV_saida[0]~0_combout\,
	datac => \ULA|ALT_INV_saida[0]~2_combout\,
	datad => \ULA|ALT_INV_saida[22]~73_combout\,
	datae => \ULA|ALT_INV_saida[21]~71_combout\,
	dataf => \ULA|ALT_INV_Equal5~4_combout\,
	combout => \ULA|Equal5~5_combout\);

\ULA|saida[15]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[15]~104_combout\ = ( \ULA|Add2~65_sumout\ & ( \ULA|Add0~61_sumout\ & ( (!\REG_ID|DOUT\(13) & (((\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\)) # (\UC_ULA|ULActrl~6_combout\))) # (\REG_ID|DOUT\(13) & 
-- (\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( !\ULA|Add2~65_sumout\ & ( \ULA|Add0~61_sumout\ & ( (\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13))))) ) ) 
-- ) # ( \ULA|Add2~65_sumout\ & ( !\ULA|Add0~61_sumout\ & ( (!\REG_ID|DOUT\(13) & \UC_ULA|ULActrl~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000110000000100000011000010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datae => \ULA|ALT_INV_Add2~65_sumout\,
	dataf => \ULA|ALT_INV_Add0~61_sumout\,
	combout => \ULA|saida[15]~104_combout\);

\ULA|saida[13]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[13]~105_combout\ = ( \ULA|Add2~57_sumout\ & ( \ULA|Add0~53_sumout\ & ( (!\REG_ID|DOUT\(13) & (((\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\)) # (\UC_ULA|ULActrl~6_combout\))) # (\REG_ID|DOUT\(13) & 
-- (\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( !\ULA|Add2~57_sumout\ & ( \ULA|Add0~53_sumout\ & ( (\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13))))) ) ) 
-- ) # ( \ULA|Add2~57_sumout\ & ( !\ULA|Add0~53_sumout\ & ( (!\REG_ID|DOUT\(13) & \UC_ULA|ULActrl~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000110000000100000011000010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datae => \ULA|ALT_INV_Add2~57_sumout\,
	dataf => \ULA|ALT_INV_Add0~53_sumout\,
	combout => \ULA|saida[13]~105_combout\);

\ULA|saida[14]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[14]~106_combout\ = ( \ULA|Add2~61_sumout\ & ( \ULA|Add0~57_sumout\ & ( (!\REG_ID|DOUT\(13) & (((\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\)) # (\UC_ULA|ULActrl~6_combout\))) # (\REG_ID|DOUT\(13) & 
-- (\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( !\ULA|Add2~61_sumout\ & ( \ULA|Add0~57_sumout\ & ( (\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13))))) ) ) 
-- ) # ( \ULA|Add2~61_sumout\ & ( !\ULA|Add0~57_sumout\ & ( (!\REG_ID|DOUT\(13) & \UC_ULA|ULActrl~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000110000000100000011000010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	datae => \ULA|ALT_INV_Add2~61_sumout\,
	dataf => \ULA|ALT_INV_Add0~57_sumout\,
	combout => \ULA|saida[14]~106_combout\);

\ULA|Equal5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal5~9_combout\ = ( !\ULA|saida[14]~56_combout\ & ( !\ULA|saida[14]~106_combout\ & ( (!\ULA|saida[15]~58_combout\ & (!\ULA|saida[15]~104_combout\ & (!\ULA|saida[13]~54_combout\ & !\ULA|saida[13]~105_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[15]~58_combout\,
	datab => \ULA|ALT_INV_saida[15]~104_combout\,
	datac => \ULA|ALT_INV_saida[13]~54_combout\,
	datad => \ULA|ALT_INV_saida[13]~105_combout\,
	datae => \ULA|ALT_INV_saida[14]~56_combout\,
	dataf => \ULA|ALT_INV_saida[14]~106_combout\,
	combout => \ULA|Equal5~9_combout\);

\ULA|Equal5~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal5~10_combout\ = ( !\ULA|saida[19]~67_combout\ & ( \ULA|Equal5~9_combout\ & ( (!\ULA|saida[26]~81_combout\ & (!\ULA|saida[25]~79_combout\ & (!\ULA|saida[24]~77_combout\ & !\ULA|saida[20]~69_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[26]~81_combout\,
	datab => \ULA|ALT_INV_saida[25]~79_combout\,
	datac => \ULA|ALT_INV_saida[24]~77_combout\,
	datad => \ULA|ALT_INV_saida[20]~69_combout\,
	datae => \ULA|ALT_INV_saida[19]~67_combout\,
	dataf => \ULA|ALT_INV_Equal5~9_combout\,
	combout => \ULA|Equal5~10_combout\);

\selMUX_AND_BEQ~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \selMUX_AND_BEQ~0_combout\ = ( \ULA|Equal5~10_combout\ & ( \REG_ID|DOUT\(149) & ( ((!\ULA|Equal5~3_combout\) # ((!\ULA|Equal5~5_combout\) # (\ULA|saida[31]~91_combout\))) # (\REG_ID|DOUT\(150)) ) ) ) # ( !\ULA|Equal5~10_combout\ & ( \REG_ID|DOUT\(149) ) ) 
-- # ( \ULA|Equal5~10_combout\ & ( !\REG_ID|DOUT\(149) & ( (\REG_ID|DOUT\(150) & (\ULA|Equal5~3_combout\ & (\ULA|Equal5~5_combout\ & !\ULA|saida[31]~91_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000011111111111111111111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(150),
	datab => \ULA|ALT_INV_Equal5~3_combout\,
	datac => \ULA|ALT_INV_Equal5~5_combout\,
	datad => \ULA|ALT_INV_saida[31]~91_combout\,
	datae => \ULA|ALT_INV_Equal5~10_combout\,
	dataf => \REG_ID|ALT_INV_DOUT\(149),
	combout => \selMUX_AND_BEQ~0_combout\);

\somador_somador|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~105_sumout\ = SUM(( \REG_ID|DOUT\(26) ) + ( \REG_ID|DOUT\(134) ) + ( \somador_somador|Add0~102\ ))
-- \somador_somador|Add0~106\ = CARRY(( \REG_ID|DOUT\(26) ) + ( \REG_ID|DOUT\(134) ) + ( \somador_somador|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(26),
	dataf => \REG_ID|ALT_INV_DOUT\(134),
	cin => \somador_somador|Add0~102\,
	sumout => \somador_somador|Add0~105_sumout\,
	cout => \somador_somador|Add0~106\);

\somador_somador|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~109_sumout\ = SUM(( \REG_ID|DOUT\(26) ) + ( \REG_ID|DOUT\(135) ) + ( \somador_somador|Add0~106\ ))
-- \somador_somador|Add0~110\ = CARRY(( \REG_ID|DOUT\(26) ) + ( \REG_ID|DOUT\(135) ) + ( \somador_somador|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(26),
	dataf => \REG_ID|ALT_INV_DOUT\(135),
	cin => \somador_somador|Add0~106\,
	sumout => \somador_somador|Add0~109_sumout\,
	cout => \somador_somador|Add0~110\);

\somador_somador|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~113_sumout\ = SUM(( \REG_ID|DOUT\(26) ) + ( GND ) + ( \somador_somador|Add0~110\ ))
-- \somador_somador|Add0~114\ = CARRY(( \REG_ID|DOUT\(26) ) + ( GND ) + ( \somador_somador|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(26),
	cin => \somador_somador|Add0~110\,
	sumout => \somador_somador|Add0~113_sumout\,
	cout => \somador_somador|Add0~114\);

\MUX_jump|saida_MUX[30]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[30]~30_combout\ = ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~113_sumout\ & ( (!\UC|Equal3~0_combout\ & (((\selMUX_AND_BEQ~0_combout\) # (\somadorPC|Add0~21_sumout\)))) # (\UC|Equal3~0_combout\ & (\REG_ID|DOUT\(104))) ) ) ) # ( 
-- !\PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~113_sumout\ & ( (!\UC|Equal3~0_combout\ & ((\somadorPC|Add0~21_sumout\))) # (\UC|Equal3~0_combout\ & (\REG_ID|DOUT\(104))) ) ) ) # ( \PC|DOUT[31]~1_combout\ & ( !\somador_somador|Add0~113_sumout\ & ( 
-- (!\UC|Equal3~0_combout\ & (((\somadorPC|Add0~21_sumout\ & !\selMUX_AND_BEQ~0_combout\)))) # (\UC|Equal3~0_combout\ & (\REG_ID|DOUT\(104))) ) ) ) # ( !\PC|DOUT[31]~1_combout\ & ( !\somador_somador|Add0~113_sumout\ & ( (!\UC|Equal3~0_combout\ & 
-- ((\somadorPC|Add0~21_sumout\))) # (\UC|Equal3~0_combout\ & (\REG_ID|DOUT\(104))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001000100011101000111010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(104),
	datab => \UC|ALT_INV_Equal3~0_combout\,
	datac => \somadorPC|ALT_INV_Add0~21_sumout\,
	datad => \ALT_INV_selMUX_AND_BEQ~0_combout\,
	datae => \PC|ALT_INV_DOUT[31]~1_combout\,
	dataf => \somador_somador|ALT_INV_Add0~113_sumout\,
	combout => \MUX_jump|saida_MUX[30]~30_combout\);

\PC|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[30]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(30));

\somadorPC|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~117_sumout\ = SUM(( \PC|DOUT\(25) ) + ( GND ) + ( \somadorPC|Add0~114\ ))
-- \somadorPC|Add0~118\ = CARRY(( \PC|DOUT\(25) ) + ( GND ) + ( \somadorPC|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(25),
	cin => \somadorPC|Add0~114\,
	sumout => \somadorPC|Add0~117_sumout\,
	cout => \somadorPC|Add0~118\);

\somadorPC|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~1_sumout\ = SUM(( \PC|DOUT\(26) ) + ( GND ) + ( \somadorPC|Add0~118\ ))
-- \somadorPC|Add0~2\ = CARRY(( \PC|DOUT\(26) ) + ( GND ) + ( \somadorPC|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(26),
	cin => \somadorPC|Add0~118\,
	sumout => \somadorPC|Add0~1_sumout\,
	cout => \somadorPC|Add0~2\);

\somadorPC|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~13_sumout\ = SUM(( \PC|DOUT\(27) ) + ( GND ) + ( \somadorPC|Add0~2\ ))
-- \somadorPC|Add0~14\ = CARRY(( \PC|DOUT\(27) ) + ( GND ) + ( \somadorPC|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(27),
	cin => \somadorPC|Add0~2\,
	sumout => \somadorPC|Add0~13_sumout\,
	cout => \somadorPC|Add0~14\);

\somadorPC|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~9_sumout\ = SUM(( \PC|DOUT\(28) ) + ( GND ) + ( \somadorPC|Add0~14\ ))
-- \somadorPC|Add0~10\ = CARRY(( \PC|DOUT\(28) ) + ( GND ) + ( \somadorPC|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(28),
	cin => \somadorPC|Add0~14\,
	sumout => \somadorPC|Add0~9_sumout\,
	cout => \somadorPC|Add0~10\);

\somadorPC|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~5_sumout\ = SUM(( \PC|DOUT\(29) ) + ( GND ) + ( \somadorPC|Add0~10\ ))
-- \somadorPC|Add0~6\ = CARRY(( \PC|DOUT\(29) ) + ( GND ) + ( \somadorPC|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(29),
	cin => \somadorPC|Add0~10\,
	sumout => \somadorPC|Add0~5_sumout\,
	cout => \somadorPC|Add0~6\);

\somadorPC|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~21_sumout\ = SUM(( \PC|DOUT\(30) ) + ( GND ) + ( \somadorPC|Add0~6\ ))
-- \somadorPC|Add0~22\ = CARRY(( \PC|DOUT\(30) ) + ( GND ) + ( \somadorPC|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(30),
	cin => \somadorPC|Add0~6\,
	sumout => \somadorPC|Add0~21_sumout\,
	cout => \somadorPC|Add0~22\);

\etapaBusca|DOUT[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(62));

\UC|Equal5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|Equal5~0_combout\ = ( !\etapaBusca|DOUT\(63) & ( !\etapaBusca|DOUT\(62) & ( (\etapaBusca|DOUT\(58) & (!\etapaBusca|DOUT\(61) & (\etapaBusca|DOUT\(60) & !\etapaBusca|DOUT\(59)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \etapaBusca|ALT_INV_DOUT\(58),
	datab => \etapaBusca|ALT_INV_DOUT\(61),
	datac => \etapaBusca|ALT_INV_DOUT\(60),
	datad => \etapaBusca|ALT_INV_DOUT\(59),
	datae => \etapaBusca|ALT_INV_DOUT\(63),
	dataf => \etapaBusca|ALT_INV_DOUT\(62),
	combout => \UC|Equal5~0_combout\);

\REG_EX|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(62),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(25));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

\REG_EX|DOUT[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[20]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(57));

\REG_MEM|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(57),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(25));

\MUX_LUI|saida_MUX[17]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[17]~16_combout\ = ( \ROM_mips|memROM~0_combout\ & ( \REG_MEM|DOUT\(25) & ( ((!\REG_MEM|DOUT\(1) & (\REG_MEM|DOUT\(2))) # (\REG_MEM|DOUT\(1) & (!\REG_MEM|DOUT\(2) & \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a20~portbdataout\))) # 
-- (\UC|Equal5~0_combout\) ) ) ) # ( !\ROM_mips|memROM~0_combout\ & ( \REG_MEM|DOUT\(25) & ( (!\UC|Equal5~0_combout\ & ((!\REG_MEM|DOUT\(1) & (\REG_MEM|DOUT\(2))) # (\REG_MEM|DOUT\(1) & (!\REG_MEM|DOUT\(2) & 
-- \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a20~portbdataout\)))) ) ) ) # ( \ROM_mips|memROM~0_combout\ & ( !\REG_MEM|DOUT\(25) & ( ((\REG_MEM|DOUT\(1) & (!\REG_MEM|DOUT\(2) & \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a20~portbdataout\))) # 
-- (\UC|Equal5~0_combout\) ) ) ) # ( !\ROM_mips|memROM~0_combout\ & ( !\REG_MEM|DOUT\(25) & ( (\REG_MEM|DOUT\(1) & (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(2) & \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a20~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000001100110111001100001000010010000011101101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(1),
	datab => \UC|ALT_INV_Equal5~0_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(2),
	datad => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a20~portbdataout\,
	datae => \ROM_mips|ALT_INV_memROM~0_combout\,
	dataf => \REG_MEM|ALT_INV_DOUT\(25),
	combout => \MUX_LUI|saida_MUX[17]~16_combout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(46));

\bancoRegistrador|registrador_rtl_0_bypass[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[17]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(45));

\bancoRegistrador|saidaA[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[17]~17_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(45) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(46)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(45) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(46)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a17~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(46),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(45),
	combout => \bancoRegistrador|saidaA[17]~17_combout\);

\REG_ID|DOUT[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(91));

\MUX_jump|saida_MUX[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[17]~17_combout\ = ( \PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~61_sumout\ ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somadorPC|Add0~85_sumout\ ) ) ) # ( 
-- \PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \etapaBusca|DOUT\(47) ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \REG_ID|DOUT\(91) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorPC|ALT_INV_Add0~85_sumout\,
	datab => \somador_somador|ALT_INV_Add0~61_sumout\,
	datac => \REG_ID|ALT_INV_DOUT\(91),
	datad => \etapaBusca|ALT_INV_DOUT\(47),
	datae => \PC|ALT_INV_DOUT[13]~0_combout\,
	dataf => \PC|ALT_INV_DOUT[31]~1_combout\,
	combout => \MUX_jump|saida_MUX[17]~17_combout\);

\PC|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(17));

\etapaBusca|DOUT[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~85_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(49));

\REG_ID|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \etapaBusca|DOUT\(49),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(6));

\REG_ID|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \etapaBusca|DOUT\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(1));

\mux_RT_RD|saida_MUX[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_RT_RD|saida_MUX[1]~0_combout\ = (!\REG_ID|DOUT\(143) & ((!\REG_ID|DOUT\(142) & ((\REG_ID|DOUT\(1)))) # (\REG_ID|DOUT\(142) & (\REG_ID|DOUT\(6))))) # (\REG_ID|DOUT\(143) & (((!\REG_ID|DOUT\(142)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010011110100001101001111010000110100111101000011010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(6),
	datab => \REG_ID|ALT_INV_DOUT\(143),
	datac => \REG_ID|ALT_INV_DOUT\(142),
	datad => \REG_ID|ALT_INV_DOUT\(1),
	combout => \mux_RT_RD|saida_MUX[1]~0_combout\);

\REG_EX|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \mux_RT_RD|saida_MUX[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(1));

\REG_MEM|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(1));

\REG_EX|DOUT[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(72),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(35));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

\REG_EX|DOUT[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[30]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(67));

\REG_MEM|DOUT[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(67),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(35));

\MUX_LUI|saida_MUX[27]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[27]~17_combout\ = ( \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a30~portbdataout\ & ( \REG_MEM|DOUT\(35) & ( (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(1) $ ((!\REG_MEM|DOUT\(2))))) # (\UC|Equal5~0_combout\ & 
-- (((\ROM_mips|memROM~5_combout\)))) ) ) ) # ( !\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a30~portbdataout\ & ( \REG_MEM|DOUT\(35) & ( (!\UC|Equal5~0_combout\ & (!\REG_MEM|DOUT\(1) & (\REG_MEM|DOUT\(2)))) # (\UC|Equal5~0_combout\ & 
-- (((\ROM_mips|memROM~5_combout\)))) ) ) ) # ( \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a30~portbdataout\ & ( !\REG_MEM|DOUT\(35) & ( (!\UC|Equal5~0_combout\ & (\REG_MEM|DOUT\(1) & (!\REG_MEM|DOUT\(2)))) # (\UC|Equal5~0_combout\ & 
-- (((\ROM_mips|memROM~5_combout\)))) ) ) ) # ( !\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a30~portbdataout\ & ( !\REG_MEM|DOUT\(35) & ( (\UC|Equal5~0_combout\ & \ROM_mips|memROM~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010000000111001100001000001110110100100001111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(1),
	datab => \UC|ALT_INV_Equal5~0_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(2),
	datad => \ROM_mips|ALT_INV_memROM~5_combout\,
	datae => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a30~portbdataout\,
	dataf => \REG_MEM|ALT_INV_DOUT\(35),
	combout => \MUX_LUI|saida_MUX[27]~17_combout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(66));

\bancoRegistrador|registrador_rtl_0_bypass[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[27]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(65));

\bancoRegistrador|saidaA[27]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[27]~27_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(65) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(66)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(65) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(66)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a27~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(66),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(65),
	combout => \bancoRegistrador|saidaA[27]~27_combout\);

\REG_ID|DOUT[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[27]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(101));

\MUX_jump|saida_MUX[27]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[27]~27_combout\ = ( \PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~101_sumout\ ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somadorPC|Add0~13_sumout\ ) ) ) # ( 
-- \PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \etapaBusca|DOUT\(57) ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \REG_ID|DOUT\(101) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorPC|ALT_INV_Add0~13_sumout\,
	datab => \somador_somador|ALT_INV_Add0~101_sumout\,
	datac => \REG_ID|ALT_INV_DOUT\(101),
	datad => \etapaBusca|ALT_INV_DOUT\(57),
	datae => \PC|ALT_INV_DOUT[13]~0_combout\,
	dataf => \PC|ALT_INV_DOUT[31]~1_combout\,
	combout => \MUX_jump|saida_MUX[27]~27_combout\);

\PC|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[27]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(27));

\etapaBusca|DOUT[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(59));

\UC|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|Equal3~0_combout\ = (\etapaBusca|DOUT\(60) & (!\etapaBusca|DOUT\(59) & (!\etapaBusca|DOUT\(63) & !\etapaBusca|DOUT\(62))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \etapaBusca|ALT_INV_DOUT\(60),
	datab => \etapaBusca|ALT_INV_DOUT\(59),
	datac => \etapaBusca|ALT_INV_DOUT\(63),
	datad => \etapaBusca|ALT_INV_DOUT\(62),
	combout => \UC|Equal3~0_combout\);

\UC|Equal9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|Equal9~0_combout\ = (!\etapaBusca|DOUT\(58) & (!\etapaBusca|DOUT\(61) & \UC|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \etapaBusca|ALT_INV_DOUT\(58),
	datab => \etapaBusca|ALT_INV_DOUT\(61),
	datac => \UC|ALT_INV_Equal3~0_combout\,
	combout => \UC|Equal9~0_combout\);

\REG_ID|DOUT[140]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \UC|Equal9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(140));

\UC_ULA|ULActrl[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC_ULA|ULActrl[1]~0_combout\ = (\REG_ID|DOUT\(15) & (!\REG_ID|DOUT\(14) & (!\REG_ID|DOUT\(12) & !\REG_ID|DOUT\(10))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(15),
	datab => \REG_ID|ALT_INV_DOUT\(14),
	datac => \REG_ID|ALT_INV_DOUT\(12),
	datad => \REG_ID|ALT_INV_DOUT\(10),
	combout => \UC_ULA|ULActrl[1]~0_combout\);

\UC_ULA|ULActrl[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC_ULA|ULActrl[1]~1_combout\ = ( \UC_ULA|ULActrl[1]~0_combout\ & ( (!\REG_ID|DOUT\(139) & ((!\REG_ID|DOUT\(13)) # ((!\REG_ID|DOUT\(140)) # (\REG_ID|DOUT\(11))))) ) ) # ( !\UC_ULA|ULActrl[1]~0_combout\ & ( (!\REG_ID|DOUT\(139) & !\REG_ID|DOUT\(140)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100001011000011110000000000001111000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \REG_ID|ALT_INV_DOUT\(11),
	datac => \REG_ID|ALT_INV_DOUT\(139),
	datad => \REG_ID|ALT_INV_DOUT\(140),
	datae => \UC_ULA|ALT_INV_ULActrl[1]~0_combout\,
	combout => \UC_ULA|ULActrl[1]~1_combout\);

\ULA|saida[13]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[13]~53_combout\ = (\UC_ULA|ULActrl[1]~1_combout\ & (!\UC_ULA|ULActrl[0]~4_combout\ & ((!\UC_ULA|ULActrl~6_combout\) # (\REG_ID|DOUT\(13)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000010000001100000001000000110000000100000011000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(13),
	datab => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datac => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	combout => \ULA|saida[13]~53_combout\);

\UC|palavraControle[12]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|palavraControle[12]~3_combout\ = ( !\etapaBusca|DOUT\(63) & ( !\etapaBusca|DOUT\(62) & ( (!\etapaBusca|DOUT\(58) & (!\etapaBusca|DOUT\(60) & (!\etapaBusca|DOUT\(61) $ (\etapaBusca|DOUT\(59))))) # (\etapaBusca|DOUT\(58) & (\etapaBusca|DOUT\(61) & 
-- (\etapaBusca|DOUT\(60) & !\etapaBusca|DOUT\(59)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000100100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \etapaBusca|ALT_INV_DOUT\(58),
	datab => \etapaBusca|ALT_INV_DOUT\(61),
	datac => \etapaBusca|ALT_INV_DOUT\(60),
	datad => \etapaBusca|ALT_INV_DOUT\(59),
	datae => \etapaBusca|ALT_INV_DOUT\(63),
	dataf => \etapaBusca|ALT_INV_DOUT\(62),
	combout => \UC|palavraControle[12]~3_combout\);

\REG_ID|DOUT[148]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \UC|palavraControle[12]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(148));

\REG_EX|DOUT[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(148),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(105));

\REG_MEM|DOUT[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(105),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(103));

\REG_EX|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(7));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

\REG_EX|DOUT[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(108),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(71));

\REG_MEM|DOUT[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(71),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(71));

\MUX_LUI|saida_MUX[31]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[31]~18_combout\ = ( !\REG_MEM|DOUT\(2) & ( (!\UC|Equal5~0_combout\ & (((!\REG_MEM|DOUT\(1) & (\REG_MEM|DOUT\(103))) # (\REG_MEM|DOUT\(1) & ((\REG_MEM|DOUT\(71))))))) # (\UC|Equal5~0_combout\ & (((\ROM_mips|memROM~5_combout\)))) ) ) # ( 
-- \REG_MEM|DOUT\(2) & ( ((!\UC|Equal5~0_combout\ & (((\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a2~portbdataout\ & !\REG_MEM|DOUT\(1))))) # (\UC|Equal5~0_combout\ & (\ROM_mips|memROM~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100110011000011110011001100001111001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(103),
	datab => \ROM_mips|ALT_INV_memROM~5_combout\,
	datac => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a2~portbdataout\,
	datad => \UC|ALT_INV_Equal5~0_combout\,
	datae => \REG_MEM|ALT_INV_DOUT\(2),
	dataf => \REG_MEM|ALT_INV_DOUT\(1),
	datag => \REG_MEM|ALT_INV_DOUT\(71),
	combout => \MUX_LUI|saida_MUX[31]~18_combout\);

\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_1|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 31,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_1_bypass[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(74));

\bancoRegistrador|registrador_rtl_1_bypass[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[31]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_1_bypass\(73));

\bancoRegistrador|saidaB[31]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaB[31]~31_combout\ = ( \bancoRegistrador|registrador_rtl_1_bypass\(73) & ( (!\bancoRegistrador|Equal1~0_combout\ & (((!\bancoRegistrador|registrador_rtl_1_bypass\(74)) # 
-- (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout\)) # (\bancoRegistrador|registrador~40_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_1_bypass\(73) & ( (!\bancoRegistrador|registrador~40_combout\ & 
-- (!\bancoRegistrador|Equal1~0_combout\ & (\bancoRegistrador|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout\ & \bancoRegistrador|registrador_rtl_1_bypass\(74)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~40_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal1~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_1|auto_generated|ALT_INV_ram_block1a31~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(74),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_1_bypass\(73),
	combout => \bancoRegistrador|saidaB[31]~31_combout\);

\REG_ID|DOUT[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaB[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(73));

\ULA|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add0~125_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(73)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(105) ) + ( \ULA|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(73),
	dataf => \REG_ID|ALT_INV_DOUT\(105),
	cin => \ULA|Add0~122\,
	sumout => \ULA|Add0~125_sumout\);

\mux_RT_imediato|saida_MUX[31]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_RT_imediato|saida_MUX[31]~18_combout\ = (!\REG_ID|DOUT\(138) & ((\REG_ID|DOUT\(73)))) # (\REG_ID|DOUT\(138) & (\REG_ID|DOUT\(26)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datac => \REG_ID|ALT_INV_DOUT\(73),
	combout => \mux_RT_imediato|saida_MUX[31]~18_combout\);

\ULA|saida[31]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[31]~90_combout\ = ( \UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[31]~18_combout\ & ( (\REG_ID|DOUT\(105) & (\REG_ID|DOUT\(13) & (!\UC_ULA|ULActrl[1]~1_combout\ & !\UC_ULA|ULActrl[0]~4_combout\))) ) ) ) # ( 
-- !\UC_ULA|ULActrl~6_combout\ & ( \mux_RT_imediato|saida_MUX[31]~18_combout\ & ( ((\REG_ID|DOUT\(105) & !\UC_ULA|ULActrl[1]~1_combout\)) # (\UC_ULA|ULActrl[0]~4_combout\) ) ) ) # ( !\UC_ULA|ULActrl~6_combout\ & ( !\mux_RT_imediato|saida_MUX[31]~18_combout\ 
-- & ( (\REG_ID|DOUT\(105) & \UC_ULA|ULActrl[0]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000000000001010000111111110001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(105),
	datab => \REG_ID|ALT_INV_DOUT\(13),
	datac => \UC_ULA|ALT_INV_ULActrl[1]~1_combout\,
	datad => \UC_ULA|ALT_INV_ULActrl[0]~4_combout\,
	datae => \UC_ULA|ALT_INV_ULActrl~6_combout\,
	dataf => \mux_RT_imediato|ALT_INV_saida_MUX[31]~18_combout\,
	combout => \ULA|saida[31]~90_combout\);

\ULA|saida[31]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[31]~91_combout\ = ( \ULA|saida[31]~90_combout\ ) # ( !\ULA|saida[31]~90_combout\ & ( (!\ULA|Add2~1_sumout\ & (((\ULA|saida[13]~53_combout\ & \ULA|Add0~125_sumout\)))) # (\ULA|Add2~1_sumout\ & (((\ULA|saida[13]~53_combout\ & 
-- \ULA|Add0~125_sumout\)) # (\UC_ULA|ULActrl~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011111111111111111111100010001000111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Add2~1_sumout\,
	datab => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datac => \ULA|ALT_INV_saida[13]~53_combout\,
	datad => \ULA|ALT_INV_Add0~125_sumout\,
	datae => \ULA|ALT_INV_saida[31]~90_combout\,
	combout => \ULA|saida[31]~91_combout\);

\REG_EX|DOUT[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[31]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(68));

\REG_MEM|DOUT[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(68),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(36));

\REG_EX|DOUT[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(73),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(36));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 31,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

\MUX_LUI|saida_MUX[28]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[28]~30_combout\ = ( !\REG_MEM|DOUT\(2) & ( (!\UC|Equal5~0_combout\ & (((!\REG_MEM|DOUT\(1) & (\REG_MEM|DOUT\(100))) # (\REG_MEM|DOUT\(1) & ((\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a31~portbdataout\)))))) # 
-- (\UC|Equal5~0_combout\ & (((\ROM_mips|memROM~5_combout\)))) ) ) # ( \REG_MEM|DOUT\(2) & ( ((!\UC|Equal5~0_combout\ & (((\REG_MEM|DOUT\(36) & !\REG_MEM|DOUT\(1))))) # (\UC|Equal5~0_combout\ & (\ROM_mips|memROM~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100110011000011110011001100001111001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(100),
	datab => \ROM_mips|ALT_INV_memROM~5_combout\,
	datac => \REG_MEM|ALT_INV_DOUT\(36),
	datad => \UC|ALT_INV_Equal5~0_combout\,
	datae => \REG_MEM|ALT_INV_DOUT\(2),
	dataf => \REG_MEM|ALT_INV_DOUT\(1),
	datag => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a31~portbdataout\,
	combout => \MUX_LUI|saida_MUX[28]~30_combout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(68));

\bancoRegistrador|registrador_rtl_0_bypass[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[28]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(67));

\bancoRegistrador|saidaA[28]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[28]~28_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(67) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(68)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(67) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(68)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a28~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(68),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(67),
	combout => \bancoRegistrador|saidaA[28]~28_combout\);

\REG_ID|DOUT[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[28]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(102));

\MUX_jump|saida_MUX[28]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[28]~28_combout\ = ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~105_sumout\ & ( (!\UC|Equal3~0_combout\ & (((\selMUX_AND_BEQ~0_combout\) # (\somadorPC|Add0~9_sumout\)))) # (\UC|Equal3~0_combout\ & (\REG_ID|DOUT\(102))) ) ) ) # ( 
-- !\PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~105_sumout\ & ( (!\UC|Equal3~0_combout\ & ((\somadorPC|Add0~9_sumout\))) # (\UC|Equal3~0_combout\ & (\REG_ID|DOUT\(102))) ) ) ) # ( \PC|DOUT[31]~1_combout\ & ( !\somador_somador|Add0~105_sumout\ & ( 
-- (!\UC|Equal3~0_combout\ & (((\somadorPC|Add0~9_sumout\ & !\selMUX_AND_BEQ~0_combout\)))) # (\UC|Equal3~0_combout\ & (\REG_ID|DOUT\(102))) ) ) ) # ( !\PC|DOUT[31]~1_combout\ & ( !\somador_somador|Add0~105_sumout\ & ( (!\UC|Equal3~0_combout\ & 
-- ((\somadorPC|Add0~9_sumout\))) # (\UC|Equal3~0_combout\ & (\REG_ID|DOUT\(102))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001000100011101000111010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(102),
	datab => \UC|ALT_INV_Equal3~0_combout\,
	datac => \somadorPC|ALT_INV_Add0~9_sumout\,
	datad => \ALT_INV_selMUX_AND_BEQ~0_combout\,
	datae => \PC|ALT_INV_DOUT[31]~1_combout\,
	dataf => \somador_somador|ALT_INV_Add0~105_sumout\,
	combout => \MUX_jump|saida_MUX[28]~28_combout\);

\PC|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[28]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(28));

\etapaBusca|DOUT[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(60));

\UC|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|Equal1~0_combout\ = (!\etapaBusca|DOUT\(60) & (\etapaBusca|DOUT\(59) & !\etapaBusca|DOUT\(62)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \etapaBusca|ALT_INV_DOUT\(60),
	datab => \etapaBusca|ALT_INV_DOUT\(59),
	datac => \etapaBusca|ALT_INV_DOUT\(62),
	combout => \UC|Equal1~0_combout\);

\UC|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|Equal1~1_combout\ = (!\etapaBusca|DOUT\(61) & (!\etapaBusca|DOUT\(63) & \UC|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \etapaBusca|ALT_INV_DOUT\(61),
	datab => \etapaBusca|ALT_INV_DOUT\(63),
	datac => \UC|ALT_INV_Equal1~0_combout\,
	combout => \UC|Equal1~1_combout\);

\UC|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|Equal1~2_combout\ = (\etapaBusca|DOUT\(58) & \UC|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \etapaBusca|ALT_INV_DOUT\(58),
	datab => \UC|ALT_INV_Equal1~1_combout\,
	combout => \UC|Equal1~2_combout\);

\REG_ID|DOUT[142]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \UC|Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(142));

\REG_EX|DOUT[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(142),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(103));

\REG_MEM|DOUT[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(101));

\REG_EX|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(5));

\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAMMIPS:RAM_mips|altsyncram:memRAM_rtl_0|altsyncram_3jp1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_EX|DOUT\(101),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	portadatain => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

\REG_ID|DOUT[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(106));

\REG_EX|DOUT[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_ID|DOUT\(106),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(69));

\REG_MEM|DOUT[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(69),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(69));

\MUX_LUI|saida_MUX[29]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_LUI|saida_MUX[29]~26_combout\ = ( !\REG_MEM|DOUT\(2) & ( (!\UC|Equal5~0_combout\ & (((!\REG_MEM|DOUT\(1) & (\REG_MEM|DOUT\(101))) # (\REG_MEM|DOUT\(1) & ((\REG_MEM|DOUT\(69))))))) # (\UC|Equal5~0_combout\ & (((\ROM_mips|memROM~5_combout\)))) ) ) # ( 
-- \REG_MEM|DOUT\(2) & ( ((!\UC|Equal5~0_combout\ & (((\RAM_mips|memRAM_rtl_0|auto_generated|ram_block1a0~portbdataout\ & !\REG_MEM|DOUT\(1))))) # (\UC|Equal5~0_combout\ & (\ROM_mips|memROM~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100110011000011110011001100001111001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_MEM|ALT_INV_DOUT\(101),
	datab => \ROM_mips|ALT_INV_memROM~5_combout\,
	datac => \RAM_mips|memRAM_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	datad => \UC|ALT_INV_Equal5~0_combout\,
	datae => \REG_MEM|ALT_INV_DOUT\(2),
	dataf => \REG_MEM|ALT_INV_DOUT\(1),
	datag => \REG_MEM|ALT_INV_DOUT\(69),
	combout => \MUX_LUI|saida_MUX[29]~26_combout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 29,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(70));

\bancoRegistrador|registrador_rtl_0_bypass[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[29]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(69));

\bancoRegistrador|saidaA[29]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[29]~29_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(69) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(70)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(69) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(70)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a29~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(70),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(69),
	combout => \bancoRegistrador|saidaA[29]~29_combout\);

\REG_ID|DOUT[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[29]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(103));

\MUX_jump|saida_MUX[29]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[29]~29_combout\ = ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~109_sumout\ & ( (!\UC|Equal3~0_combout\ & (((\selMUX_AND_BEQ~0_combout\) # (\somadorPC|Add0~5_sumout\)))) # (\UC|Equal3~0_combout\ & (\REG_ID|DOUT\(103))) ) ) ) # ( 
-- !\PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~109_sumout\ & ( (!\UC|Equal3~0_combout\ & ((\somadorPC|Add0~5_sumout\))) # (\UC|Equal3~0_combout\ & (\REG_ID|DOUT\(103))) ) ) ) # ( \PC|DOUT[31]~1_combout\ & ( !\somador_somador|Add0~109_sumout\ & ( 
-- (!\UC|Equal3~0_combout\ & (((\somadorPC|Add0~5_sumout\ & !\selMUX_AND_BEQ~0_combout\)))) # (\UC|Equal3~0_combout\ & (\REG_ID|DOUT\(103))) ) ) ) # ( !\PC|DOUT[31]~1_combout\ & ( !\somador_somador|Add0~109_sumout\ & ( (!\UC|Equal3~0_combout\ & 
-- ((\somadorPC|Add0~5_sumout\))) # (\UC|Equal3~0_combout\ & (\REG_ID|DOUT\(103))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001000100011101000111010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(103),
	datab => \UC|ALT_INV_Equal3~0_combout\,
	datac => \somadorPC|ALT_INV_Add0~5_sumout\,
	datad => \ALT_INV_selMUX_AND_BEQ~0_combout\,
	datae => \PC|ALT_INV_DOUT[31]~1_combout\,
	dataf => \somador_somador|ALT_INV_Add0~109_sumout\,
	combout => \MUX_jump|saida_MUX[29]~29_combout\);

\PC|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[29]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(29));

\etapaBusca|DOUT[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(61));

\UC|palavraControle[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|palavraControle\(5) = ( \etapaBusca|DOUT\(63) & ( !\etapaBusca|DOUT\(62) & ( (\etapaBusca|DOUT\(58) & (!\etapaBusca|DOUT\(60) & \etapaBusca|DOUT\(59))) ) ) ) # ( !\etapaBusca|DOUT\(63) & ( !\etapaBusca|DOUT\(62) & ( (\etapaBusca|DOUT\(61) & 
-- ((!\etapaBusca|DOUT\(60) & (!\etapaBusca|DOUT\(58))) # (\etapaBusca|DOUT\(60) & ((!\etapaBusca|DOUT\(59)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100100000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \etapaBusca|ALT_INV_DOUT\(58),
	datab => \etapaBusca|ALT_INV_DOUT\(61),
	datac => \etapaBusca|ALT_INV_DOUT\(60),
	datad => \etapaBusca|ALT_INV_DOUT\(59),
	datae => \etapaBusca|ALT_INV_DOUT\(63),
	dataf => \etapaBusca|ALT_INV_DOUT\(62),
	combout => \UC|palavraControle\(5));

\REG_ID|DOUT[143]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \UC|palavraControle\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(143));

\REG_ID|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \etapaBusca|DOUT\(48),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(5));

\REG_ID|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \etapaBusca|DOUT\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(0));

\mux_RT_RD|saida_MUX[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_RT_RD|saida_MUX[0]~4_combout\ = (!\REG_ID|DOUT\(143) & ((!\REG_ID|DOUT\(142) & ((\REG_ID|DOUT\(0)))) # (\REG_ID|DOUT\(142) & (\REG_ID|DOUT\(5))))) # (\REG_ID|DOUT\(143) & (!\REG_ID|DOUT\(142)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011011001110010001101100111001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(143),
	datab => \REG_ID|ALT_INV_DOUT\(142),
	datac => \REG_ID|ALT_INV_DOUT\(5),
	datad => \REG_ID|ALT_INV_DOUT\(0),
	combout => \mux_RT_RD|saida_MUX[0]~4_combout\);

\REG_EX|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \mux_RT_RD|saida_MUX[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(0));

\REG_MEM|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(0));

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(62));

\bancoRegistrador|registrador_rtl_0_bypass[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[25]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(61));

\bancoRegistrador|saidaA[25]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[25]~25_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(61) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(62)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(61) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(62)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a25~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(62),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(61),
	combout => \bancoRegistrador|saidaA[25]~25_combout\);

\REG_ID|DOUT[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[25]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(99));

\etapaBusca|DOUT[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~109_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(55));

\MUX_jump|saida_MUX[25]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[25]~25_combout\ = ( \PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~93_sumout\ ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somadorPC|Add0~117_sumout\ ) ) ) # ( 
-- \PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \etapaBusca|DOUT\(55) ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \REG_ID|DOUT\(99) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorPC|ALT_INV_Add0~117_sumout\,
	datab => \somador_somador|ALT_INV_Add0~93_sumout\,
	datac => \REG_ID|ALT_INV_DOUT\(99),
	datad => \etapaBusca|ALT_INV_DOUT\(55),
	datae => \PC|ALT_INV_DOUT[13]~0_combout\,
	dataf => \PC|ALT_INV_DOUT[31]~1_combout\,
	combout => \MUX_jump|saida_MUX[25]~25_combout\);

\PC|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[25]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(25));

\etapaBusca|DOUT[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~117_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(57));

\etapaBusca|DOUT[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~113_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(56));

\bancoRegistrador|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|Equal0~0_combout\ = ( !\etapaBusca|DOUT\(53) & ( (!\etapaBusca|DOUT\(57) & (!\etapaBusca|DOUT\(56) & (!\etapaBusca|DOUT\(55) & !\etapaBusca|DOUT\(54)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \etapaBusca|ALT_INV_DOUT\(57),
	datab => \etapaBusca|ALT_INV_DOUT\(56),
	datac => \etapaBusca|ALT_INV_DOUT\(55),
	datad => \etapaBusca|ALT_INV_DOUT\(54),
	datae => \etapaBusca|ALT_INV_DOUT\(53),
	combout => \bancoRegistrador|Equal0~0_combout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(26));

\bancoRegistrador|registrador_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(25));

\bancoRegistrador|saidaA[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[7]~7_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(25) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(26)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(25) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(26)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a7~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(26),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(25),
	combout => \bancoRegistrador|saidaA[7]~7_combout\);

\REG_ID|DOUT[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(81));

\etapaBusca|DOUT[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~45_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(37));

\MUX_jump|saida_MUX[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[7]~1_combout\ = ( \PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~5_sumout\ ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somadorPC|Add0~29_sumout\ ) ) ) # ( \PC|DOUT[13]~0_combout\ & 
-- ( !\PC|DOUT[31]~1_combout\ & ( \etapaBusca|DOUT\(37) ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \REG_ID|DOUT\(81) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorPC|ALT_INV_Add0~29_sumout\,
	datab => \somador_somador|ALT_INV_Add0~5_sumout\,
	datac => \REG_ID|ALT_INV_DOUT\(81),
	datad => \etapaBusca|ALT_INV_DOUT\(37),
	datae => \PC|ALT_INV_DOUT[13]~0_combout\,
	dataf => \PC|ALT_INV_DOUT[31]~1_combout\,
	combout => \MUX_jump|saida_MUX[7]~1_combout\);

\PC|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(7));

\ROM_mips|memROM~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM_mips|memROM~3_combout\ = ( \PC|DOUT\(7) & ( \PC|DOUT\(3) & ( (!\PC|DOUT\(5) & (!\PC|DOUT\(4) & (\PC|DOUT\(6) & \PC|DOUT\(2)))) ) ) ) # ( !\PC|DOUT\(7) & ( \PC|DOUT\(3) & ( (!\PC|DOUT\(5) & (\PC|DOUT\(4) & (!\PC|DOUT\(6) & \PC|DOUT\(2)))) # 
-- (\PC|DOUT\(5) & (!\PC|DOUT\(4) & (\PC|DOUT\(6) & !\PC|DOUT\(2)))) ) ) ) # ( \PC|DOUT\(7) & ( !\PC|DOUT\(3) & ( (!\PC|DOUT\(5) & (!\PC|DOUT\(2) & (!\PC|DOUT\(4) $ (!\PC|DOUT\(6))))) ) ) ) # ( !\PC|DOUT\(7) & ( !\PC|DOUT\(3) & ( (!\PC|DOUT\(5) & 
-- (\PC|DOUT\(4) & ((\PC|DOUT\(2))))) # (\PC|DOUT\(5) & ((!\PC|DOUT\(2) & (\PC|DOUT\(4))) # (\PC|DOUT\(2) & ((!\PC|DOUT\(6)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101110010001010000000000000000100001000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(5),
	datab => \PC|ALT_INV_DOUT\(4),
	datac => \PC|ALT_INV_DOUT\(6),
	datad => \PC|ALT_INV_DOUT\(2),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(3),
	combout => \ROM_mips|memROM~3_combout\);

\REG_ID|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM_mips|memROM~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(14));

\etapaBusca|DOUT[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~41_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(36));

\MUX_jump|saida_MUX[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[6]~3_combout\ = ( \PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~13_sumout\ ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somadorPC|Add0~37_sumout\ ) ) ) # ( \PC|DOUT[13]~0_combout\ 
-- & ( !\PC|DOUT[31]~1_combout\ & ( \etapaBusca|DOUT\(36) ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \REG_ID|DOUT\(80) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorPC|ALT_INV_Add0~37_sumout\,
	datab => \somador_somador|ALT_INV_Add0~13_sumout\,
	datac => \REG_ID|ALT_INV_DOUT\(80),
	datad => \etapaBusca|ALT_INV_DOUT\(36),
	datae => \PC|ALT_INV_DOUT[13]~0_combout\,
	dataf => \PC|ALT_INV_DOUT[31]~1_combout\,
	combout => \MUX_jump|saida_MUX[6]~3_combout\);

\PC|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(6));

\ROM_mips|memROM~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM_mips|memROM~21_combout\ = ( !\PC|DOUT\(7) & ( \PC|DOUT\(3) & ( (!\PC|DOUT\(5) & (\PC|DOUT\(4) & (!\PC|DOUT\(6) & \PC|DOUT\(2)))) # (\PC|DOUT\(5) & (!\PC|DOUT\(4) & (\PC|DOUT\(6)))) ) ) ) # ( \PC|DOUT\(7) & ( !\PC|DOUT\(3) & ( (!\PC|DOUT\(5) & 
-- (!\PC|DOUT\(2) & (!\PC|DOUT\(4) $ (!\PC|DOUT\(6))))) ) ) ) # ( !\PC|DOUT\(7) & ( !\PC|DOUT\(3) & ( (!\PC|DOUT\(5) & (\PC|DOUT\(4))) # (\PC|DOUT\(5) & ((!\PC|DOUT\(4) & (!\PC|DOUT\(6))) # (\PC|DOUT\(4) & (\PC|DOUT\(6) & !\PC|DOUT\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001101100010001010000000000000000100001001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(5),
	datab => \PC|ALT_INV_DOUT\(4),
	datac => \PC|ALT_INV_DOUT\(6),
	datad => \PC|ALT_INV_DOUT\(2),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(3),
	combout => \ROM_mips|memROM~21_combout\);

\REG_ID|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM_mips|memROM~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(10));

\MUX_jump|saida_MUX[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[0]~6_combout\ = (!\UC|seletorMUX_JMP~0_combout\ & ((!\UC|Equal3~0_combout\ & ((\REG_ID|DOUT\(106)))) # (\UC|Equal3~0_combout\ & (\REG_ID|DOUT\(74)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000010000110100000001000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(74),
	datab => \UC|ALT_INV_Equal3~0_combout\,
	datac => \UC|ALT_INV_seletorMUX_JMP~0_combout\,
	datad => \REG_ID|ALT_INV_DOUT\(106),
	combout => \MUX_jump|saida_MUX[0]~6_combout\);

\ULA|Equal5~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Equal5~8_combout\ = ( \ULA|Equal5~6_combout\ & ( (!\ULA|saida[31]~91_combout\ & (!\ULA|saida[26]~81_combout\ & (!\ULA|saida[25]~79_combout\ & !\ULA|saida[24]~77_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_saida[31]~91_combout\,
	datab => \ULA|ALT_INV_saida[26]~81_combout\,
	datac => \ULA|ALT_INV_saida[25]~79_combout\,
	datad => \ULA|ALT_INV_saida[24]~77_combout\,
	datae => \ULA|ALT_INV_Equal5~6_combout\,
	combout => \ULA|Equal5~8_combout\);

\PC|DOUT[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \PC|DOUT[0]~2_combout\ = ( \REG_ID|DOUT\(149) & ( \PC|DOUT[31]~1_combout\ & ( ((!\ULA|Equal5~3_combout\) # ((!\ULA|Equal5~5_combout\) # (!\ULA|Equal5~8_combout\))) # (\REG_ID|DOUT\(150)) ) ) ) # ( !\REG_ID|DOUT\(149) & ( \PC|DOUT[31]~1_combout\ & ( 
-- (\REG_ID|DOUT\(150) & (\ULA|Equal5~3_combout\ & (\ULA|Equal5~5_combout\ & \ULA|Equal5~8_combout\))) ) ) ) # ( \REG_ID|DOUT\(149) & ( !\PC|DOUT[31]~1_combout\ ) ) # ( !\REG_ID|DOUT\(149) & ( !\PC|DOUT[31]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000011111111111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(150),
	datab => \ULA|ALT_INV_Equal5~3_combout\,
	datac => \ULA|ALT_INV_Equal5~5_combout\,
	datad => \ULA|ALT_INV_Equal5~8_combout\,
	datae => \REG_ID|ALT_INV_DOUT\(149),
	dataf => \PC|ALT_INV_DOUT[31]~1_combout\,
	combout => \PC|DOUT[0]~2_combout\);

\PC|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[0]~6_combout\,
	ena => \PC|DOUT[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(0));

\etapaBusca|DOUT[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \PC|DOUT\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(32));

\MUX_jump|saida_MUX[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[2]~2_combout\ = ( \PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~9_sumout\ ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somadorPC|Add0~33_sumout\ ) ) ) # ( \PC|DOUT[13]~0_combout\ & 
-- ( !\PC|DOUT[31]~1_combout\ & ( \etapaBusca|DOUT\(32) ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \REG_ID|DOUT\(76) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorPC|ALT_INV_Add0~33_sumout\,
	datab => \somador_somador|ALT_INV_Add0~9_sumout\,
	datac => \REG_ID|ALT_INV_DOUT\(76),
	datad => \etapaBusca|ALT_INV_DOUT\(32),
	datae => \PC|ALT_INV_DOUT[13]~0_combout\,
	dataf => \PC|ALT_INV_DOUT[31]~1_combout\,
	combout => \MUX_jump|saida_MUX[2]~2_combout\);

\PC|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(2));

\somadorPC|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~25_sumout\ = SUM(( \PC|DOUT\(3) ) + ( GND ) + ( \somadorPC|Add0~34\ ))
-- \somadorPC|Add0~26\ = CARRY(( \PC|DOUT\(3) ) + ( GND ) + ( \somadorPC|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(3),
	cin => \somadorPC|Add0~34\,
	sumout => \somadorPC|Add0~25_sumout\,
	cout => \somadorPC|Add0~26\);

\MUX_jump|saida_MUX[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[1]~7_combout\ = (!\UC|palavraControle[10]~0_combout\ & ((!\UC|Equal3~0_combout\ & ((\REG_ID|DOUT\(107)))) # (\UC|Equal3~0_combout\ & (\REG_ID|DOUT\(75)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000010000110100000001000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(75),
	datab => \UC|ALT_INV_Equal3~0_combout\,
	datac => \UC|ALT_INV_palavraControle[10]~0_combout\,
	datad => \REG_ID|ALT_INV_DOUT\(107),
	combout => \MUX_jump|saida_MUX[1]~7_combout\);

\PC|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[1]~7_combout\,
	ena => \PC|DOUT[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(1));

\etapaBusca|DOUT[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \PC|DOUT\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(33));

\MUX_jump|saida_MUX[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[3]~0_combout\ = ( \PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~1_sumout\ ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somadorPC|Add0~25_sumout\ ) ) ) # ( \PC|DOUT[13]~0_combout\ & 
-- ( !\PC|DOUT[31]~1_combout\ & ( \etapaBusca|DOUT\(33) ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \REG_ID|DOUT\(77) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorPC|ALT_INV_Add0~25_sumout\,
	datab => \somador_somador|ALT_INV_Add0~1_sumout\,
	datac => \REG_ID|ALT_INV_DOUT\(77),
	datad => \etapaBusca|ALT_INV_DOUT\(33),
	datae => \PC|ALT_INV_DOUT[13]~0_combout\,
	dataf => \PC|ALT_INV_DOUT[31]~1_combout\,
	combout => \MUX_jump|saida_MUX[3]~0_combout\);

\PC|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(3));

\somadorPC|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~41_sumout\ = SUM(( \PC|DOUT\(4) ) + ( GND ) + ( \somadorPC|Add0~26\ ))
-- \somadorPC|Add0~42\ = CARRY(( \PC|DOUT\(4) ) + ( GND ) + ( \somadorPC|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(4),
	cin => \somadorPC|Add0~26\,
	sumout => \somadorPC|Add0~41_sumout\,
	cout => \somadorPC|Add0~42\);

\etapaBusca|DOUT[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~33_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(34));

\MUX_jump|saida_MUX[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[4]~4_combout\ = ( \PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~17_sumout\ ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somadorPC|Add0~41_sumout\ ) ) ) # ( \PC|DOUT[13]~0_combout\ 
-- & ( !\PC|DOUT[31]~1_combout\ & ( \etapaBusca|DOUT\(34) ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \REG_ID|DOUT\(78) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorPC|ALT_INV_Add0~41_sumout\,
	datab => \somador_somador|ALT_INV_Add0~17_sumout\,
	datac => \REG_ID|ALT_INV_DOUT\(78),
	datad => \etapaBusca|ALT_INV_DOUT\(34),
	datae => \PC|ALT_INV_DOUT[13]~0_combout\,
	dataf => \PC|ALT_INV_DOUT[31]~1_combout\,
	combout => \MUX_jump|saida_MUX[4]~4_combout\);

\PC|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(4));

\etapaBusca|DOUT[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(35));

\MUX_jump|saida_MUX[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[5]~5_combout\ = ( \PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~21_sumout\ ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somadorPC|Add0~45_sumout\ ) ) ) # ( \PC|DOUT[13]~0_combout\ 
-- & ( !\PC|DOUT[31]~1_combout\ & ( \etapaBusca|DOUT\(35) ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \REG_ID|DOUT\(79) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorPC|ALT_INV_Add0~45_sumout\,
	datab => \somador_somador|ALT_INV_Add0~21_sumout\,
	datac => \REG_ID|ALT_INV_DOUT\(79),
	datad => \etapaBusca|ALT_INV_DOUT\(35),
	datae => \PC|ALT_INV_DOUT[13]~0_combout\,
	dataf => \PC|ALT_INV_DOUT[31]~1_combout\,
	combout => \MUX_jump|saida_MUX[5]~5_combout\);

\PC|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(5));

\ROM_mips|memROM~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ROM_mips|memROM~4_combout\ = ( \PC|DOUT\(7) & ( \PC|DOUT\(6) & ( (!\PC|DOUT\(5) & (!\PC|DOUT\(4) & (!\PC|DOUT\(3) $ (\PC|DOUT\(2))))) ) ) ) # ( !\PC|DOUT\(7) & ( \PC|DOUT\(6) & ( (!\PC|DOUT\(5) & (!\PC|DOUT\(4) $ ((!\PC|DOUT\(3))))) # (\PC|DOUT\(5) & 
-- (\PC|DOUT\(4) & (!\PC|DOUT\(3) & !\PC|DOUT\(2)))) ) ) ) # ( \PC|DOUT\(7) & ( !\PC|DOUT\(6) & ( (!\PC|DOUT\(3) & !\PC|DOUT\(2)) ) ) ) # ( !\PC|DOUT\(7) & ( !\PC|DOUT\(6) & ( !\PC|DOUT\(4) $ (((!\PC|DOUT\(3) & ((!\PC|DOUT\(5)) # (!\PC|DOUT\(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110001101100111100000000000000111000001010001000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_DOUT\(5),
	datab => \PC|ALT_INV_DOUT\(4),
	datac => \PC|ALT_INV_DOUT\(3),
	datad => \PC|ALT_INV_DOUT\(2),
	datae => \PC|ALT_INV_DOUT\(7),
	dataf => \PC|ALT_INV_DOUT\(6),
	combout => \ROM_mips|memROM~4_combout\);

\REG_ID|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ROM_mips|memROM~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(15));

\UC_ULA|ULActrl~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC_ULA|ULActrl~7_combout\ = (\REG_ID|DOUT\(15) & (!\REG_ID|DOUT\(13) & (\REG_ID|DOUT\(11) & \UC_ULA|ULActrl~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(15),
	datab => \REG_ID|ALT_INV_DOUT\(13),
	datac => \REG_ID|ALT_INV_DOUT\(11),
	datad => \UC_ULA|ALT_INV_ULActrl~5_combout\,
	combout => \UC_ULA|ULActrl~7_combout\);

\ULA|saida[2]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[2]~12_combout\ = ( \ULA|saida[2]~11_combout\ & ( (((\UC_ULA|ULActrl~7_combout\ & \ULA|Add2~13_sumout\)) # (\ULA|saida[1]~6_combout\)) # (\ULA|saida[2]~10_combout\) ) ) # ( !\ULA|saida[2]~11_combout\ & ( ((\UC_ULA|ULActrl~7_combout\ & 
-- \ULA|Add2~13_sumout\)) # (\ULA|saida[2]~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111111111111100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ALT_INV_ULActrl~7_combout\,
	datab => \ULA|ALT_INV_Add2~13_sumout\,
	datac => \ULA|ALT_INV_saida[2]~10_combout\,
	datad => \ULA|ALT_INV_saida[1]~6_combout\,
	datae => \ULA|ALT_INV_saida[2]~11_combout\,
	combout => \ULA|saida[2]~12_combout\);

\REG_EX|DOUT[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ULA|saida[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_EX|DOUT\(39));

\REG_MEM|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_EX|DOUT\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_MEM|DOUT\(7));

\bancoRegistrador|registrador_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_MEM|DOUT\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(9));

\bancoRegistrador|registrador_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~117_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(10));

\bancoRegistrador|registrador_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_MEM|DOUT\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(0));

\bancoRegistrador|registrador_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_MEM|DOUT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(1));

\bancoRegistrador|registrador_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~101_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(2));

\bancoRegistrador|registrador_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_MEM|DOUT\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(3));

\bancoRegistrador|registrador_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~105_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(4));

\bancoRegistrador|registrador~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|registrador~41_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(4) & ( (\bancoRegistrador|registrador_rtl_0_bypass\(0) & (\bancoRegistrador|registrador_rtl_0_bypass\(3) & (!\bancoRegistrador|registrador_rtl_0_bypass\(1) $ 
-- (\bancoRegistrador|registrador_rtl_0_bypass\(2))))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(4) & ( (\bancoRegistrador|registrador_rtl_0_bypass\(0) & (!\bancoRegistrador|registrador_rtl_0_bypass\(3) & 
-- (!\bancoRegistrador|registrador_rtl_0_bypass\(1) $ (\bancoRegistrador|registrador_rtl_0_bypass\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100000000000000000100000101000001000000000000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(0),
	datab => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(1),
	datac => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(2),
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(3),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(4),
	combout => \bancoRegistrador|registrador~41_combout\);

\bancoRegistrador|registrador_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_MEM|DOUT\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(5));

\bancoRegistrador|registrador_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~109_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(6));

\bancoRegistrador|registrador_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \REG_MEM|DOUT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(7));

\bancoRegistrador|registrador_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~113_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(8));

\bancoRegistrador|registrador~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|registrador~42_combout\ = (!\bancoRegistrador|registrador_rtl_0_bypass\(5) & (!\bancoRegistrador|registrador_rtl_0_bypass\(6) & (!\bancoRegistrador|registrador_rtl_0_bypass\(7) $ (\bancoRegistrador|registrador_rtl_0_bypass\(8))))) # 
-- (\bancoRegistrador|registrador_rtl_0_bypass\(5) & (\bancoRegistrador|registrador_rtl_0_bypass\(6) & (!\bancoRegistrador|registrador_rtl_0_bypass\(7) $ (\bancoRegistrador|registrador_rtl_0_bypass\(8)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000001001100100000000100110010000000010011001000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(5),
	datab => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(6),
	datac => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(7),
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(8),
	combout => \bancoRegistrador|registrador~42_combout\);

\bancoRegistrador|registrador~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|registrador~43_combout\ = (\bancoRegistrador|registrador~41_combout\ & (\bancoRegistrador|registrador~42_combout\ & (!\bancoRegistrador|registrador_rtl_0_bypass\(9) $ (\bancoRegistrador|registrador_rtl_0_bypass\(10)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001001000000000000100100000000000010010000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(9),
	datab => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(10),
	datac => \bancoRegistrador|ALT_INV_registrador~41_combout\,
	datad => \bancoRegistrador|ALT_INV_registrador~42_combout\,
	combout => \bancoRegistrador|registrador~43_combout\);

\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif",
	init_file_layout => "port_b",
	logical_ram_name => "bancoRegistradores:bancoRegistrador|altsyncram:registrador_rtl_0|altsyncram_d1p1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 31,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \REG_MEM|DOUT\(0),
	portbre => VCC,
	clk0 => \CLOCK_50~input_o\,
	clk1 => \CLOCK_50~input_o\,
	ena0 => \REG_MEM|DOUT\(0),
	portadatain => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

\bancoRegistrador|registrador_rtl_0_bypass[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(74));

\bancoRegistrador|registrador_rtl_0_bypass[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_LUI|saida_MUX[31]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bancoRegistrador|registrador_rtl_0_bypass\(73));

\bancoRegistrador|saidaA[31]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \bancoRegistrador|saidaA[31]~31_combout\ = ( \bancoRegistrador|registrador_rtl_0_bypass\(73) & ( (!\bancoRegistrador|Equal0~0_combout\ & (((!\bancoRegistrador|registrador_rtl_0_bypass\(74)) # 
-- (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout\)) # (\bancoRegistrador|registrador~43_combout\))) ) ) # ( !\bancoRegistrador|registrador_rtl_0_bypass\(73) & ( (!\bancoRegistrador|registrador~43_combout\ & 
-- (!\bancoRegistrador|Equal0~0_combout\ & (\bancoRegistrador|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout\ & \bancoRegistrador|registrador_rtl_0_bypass\(74)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000110011000100110000000000000010001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bancoRegistrador|ALT_INV_registrador~43_combout\,
	datab => \bancoRegistrador|ALT_INV_Equal0~0_combout\,
	datac => \bancoRegistrador|registrador_rtl_0|auto_generated|ALT_INV_ram_block1a31~portbdataout\,
	datad => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(74),
	datae => \bancoRegistrador|ALT_INV_registrador_rtl_0_bypass\(73),
	combout => \bancoRegistrador|saidaA[31]~31_combout\);

\REG_ID|DOUT[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \bancoRegistrador|saidaA[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(105));

\somador_somador|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \somador_somador|Add0~117_sumout\ = SUM(( \REG_ID|DOUT\(26) ) + ( \REG_ID|DOUT\(137) ) + ( \somador_somador|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_ID|ALT_INV_DOUT\(26),
	dataf => \REG_ID|ALT_INV_DOUT\(137),
	cin => \somador_somador|Add0~114\,
	sumout => \somador_somador|Add0~117_sumout\);

\MUX_jump|saida_MUX[31]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[31]~31_combout\ = ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~117_sumout\ & ( (!\UC|Equal3~0_combout\ & (((\selMUX_AND_BEQ~0_combout\) # (\somadorPC|Add0~17_sumout\)))) # (\UC|Equal3~0_combout\ & (\REG_ID|DOUT\(105))) ) ) ) # ( 
-- !\PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~117_sumout\ & ( (!\UC|Equal3~0_combout\ & ((\somadorPC|Add0~17_sumout\))) # (\UC|Equal3~0_combout\ & (\REG_ID|DOUT\(105))) ) ) ) # ( \PC|DOUT[31]~1_combout\ & ( !\somador_somador|Add0~117_sumout\ & ( 
-- (!\UC|Equal3~0_combout\ & (((\somadorPC|Add0~17_sumout\ & !\selMUX_AND_BEQ~0_combout\)))) # (\UC|Equal3~0_combout\ & (\REG_ID|DOUT\(105))) ) ) ) # ( !\PC|DOUT[31]~1_combout\ & ( !\somador_somador|Add0~117_sumout\ & ( (!\UC|Equal3~0_combout\ & 
-- ((\somadorPC|Add0~17_sumout\))) # (\UC|Equal3~0_combout\ & (\REG_ID|DOUT\(105))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001000100011101000111010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(105),
	datab => \UC|ALT_INV_Equal3~0_combout\,
	datac => \somadorPC|ALT_INV_Add0~17_sumout\,
	datad => \ALT_INV_selMUX_AND_BEQ~0_combout\,
	datae => \PC|ALT_INV_DOUT[31]~1_combout\,
	dataf => \somador_somador|ALT_INV_Add0~117_sumout\,
	combout => \MUX_jump|saida_MUX[31]~31_combout\);

\PC|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(31));

\somadorPC|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \somadorPC|Add0~17_sumout\ = SUM(( \PC|DOUT\(31) ) + ( GND ) + ( \somadorPC|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_DOUT\(31),
	cin => \somadorPC|Add0~22\,
	sumout => \somadorPC|Add0~17_sumout\);

\etapaBusca|DOUT[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(63));

\UC|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|Equal2~0_combout\ = (\etapaBusca|DOUT\(58) & (\etapaBusca|DOUT\(61) & (\etapaBusca|DOUT\(60) & \etapaBusca|DOUT\(59))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \etapaBusca|ALT_INV_DOUT\(58),
	datab => \etapaBusca|ALT_INV_DOUT\(61),
	datac => \etapaBusca|ALT_INV_DOUT\(60),
	datad => \etapaBusca|ALT_INV_DOUT\(59),
	combout => \UC|Equal2~0_combout\);

\MUX_ORI|saida_MUX[16]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_ORI|saida_MUX[16]~0_combout\ = (\ROM_mips|memROM~5_combout\ & (((!\UC|Equal2~0_combout\) # (\etapaBusca|DOUT\(62))) # (\etapaBusca|DOUT\(63))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000111000011110000011100001111000001110000111100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \etapaBusca|ALT_INV_DOUT\(63),
	datab => \etapaBusca|ALT_INV_DOUT\(62),
	datac => \ROM_mips|ALT_INV_memROM~5_combout\,
	datad => \UC|ALT_INV_Equal2~0_combout\,
	combout => \MUX_ORI|saida_MUX[16]~0_combout\);

\REG_ID|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_ORI|saida_MUX[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(26));

\MUX_jump|saida_MUX[26]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_jump|saida_MUX[26]~26_combout\ = ( \PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somador_somador|Add0~97_sumout\ ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( \PC|DOUT[31]~1_combout\ & ( \somadorPC|Add0~1_sumout\ ) ) ) # ( \PC|DOUT[13]~0_combout\ 
-- & ( !\PC|DOUT[31]~1_combout\ & ( \etapaBusca|DOUT\(56) ) ) ) # ( !\PC|DOUT[13]~0_combout\ & ( !\PC|DOUT[31]~1_combout\ & ( \REG_ID|DOUT\(100) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \somadorPC|ALT_INV_Add0~1_sumout\,
	datab => \somador_somador|ALT_INV_Add0~97_sumout\,
	datac => \REG_ID|ALT_INV_DOUT\(100),
	datad => \etapaBusca|ALT_INV_DOUT\(56),
	datae => \PC|ALT_INV_DOUT[13]~0_combout\,
	dataf => \PC|ALT_INV_DOUT[31]~1_combout\,
	combout => \MUX_jump|saida_MUX[26]~26_combout\);

\PC|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_jump|saida_MUX[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(26));

\etapaBusca|DOUT[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \somadorPC|Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \etapaBusca|DOUT\(58));

\UC|Equal12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|Equal12~0_combout\ = (\etapaBusca|DOUT\(58) & (\etapaBusca|DOUT\(61) & (\etapaBusca|DOUT\(63) & \UC|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \etapaBusca|ALT_INV_DOUT\(58),
	datab => \etapaBusca|ALT_INV_DOUT\(61),
	datac => \etapaBusca|ALT_INV_DOUT\(63),
	datad => \UC|ALT_INV_Equal1~0_combout\,
	combout => \UC|Equal12~0_combout\);

\REG_ID|DOUT[138]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \UC|Equal12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_ID|DOUT\(138));

\ULA|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|Add2~1_sumout\ = SUM(( (!\REG_ID|DOUT\(138) & ((!\REG_ID|DOUT\(73)))) # (\REG_ID|DOUT\(138) & (!\REG_ID|DOUT\(26))) ) + ( \REG_ID|DOUT\(105) ) + ( \ULA|Add2~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_ID|ALT_INV_DOUT\(138),
	datab => \REG_ID|ALT_INV_DOUT\(26),
	datad => \REG_ID|ALT_INV_DOUT\(73),
	dataf => \REG_ID|ALT_INV_DOUT\(105),
	cin => \ULA|Add2~126\,
	sumout => \ULA|Add2~1_sumout\);

\ULA|saida[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ULA|saida[0]~3_combout\ = ((\ULA|Add2~1_sumout\ & \ULA|saida[0]~0_combout\)) # (\ULA|saida[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111110001111100011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ALT_INV_Add2~1_sumout\,
	datab => \ULA|ALT_INV_saida[0]~0_combout\,
	datac => \ULA|ALT_INV_saida[0]~2_combout\,
	combout => \ULA|saida[0]~3_combout\);

ww_barramento_endereco(0) <= \barramento_endereco[0]~output_o\;

ww_barramento_endereco(1) <= \barramento_endereco[1]~output_o\;

ww_barramento_endereco(2) <= \barramento_endereco[2]~output_o\;

ww_barramento_endereco(3) <= \barramento_endereco[3]~output_o\;

ww_barramento_endereco(4) <= \barramento_endereco[4]~output_o\;

ww_barramento_endereco(5) <= \barramento_endereco[5]~output_o\;

ww_barramento_endereco(6) <= \barramento_endereco[6]~output_o\;

ww_barramento_endereco(7) <= \barramento_endereco[7]~output_o\;

ww_barramento_endereco(8) <= \barramento_endereco[8]~output_o\;

ww_barramento_endereco(9) <= \barramento_endereco[9]~output_o\;

ww_barramento_endereco(10) <= \barramento_endereco[10]~output_o\;

ww_barramento_endereco(11) <= \barramento_endereco[11]~output_o\;

ww_barramento_endereco(12) <= \barramento_endereco[12]~output_o\;

ww_barramento_endereco(13) <= \barramento_endereco[13]~output_o\;

ww_barramento_endereco(14) <= \barramento_endereco[14]~output_o\;

ww_barramento_endereco(15) <= \barramento_endereco[15]~output_o\;

ww_barramento_endereco(16) <= \barramento_endereco[16]~output_o\;

ww_barramento_endereco(17) <= \barramento_endereco[17]~output_o\;

ww_barramento_endereco(18) <= \barramento_endereco[18]~output_o\;

ww_barramento_endereco(19) <= \barramento_endereco[19]~output_o\;

ww_barramento_endereco(20) <= \barramento_endereco[20]~output_o\;

ww_barramento_endereco(21) <= \barramento_endereco[21]~output_o\;

ww_barramento_endereco(22) <= \barramento_endereco[22]~output_o\;

ww_barramento_endereco(23) <= \barramento_endereco[23]~output_o\;

ww_barramento_endereco(24) <= \barramento_endereco[24]~output_o\;

ww_barramento_endereco(25) <= \barramento_endereco[25]~output_o\;

ww_barramento_endereco(26) <= \barramento_endereco[26]~output_o\;

ww_barramento_endereco(27) <= \barramento_endereco[27]~output_o\;

ww_barramento_endereco(28) <= \barramento_endereco[28]~output_o\;

ww_barramento_endereco(29) <= \barramento_endereco[29]~output_o\;

ww_barramento_endereco(30) <= \barramento_endereco[30]~output_o\;

ww_barramento_endereco(31) <= \barramento_endereco[31]~output_o\;

ww_dado_escrito_RAM(0) <= \dado_escrito_RAM[0]~output_o\;

ww_dado_escrito_RAM(1) <= \dado_escrito_RAM[1]~output_o\;

ww_dado_escrito_RAM(2) <= \dado_escrito_RAM[2]~output_o\;

ww_dado_escrito_RAM(3) <= \dado_escrito_RAM[3]~output_o\;

ww_dado_escrito_RAM(4) <= \dado_escrito_RAM[4]~output_o\;

ww_dado_escrito_RAM(5) <= \dado_escrito_RAM[5]~output_o\;

ww_dado_escrito_RAM(6) <= \dado_escrito_RAM[6]~output_o\;

ww_dado_escrito_RAM(7) <= \dado_escrito_RAM[7]~output_o\;

ww_dado_escrito_RAM(8) <= \dado_escrito_RAM[8]~output_o\;

ww_dado_escrito_RAM(9) <= \dado_escrito_RAM[9]~output_o\;

ww_dado_escrito_RAM(10) <= \dado_escrito_RAM[10]~output_o\;

ww_dado_escrito_RAM(11) <= \dado_escrito_RAM[11]~output_o\;

ww_dado_escrito_RAM(12) <= \dado_escrito_RAM[12]~output_o\;

ww_dado_escrito_RAM(13) <= \dado_escrito_RAM[13]~output_o\;

ww_dado_escrito_RAM(14) <= \dado_escrito_RAM[14]~output_o\;

ww_dado_escrito_RAM(15) <= \dado_escrito_RAM[15]~output_o\;

ww_dado_escrito_RAM(16) <= \dado_escrito_RAM[16]~output_o\;

ww_dado_escrito_RAM(17) <= \dado_escrito_RAM[17]~output_o\;

ww_dado_escrito_RAM(18) <= \dado_escrito_RAM[18]~output_o\;

ww_dado_escrito_RAM(19) <= \dado_escrito_RAM[19]~output_o\;

ww_dado_escrito_RAM(20) <= \dado_escrito_RAM[20]~output_o\;

ww_dado_escrito_RAM(21) <= \dado_escrito_RAM[21]~output_o\;

ww_dado_escrito_RAM(22) <= \dado_escrito_RAM[22]~output_o\;

ww_dado_escrito_RAM(23) <= \dado_escrito_RAM[23]~output_o\;

ww_dado_escrito_RAM(24) <= \dado_escrito_RAM[24]~output_o\;

ww_dado_escrito_RAM(25) <= \dado_escrito_RAM[25]~output_o\;

ww_dado_escrito_RAM(26) <= \dado_escrito_RAM[26]~output_o\;

ww_dado_escrito_RAM(27) <= \dado_escrito_RAM[27]~output_o\;

ww_dado_escrito_RAM(28) <= \dado_escrito_RAM[28]~output_o\;

ww_dado_escrito_RAM(29) <= \dado_escrito_RAM[29]~output_o\;

ww_dado_escrito_RAM(30) <= \dado_escrito_RAM[30]~output_o\;

ww_dado_escrito_RAM(31) <= \dado_escrito_RAM[31]~output_o\;

ww_escritaC_out(0) <= \escritaC_out[0]~output_o\;

ww_escritaC_out(1) <= \escritaC_out[1]~output_o\;

ww_escritaC_out(2) <= \escritaC_out[2]~output_o\;

ww_escritaC_out(3) <= \escritaC_out[3]~output_o\;

ww_escritaC_out(4) <= \escritaC_out[4]~output_o\;

ww_escritaC_out(5) <= \escritaC_out[5]~output_o\;

ww_escritaC_out(6) <= \escritaC_out[6]~output_o\;

ww_escritaC_out(7) <= \escritaC_out[7]~output_o\;

ww_escritaC_out(8) <= \escritaC_out[8]~output_o\;

ww_escritaC_out(9) <= \escritaC_out[9]~output_o\;

ww_escritaC_out(10) <= \escritaC_out[10]~output_o\;

ww_escritaC_out(11) <= \escritaC_out[11]~output_o\;

ww_escritaC_out(12) <= \escritaC_out[12]~output_o\;

ww_escritaC_out(13) <= \escritaC_out[13]~output_o\;

ww_escritaC_out(14) <= \escritaC_out[14]~output_o\;

ww_escritaC_out(15) <= \escritaC_out[15]~output_o\;

ww_escritaC_out(16) <= \escritaC_out[16]~output_o\;

ww_escritaC_out(17) <= \escritaC_out[17]~output_o\;

ww_escritaC_out(18) <= \escritaC_out[18]~output_o\;

ww_escritaC_out(19) <= \escritaC_out[19]~output_o\;

ww_escritaC_out(20) <= \escritaC_out[20]~output_o\;

ww_escritaC_out(21) <= \escritaC_out[21]~output_o\;

ww_escritaC_out(22) <= \escritaC_out[22]~output_o\;

ww_escritaC_out(23) <= \escritaC_out[23]~output_o\;

ww_escritaC_out(24) <= \escritaC_out[24]~output_o\;

ww_escritaC_out(25) <= \escritaC_out[25]~output_o\;

ww_escritaC_out(26) <= \escritaC_out[26]~output_o\;

ww_escritaC_out(27) <= \escritaC_out[27]~output_o\;

ww_escritaC_out(28) <= \escritaC_out[28]~output_o\;

ww_escritaC_out(29) <= \escritaC_out[29]~output_o\;

ww_escritaC_out(30) <= \escritaC_out[30]~output_o\;

ww_escritaC_out(31) <= \escritaC_out[31]~output_o\;

ww_wr_out <= \wr_out~output_o\;

ww_wr_reg_banco(0) <= \wr_reg_banco[0]~output_o\;

ww_wr_reg_banco(1) <= \wr_reg_banco[1]~output_o\;

ww_wr_reg_banco(2) <= \wr_reg_banco[2]~output_o\;

ww_wr_reg_banco(3) <= \wr_reg_banco[3]~output_o\;

ww_wr_reg_banco(4) <= \wr_reg_banco[4]~output_o\;

ww_PC_out(0) <= \PC_out[0]~output_o\;

ww_PC_out(1) <= \PC_out[1]~output_o\;

ww_PC_out(2) <= \PC_out[2]~output_o\;

ww_PC_out(3) <= \PC_out[3]~output_o\;

ww_PC_out(4) <= \PC_out[4]~output_o\;

ww_PC_out(5) <= \PC_out[5]~output_o\;

ww_PC_out(6) <= \PC_out[6]~output_o\;

ww_PC_out(7) <= \PC_out[7]~output_o\;

ww_PC_out(8) <= \PC_out[8]~output_o\;

ww_PC_out(9) <= \PC_out[9]~output_o\;

ww_PC_out(10) <= \PC_out[10]~output_o\;

ww_PC_out(11) <= \PC_out[11]~output_o\;

ww_PC_out(12) <= \PC_out[12]~output_o\;

ww_PC_out(13) <= \PC_out[13]~output_o\;

ww_PC_out(14) <= \PC_out[14]~output_o\;

ww_PC_out(15) <= \PC_out[15]~output_o\;

ww_PC_out(16) <= \PC_out[16]~output_o\;

ww_PC_out(17) <= \PC_out[17]~output_o\;

ww_PC_out(18) <= \PC_out[18]~output_o\;

ww_PC_out(19) <= \PC_out[19]~output_o\;

ww_PC_out(20) <= \PC_out[20]~output_o\;

ww_PC_out(21) <= \PC_out[21]~output_o\;

ww_PC_out(22) <= \PC_out[22]~output_o\;

ww_PC_out(23) <= \PC_out[23]~output_o\;

ww_PC_out(24) <= \PC_out[24]~output_o\;

ww_PC_out(25) <= \PC_out[25]~output_o\;

ww_PC_out(26) <= \PC_out[26]~output_o\;

ww_PC_out(27) <= \PC_out[27]~output_o\;

ww_PC_out(28) <= \PC_out[28]~output_o\;

ww_PC_out(29) <= \PC_out[29]~output_o\;

ww_PC_out(30) <= \PC_out[30]~output_o\;

ww_PC_out(31) <= \PC_out[31]~output_o\;
END structure;


