Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: sdram_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sdram_test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sdram_test"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : sdram_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\ipcore_dir\sdram_pll.v" into library work
Parsing module <sdram_pll>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_ip\sdram_wr_data.v" into library work
Parsing module <sdram_wr_data>.
Parsing verilog file "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_ip\/sdram_para.v" included at line 25.
WARNING:HDLCompiler:1142 - "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_ip\sdram_wr_data.v" Line 1: Compiler directive `timescale is not allowed here
Analyzing Verilog file "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_ip\sdram_ctrl.v" into library work
Parsing module <sdram_ctrl>.
Parsing verilog file "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_ip\/sdram_para.v" included at line 49.
WARNING:HDLCompiler:1142 - "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_ip\sdram_ctrl.v" Line 1: Compiler directive `timescale is not allowed here
Analyzing Verilog file "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_ip\sdram_cmd.v" into library work
Parsing module <sdram_cmd>.
Parsing verilog file "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_ip\/sdram_para.v" included at line 38.
WARNING:HDLCompiler:1142 - "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_ip\sdram_cmd.v" Line 1: Compiler directive `timescale is not allowed here
Analyzing Verilog file "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\ipcore_dir\wrfifo.v" into library work
Parsing module <wrfifo>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\ipcore_dir\rdfifo.v" into library work
Parsing module <rdfifo>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_ip\sdram_top.v" into library work
Parsing module <sdram_top>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_ip\dcfifo_ctrl.v" into library work
Parsing module <dcfifo_ctrl>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\system_ctrl.v" into library work
Parsing module <system_ctrl>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_ip\sdram_2fifo_top.v" into library work
Parsing module <sdram_2fifo_top>.
WARNING:HDLCompiler:751 - "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_ip\sdram_2fifo_top.v" Line 68: Redeclaration of ansi port sdram_wr_req is not allowed
WARNING:HDLCompiler:751 - "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_ip\sdram_2fifo_top.v" Line 70: Redeclaration of ansi port sdram_rd_req is not allowed
Analyzing Verilog file "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\chipscope_ila.v" into library work
Parsing module <chipscope_ila>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\chipscope_icon.v" into library work
Parsing module <chipscope_icon>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_test.v" into library work
Parsing module <sdram_test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_test.v" Line 83: Port sdram_wr_req is not connected to this instance

Elaborating module <sdram_test>.

Elaborating module <system_ctrl>.

Elaborating module <sdram_pll>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=20.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\ipcore_dir\sdram_pll.v" Line 137: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\system_ctrl.v" Line 47: Assignment to locked ignored, since the identifier is never used

Elaborating module <sdram_2fifo_top>.

Elaborating module <sdram_top>.

Elaborating module <sdram_ctrl>.

Elaborating module <sdram_cmd>.

Elaborating module <sdram_wr_data>.

Elaborating module <dcfifo_ctrl>.

Elaborating module <wrfifo>.
WARNING:HDLCompiler:1499 - "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\ipcore_dir\wrfifo.v" Line 39: Empty module <wrfifo> remains a black box.

Elaborating module <rdfifo>.
WARNING:HDLCompiler:1499 - "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\ipcore_dir\rdfifo.v" Line 39: Empty module <rdfifo> remains a black box.
WARNING:HDLCompiler:189 - "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_test.v" Line 102: Size mismatch in connection of port <sdram_addr>. Formal port size is 12-bit while actual signal size is 13-bit.

Elaborating module <chipscope_icon>.

Elaborating module <chipscope_ila>.
WARNING:HDLCompiler:189 - "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_test.v" Line 136: Size mismatch in connection of port <TRIG0>. Formal port size is 256-bit while actual signal size is 64-bit.
WARNING:HDLCompiler:634 - "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_test.v" Line 127: Net <TRIG0[63]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sdram_test>.
    Related source file is "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_test.v".
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_test.v" line 68: Output port <clk_c3> of the instance <u_system_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_test.v" line 83: Output port <sdram_wr_req> of the instance <u_sdram_2fifo_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_test.v" line 83: Output port <sdram_rd_req> of the instance <u_sdram_2fifo_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_test.v" line 83: Output port <frame_write_done> of the instance <u_sdram_2fifo_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_test.v" line 83: Output port <frame_read_done> of the instance <u_sdram_2fifo_top> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <TRIG0<63:34>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <rd_load>.
    Found 1-bit register for signal <wr_load>.
    Found 10-bit register for signal <counter>.
    Found 16-bit register for signal <sys_data_in>.
    Found 4-bit register for signal <i>.
    Found 1-bit register for signal <sys_rd>.
    Found 1-bit register for signal <sys_we>.
    Found 4-bit adder for signal <i[3]_GND_1_o_add_0_OUT> created at line 50.
    Found 10-bit adder for signal <counter[9]_GND_1_o_add_4_OUT> created at line 55.
    Found 4-bit 4-to-1 multiplexer for signal <_n0088> created at line 48.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <sdram_test> synthesized.

Synthesizing Unit <system_ctrl>.
    Related source file is "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\system_ctrl.v".
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\system_ctrl.v" line 43: Output port <LOCKED> of the instance <u_sdram_pll> is unconnected or connected to loadless signal.
    Found 10-bit register for signal <delay_cnt>.
    Found 1-bit register for signal <delay_done>.
    Found 10-bit adder for signal <delay_cnt[9]_GND_2_o_add_1_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <system_ctrl> synthesized.

Synthesizing Unit <sdram_pll>.
    Related source file is "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\ipcore_dir\sdram_pll.v".
    Summary:
	no macro.
Unit <sdram_pll> synthesized.

Synthesizing Unit <sdram_2fifo_top>.
    Related source file is "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_ip\sdram_2fifo_top.v".
    Summary:
	no macro.
Unit <sdram_2fifo_top> synthesized.

Synthesizing Unit <sdram_top>.
    Related source file is "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_ip\sdram_top.v".
    Summary:
	no macro.
Unit <sdram_top> synthesized.

Synthesizing Unit <sdram_ctrl>.
    Related source file is "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_ip\sdram_ctrl.v".
        TRP_CLK = 9'b000000100
        TRFC_CLK = 9'b000000110
        TMRD_CLK = 9'b000000110
        TRCD_CLK = 9'b000000010
        TCL_CLK = 9'b000000011
        TDAL_CLK = 9'b000000011
    Found 4-bit register for signal <init_state_r>.
    Found 4-bit register for signal <work_state_r>.
    Found 11-bit register for signal <cnt_7_5us>.
    Found 9-bit register for signal <cnt_clk_r>.
    Found 15-bit register for signal <cnt_200us>.
    Found 1-bit register for signal <sdram_ref_req>.
    Found 1-bit register for signal <sys_r_wn>.
    Found finite state machine <FSM_0> for signal <init_state_r>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State 0110 is never reached in FSM <work_state_r>.
    Found finite state machine <FSM_1> for signal <work_state_r>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 22                                             |
    | Inputs             | 12                                             |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 15-bit adder for signal <cnt_200us[14]_GND_9_o_add_1_OUT> created at line 71.
    Found 11-bit adder for signal <cnt_7_5us[10]_GND_9_o_add_19_OUT> created at line 107.
    Found 9-bit adder for signal <cnt_clk_r[8]_GND_9_o_add_57_OUT> created at line 213.
    Found 15-bit comparator greater for signal <cnt_200us[14]_PWR_9_o_LessThan_1_o> created at line 71
    Found 11-bit comparator greater for signal <cnt_7_5us[10]_GND_9_o_LessThan_19_o> created at line 107
    Found 9-bit comparator greater for signal <cnt_clk_r[8]_sdwr_byte[8]_LessThan_53_o> created at line 197
    Found 9-bit comparator lessequal for signal <n0066> created at line 200
    Found 9-bit comparator greater for signal <cnt_clk_r[8]_sdrd_byte[8]_LessThan_57_o> created at line 200
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  12 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <sdram_ctrl> synthesized.

Synthesizing Unit <sdram_cmd>.
    Related source file is "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_ip\sdram_cmd.v".
    Found 12-bit register for signal <sdram_addr_r>.
    Found 2-bit register for signal <sdram_ba_r>.
    Found 5-bit register for signal <sdram_cmd_r>.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred  44 Multiplexer(s).
Unit <sdram_cmd> synthesized.

Synthesizing Unit <sdram_wr_data>.
    Related source file is "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_ip\sdram_wr_data.v".
WARNING:Xst:647 - Input <cnt_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <sdr_dout>.
    Found 16-bit register for signal <sdr_din>.
    Found 1-bit register for signal <sdr_dlink>.
    Found 1-bit tristate buffer for signal <sdram_data<15>> created at line 46
    Found 1-bit tristate buffer for signal <sdram_data<14>> created at line 46
    Found 1-bit tristate buffer for signal <sdram_data<13>> created at line 46
    Found 1-bit tristate buffer for signal <sdram_data<12>> created at line 46
    Found 1-bit tristate buffer for signal <sdram_data<11>> created at line 46
    Found 1-bit tristate buffer for signal <sdram_data<10>> created at line 46
    Found 1-bit tristate buffer for signal <sdram_data<9>> created at line 46
    Found 1-bit tristate buffer for signal <sdram_data<8>> created at line 46
    Found 1-bit tristate buffer for signal <sdram_data<7>> created at line 46
    Found 1-bit tristate buffer for signal <sdram_data<6>> created at line 46
    Found 1-bit tristate buffer for signal <sdram_data<5>> created at line 46
    Found 1-bit tristate buffer for signal <sdram_data<4>> created at line 46
    Found 1-bit tristate buffer for signal <sdram_data<3>> created at line 46
    Found 1-bit tristate buffer for signal <sdram_data<2>> created at line 46
    Found 1-bit tristate buffer for signal <sdram_data<1>> created at line 46
    Found 1-bit tristate buffer for signal <sdram_data<0>> created at line 46
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <sdram_wr_data> synthesized.

Synthesizing Unit <dcfifo_ctrl>.
    Related source file is "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_ip\dcfifo_ctrl.v".
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_ip\dcfifo_ctrl.v" line 208: Output port <wr_data_count> of the instance <u_wrfifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_ip\dcfifo_ctrl.v" line 208: Output port <full> of the instance <u_wrfifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_ip\dcfifo_ctrl.v" line 208: Output port <empty> of the instance <u_wrfifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_ip\dcfifo_ctrl.v" line 229: Output port <rd_data_count> of the instance <u_rdfifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_ip\dcfifo_ctrl.v" line 229: Output port <full> of the instance <u_rdfifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.1600808\AX309\09_VERILOG\11_sdram_test\sdram_test\rtl\sdram_ip\dcfifo_ctrl.v" line 229: Output port <empty> of the instance <u_rdfifo> is unconnected or connected to loadless signal.
    Found 22-bit register for signal <sdram_wraddr>.
    Found 22-bit register for signal <sdram_rdaddr>.
    Found 1-bit register for signal <sdram_wr_ackr2>.
    Found 1-bit register for signal <sdram_rd_ackr1>.
    Found 1-bit register for signal <sdram_rd_ackr2>.
    Found 1-bit register for signal <wr_load_r1>.
    Found 1-bit register for signal <wr_load_r2>.
    Found 1-bit register for signal <rd_load_r1>.
    Found 1-bit register for signal <rd_load_r2>.
    Found 1-bit register for signal <frame_write_done>.
    Found 1-bit register for signal <frame_read_done>.
    Found 1-bit register for signal <sdram_wr_req>.
    Found 1-bit register for signal <sdram_rd_req>.
    Found 1-bit register for signal <sdram_wr_ackr1>.
    Found 22-bit adder for signal <sdram_wraddr[21]_GND_29_o_add_2_OUT> created at line 118.
    Found 22-bit adder for signal <sdram_rdaddr[21]_GND_29_o_add_9_OUT> created at line 152.
    Found 22-bit comparator lessequal for signal <sdram_wraddr[21]_wr_max_addr[21]_LessThan_2_o> created at line 116
    Found 22-bit comparator lessequal for signal <sdram_rdaddr[21]_rd_max_addr[21]_LessThan_9_o> created at line 150
    Found 9-bit comparator lessequal for signal <n0040> created at line 183
    Found 9-bit comparator greater for signal <rdf_use[8]_rd_length[8]_LessThan_17_o> created at line 188
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  56 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <dcfifo_ctrl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 10-bit adder                                          : 2
 11-bit adder                                          : 1
 15-bit adder                                          : 1
 22-bit adder                                          : 2
 4-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 34
 1-bit register                                        : 20
 10-bit register                                       : 2
 11-bit register                                       : 1
 12-bit register                                       : 1
 15-bit register                                       : 1
 16-bit register                                       : 3
 2-bit register                                        : 1
 22-bit register                                       : 2
 4-bit register                                        : 1
 5-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 9
 11-bit comparator greater                             : 1
 15-bit comparator greater                             : 1
 22-bit comparator lessequal                           : 2
 9-bit comparator greater                              : 3
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 71
 1-bit 2-to-1 multiplexer                              : 17
 10-bit 2-to-1 multiplexer                             : 2
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 14
 2-bit 2-to-1 multiplexer                              : 14
 22-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 3
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 15
 9-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <chipscope_ila.ngc>.
Reading core <chipscope_icon.ngc>.
Reading core <ipcore_dir/wrfifo.ngc>.
Reading core <ipcore_dir/rdfifo.ngc>.
Loading core <chipscope_ila> for timing and area information for instance <ila_filter_debug>.
Loading core <chipscope_icon> for timing and area information for instance <icon_debug>.
Loading core <wrfifo> for timing and area information for instance <u_wrfifo>.
Loading core <rdfifo> for timing and area information for instance <u_rdfifo>.
WARNING:Xst:1710 - FF/Latch <sys_data_in_10> (without init value) has a constant value of 0 in block <sdram_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sys_data_in_11> (without init value) has a constant value of 0 in block <sdram_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sys_data_in_12> (without init value) has a constant value of 0 in block <sdram_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sys_data_in_13> (without init value) has a constant value of 0 in block <sdram_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sys_data_in_14> (without init value) has a constant value of 0 in block <sdram_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sys_data_in_15> (without init value) has a constant value of 0 in block <sdram_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <sys_data_in<15:10>> (without init value) have a constant value of 0 in block <sdram_test>.

Synthesizing (advanced) Unit <sdram_ctrl>.
The following registers are absorbed into counter <cnt_7_5us>: 1 register on signal <cnt_7_5us>.
The following registers are absorbed into counter <cnt_clk_r>: 1 register on signal <cnt_clk_r>.
The following registers are absorbed into counter <cnt_200us>: 1 register on signal <cnt_200us>.
Unit <sdram_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <system_ctrl>.
The following registers are absorbed into counter <delay_cnt>: 1 register on signal <delay_cnt>.
Unit <system_ctrl> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 22-bit adder                                          : 2
 4-bit adder                                           : 1
# Counters                                             : 4
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 15-bit up counter                                     : 1
 9-bit up counter                                      : 1
# Registers                                            : 139
 Flip-Flops                                            : 139
# Comparators                                          : 9
 11-bit comparator greater                             : 1
 15-bit comparator greater                             : 1
 22-bit comparator lessequal                           : 2
 9-bit comparator greater                              : 3
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 69
 1-bit 2-to-1 multiplexer                              : 17
 10-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 14
 2-bit 2-to-1 multiplexer                              : 14
 22-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 3
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 15
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_sdram_2fifo_top/u_sdramtop/module_001/FSM_0> on signal <init_state_r[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_sdram_2fifo_top/u_sdramtop/module_001/FSM_1> on signal <work_state_r[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 1010  | 1010
 0010  | 0010
 0111  | 0111
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | unreached
 1000  | 1000
 1001  | 1001
 1011  | 1011
-------------------
WARNING:Xst:1710 - FF/Latch <sdram_wraddr_0> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_wraddr_1> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_wraddr_2> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_wraddr_3> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_wraddr_4> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_wraddr_5> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_wraddr_6> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_wraddr_7> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_rdaddr_0> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_rdaddr_1> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_rdaddr_2> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_rdaddr_3> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_rdaddr_4> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_rdaddr_5> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_rdaddr_6> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_rdaddr_7> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <sdram_test> ...
WARNING:Xst:1710 - FF/Latch <i_2> (without init value) has a constant value of 0 in block <sdram_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_3> (without init value) has a constant value of 0 in block <sdram_test>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <dcfifo_ctrl> ...

Optimizing unit <sdram_cmd> ...

Optimizing unit <sdram_ctrl> ...
WARNING:Xst:2677 - Node <u_sdram_2fifo_top/u_dcfifo_ctrl/frame_read_done> of sequential type is unconnected in block <sdram_test>.
WARNING:Xst:2677 - Node <u_sdram_2fifo_top/u_dcfifo_ctrl/frame_write_done> of sequential type is unconnected in block <sdram_test>.
WARNING:Xst:1710 - FF/Latch <u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rdaddr_21> (without init value) has a constant value of 0 in block <sdram_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_wraddr_21> (without init value) has a constant value of 0 in block <sdram_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_2fifo_top/u_sdramtop/module_001/cnt_7_5us_10> (without init value) has a constant value of 0 in block <sdram_test>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sdram_test, actual ratio is 25.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
FlipFlop u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_0 has been replicated 1 time(s)
FlipFlop u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_1 has been replicated 1 time(s)
FlipFlop u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_2 has been replicated 1 time(s)
FlipFlop u_sdram_2fifo_top/u_sdramtop/module_001/init_state_r_FSM_FFd1 has been replicated 1 time(s)
FlipFlop u_sdram_2fifo_top/u_sdramtop/module_001/init_state_r_FSM_FFd4 has been replicated 1 time(s)
FlipFlop u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd2 has been replicated 1 time(s)
FlipFlop u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd3 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 177
 Flip-Flops                                            : 177

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : sdram_test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1330
#      GND                         : 7
#      INV                         : 19
#      LUT1                        : 103
#      LUT2                        : 132
#      LUT3                        : 125
#      LUT4                        : 152
#      LUT5                        : 47
#      LUT6                        : 233
#      MUXCY                       : 136
#      MUXCY_L                     : 193
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 12
#      MUXF8                       : 2
#      VCC                         : 5
#      XORCY                       : 161
# FlipFlops/Latches                : 1700
#      FD                          : 521
#      FDC                         : 271
#      FDC_1                       : 4
#      FDCE                        : 146
#      FDCE_1                      : 20
#      FDE                         : 32
#      FDP                         : 560
#      FDP_1                       : 2
#      FDPE                        : 4
#      FDR                         : 48
#      FDRE                        : 80
#      FDS                         : 10
#      FDSE                        : 1
#      LDC                         : 1
# RAMS                             : 17
#      RAMB16BWER                  : 14
#      RAMB8BWER                   : 3
# Shift Registers                  : 418
#      SRL16                       : 256
#      SRL16E                      : 1
#      SRLC16E                     : 39
#      SRLC32E                     : 122
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 41
#      IBUF                        : 1
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 23
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 1
#      BSCAN_SPARTAN6              : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1700  out of  11440    14%  
 Number of Slice LUTs:                 1229  out of   5720    21%  
    Number used as Logic:               811  out of   5720    14%  
    Number used as Memory:              418  out of   1440    29%  
       Number used as SRL:              418

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2329
   Number with an unused Flip Flop:     629  out of   2329    27%  
   Number with an unused LUT:          1100  out of   2329    47%  
   Number of fully used LUT-FF pairs:   600  out of   2329    25%  
   Number of unique control sets:        86

IO Utilization: 
 Number of IOs:                          41
 Number of bonded IOBs:                  41  out of    186    22%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               16  out of     32    50%  
    Number using Block RAM only:         16
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------+-------------------------------------------------------------+-------+
Clock Signal                                                                      | Clock buffer(FF name)                                       | Load  |
----------------------------------------------------------------------------------+-------------------------------------------------------------+-------+
clk_50m                                                                           | DCM_SP:CLK0                                                 | 1591  |
clk_50m                                                                           | DCM_SP:CLK2X                                                | 292   |
icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                 | BUFG                                                        | 267   |
icon_debug/CONTROL0<13>(icon_debug/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)| 1     |
icon_debug/U0/iUPDATE_OUT                                                         | NONE(icon_debug/U0/U_ICON/U_iDATA_CMD)                      | 1     |
----------------------------------------------------------------------------------+-------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 14.093ns (Maximum Frequency: 70.958MHz)
   Minimum input arrival time before clock: 6.596ns
   Maximum output required time after clock: 5.554ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50m'
  Clock period: 14.093ns (frequency: 70.958MHz)
  Total number of paths / destination ports: 16078 / 2884
-------------------------------------------------------------------------
Delay:               7.046ns (Levels of Logic = 5)
  Source:            u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_4 (FF)
  Destination:       u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Source Clock:      clk_50m rising 2.0X
  Destination Clock: clk_50m rising 2.0X

  Data Path: u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_4 to u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.525   1.340  u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_4 (u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_4)
     LUT5:I0->O            4   0.254   0.804  u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31_1 (u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31)
     LUT3:I2->O            2   0.254   0.726  u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n1211 (u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n121)
     LUT6:I5->O            3   0.254   0.874  u_sdram_2fifo_top/u_sdramtop/module_001/sdram_rd_ack1 (u_sdram_2fifo_top/sdram_rd_ack)
     begin scope: 'u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo:wr_en'
     LUT2:I0->O           27   0.250   1.435  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     begin scope: 'u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:WEA<0>'
     RAMB8BWER:WEAWEL1         0.330          ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    ----------------------------------------
    Total                      7.046ns (1.867ns logic, 5.179ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 9.265ns (frequency: 107.933MHz)
  Total number of paths / destination ports: 4244 / 556
-------------------------------------------------------------------------
Delay:               9.265ns (Levels of Logic = 8)
  Source:            ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 (RAM)
  Destination:       icon_debug/U0/U_ICON/U_TDO_reg (FF)
  Source Clock:      icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 to icon_debug/U0/U_ICON/U_TDO_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA7    1   2.100   0.958  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<169>)
     LUT6:I2->O            1   0.254   0.958  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1914 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1914)
     LUT6:I2->O            1   0.254   0.958  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_145 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_145)
     LUT6:I2->O            1   0.254   0.958  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91)
     LUT6:I2->O            1   0.254   0.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_41 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_4)
     MUXF7:I0->O           1   0.163   0.790  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_2_f7 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.250   0.790  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'ila_filter_debug:CONTROL<3>'
     begin scope: 'icon_debug:CONTROL0<3>'
     LUT6:I4->O            1   0.250   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11 (U0/U_ICON/iTDO_next)
     FDE:D                     0.074          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      9.265ns (3.853ns logic, 5.412ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'icon_debug/U0/iUPDATE_OUT'
  Clock period: 2.300ns (frequency: 434.783MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.300ns (Levels of Logic = 1)
  Source:            icon_debug/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       icon_debug/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      icon_debug/U0/iUPDATE_OUT rising
  Destination Clock: icon_debug/U0/iUPDATE_OUT rising

  Data Path: icon_debug/U0/U_ICON/U_iDATA_CMD to icon_debug/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.765  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.255   0.681  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.074          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.300ns (0.854ns logic, 1.446ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_50m'
  Total number of paths / destination ports: 548 / 548
-------------------------------------------------------------------------
Offset:              6.024ns (Levels of Logic = 3)
  Source:            icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       ila_filter_debug/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Destination Clock: clk_50m rising

  Data Path: icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to ila_filter_debug/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.766  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.254   1.796  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O          640   0.254   2.495  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE (CONTROL0<20>)
     end scope: 'icon_debug:CONTROL0<20>'
     begin scope: 'ila_filter_debug:CONTROL<20>'
     FDP:PRE                   0.459          U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    ----------------------------------------
    Total                      6.024ns (0.967ns logic, 5.057ns route)
                                       (16.1% logic, 83.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 302 / 291
-------------------------------------------------------------------------
Offset:              6.596ns (Levels of Logic = 5)
  Source:            icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE (FF)
  Destination Clock: icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.766  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.254   1.796  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            3   0.254   0.874  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE (CONTROL0<4>)
     end scope: 'icon_debug:CONTROL0<4>'
     begin scope: 'ila_filter_debug:CONTROL<4>'
     LUT2:I0->O            1   0.250   0.681  U0/I_NO_D.U_ILA/U_STAT/U_STATCMD (U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE)
     INV:I->O             10   0.255   1.007  U0/I_NO_D.U_ILA/U_STAT/U_STATCMD_n (U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n)
     FDRE:R                    0.459          U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    ----------------------------------------
    Total                      6.596ns (1.472ns logic, 5.124ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'icon_debug/U0/iUPDATE_OUT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.120ns (Levels of Logic = 1)
  Source:            icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL (PAD)
  Destination:       icon_debug/U0/U_ICON/U_iDATA_CMD (FF)
  Destination Clock: icon_debug/U0/iUPDATE_OUT rising

  Data Path: icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL to icon_debug/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     2   0.000   0.725  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/U_ICON/iSEL)
     INV:I->O              1   0.255   0.681  U0/U_ICON/U_iSEL_n (U0/U_ICON/iSEL_n)
     FDC:CLR                   0.459          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.120ns (0.714ns logic, 1.406ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50m'
  Total number of paths / destination ports: 51 / 35
-------------------------------------------------------------------------
Offset:              5.554ns (Levels of Logic = 2)
  Source:            u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink (FF)
  Destination:       S_DB<15> (PAD)
  Source Clock:      clk_50m rising 2.0X

  Data Path: u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink to S_DB<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.525   0.681  u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink (u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink)
     INV:I->O             16   0.255   1.181  u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink_inv1_INV_0 (u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink_inv)
     IOBUF:T->IO               2.912          S_DB_15_IOBUF (S_DB<15>)
    ----------------------------------------
    Total                      5.554ns (3.692ns logic, 1.862ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.525ns (Levels of Logic = 0)
  Source:            icon_debug/U0/U_ICON/U_TDO_reg (FF)
  Destination:       icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: icon_debug/U0/U_ICON/U_TDO_reg to icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.525   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_SPARTAN6:TDO         0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.525ns (0.525ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_50m
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
clk_50m                                          |    7.046|    3.452|    5.889|         |
icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    7.122|         |         |         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock icon_debug/CONTROL0<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50m        |         |         |    2.244|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
clk_50m                                          |    4.067|         |         |         |
icon_debug/CONTROL0<13>                          |         |    4.308|         |         |
icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    9.265|         |         |         |
icon_debug/U0/iUPDATE_OUT                        |    2.958|         |         |         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock icon_debug/U0/iUPDATE_OUT
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
icon_debug/U0/iUPDATE_OUT|    2.300|         |         |         |
-------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.64 secs
 
--> 

Total memory usage is 269408 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   45 (   0 filtered)
Number of infos    :   30 (   0 filtered)

