/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2016-2017 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_TPC4_CFG_H_
#define ASIC_REG_TPC4_CFG_H_

/*
 *****************************************
 *   TPC4_CFG (Prototype: TPC)
 *****************************************
 */

#define mmTPC4_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW                     0xF06400
/* TPC4_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW */
#define TPC4_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW_V_SHIFT               0
#define TPC4_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH                    0xF06404
/* TPC4_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH */
#define TPC4_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC4_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_0_PADDING_VALUE                     0xF06408
/* TPC4_CFG_KERNEL_TENSOR_0_PADDING_VALUE */
#define TPC4_CFG_KERNEL_TENSOR_0_PADDING_VALUE_V_SHIFT               0
#define TPC4_CFG_KERNEL_TENSOR_0_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG                     0xF0640C
/* TPC4_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG */
#define TPC4_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC4_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC4_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC4_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC4_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC4_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_0_SIZE                        0xF06410
/* TPC4_CFG_KERNEL_TENSOR_0_DIM_0_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_0_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE                      0xF06414
/* TPC4_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET                 0xF06418
/* TPC4_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_1_SIZE                        0xF0641C
/* TPC4_CFG_KERNEL_TENSOR_0_DIM_1_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_1_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE                      0xF06420
/* TPC4_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET                 0xF06424
/* TPC4_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_2_SIZE                        0xF06428
/* TPC4_CFG_KERNEL_TENSOR_0_DIM_2_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_2_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE                      0xF0642C
/* TPC4_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET                 0xF06430
/* TPC4_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_3_SIZE                        0xF06434
/* TPC4_CFG_KERNEL_TENSOR_0_DIM_3_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_3_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE                      0xF06438
/* TPC4_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET                 0xF0643C
/* TPC4_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_4_SIZE                        0xF06440
/* TPC4_CFG_KERNEL_TENSOR_0_DIM_4_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_4_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE                      0xF06444
/* TPC4_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET                 0xF06448
/* TPC4_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW                     0xF0644C
/* TPC4_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW */
#define TPC4_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW_V_SHIFT               0
#define TPC4_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH                    0xF06450
/* TPC4_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH */
#define TPC4_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC4_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_1_PADDING_VALUE                     0xF06454
/* TPC4_CFG_KERNEL_TENSOR_1_PADDING_VALUE */
#define TPC4_CFG_KERNEL_TENSOR_1_PADDING_VALUE_V_SHIFT               0
#define TPC4_CFG_KERNEL_TENSOR_1_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG                     0xF06458
/* TPC4_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG */
#define TPC4_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC4_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC4_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC4_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC4_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC4_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_0_SIZE                        0xF0645C
/* TPC4_CFG_KERNEL_TENSOR_1_DIM_0_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_0_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE                      0xF06460
/* TPC4_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET                 0xF06464
/* TPC4_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_1_SIZE                        0xF06468
/* TPC4_CFG_KERNEL_TENSOR_1_DIM_1_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_1_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE                      0xF0646C
/* TPC4_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET                 0xF06470
/* TPC4_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_2_SIZE                        0xF06474
/* TPC4_CFG_KERNEL_TENSOR_1_DIM_2_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_2_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE                      0xF06478
/* TPC4_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET                 0xF0647C
/* TPC4_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_3_SIZE                        0xF06480
/* TPC4_CFG_KERNEL_TENSOR_1_DIM_3_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_3_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE                      0xF06484
/* TPC4_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET                 0xF06488
/* TPC4_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_4_SIZE                        0xF0648C
/* TPC4_CFG_KERNEL_TENSOR_1_DIM_4_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_4_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE                      0xF06490
/* TPC4_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET                 0xF06494
/* TPC4_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW                     0xF06498
/* TPC4_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW */
#define TPC4_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW_V_SHIFT               0
#define TPC4_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH                    0xF0649C
/* TPC4_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH */
#define TPC4_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC4_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_2_PADDING_VALUE                     0xF064A0
/* TPC4_CFG_KERNEL_TENSOR_2_PADDING_VALUE */
#define TPC4_CFG_KERNEL_TENSOR_2_PADDING_VALUE_V_SHIFT               0
#define TPC4_CFG_KERNEL_TENSOR_2_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG                     0xF064A4
/* TPC4_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG */
#define TPC4_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC4_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC4_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC4_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC4_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC4_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_0_SIZE                        0xF064A8
/* TPC4_CFG_KERNEL_TENSOR_2_DIM_0_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_0_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE                      0xF064AC
/* TPC4_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET                 0xF064B0
/* TPC4_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_1_SIZE                        0xF064B4
/* TPC4_CFG_KERNEL_TENSOR_2_DIM_1_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_1_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE                      0xF064B8
/* TPC4_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET                 0xF064BC
/* TPC4_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_2_SIZE                        0xF064C0
/* TPC4_CFG_KERNEL_TENSOR_2_DIM_2_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_2_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE                      0xF064C4
/* TPC4_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET                 0xF064C8
/* TPC4_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_3_SIZE                        0xF064CC
/* TPC4_CFG_KERNEL_TENSOR_2_DIM_3_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_3_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE                      0xF064D0
/* TPC4_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET                 0xF064D4
/* TPC4_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_4_SIZE                        0xF064D8
/* TPC4_CFG_KERNEL_TENSOR_2_DIM_4_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_4_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE                      0xF064DC
/* TPC4_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET                 0xF064E0
/* TPC4_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW                     0xF064E4
/* TPC4_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW */
#define TPC4_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW_V_SHIFT               0
#define TPC4_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH                    0xF064E8
/* TPC4_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH */
#define TPC4_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC4_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_3_PADDING_VALUE                     0xF064EC
/* TPC4_CFG_KERNEL_TENSOR_3_PADDING_VALUE */
#define TPC4_CFG_KERNEL_TENSOR_3_PADDING_VALUE_V_SHIFT               0
#define TPC4_CFG_KERNEL_TENSOR_3_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG                     0xF064F0
/* TPC4_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG */
#define TPC4_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC4_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC4_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC4_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC4_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC4_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_0_SIZE                        0xF064F4
/* TPC4_CFG_KERNEL_TENSOR_3_DIM_0_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_0_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE                      0xF064F8
/* TPC4_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET                 0xF064FC
/* TPC4_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_1_SIZE                        0xF06500
/* TPC4_CFG_KERNEL_TENSOR_3_DIM_1_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_1_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE                      0xF06504
/* TPC4_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET                 0xF06508
/* TPC4_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_2_SIZE                        0xF0650C
/* TPC4_CFG_KERNEL_TENSOR_3_DIM_2_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_2_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE                      0xF06510
/* TPC4_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET                 0xF06514
/* TPC4_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_3_SIZE                        0xF06518
/* TPC4_CFG_KERNEL_TENSOR_3_DIM_3_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_3_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE                      0xF0651C
/* TPC4_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET                 0xF06520
/* TPC4_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_4_SIZE                        0xF06524
/* TPC4_CFG_KERNEL_TENSOR_3_DIM_4_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_4_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE                      0xF06528
/* TPC4_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET                 0xF0652C
/* TPC4_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW                     0xF06530
/* TPC4_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW */
#define TPC4_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW_V_SHIFT               0
#define TPC4_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH                    0xF06534
/* TPC4_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH */
#define TPC4_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC4_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_4_PADDING_VALUE                     0xF06538
/* TPC4_CFG_KERNEL_TENSOR_4_PADDING_VALUE */
#define TPC4_CFG_KERNEL_TENSOR_4_PADDING_VALUE_V_SHIFT               0
#define TPC4_CFG_KERNEL_TENSOR_4_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG                     0xF0653C
/* TPC4_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG */
#define TPC4_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC4_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC4_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC4_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC4_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC4_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_0_SIZE                        0xF06540
/* TPC4_CFG_KERNEL_TENSOR_4_DIM_0_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_0_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE                      0xF06544
/* TPC4_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET                 0xF06548
/* TPC4_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_1_SIZE                        0xF0654C
/* TPC4_CFG_KERNEL_TENSOR_4_DIM_1_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_1_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE                      0xF06550
/* TPC4_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET                 0xF06554
/* TPC4_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_2_SIZE                        0xF06558
/* TPC4_CFG_KERNEL_TENSOR_4_DIM_2_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_2_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE                      0xF0655C
/* TPC4_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET                 0xF06560
/* TPC4_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_3_SIZE                        0xF06564
/* TPC4_CFG_KERNEL_TENSOR_4_DIM_3_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_3_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE                      0xF06568
/* TPC4_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET                 0xF0656C
/* TPC4_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_4_SIZE                        0xF06570
/* TPC4_CFG_KERNEL_TENSOR_4_DIM_4_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_4_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE                      0xF06574
/* TPC4_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET                 0xF06578
/* TPC4_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW                     0xF0657C
/* TPC4_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW */
#define TPC4_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW_V_SHIFT               0
#define TPC4_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH                    0xF06580
/* TPC4_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH */
#define TPC4_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC4_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_5_PADDING_VALUE                     0xF06584
/* TPC4_CFG_KERNEL_TENSOR_5_PADDING_VALUE */
#define TPC4_CFG_KERNEL_TENSOR_5_PADDING_VALUE_V_SHIFT               0
#define TPC4_CFG_KERNEL_TENSOR_5_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG                     0xF06588
/* TPC4_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG */
#define TPC4_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC4_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC4_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC4_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC4_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC4_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_0_SIZE                        0xF0658C
/* TPC4_CFG_KERNEL_TENSOR_5_DIM_0_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_0_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE                      0xF06590
/* TPC4_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET                 0xF06594
/* TPC4_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_1_SIZE                        0xF06598
/* TPC4_CFG_KERNEL_TENSOR_5_DIM_1_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_1_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE                      0xF0659C
/* TPC4_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET                 0xF065A0
/* TPC4_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_2_SIZE                        0xF065A4
/* TPC4_CFG_KERNEL_TENSOR_5_DIM_2_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_2_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE                      0xF065A8
/* TPC4_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET                 0xF065AC
/* TPC4_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_3_SIZE                        0xF065B0
/* TPC4_CFG_KERNEL_TENSOR_5_DIM_3_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_3_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE                      0xF065B4
/* TPC4_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET                 0xF065B8
/* TPC4_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_4_SIZE                        0xF065BC
/* TPC4_CFG_KERNEL_TENSOR_5_DIM_4_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_4_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE                      0xF065C0
/* TPC4_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET                 0xF065C4
/* TPC4_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW                     0xF065C8
/* TPC4_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW */
#define TPC4_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW_V_SHIFT               0
#define TPC4_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH                    0xF065CC
/* TPC4_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH */
#define TPC4_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC4_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_6_PADDING_VALUE                     0xF065D0
/* TPC4_CFG_KERNEL_TENSOR_6_PADDING_VALUE */
#define TPC4_CFG_KERNEL_TENSOR_6_PADDING_VALUE_V_SHIFT               0
#define TPC4_CFG_KERNEL_TENSOR_6_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG                     0xF065D4
/* TPC4_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG */
#define TPC4_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC4_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC4_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC4_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC4_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC4_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_0_SIZE                        0xF065D8
/* TPC4_CFG_KERNEL_TENSOR_6_DIM_0_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_0_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE                      0xF065DC
/* TPC4_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET                 0xF065E0
/* TPC4_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_1_SIZE                        0xF065E4
/* TPC4_CFG_KERNEL_TENSOR_6_DIM_1_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_1_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE                      0xF065E8
/* TPC4_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET                 0xF065EC
/* TPC4_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_2_SIZE                        0xF065F0
/* TPC4_CFG_KERNEL_TENSOR_6_DIM_2_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_2_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE                      0xF065F4
/* TPC4_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET                 0xF065F8
/* TPC4_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_3_SIZE                        0xF065FC
/* TPC4_CFG_KERNEL_TENSOR_6_DIM_3_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_3_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE                      0xF06600
/* TPC4_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET                 0xF06604
/* TPC4_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_4_SIZE                        0xF06608
/* TPC4_CFG_KERNEL_TENSOR_6_DIM_4_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_4_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE                      0xF0660C
/* TPC4_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET                 0xF06610
/* TPC4_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW                     0xF06614
/* TPC4_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW */
#define TPC4_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW_V_SHIFT               0
#define TPC4_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH                    0xF06618
/* TPC4_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH */
#define TPC4_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC4_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_7_PADDING_VALUE                     0xF0661C
/* TPC4_CFG_KERNEL_TENSOR_7_PADDING_VALUE */
#define TPC4_CFG_KERNEL_TENSOR_7_PADDING_VALUE_V_SHIFT               0
#define TPC4_CFG_KERNEL_TENSOR_7_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG                     0xF06620
/* TPC4_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG */
#define TPC4_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC4_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC4_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC4_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC4_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC4_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_0_SIZE                        0xF06624
/* TPC4_CFG_KERNEL_TENSOR_7_DIM_0_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_0_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE                      0xF06628
/* TPC4_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET                 0xF0662C
/* TPC4_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_1_SIZE                        0xF06630
/* TPC4_CFG_KERNEL_TENSOR_7_DIM_1_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_1_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE                      0xF06634
/* TPC4_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET                 0xF06638
/* TPC4_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_2_SIZE                        0xF0663C
/* TPC4_CFG_KERNEL_TENSOR_7_DIM_2_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_2_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE                      0xF06640
/* TPC4_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET                 0xF06644
/* TPC4_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_3_SIZE                        0xF06648
/* TPC4_CFG_KERNEL_TENSOR_7_DIM_3_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_3_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE                      0xF0664C
/* TPC4_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET                 0xF06650
/* TPC4_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_4_SIZE                        0xF06654
/* TPC4_CFG_KERNEL_TENSOR_7_DIM_4_SIZE */
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_4_SIZE_V_SHIFT                  0
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE                      0xF06658
/* TPC4_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE */
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE_V_SHIFT                0
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET                 0xF0665C
/* TPC4_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET */
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC4_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW                    0xF06660
/* TPC4_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW */
#define TPC4_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW_V_SHIFT              0
#define TPC4_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW_V_MASK               0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH                   0xF06664
/* TPC4_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH */
#define TPC4_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH_V_SHIFT             0
#define TPC4_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH_V_MASK              0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TID_BASE_DIM_0                             0xF06668
/* TPC4_CFG_KERNEL_TID_BASE_DIM_0 */
#define TPC4_CFG_KERNEL_TID_BASE_DIM_0_V_SHIFT                       0
#define TPC4_CFG_KERNEL_TID_BASE_DIM_0_V_MASK                        0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TID_SIZE_DIM_0                             0xF0666C
/* TPC4_CFG_KERNEL_TID_SIZE_DIM_0 */
#define TPC4_CFG_KERNEL_TID_SIZE_DIM_0_V_SHIFT                       0
#define TPC4_CFG_KERNEL_TID_SIZE_DIM_0_V_MASK                        0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TID_BASE_DIM_1                             0xF06670
/* TPC4_CFG_KERNEL_TID_BASE_DIM_1 */
#define TPC4_CFG_KERNEL_TID_BASE_DIM_1_V_SHIFT                       0
#define TPC4_CFG_KERNEL_TID_BASE_DIM_1_V_MASK                        0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TID_SIZE_DIM_1                             0xF06674
/* TPC4_CFG_KERNEL_TID_SIZE_DIM_1 */
#define TPC4_CFG_KERNEL_TID_SIZE_DIM_1_V_SHIFT                       0
#define TPC4_CFG_KERNEL_TID_SIZE_DIM_1_V_MASK                        0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TID_BASE_DIM_2                             0xF06678
/* TPC4_CFG_KERNEL_TID_BASE_DIM_2 */
#define TPC4_CFG_KERNEL_TID_BASE_DIM_2_V_SHIFT                       0
#define TPC4_CFG_KERNEL_TID_BASE_DIM_2_V_MASK                        0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TID_SIZE_DIM_2                             0xF0667C
/* TPC4_CFG_KERNEL_TID_SIZE_DIM_2 */
#define TPC4_CFG_KERNEL_TID_SIZE_DIM_2_V_SHIFT                       0
#define TPC4_CFG_KERNEL_TID_SIZE_DIM_2_V_MASK                        0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TID_BASE_DIM_3                             0xF06680
/* TPC4_CFG_KERNEL_TID_BASE_DIM_3 */
#define TPC4_CFG_KERNEL_TID_BASE_DIM_3_V_SHIFT                       0
#define TPC4_CFG_KERNEL_TID_BASE_DIM_3_V_MASK                        0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TID_SIZE_DIM_3                             0xF06684
/* TPC4_CFG_KERNEL_TID_SIZE_DIM_3 */
#define TPC4_CFG_KERNEL_TID_SIZE_DIM_3_V_SHIFT                       0
#define TPC4_CFG_KERNEL_TID_SIZE_DIM_3_V_MASK                        0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TID_BASE_DIM_4                             0xF06688
/* TPC4_CFG_KERNEL_TID_BASE_DIM_4 */
#define TPC4_CFG_KERNEL_TID_BASE_DIM_4_V_SHIFT                       0
#define TPC4_CFG_KERNEL_TID_BASE_DIM_4_V_MASK                        0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_TID_SIZE_DIM_4                             0xF0668C
/* TPC4_CFG_KERNEL_TID_SIZE_DIM_4 */
#define TPC4_CFG_KERNEL_TID_SIZE_DIM_4_V_SHIFT                       0
#define TPC4_CFG_KERNEL_TID_SIZE_DIM_4_V_MASK                        0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_SRF_0                                      0xF06690

#define mmTPC4_CFG_KERNEL_SRF_1                                      0xF06694

#define mmTPC4_CFG_KERNEL_SRF_2                                      0xF06698

#define mmTPC4_CFG_KERNEL_SRF_3                                      0xF0669C

#define mmTPC4_CFG_KERNEL_SRF_4                                      0xF066A0

#define mmTPC4_CFG_KERNEL_SRF_5                                      0xF066A4

#define mmTPC4_CFG_KERNEL_SRF_6                                      0xF066A8

#define mmTPC4_CFG_KERNEL_SRF_7                                      0xF066AC

#define mmTPC4_CFG_KERNEL_SRF_8                                      0xF066B0

#define mmTPC4_CFG_KERNEL_SRF_9                                      0xF066B4

#define mmTPC4_CFG_KERNEL_SRF_10                                     0xF066B8

#define mmTPC4_CFG_KERNEL_SRF_11                                     0xF066BC

#define mmTPC4_CFG_KERNEL_SRF_12                                     0xF066C0

#define mmTPC4_CFG_KERNEL_SRF_13                                     0xF066C4

#define mmTPC4_CFG_KERNEL_SRF_14                                     0xF066C8

#define mmTPC4_CFG_KERNEL_SRF_15                                     0xF066CC

#define mmTPC4_CFG_KERNEL_SRF_16                                     0xF066D0

#define mmTPC4_CFG_KERNEL_SRF_17                                     0xF066D4

#define mmTPC4_CFG_KERNEL_SRF_18                                     0xF066D8

#define mmTPC4_CFG_KERNEL_SRF_19                                     0xF066DC

#define mmTPC4_CFG_KERNEL_SRF_20                                     0xF066E0

#define mmTPC4_CFG_KERNEL_SRF_21                                     0xF066E4

#define mmTPC4_CFG_KERNEL_SRF_22                                     0xF066E8

#define mmTPC4_CFG_KERNEL_SRF_23                                     0xF066EC

#define mmTPC4_CFG_KERNEL_SRF_24                                     0xF066F0

#define mmTPC4_CFG_KERNEL_SRF_25                                     0xF066F4

#define mmTPC4_CFG_KERNEL_SRF_26                                     0xF066F8

#define mmTPC4_CFG_KERNEL_SRF_27                                     0xF066FC

#define mmTPC4_CFG_KERNEL_SRF_28                                     0xF06700

#define mmTPC4_CFG_KERNEL_SRF_29                                     0xF06704

#define mmTPC4_CFG_KERNEL_SRF_30                                     0xF06708

#define mmTPC4_CFG_KERNEL_SRF_31                                     0xF0670C
/* TPC4_CFG_KERNEL_SRF */
#define TPC4_CFG_KERNEL_SRF_V_SHIFT                                  0
#define TPC4_CFG_KERNEL_SRF_V_MASK                                   0xFFFFFFFF

#define mmTPC4_CFG_KERNEL_KERNEL_CONFIG                              0xF06710
/* TPC4_CFG_KERNEL_KERNEL_CONFIG */
#define TPC4_CFG_KERNEL_KERNEL_CONFIG_SMALL_VLM_SHIFT                0
#define TPC4_CFG_KERNEL_KERNEL_CONFIG_SMALL_VLM_MASK                 0x1
#define TPC4_CFG_KERNEL_KERNEL_CONFIG_ASO_EVICT_L0_SHIFT             1
#define TPC4_CFG_KERNEL_KERNEL_CONFIG_ASO_EVICT_L0_MASK              0x2
#define TPC4_CFG_KERNEL_KERNEL_CONFIG_NUM_VALID_SRFS_SHIFT           8
#define TPC4_CFG_KERNEL_KERNEL_CONFIG_NUM_VALID_SRFS_MASK            0x3F00

#define mmTPC4_CFG_KERNEL_SYNC_OBJECT_MESSAGE                        0xF06714
/* TPC4_CFG_KERNEL_SYNC_OBJECT_MESSAGE */
#define TPC4_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_SHIFT     0
#define TPC4_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_MASK      0xFFFF
#define TPC4_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_SHIFT  16
#define TPC4_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_MASK   0x7FFF0000
#define TPC4_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_OPERATION_SHIFT       31
#define TPC4_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_OPERATION_MASK        0x80000000

#define mmTPC4_CFG_RESERVED_DESC_END                                 0xF06738
/* TPC4_CFG_RESERVED_DESC_END */
#define TPC4_CFG_RESERVED_DESC_END_V_SHIFT                           0
#define TPC4_CFG_RESERVED_DESC_END_V_MASK                            0xFFFFFFFF

#define mmTPC4_CFG_ROUND_CSR                                         0xF067FC
/* TPC4_CFG_ROUND_CSR */
#define TPC4_CFG_ROUND_CSR_MODE_SHIFT                                0
#define TPC4_CFG_ROUND_CSR_MODE_MASK                                 0x7

#define mmTPC4_CFG_TBUF_BASE_ADDR_LOW                                0xF06800
/* TPC4_CFG_TBUF_BASE_ADDR_LOW */
#define TPC4_CFG_TBUF_BASE_ADDR_LOW_V_SHIFT                          0
#define TPC4_CFG_TBUF_BASE_ADDR_LOW_V_MASK                           0xFFFFFFFF

#define mmTPC4_CFG_TBUF_BASE_ADDR_HIGH                               0xF06804
/* TPC4_CFG_TBUF_BASE_ADDR_HIGH */
#define TPC4_CFG_TBUF_BASE_ADDR_HIGH_V_SHIFT                         0
#define TPC4_CFG_TBUF_BASE_ADDR_HIGH_V_MASK                          0xFFFFFFFF

#define mmTPC4_CFG_SEMAPHORE                                         0xF06808
/* TPC4_CFG_SEMAPHORE */
#define TPC4_CFG_SEMAPHORE_V_SHIFT                                   0
#define TPC4_CFG_SEMAPHORE_V_MASK                                    0xFFFFFFFF

#define mmTPC4_CFG_VFLAGS                                            0xF0680C
/* TPC4_CFG_VFLAGS */
#define TPC4_CFG_VFLAGS_V_SHIFT                                      0
#define TPC4_CFG_VFLAGS_V_MASK                                       0xF

#define mmTPC4_CFG_SFLAGS                                            0xF06810
/* TPC4_CFG_SFLAGS */
#define TPC4_CFG_SFLAGS_V_SHIFT                                      0
#define TPC4_CFG_SFLAGS_V_MASK                                       0xF

#define mmTPC4_CFG_LFSR_POLYNOM                                      0xF06818
/* TPC4_CFG_LFSR_POLYNOM */
#define TPC4_CFG_LFSR_POLYNOM_V_SHIFT                                0
#define TPC4_CFG_LFSR_POLYNOM_V_MASK                                 0xFFFFFFFF

#define mmTPC4_CFG_STATUS                                            0xF0681C
/* TPC4_CFG_STATUS */
#define TPC4_CFG_STATUS_SCALAR_PIPE_EMPTY_SHIFT                      1
#define TPC4_CFG_STATUS_SCALAR_PIPE_EMPTY_MASK                       0x2
#define TPC4_CFG_STATUS_VECTOR_PIPE_EMPTY_SHIFT                      2
#define TPC4_CFG_STATUS_VECTOR_PIPE_EMPTY_MASK                       0x4
#define TPC4_CFG_STATUS_IQ_EMPTY_SHIFT                               3
#define TPC4_CFG_STATUS_IQ_EMPTY_MASK                                0x8
#define TPC4_CFG_STATUS_NO_INFLIGH_MEM_ACCESSES_SHIFT                4
#define TPC4_CFG_STATUS_NO_INFLIGH_MEM_ACCESSES_MASK                 0x10

#define mmTPC4_CFG_CFG_BASE_ADDRESS_HIGH                             0xF06820
/* TPC4_CFG_CFG_BASE_ADDRESS_HIGH */
#define TPC4_CFG_CFG_BASE_ADDRESS_HIGH_V_SHIFT                       0
#define TPC4_CFG_CFG_BASE_ADDRESS_HIGH_V_MASK                        0xFFFFFFFF

#define mmTPC4_CFG_CFG_SUBTRACT_VALUE                                0xF06824
/* TPC4_CFG_CFG_SUBTRACT_VALUE */
#define TPC4_CFG_CFG_SUBTRACT_VALUE_V_SHIFT                          0
#define TPC4_CFG_CFG_SUBTRACT_VALUE_V_MASK                           0xFFFFFFFF

#define mmTPC4_CFG_SM_BASE_ADDRESS_LOW                               0xF06828
/* TPC4_CFG_SM_BASE_ADDRESS_LOW */
#define TPC4_CFG_SM_BASE_ADDRESS_LOW_V_SHIFT                         0
#define TPC4_CFG_SM_BASE_ADDRESS_LOW_V_MASK                          0xFFFFFFFF

#define mmTPC4_CFG_SM_BASE_ADDRESS_HIGH                              0xF0682C
/* TPC4_CFG_SM_BASE_ADDRESS_HIGH */
#define TPC4_CFG_SM_BASE_ADDRESS_HIGH_V_SHIFT                        0
#define TPC4_CFG_SM_BASE_ADDRESS_HIGH_V_MASK                         0xFFFFFFFF

#define mmTPC4_CFG_TPC_CMD                                           0xF06830
/* TPC4_CFG_TPC_CMD */
#define TPC4_CFG_TPC_CMD_ICACHE_INVALIDATE_SHIFT                     0
#define TPC4_CFG_TPC_CMD_ICACHE_INVALIDATE_MASK                      0x1
#define TPC4_CFG_TPC_CMD_DCACHE_INVALIDATE_SHIFT                     1
#define TPC4_CFG_TPC_CMD_DCACHE_INVALIDATE_MASK                      0x2
#define TPC4_CFG_TPC_CMD_LCACHE_INVALIDATE_SHIFT                     2
#define TPC4_CFG_TPC_CMD_LCACHE_INVALIDATE_MASK                      0x4
#define TPC4_CFG_TPC_CMD_TCACHE_INVALIDATE_SHIFT                     3
#define TPC4_CFG_TPC_CMD_TCACHE_INVALIDATE_MASK                      0x8
#define TPC4_CFG_TPC_CMD_ICACHE_PREFETCH_64KB_SHIFT                  4
#define TPC4_CFG_TPC_CMD_ICACHE_PREFETCH_64KB_MASK                   0x10
#define TPC4_CFG_TPC_CMD_ICACHE_PREFETCH_32KB_SHIFT                  5
#define TPC4_CFG_TPC_CMD_ICACHE_PREFETCH_32KB_MASK                   0x20
#define TPC4_CFG_TPC_CMD_QMAN_STOP_SHIFT                             6
#define TPC4_CFG_TPC_CMD_QMAN_STOP_MASK                              0x40

#define mmTPC4_CFG_TPC_EXECUTE                                       0xF06838
/* TPC4_CFG_TPC_EXECUTE */
#define TPC4_CFG_TPC_EXECUTE_V_SHIFT                                 0
#define TPC4_CFG_TPC_EXECUTE_V_MASK                                  0x1

#define mmTPC4_CFG_TPC_STALL                                         0xF0683C
/* TPC4_CFG_TPC_STALL */
#define TPC4_CFG_TPC_STALL_V_SHIFT                                   0
#define TPC4_CFG_TPC_STALL_V_MASK                                    0x1

#define mmTPC4_CFG_ICACHE_BASE_ADDERESS_LOW                          0xF06840
/* TPC4_CFG_ICACHE_BASE_ADDERESS_LOW */
#define TPC4_CFG_ICACHE_BASE_ADDERESS_LOW_V_SHIFT                    0
#define TPC4_CFG_ICACHE_BASE_ADDERESS_LOW_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_ICACHE_BASE_ADDERESS_HIGH                         0xF06844
/* TPC4_CFG_ICACHE_BASE_ADDERESS_HIGH */
#define TPC4_CFG_ICACHE_BASE_ADDERESS_HIGH_V_SHIFT                   0
#define TPC4_CFG_ICACHE_BASE_ADDERESS_HIGH_V_MASK                    0xFFFFFFFF

#define mmTPC4_CFG_MSS_CONFIG                                        0xF06854
/* TPC4_CFG_MSS_CONFIG */
#define TPC4_CFG_MSS_CONFIG_AWCACHE_SHIFT                            0
#define TPC4_CFG_MSS_CONFIG_AWCACHE_MASK                             0xF
#define TPC4_CFG_MSS_CONFIG_ARCACHE_SHIFT                            4
#define TPC4_CFG_MSS_CONFIG_ARCACHE_MASK                             0xF0
#define TPC4_CFG_MSS_CONFIG_ICACHE_FETCH_LINE_NUM_SHIFT              8
#define TPC4_CFG_MSS_CONFIG_ICACHE_FETCH_LINE_NUM_MASK               0x300
#define TPC4_CFG_MSS_CONFIG_EXPOSED_PIPE_DIS_SHIFT                   10
#define TPC4_CFG_MSS_CONFIG_EXPOSED_PIPE_DIS_MASK                    0x400

#define mmTPC4_CFG_TPC_INTR_CAUSE                                    0xF06858
/* TPC4_CFG_TPC_INTR_CAUSE */
#define TPC4_CFG_TPC_INTR_CAUSE_CAUSE_SHIFT                          0
#define TPC4_CFG_TPC_INTR_CAUSE_CAUSE_MASK                           0xFFFFFFFF

#define mmTPC4_CFG_TPC_INTR_MASK                                     0xF0685C
/* TPC4_CFG_TPC_INTR_MASK */
#define TPC4_CFG_TPC_INTR_MASK_MASK_SHIFT                            0
#define TPC4_CFG_TPC_INTR_MASK_MASK_MASK                             0xFFFFFFFF

#define mmTPC4_CFG_TSB_CONFIG                                        0xF06860
/* TPC4_CFG_TSB_CONFIG */
#define TPC4_CFG_TSB_CONFIG_TSB_AGU_MAX_CREDIT_SHIFT                 0
#define TPC4_CFG_TSB_CONFIG_TSB_AGU_MAX_CREDIT_MASK                  0x1F
#define TPC4_CFG_TSB_CONFIG_TSB_EU_MAX_CREDIT_SHIFT                  5
#define TPC4_CFG_TSB_CONFIG_TSB_EU_MAX_CREDIT_MASK                   0x3E0
#define TPC4_CFG_TSB_CONFIG_MAX_OUTSTANDING_SHIFT                    10
#define TPC4_CFG_TSB_CONFIG_MAX_OUTSTANDING_MASK                     0xFFC00
#define TPC4_CFG_TSB_CONFIG_MAX_SIZE_SHIFT                           20
#define TPC4_CFG_TSB_CONFIG_MAX_SIZE_MASK                            0x3FF00000

#define mmTPC4_CFG_QM_TENSOR_0_BASE_ADDR_LOW                         0xF06A00
/* TPC4_CFG_QM_TENSOR_0_BASE_ADDR_LOW */
#define TPC4_CFG_QM_TENSOR_0_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC4_CFG_QM_TENSOR_0_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_0_BASE_ADDR_HIGH                        0xF06A04
/* TPC4_CFG_QM_TENSOR_0_BASE_ADDR_HIGH */
#define TPC4_CFG_QM_TENSOR_0_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC4_CFG_QM_TENSOR_0_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_0_PADDING_VALUE                         0xF06A08
/* TPC4_CFG_QM_TENSOR_0_PADDING_VALUE */
#define TPC4_CFG_QM_TENSOR_0_PADDING_VALUE_V_SHIFT                   0
#define TPC4_CFG_QM_TENSOR_0_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_0_TENSOR_CONFIG                         0xF06A0C
/* TPC4_CFG_QM_TENSOR_0_TENSOR_CONFIG */
#define TPC4_CFG_QM_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC4_CFG_QM_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC4_CFG_QM_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC4_CFG_QM_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC4_CFG_QM_TENSOR_0_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC4_CFG_QM_TENSOR_0_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC4_CFG_QM_TENSOR_0_DIM_0_SIZE                            0xF06A10
/* TPC4_CFG_QM_TENSOR_0_DIM_0_SIZE */
#define TPC4_CFG_QM_TENSOR_0_DIM_0_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_0_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_0_DIM_0_STRIDE                          0xF06A14
/* TPC4_CFG_QM_TENSOR_0_DIM_0_STRIDE */
#define TPC4_CFG_QM_TENSOR_0_DIM_0_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_0_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET                     0xF06A18
/* TPC4_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_0_DIM_1_SIZE                            0xF06A1C
/* TPC4_CFG_QM_TENSOR_0_DIM_1_SIZE */
#define TPC4_CFG_QM_TENSOR_0_DIM_1_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_0_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_0_DIM_1_STRIDE                          0xF06A20
/* TPC4_CFG_QM_TENSOR_0_DIM_1_STRIDE */
#define TPC4_CFG_QM_TENSOR_0_DIM_1_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_0_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET                     0xF06A24
/* TPC4_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_0_DIM_2_SIZE                            0xF06A28
/* TPC4_CFG_QM_TENSOR_0_DIM_2_SIZE */
#define TPC4_CFG_QM_TENSOR_0_DIM_2_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_0_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_0_DIM_2_STRIDE                          0xF06A2C
/* TPC4_CFG_QM_TENSOR_0_DIM_2_STRIDE */
#define TPC4_CFG_QM_TENSOR_0_DIM_2_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_0_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET                     0xF06A30
/* TPC4_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_0_DIM_3_SIZE                            0xF06A34
/* TPC4_CFG_QM_TENSOR_0_DIM_3_SIZE */
#define TPC4_CFG_QM_TENSOR_0_DIM_3_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_0_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_0_DIM_3_STRIDE                          0xF06A38
/* TPC4_CFG_QM_TENSOR_0_DIM_3_STRIDE */
#define TPC4_CFG_QM_TENSOR_0_DIM_3_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_0_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET                     0xF06A3C
/* TPC4_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_0_DIM_4_SIZE                            0xF06A40
/* TPC4_CFG_QM_TENSOR_0_DIM_4_SIZE */
#define TPC4_CFG_QM_TENSOR_0_DIM_4_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_0_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_0_DIM_4_STRIDE                          0xF06A44
/* TPC4_CFG_QM_TENSOR_0_DIM_4_STRIDE */
#define TPC4_CFG_QM_TENSOR_0_DIM_4_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_0_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET                     0xF06A48
/* TPC4_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_1_BASE_ADDR_LOW                         0xF06A4C
/* TPC4_CFG_QM_TENSOR_1_BASE_ADDR_LOW */
#define TPC4_CFG_QM_TENSOR_1_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC4_CFG_QM_TENSOR_1_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_1_BASE_ADDR_HIGH                        0xF06A50
/* TPC4_CFG_QM_TENSOR_1_BASE_ADDR_HIGH */
#define TPC4_CFG_QM_TENSOR_1_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC4_CFG_QM_TENSOR_1_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_1_PADDING_VALUE                         0xF06A54
/* TPC4_CFG_QM_TENSOR_1_PADDING_VALUE */
#define TPC4_CFG_QM_TENSOR_1_PADDING_VALUE_V_SHIFT                   0
#define TPC4_CFG_QM_TENSOR_1_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_1_TENSOR_CONFIG                         0xF06A58
/* TPC4_CFG_QM_TENSOR_1_TENSOR_CONFIG */
#define TPC4_CFG_QM_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC4_CFG_QM_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC4_CFG_QM_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC4_CFG_QM_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC4_CFG_QM_TENSOR_1_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC4_CFG_QM_TENSOR_1_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC4_CFG_QM_TENSOR_1_DIM_0_SIZE                            0xF06A5C
/* TPC4_CFG_QM_TENSOR_1_DIM_0_SIZE */
#define TPC4_CFG_QM_TENSOR_1_DIM_0_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_1_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_1_DIM_0_STRIDE                          0xF06A60
/* TPC4_CFG_QM_TENSOR_1_DIM_0_STRIDE */
#define TPC4_CFG_QM_TENSOR_1_DIM_0_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_1_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET                     0xF06A64
/* TPC4_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_1_DIM_1_SIZE                            0xF06A68
/* TPC4_CFG_QM_TENSOR_1_DIM_1_SIZE */
#define TPC4_CFG_QM_TENSOR_1_DIM_1_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_1_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_1_DIM_1_STRIDE                          0xF06A6C
/* TPC4_CFG_QM_TENSOR_1_DIM_1_STRIDE */
#define TPC4_CFG_QM_TENSOR_1_DIM_1_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_1_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET                     0xF06A70
/* TPC4_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_1_DIM_2_SIZE                            0xF06A74
/* TPC4_CFG_QM_TENSOR_1_DIM_2_SIZE */
#define TPC4_CFG_QM_TENSOR_1_DIM_2_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_1_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_1_DIM_2_STRIDE                          0xF06A78
/* TPC4_CFG_QM_TENSOR_1_DIM_2_STRIDE */
#define TPC4_CFG_QM_TENSOR_1_DIM_2_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_1_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET                     0xF06A7C
/* TPC4_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_1_DIM_3_SIZE                            0xF06A80
/* TPC4_CFG_QM_TENSOR_1_DIM_3_SIZE */
#define TPC4_CFG_QM_TENSOR_1_DIM_3_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_1_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_1_DIM_3_STRIDE                          0xF06A84
/* TPC4_CFG_QM_TENSOR_1_DIM_3_STRIDE */
#define TPC4_CFG_QM_TENSOR_1_DIM_3_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_1_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET                     0xF06A88
/* TPC4_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_1_DIM_4_SIZE                            0xF06A8C
/* TPC4_CFG_QM_TENSOR_1_DIM_4_SIZE */
#define TPC4_CFG_QM_TENSOR_1_DIM_4_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_1_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_1_DIM_4_STRIDE                          0xF06A90
/* TPC4_CFG_QM_TENSOR_1_DIM_4_STRIDE */
#define TPC4_CFG_QM_TENSOR_1_DIM_4_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_1_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET                     0xF06A94
/* TPC4_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_2_BASE_ADDR_LOW                         0xF06A98
/* TPC4_CFG_QM_TENSOR_2_BASE_ADDR_LOW */
#define TPC4_CFG_QM_TENSOR_2_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC4_CFG_QM_TENSOR_2_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_2_BASE_ADDR_HIGH                        0xF06A9C
/* TPC4_CFG_QM_TENSOR_2_BASE_ADDR_HIGH */
#define TPC4_CFG_QM_TENSOR_2_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC4_CFG_QM_TENSOR_2_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_2_PADDING_VALUE                         0xF06AA0
/* TPC4_CFG_QM_TENSOR_2_PADDING_VALUE */
#define TPC4_CFG_QM_TENSOR_2_PADDING_VALUE_V_SHIFT                   0
#define TPC4_CFG_QM_TENSOR_2_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_2_TENSOR_CONFIG                         0xF06AA4
/* TPC4_CFG_QM_TENSOR_2_TENSOR_CONFIG */
#define TPC4_CFG_QM_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC4_CFG_QM_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC4_CFG_QM_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC4_CFG_QM_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC4_CFG_QM_TENSOR_2_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC4_CFG_QM_TENSOR_2_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC4_CFG_QM_TENSOR_2_DIM_0_SIZE                            0xF06AA8
/* TPC4_CFG_QM_TENSOR_2_DIM_0_SIZE */
#define TPC4_CFG_QM_TENSOR_2_DIM_0_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_2_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_2_DIM_0_STRIDE                          0xF06AAC
/* TPC4_CFG_QM_TENSOR_2_DIM_0_STRIDE */
#define TPC4_CFG_QM_TENSOR_2_DIM_0_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_2_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET                     0xF06AB0
/* TPC4_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_2_DIM_1_SIZE                            0xF06AB4
/* TPC4_CFG_QM_TENSOR_2_DIM_1_SIZE */
#define TPC4_CFG_QM_TENSOR_2_DIM_1_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_2_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_2_DIM_1_STRIDE                          0xF06AB8
/* TPC4_CFG_QM_TENSOR_2_DIM_1_STRIDE */
#define TPC4_CFG_QM_TENSOR_2_DIM_1_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_2_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET                     0xF06ABC
/* TPC4_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_2_DIM_2_SIZE                            0xF06AC0
/* TPC4_CFG_QM_TENSOR_2_DIM_2_SIZE */
#define TPC4_CFG_QM_TENSOR_2_DIM_2_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_2_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_2_DIM_2_STRIDE                          0xF06AC4
/* TPC4_CFG_QM_TENSOR_2_DIM_2_STRIDE */
#define TPC4_CFG_QM_TENSOR_2_DIM_2_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_2_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET                     0xF06AC8
/* TPC4_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_2_DIM_3_SIZE                            0xF06ACC
/* TPC4_CFG_QM_TENSOR_2_DIM_3_SIZE */
#define TPC4_CFG_QM_TENSOR_2_DIM_3_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_2_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_2_DIM_3_STRIDE                          0xF06AD0
/* TPC4_CFG_QM_TENSOR_2_DIM_3_STRIDE */
#define TPC4_CFG_QM_TENSOR_2_DIM_3_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_2_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET                     0xF06AD4
/* TPC4_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_2_DIM_4_SIZE                            0xF06AD8
/* TPC4_CFG_QM_TENSOR_2_DIM_4_SIZE */
#define TPC4_CFG_QM_TENSOR_2_DIM_4_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_2_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_2_DIM_4_STRIDE                          0xF06ADC
/* TPC4_CFG_QM_TENSOR_2_DIM_4_STRIDE */
#define TPC4_CFG_QM_TENSOR_2_DIM_4_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_2_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET                     0xF06AE0
/* TPC4_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_3_BASE_ADDR_LOW                         0xF06AE4
/* TPC4_CFG_QM_TENSOR_3_BASE_ADDR_LOW */
#define TPC4_CFG_QM_TENSOR_3_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC4_CFG_QM_TENSOR_3_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_3_BASE_ADDR_HIGH                        0xF06AE8
/* TPC4_CFG_QM_TENSOR_3_BASE_ADDR_HIGH */
#define TPC4_CFG_QM_TENSOR_3_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC4_CFG_QM_TENSOR_3_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_3_PADDING_VALUE                         0xF06AEC
/* TPC4_CFG_QM_TENSOR_3_PADDING_VALUE */
#define TPC4_CFG_QM_TENSOR_3_PADDING_VALUE_V_SHIFT                   0
#define TPC4_CFG_QM_TENSOR_3_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_3_TENSOR_CONFIG                         0xF06AF0
/* TPC4_CFG_QM_TENSOR_3_TENSOR_CONFIG */
#define TPC4_CFG_QM_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC4_CFG_QM_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC4_CFG_QM_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC4_CFG_QM_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC4_CFG_QM_TENSOR_3_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC4_CFG_QM_TENSOR_3_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC4_CFG_QM_TENSOR_3_DIM_0_SIZE                            0xF06AF4
/* TPC4_CFG_QM_TENSOR_3_DIM_0_SIZE */
#define TPC4_CFG_QM_TENSOR_3_DIM_0_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_3_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_3_DIM_0_STRIDE                          0xF06AF8
/* TPC4_CFG_QM_TENSOR_3_DIM_0_STRIDE */
#define TPC4_CFG_QM_TENSOR_3_DIM_0_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_3_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET                     0xF06AFC
/* TPC4_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_3_DIM_1_SIZE                            0xF06B00
/* TPC4_CFG_QM_TENSOR_3_DIM_1_SIZE */
#define TPC4_CFG_QM_TENSOR_3_DIM_1_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_3_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_3_DIM_1_STRIDE                          0xF06B04
/* TPC4_CFG_QM_TENSOR_3_DIM_1_STRIDE */
#define TPC4_CFG_QM_TENSOR_3_DIM_1_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_3_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET                     0xF06B08
/* TPC4_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_3_DIM_2_SIZE                            0xF06B0C
/* TPC4_CFG_QM_TENSOR_3_DIM_2_SIZE */
#define TPC4_CFG_QM_TENSOR_3_DIM_2_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_3_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_3_DIM_2_STRIDE                          0xF06B10
/* TPC4_CFG_QM_TENSOR_3_DIM_2_STRIDE */
#define TPC4_CFG_QM_TENSOR_3_DIM_2_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_3_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET                     0xF06B14
/* TPC4_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_3_DIM_3_SIZE                            0xF06B18
/* TPC4_CFG_QM_TENSOR_3_DIM_3_SIZE */
#define TPC4_CFG_QM_TENSOR_3_DIM_3_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_3_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_3_DIM_3_STRIDE                          0xF06B1C
/* TPC4_CFG_QM_TENSOR_3_DIM_3_STRIDE */
#define TPC4_CFG_QM_TENSOR_3_DIM_3_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_3_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET                     0xF06B20
/* TPC4_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_3_DIM_4_SIZE                            0xF06B24
/* TPC4_CFG_QM_TENSOR_3_DIM_4_SIZE */
#define TPC4_CFG_QM_TENSOR_3_DIM_4_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_3_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_3_DIM_4_STRIDE                          0xF06B28
/* TPC4_CFG_QM_TENSOR_3_DIM_4_STRIDE */
#define TPC4_CFG_QM_TENSOR_3_DIM_4_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_3_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET                     0xF06B2C
/* TPC4_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_4_BASE_ADDR_LOW                         0xF06B30
/* TPC4_CFG_QM_TENSOR_4_BASE_ADDR_LOW */
#define TPC4_CFG_QM_TENSOR_4_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC4_CFG_QM_TENSOR_4_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_4_BASE_ADDR_HIGH                        0xF06B34
/* TPC4_CFG_QM_TENSOR_4_BASE_ADDR_HIGH */
#define TPC4_CFG_QM_TENSOR_4_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC4_CFG_QM_TENSOR_4_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_4_PADDING_VALUE                         0xF06B38
/* TPC4_CFG_QM_TENSOR_4_PADDING_VALUE */
#define TPC4_CFG_QM_TENSOR_4_PADDING_VALUE_V_SHIFT                   0
#define TPC4_CFG_QM_TENSOR_4_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_4_TENSOR_CONFIG                         0xF06B3C
/* TPC4_CFG_QM_TENSOR_4_TENSOR_CONFIG */
#define TPC4_CFG_QM_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC4_CFG_QM_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC4_CFG_QM_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC4_CFG_QM_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC4_CFG_QM_TENSOR_4_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC4_CFG_QM_TENSOR_4_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC4_CFG_QM_TENSOR_4_DIM_0_SIZE                            0xF06B40
/* TPC4_CFG_QM_TENSOR_4_DIM_0_SIZE */
#define TPC4_CFG_QM_TENSOR_4_DIM_0_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_4_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_4_DIM_0_STRIDE                          0xF06B44
/* TPC4_CFG_QM_TENSOR_4_DIM_0_STRIDE */
#define TPC4_CFG_QM_TENSOR_4_DIM_0_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_4_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET                     0xF06B48
/* TPC4_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_4_DIM_1_SIZE                            0xF06B4C
/* TPC4_CFG_QM_TENSOR_4_DIM_1_SIZE */
#define TPC4_CFG_QM_TENSOR_4_DIM_1_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_4_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_4_DIM_1_STRIDE                          0xF06B50
/* TPC4_CFG_QM_TENSOR_4_DIM_1_STRIDE */
#define TPC4_CFG_QM_TENSOR_4_DIM_1_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_4_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET                     0xF06B54
/* TPC4_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_4_DIM_2_SIZE                            0xF06B58
/* TPC4_CFG_QM_TENSOR_4_DIM_2_SIZE */
#define TPC4_CFG_QM_TENSOR_4_DIM_2_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_4_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_4_DIM_2_STRIDE                          0xF06B5C
/* TPC4_CFG_QM_TENSOR_4_DIM_2_STRIDE */
#define TPC4_CFG_QM_TENSOR_4_DIM_2_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_4_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET                     0xF06B60
/* TPC4_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_4_DIM_3_SIZE                            0xF06B64
/* TPC4_CFG_QM_TENSOR_4_DIM_3_SIZE */
#define TPC4_CFG_QM_TENSOR_4_DIM_3_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_4_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_4_DIM_3_STRIDE                          0xF06B68
/* TPC4_CFG_QM_TENSOR_4_DIM_3_STRIDE */
#define TPC4_CFG_QM_TENSOR_4_DIM_3_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_4_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET                     0xF06B6C
/* TPC4_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_4_DIM_4_SIZE                            0xF06B70
/* TPC4_CFG_QM_TENSOR_4_DIM_4_SIZE */
#define TPC4_CFG_QM_TENSOR_4_DIM_4_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_4_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_4_DIM_4_STRIDE                          0xF06B74
/* TPC4_CFG_QM_TENSOR_4_DIM_4_STRIDE */
#define TPC4_CFG_QM_TENSOR_4_DIM_4_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_4_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET                     0xF06B78
/* TPC4_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_5_BASE_ADDR_LOW                         0xF06B7C
/* TPC4_CFG_QM_TENSOR_5_BASE_ADDR_LOW */
#define TPC4_CFG_QM_TENSOR_5_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC4_CFG_QM_TENSOR_5_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_5_BASE_ADDR_HIGH                        0xF06B80
/* TPC4_CFG_QM_TENSOR_5_BASE_ADDR_HIGH */
#define TPC4_CFG_QM_TENSOR_5_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC4_CFG_QM_TENSOR_5_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_5_PADDING_VALUE                         0xF06B84
/* TPC4_CFG_QM_TENSOR_5_PADDING_VALUE */
#define TPC4_CFG_QM_TENSOR_5_PADDING_VALUE_V_SHIFT                   0
#define TPC4_CFG_QM_TENSOR_5_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_5_TENSOR_CONFIG                         0xF06B88
/* TPC4_CFG_QM_TENSOR_5_TENSOR_CONFIG */
#define TPC4_CFG_QM_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC4_CFG_QM_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC4_CFG_QM_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC4_CFG_QM_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC4_CFG_QM_TENSOR_5_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC4_CFG_QM_TENSOR_5_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC4_CFG_QM_TENSOR_5_DIM_0_SIZE                            0xF06B8C
/* TPC4_CFG_QM_TENSOR_5_DIM_0_SIZE */
#define TPC4_CFG_QM_TENSOR_5_DIM_0_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_5_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_5_DIM_0_STRIDE                          0xF06B90
/* TPC4_CFG_QM_TENSOR_5_DIM_0_STRIDE */
#define TPC4_CFG_QM_TENSOR_5_DIM_0_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_5_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET                     0xF06B94
/* TPC4_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_5_DIM_1_SIZE                            0xF06B98
/* TPC4_CFG_QM_TENSOR_5_DIM_1_SIZE */
#define TPC4_CFG_QM_TENSOR_5_DIM_1_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_5_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_5_DIM_1_STRIDE                          0xF06B9C
/* TPC4_CFG_QM_TENSOR_5_DIM_1_STRIDE */
#define TPC4_CFG_QM_TENSOR_5_DIM_1_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_5_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET                     0xF06BA0
/* TPC4_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_5_DIM_2_SIZE                            0xF06BA4
/* TPC4_CFG_QM_TENSOR_5_DIM_2_SIZE */
#define TPC4_CFG_QM_TENSOR_5_DIM_2_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_5_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_5_DIM_2_STRIDE                          0xF06BA8
/* TPC4_CFG_QM_TENSOR_5_DIM_2_STRIDE */
#define TPC4_CFG_QM_TENSOR_5_DIM_2_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_5_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET                     0xF06BAC
/* TPC4_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_5_DIM_3_SIZE                            0xF06BB0
/* TPC4_CFG_QM_TENSOR_5_DIM_3_SIZE */
#define TPC4_CFG_QM_TENSOR_5_DIM_3_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_5_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_5_DIM_3_STRIDE                          0xF06BB4
/* TPC4_CFG_QM_TENSOR_5_DIM_3_STRIDE */
#define TPC4_CFG_QM_TENSOR_5_DIM_3_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_5_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET                     0xF06BB8
/* TPC4_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_5_DIM_4_SIZE                            0xF06BBC
/* TPC4_CFG_QM_TENSOR_5_DIM_4_SIZE */
#define TPC4_CFG_QM_TENSOR_5_DIM_4_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_5_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_5_DIM_4_STRIDE                          0xF06BC0
/* TPC4_CFG_QM_TENSOR_5_DIM_4_STRIDE */
#define TPC4_CFG_QM_TENSOR_5_DIM_4_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_5_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET                     0xF06BC4
/* TPC4_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_6_BASE_ADDR_LOW                         0xF06BC8
/* TPC4_CFG_QM_TENSOR_6_BASE_ADDR_LOW */
#define TPC4_CFG_QM_TENSOR_6_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC4_CFG_QM_TENSOR_6_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_6_BASE_ADDR_HIGH                        0xF06BCC
/* TPC4_CFG_QM_TENSOR_6_BASE_ADDR_HIGH */
#define TPC4_CFG_QM_TENSOR_6_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC4_CFG_QM_TENSOR_6_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_6_PADDING_VALUE                         0xF06BD0
/* TPC4_CFG_QM_TENSOR_6_PADDING_VALUE */
#define TPC4_CFG_QM_TENSOR_6_PADDING_VALUE_V_SHIFT                   0
#define TPC4_CFG_QM_TENSOR_6_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_6_TENSOR_CONFIG                         0xF06BD4
/* TPC4_CFG_QM_TENSOR_6_TENSOR_CONFIG */
#define TPC4_CFG_QM_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC4_CFG_QM_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC4_CFG_QM_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC4_CFG_QM_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC4_CFG_QM_TENSOR_6_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC4_CFG_QM_TENSOR_6_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC4_CFG_QM_TENSOR_6_DIM_0_SIZE                            0xF06BD8
/* TPC4_CFG_QM_TENSOR_6_DIM_0_SIZE */
#define TPC4_CFG_QM_TENSOR_6_DIM_0_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_6_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_6_DIM_0_STRIDE                          0xF06BDC
/* TPC4_CFG_QM_TENSOR_6_DIM_0_STRIDE */
#define TPC4_CFG_QM_TENSOR_6_DIM_0_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_6_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET                     0xF06BE0
/* TPC4_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_6_DIM_1_SIZE                            0xF06BE4
/* TPC4_CFG_QM_TENSOR_6_DIM_1_SIZE */
#define TPC4_CFG_QM_TENSOR_6_DIM_1_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_6_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_6_DIM_1_STRIDE                          0xF06BE8
/* TPC4_CFG_QM_TENSOR_6_DIM_1_STRIDE */
#define TPC4_CFG_QM_TENSOR_6_DIM_1_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_6_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET                     0xF06BEC
/* TPC4_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_6_DIM_2_SIZE                            0xF06BF0
/* TPC4_CFG_QM_TENSOR_6_DIM_2_SIZE */
#define TPC4_CFG_QM_TENSOR_6_DIM_2_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_6_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_6_DIM_2_STRIDE                          0xF06BF4
/* TPC4_CFG_QM_TENSOR_6_DIM_2_STRIDE */
#define TPC4_CFG_QM_TENSOR_6_DIM_2_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_6_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET                     0xF06BF8
/* TPC4_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_6_DIM_3_SIZE                            0xF06BFC
/* TPC4_CFG_QM_TENSOR_6_DIM_3_SIZE */
#define TPC4_CFG_QM_TENSOR_6_DIM_3_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_6_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_6_DIM_3_STRIDE                          0xF06C00
/* TPC4_CFG_QM_TENSOR_6_DIM_3_STRIDE */
#define TPC4_CFG_QM_TENSOR_6_DIM_3_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_6_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET                     0xF06C04
/* TPC4_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_6_DIM_4_SIZE                            0xF06C08
/* TPC4_CFG_QM_TENSOR_6_DIM_4_SIZE */
#define TPC4_CFG_QM_TENSOR_6_DIM_4_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_6_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_6_DIM_4_STRIDE                          0xF06C0C
/* TPC4_CFG_QM_TENSOR_6_DIM_4_STRIDE */
#define TPC4_CFG_QM_TENSOR_6_DIM_4_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_6_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET                     0xF06C10
/* TPC4_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_7_BASE_ADDR_LOW                         0xF06C14
/* TPC4_CFG_QM_TENSOR_7_BASE_ADDR_LOW */
#define TPC4_CFG_QM_TENSOR_7_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC4_CFG_QM_TENSOR_7_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_7_BASE_ADDR_HIGH                        0xF06C18
/* TPC4_CFG_QM_TENSOR_7_BASE_ADDR_HIGH */
#define TPC4_CFG_QM_TENSOR_7_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC4_CFG_QM_TENSOR_7_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_7_PADDING_VALUE                         0xF06C1C
/* TPC4_CFG_QM_TENSOR_7_PADDING_VALUE */
#define TPC4_CFG_QM_TENSOR_7_PADDING_VALUE_V_SHIFT                   0
#define TPC4_CFG_QM_TENSOR_7_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_7_TENSOR_CONFIG                         0xF06C20
/* TPC4_CFG_QM_TENSOR_7_TENSOR_CONFIG */
#define TPC4_CFG_QM_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC4_CFG_QM_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC4_CFG_QM_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC4_CFG_QM_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC4_CFG_QM_TENSOR_7_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC4_CFG_QM_TENSOR_7_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC4_CFG_QM_TENSOR_7_DIM_0_SIZE                            0xF06C24
/* TPC4_CFG_QM_TENSOR_7_DIM_0_SIZE */
#define TPC4_CFG_QM_TENSOR_7_DIM_0_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_7_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_7_DIM_0_STRIDE                          0xF06C28
/* TPC4_CFG_QM_TENSOR_7_DIM_0_STRIDE */
#define TPC4_CFG_QM_TENSOR_7_DIM_0_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_7_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET                     0xF06C2C
/* TPC4_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_7_DIM_1_SIZE                            0xF06C30
/* TPC4_CFG_QM_TENSOR_7_DIM_1_SIZE */
#define TPC4_CFG_QM_TENSOR_7_DIM_1_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_7_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_7_DIM_1_STRIDE                          0xF06C34
/* TPC4_CFG_QM_TENSOR_7_DIM_1_STRIDE */
#define TPC4_CFG_QM_TENSOR_7_DIM_1_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_7_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET                     0xF06C38
/* TPC4_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_7_DIM_2_SIZE                            0xF06C3C
/* TPC4_CFG_QM_TENSOR_7_DIM_2_SIZE */
#define TPC4_CFG_QM_TENSOR_7_DIM_2_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_7_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_7_DIM_2_STRIDE                          0xF06C40
/* TPC4_CFG_QM_TENSOR_7_DIM_2_STRIDE */
#define TPC4_CFG_QM_TENSOR_7_DIM_2_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_7_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET                     0xF06C44
/* TPC4_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_7_DIM_3_SIZE                            0xF06C48
/* TPC4_CFG_QM_TENSOR_7_DIM_3_SIZE */
#define TPC4_CFG_QM_TENSOR_7_DIM_3_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_7_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_7_DIM_3_STRIDE                          0xF06C4C
/* TPC4_CFG_QM_TENSOR_7_DIM_3_STRIDE */
#define TPC4_CFG_QM_TENSOR_7_DIM_3_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_7_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET                     0xF06C50
/* TPC4_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_7_DIM_4_SIZE                            0xF06C54
/* TPC4_CFG_QM_TENSOR_7_DIM_4_SIZE */
#define TPC4_CFG_QM_TENSOR_7_DIM_4_SIZE_V_SHIFT                      0
#define TPC4_CFG_QM_TENSOR_7_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_7_DIM_4_STRIDE                          0xF06C58
/* TPC4_CFG_QM_TENSOR_7_DIM_4_STRIDE */
#define TPC4_CFG_QM_TENSOR_7_DIM_4_STRIDE_V_SHIFT                    0
#define TPC4_CFG_QM_TENSOR_7_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC4_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET                     0xF06C5C
/* TPC4_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET */
#define TPC4_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC4_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC4_CFG_QM_KERNEL_BASE_ADDRESS_LOW                        0xF06C60
/* TPC4_CFG_QM_KERNEL_BASE_ADDRESS_LOW */
#define TPC4_CFG_QM_KERNEL_BASE_ADDRESS_LOW_V_SHIFT                  0
#define TPC4_CFG_QM_KERNEL_BASE_ADDRESS_LOW_V_MASK                   0xFFFFFFFF

#define mmTPC4_CFG_QM_KERNEL_BASE_ADDRESS_HIGH                       0xF06C64
/* TPC4_CFG_QM_KERNEL_BASE_ADDRESS_HIGH */
#define TPC4_CFG_QM_KERNEL_BASE_ADDRESS_HIGH_V_SHIFT                 0
#define TPC4_CFG_QM_KERNEL_BASE_ADDRESS_HIGH_V_MASK                  0xFFFFFFFF

#define mmTPC4_CFG_QM_TID_BASE_DIM_0                                 0xF06C68
/* TPC4_CFG_QM_TID_BASE_DIM_0 */
#define TPC4_CFG_QM_TID_BASE_DIM_0_V_SHIFT                           0
#define TPC4_CFG_QM_TID_BASE_DIM_0_V_MASK                            0xFFFFFFFF

#define mmTPC4_CFG_QM_TID_SIZE_DIM_0                                 0xF06C6C
/* TPC4_CFG_QM_TID_SIZE_DIM_0 */
#define TPC4_CFG_QM_TID_SIZE_DIM_0_V_SHIFT                           0
#define TPC4_CFG_QM_TID_SIZE_DIM_0_V_MASK                            0xFFFFFFFF

#define mmTPC4_CFG_QM_TID_BASE_DIM_1                                 0xF06C70
/* TPC4_CFG_QM_TID_BASE_DIM_1 */
#define TPC4_CFG_QM_TID_BASE_DIM_1_V_SHIFT                           0
#define TPC4_CFG_QM_TID_BASE_DIM_1_V_MASK                            0xFFFFFFFF

#define mmTPC4_CFG_QM_TID_SIZE_DIM_1                                 0xF06C74
/* TPC4_CFG_QM_TID_SIZE_DIM_1 */
#define TPC4_CFG_QM_TID_SIZE_DIM_1_V_SHIFT                           0
#define TPC4_CFG_QM_TID_SIZE_DIM_1_V_MASK                            0xFFFFFFFF

#define mmTPC4_CFG_QM_TID_BASE_DIM_2                                 0xF06C78
/* TPC4_CFG_QM_TID_BASE_DIM_2 */
#define TPC4_CFG_QM_TID_BASE_DIM_2_V_SHIFT                           0
#define TPC4_CFG_QM_TID_BASE_DIM_2_V_MASK                            0xFFFFFFFF

#define mmTPC4_CFG_QM_TID_SIZE_DIM_2                                 0xF06C7C
/* TPC4_CFG_QM_TID_SIZE_DIM_2 */
#define TPC4_CFG_QM_TID_SIZE_DIM_2_V_SHIFT                           0
#define TPC4_CFG_QM_TID_SIZE_DIM_2_V_MASK                            0xFFFFFFFF

#define mmTPC4_CFG_QM_TID_BASE_DIM_3                                 0xF06C80
/* TPC4_CFG_QM_TID_BASE_DIM_3 */
#define TPC4_CFG_QM_TID_BASE_DIM_3_V_SHIFT                           0
#define TPC4_CFG_QM_TID_BASE_DIM_3_V_MASK                            0xFFFFFFFF

#define mmTPC4_CFG_QM_TID_SIZE_DIM_3                                 0xF06C84
/* TPC4_CFG_QM_TID_SIZE_DIM_3 */
#define TPC4_CFG_QM_TID_SIZE_DIM_3_V_SHIFT                           0
#define TPC4_CFG_QM_TID_SIZE_DIM_3_V_MASK                            0xFFFFFFFF

#define mmTPC4_CFG_QM_TID_BASE_DIM_4                                 0xF06C88
/* TPC4_CFG_QM_TID_BASE_DIM_4 */
#define TPC4_CFG_QM_TID_BASE_DIM_4_V_SHIFT                           0
#define TPC4_CFG_QM_TID_BASE_DIM_4_V_MASK                            0xFFFFFFFF

#define mmTPC4_CFG_QM_TID_SIZE_DIM_4                                 0xF06C8C
/* TPC4_CFG_QM_TID_SIZE_DIM_4 */
#define TPC4_CFG_QM_TID_SIZE_DIM_4_V_SHIFT                           0
#define TPC4_CFG_QM_TID_SIZE_DIM_4_V_MASK                            0xFFFFFFFF

#define mmTPC4_CFG_QM_SRF_0                                          0xF06C90

#define mmTPC4_CFG_QM_SRF_1                                          0xF06C94

#define mmTPC4_CFG_QM_SRF_2                                          0xF06C98

#define mmTPC4_CFG_QM_SRF_3                                          0xF06C9C

#define mmTPC4_CFG_QM_SRF_4                                          0xF06CA0

#define mmTPC4_CFG_QM_SRF_5                                          0xF06CA4

#define mmTPC4_CFG_QM_SRF_6                                          0xF06CA8

#define mmTPC4_CFG_QM_SRF_7                                          0xF06CAC

#define mmTPC4_CFG_QM_SRF_8                                          0xF06CB0

#define mmTPC4_CFG_QM_SRF_9                                          0xF06CB4

#define mmTPC4_CFG_QM_SRF_10                                         0xF06CB8

#define mmTPC4_CFG_QM_SRF_11                                         0xF06CBC

#define mmTPC4_CFG_QM_SRF_12                                         0xF06CC0

#define mmTPC4_CFG_QM_SRF_13                                         0xF06CC4

#define mmTPC4_CFG_QM_SRF_14                                         0xF06CC8

#define mmTPC4_CFG_QM_SRF_15                                         0xF06CCC

#define mmTPC4_CFG_QM_SRF_16                                         0xF06CD0

#define mmTPC4_CFG_QM_SRF_17                                         0xF06CD4

#define mmTPC4_CFG_QM_SRF_18                                         0xF06CD8

#define mmTPC4_CFG_QM_SRF_19                                         0xF06CDC

#define mmTPC4_CFG_QM_SRF_20                                         0xF06CE0

#define mmTPC4_CFG_QM_SRF_21                                         0xF06CE4

#define mmTPC4_CFG_QM_SRF_22                                         0xF06CE8

#define mmTPC4_CFG_QM_SRF_23                                         0xF06CEC

#define mmTPC4_CFG_QM_SRF_24                                         0xF06CF0

#define mmTPC4_CFG_QM_SRF_25                                         0xF06CF4

#define mmTPC4_CFG_QM_SRF_26                                         0xF06CF8

#define mmTPC4_CFG_QM_SRF_27                                         0xF06CFC

#define mmTPC4_CFG_QM_SRF_28                                         0xF06D00

#define mmTPC4_CFG_QM_SRF_29                                         0xF06D04

#define mmTPC4_CFG_QM_SRF_30                                         0xF06D08

#define mmTPC4_CFG_QM_SRF_31                                         0xF06D0C
/* TPC4_CFG_QM_SRF */
#define TPC4_CFG_QM_SRF_V_SHIFT                                      0
#define TPC4_CFG_QM_SRF_V_MASK                                       0xFFFFFFFF

#define mmTPC4_CFG_QM_KERNEL_CONFIG                                  0xF06D10
/* TPC4_CFG_QM_KERNEL_CONFIG */
#define TPC4_CFG_QM_KERNEL_CONFIG_SMALL_VLM_SHIFT                    0
#define TPC4_CFG_QM_KERNEL_CONFIG_SMALL_VLM_MASK                     0x1
#define TPC4_CFG_QM_KERNEL_CONFIG_ASO_EVICT_L0_SHIFT                 1
#define TPC4_CFG_QM_KERNEL_CONFIG_ASO_EVICT_L0_MASK                  0x2
#define TPC4_CFG_QM_KERNEL_CONFIG_NUM_VALID_SRFS_SHIFT               8
#define TPC4_CFG_QM_KERNEL_CONFIG_NUM_VALID_SRFS_MASK                0x3F00

#define mmTPC4_CFG_QM_SYNC_OBJECT_MESSAGE                            0xF06D14
/* TPC4_CFG_QM_SYNC_OBJECT_MESSAGE */
#define TPC4_CFG_QM_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_SHIFT         0
#define TPC4_CFG_QM_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_MASK          0xFFFF
#define TPC4_CFG_QM_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_SHIFT      16
#define TPC4_CFG_QM_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_MASK       0x7FFF0000
#define TPC4_CFG_QM_SYNC_OBJECT_MESSAGE_SO_OPERATION_SHIFT           31
#define TPC4_CFG_QM_SYNC_OBJECT_MESSAGE_SO_OPERATION_MASK            0x80000000

#define mmTPC4_CFG_ARUSER                                            0xF06D18
/* TPC4_CFG_ARUSER */
#define TPC4_CFG_ARUSER_ASID_SHIFT                                   0
#define TPC4_CFG_ARUSER_ASID_MASK                                    0x3FF
#define TPC4_CFG_ARUSER_MMBP_SHIFT                                   10
#define TPC4_CFG_ARUSER_MMBP_MASK                                    0x400
#define TPC4_CFG_ARUSER_V_SHIFT                                      11
#define TPC4_CFG_ARUSER_V_MASK                                       0xFFFFF800

#define mmTPC4_CFG_AWUSER                                            0xF06D1C
/* TPC4_CFG_AWUSER */
#define TPC4_CFG_AWUSER_ASID_SHIFT                                   0
#define TPC4_CFG_AWUSER_ASID_MASK                                    0x3FF
#define TPC4_CFG_AWUSER_MMBP_SHIFT                                   10
#define TPC4_CFG_AWUSER_MMBP_MASK                                    0x400
#define TPC4_CFG_AWUSER_V_SHIFT                                      11
#define TPC4_CFG_AWUSER_V_MASK                                       0xFFFFF800

#define mmTPC4_CFG_FUNC_MBIST_CNTRL                                  0xF06E00
/* TPC4_CFG_FUNC_MBIST_CNTRL */
#define TPC4_CFG_FUNC_MBIST_CNTRL_MBIST_START_SHIFT                  0
#define TPC4_CFG_FUNC_MBIST_CNTRL_MBIST_START_MASK                   0x1
#define TPC4_CFG_FUNC_MBIST_CNTRL_MBIST_DONE_SHIFT                   1
#define TPC4_CFG_FUNC_MBIST_CNTRL_MBIST_DONE_MASK                    0x2
#define TPC4_CFG_FUNC_MBIST_CNTRL_MBIST_ACTIVE_SHIFT                 2
#define TPC4_CFG_FUNC_MBIST_CNTRL_MBIST_ACTIVE_MASK                  0x4
#define TPC4_CFG_FUNC_MBIST_CNTRL_MBIST_FAILED_SHIFT                 16
#define TPC4_CFG_FUNC_MBIST_CNTRL_MBIST_FAILED_MASK                  0x3FF0000

#define mmTPC4_CFG_FUNC_MBIST_PAT                                    0xF06E04
/* TPC4_CFG_FUNC_MBIST_PAT */
#define TPC4_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_EVEN_SHIFT            0
#define TPC4_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_EVEN_MASK             0x3
#define TPC4_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_ODD_SHIFT             2
#define TPC4_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_ODD_MASK              0xC
#define TPC4_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_EVEN_SHIFT            4
#define TPC4_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_EVEN_MASK             0x30
#define TPC4_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_ODD_SHIFT             6
#define TPC4_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_ODD_MASK              0xC0
#define TPC4_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_EVEN_SHIFT            8
#define TPC4_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_EVEN_MASK             0x300
#define TPC4_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_ODD_SHIFT             10
#define TPC4_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_ODD_MASK              0xC00

#define mmTPC4_CFG_FUNC_MBIST_MEM_0                                  0xF06E08

#define mmTPC4_CFG_FUNC_MBIST_MEM_1                                  0xF06E0C

#define mmTPC4_CFG_FUNC_MBIST_MEM_2                                  0xF06E10

#define mmTPC4_CFG_FUNC_MBIST_MEM_3                                  0xF06E14

#define mmTPC4_CFG_FUNC_MBIST_MEM_4                                  0xF06E18

#define mmTPC4_CFG_FUNC_MBIST_MEM_5                                  0xF06E1C

#define mmTPC4_CFG_FUNC_MBIST_MEM_6                                  0xF06E20

#define mmTPC4_CFG_FUNC_MBIST_MEM_7                                  0xF06E24

#define mmTPC4_CFG_FUNC_MBIST_MEM_8                                  0xF06E28

#define mmTPC4_CFG_FUNC_MBIST_MEM_9                                  0xF06E2C
/* TPC4_CFG_FUNC_MBIST_MEM */
#define TPC4_CFG_FUNC_MBIST_MEM_MAX_ADDR_SHIFT                       0
#define TPC4_CFG_FUNC_MBIST_MEM_MAX_ADDR_MASK                        0x7FF
#define TPC4_CFG_FUNC_MBIST_MEM_PATTERN_EN_SHIFT                     12
#define TPC4_CFG_FUNC_MBIST_MEM_PATTERN_EN_MASK                      0x7000
#define TPC4_CFG_FUNC_MBIST_MEM_LAST_FAILED_ADDR_SHIFT               16
#define TPC4_CFG_FUNC_MBIST_MEM_LAST_FAILED_ADDR_MASK                0x7FF0000
#define TPC4_CFG_FUNC_MBIST_MEM_LAST_FAILED_PATTERN_SHIFT            28
#define TPC4_CFG_FUNC_MBIST_MEM_LAST_FAILED_PATTERN_MASK             0x70000000

#endif /* ASIC_REG_TPC4_CFG_H_ */

