Vivado Commands
General Messages
[Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.

Synthesis
[Synth 8-7129] Port w_addr[31:13] in module dual_ram_template__parameterized0 is either unconnected or has no load
[Synth 8-7129] Port w_addr[1:0] in module ram is either unconnected or has no load
[Synth 8-7129] Port r_addr[1:0] in module ram is either unconnected or has no load
[Synth 8-7129] Port w_addr[29:12] in module dual_ram_template is either unconnected or has no load
[Synth 8-7129] Port r_addr[29:12] in module dual_ram_template is either unconnected or has no load
[Synth 8-7129] Port rstn in module rom is either unconnected or has no load
[Synth 8-7129] Port w_addr[1:0] in module rom is either unconnected or has no load
[Synth 8-7129] Port r_addr[1:0] in module rom is either unconnected or has no load
[Synth 8-7129] Port EX_rmem in module ex is either unconnected or has no load
[Synth 8-7129] Port EX_wmem in module ex is either unconnected or has no load
[Synth 8-7129] Port EX_jalr in module ex is either unconnected or has no load
[Synth 8-7129] Port inst[6:0] in module imm_gen is either unconnected or has no load
[Synth 8-7129] Port inst[31:24] in module control is either unconnected or has no load
[Synth 8-7080] Parallel synthesis criteria is not met
[Synth 8-5785] Removed RAM "rom_inst/dual_ram_inst/dual_ram_template_inst/memory_reg" due to constant propagation. Write data stuck at zero 

Implementation
Place Design
[Place 30-494] The design is empty
Resolution: Check if opt_design has removed all the leaf cells of your design.  Check whether you have instantiated and connected all of the top level ports.

[Common 17-69] Command failed: Placer could not place all instances
