Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat Jul 24 19:24:13 2021
| Host         : ad2039 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
| Design       : design_1_wrapper
| Device       : xczu9egffvb1156-2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs*               |    0 |     0 |    274080 |  0.00 |
|   LUT as Logic          |    0 |     0 |    274080 |  0.00 |
|   LUT as Memory         |    0 |     0 |    144000 |  0.00 |
| CLB Registers           |    0 |     0 |    548160 |  0.00 |
|   Register as Flip Flop |    0 |     0 |    548160 |  0.00 |
|   Register as Latch     |    0 |     0 |    548160 |  0.00 |
| CARRY8                  |    0 |     0 |     34260 |  0.00 |
| F7 Muxes                |    0 |     0 |    137040 |  0.00 |
| F8 Muxes                |    0 |     0 |     68520 |  0.00 |
| F9 Muxes                |    0 |     0 |     34260 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       912 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       912 |  0.00 |
|   RAMB18       |    0 |     0 |      1824 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2520 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |   15 |     0 |       328 |  4.57 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       404 |  0.00 |
|   BUFGCE             |    0 |     0 |       116 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |       168 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |        24 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         6 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| INBUF    |    9 |                 I/O |
| IBUFCTRL |    9 |              Others |
| OBUF     |    6 |                 I/O |
| OBUFT    |    4 |                 I/O |
+----------+------+---------------------+


9. Black Boxes
--------------

+-------------------------------------+------+
|               Ref Name              | Used |
+-------------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0        |    1 |
| design_1_xbar_2                     |    1 |
| design_1_xbar_1                     |    1 |
| design_1_xbar_0                     |    1 |
| design_1_vpss_scaler_rst_gpio_1     |    1 |
| design_1_vpss_scaler_rst_gpio_0     |    1 |
| design_1_vpss_csc_rst_gpio_1        |    1 |
| design_1_vpss_csc_rst_gpio_0        |    1 |
| design_1_vcc_1                      |    1 |
| design_1_vcc_0                      |    1 |
| design_1_v_proc_ss_scaler_1         |    1 |
| design_1_v_proc_ss_scaler_0         |    1 |
| design_1_v_proc_ss_csc_1            |    1 |
| design_1_v_proc_ss_csc_0            |    1 |
| design_1_v_gamma_lut_0_1            |    1 |
| design_1_v_gamma_lut_0_0            |    1 |
| design_1_v_frmbuf_wr_0_1            |    1 |
| design_1_v_frmbuf_wr_0_0            |    1 |
| design_1_v_demosaic_0_1             |    1 |
| design_1_v_demosaic_0_0             |    1 |
| design_1_tier2_xbar_2_0             |    1 |
| design_1_tier2_xbar_1_0             |    1 |
| design_1_tier2_xbar_0_0             |    1 |
| design_1_sensor_rst_gpio_1          |    1 |
| design_1_sensor_rst_gpio_0          |    1 |
| design_1_sensor1_iic_0              |    1 |
| design_1_sensor0_iic_0              |    1 |
| design_1_s01_regslice_0             |    1 |
| design_1_s01_mmu_0                  |    1 |
| design_1_s01_data_fifo_0            |    1 |
| design_1_s00_regslice_1             |    1 |
| design_1_s00_regslice_0             |    1 |
| design_1_s00_mmu_0                  |    1 |
| design_1_s00_data_fifo_0            |    1 |
| design_1_proc_sys_reset_1_0         |    1 |
| design_1_platform_interrupts_0      |    1 |
| design_1_mipi_csi2_rx_subsystem_0_1 |    1 |
| design_1_mipi_csi2_rx_subsystem_0_0 |    1 |
| design_1_m10_regslice_0             |    1 |
| design_1_m09_regslice_0             |    1 |
| design_1_m08_regslice_0             |    1 |
| design_1_m07_regslice_0             |    1 |
| design_1_m06_regslice_0             |    1 |
| design_1_m05_regslice_0             |    1 |
| design_1_m04_regslice_0             |    1 |
| design_1_m03_regslice_0             |    1 |
| design_1_m02_regslice_0             |    1 |
| design_1_m01_regslice_0             |    1 |
| design_1_m00_regslice_1             |    1 |
| design_1_m00_regslice_0             |    1 |
| design_1_m00_data_fifo_0            |    1 |
| design_1_interrupts0_0              |    1 |
| design_1_gamma_rst_gpio_1           |    1 |
| design_1_gamma_rst_gpio_0           |    1 |
| design_1_frmbuf_wr_rst_gpio_1       |    1 |
| design_1_frmbuf_wr_rst_gpio_0       |    1 |
| design_1_demosaic_rst_gpio_1        |    1 |
| design_1_demosaic_rst_gpio_0        |    1 |
| design_1_clk_wiz_1_0                |    1 |
| design_1_axis_subset_converter_0_1  |    1 |
| design_1_axis_subset_converter_0_0  |    1 |
| design_1_axi_intc_0_0               |    1 |
| design_1_axi_gpio_0_0               |    1 |
| design_1_axi_data_fifo_0_1          |    1 |
| design_1_axi_data_fifo_0_0          |    1 |
| design_1_auto_pc_3                  |    1 |
| design_1_auto_pc_2                  |    1 |
| design_1_auto_pc_1                  |    1 |
| design_1_auto_pc_0                  |    1 |
+-------------------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


