Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec  3 00:45:01 2020
| Host         : Clarencedc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1398)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1959)
5. checking no_input_delay (27)
6. checking no_output_delay (56)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1398)
---------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: auto/slowclk/M_ctr_q_reg[24]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: auto/slowclkedge/M_last_q_reg/Q (HIGH)

 There are 689 register/latch pins with no clock driven by root clock pin: game/slowclk/M_ctr_q_reg[20]/Q (HIGH)

 There are 689 register/latch pins with no clock driven by root clock pin: game/slowclkedge/M_last_q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: segtest/slowclk/M_ctr_q_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: segtest/slowclkedge/M_last_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1959)
---------------------------------------------------
 There are 1959 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (56)
--------------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.678        0.000                      0                 1463        0.122        0.000                      0                 1463        4.500        0.000                       0                   621  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.678        0.000                      0                 1463        0.122        0.000                      0                 1463        4.500        0.000                       0                   621  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 2.575ns (28.055%)  route 6.603ns (71.945%))
  Logic Levels:           16  (LUT5=1 LUT6=15)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.639     5.223    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.419     5.642 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[1]/Q
                         net (fo=70, routed)          1.070     6.712    rand_auto/rand_gen/rand_gen/Q[1]
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.296     7.008 r  rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_8/O
                         net (fo=1, routed)           0.814     7.822    rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_8_n_0
    SLICE_X4Y1           LUT6 (Prop_lut6_I1_O)        0.124     7.946 r  rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_6/O
                         net (fo=2, routed)           0.352     8.299    rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_6_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I0_O)        0.124     8.423 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[4]_i_4/O
                         net (fo=2, routed)           0.161     8.583    rand_auto/rand_gen/rand_gen/M_randint_temp_q[4]_i_4_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I0_O)        0.124     8.707 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[5]_i_4/O
                         net (fo=2, routed)           0.446     9.153    rand_auto/rand_gen/rand_gen/M_randint_temp_q[5]_i_4_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I0_O)        0.124     9.277 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[6]_i_4/O
                         net (fo=2, routed)           0.493     9.770    rand_auto/rand_gen/rand_gen/M_randint_temp_q[6]_i_4_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.124     9.894 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[7]_i_4/O
                         net (fo=2, routed)           0.161    10.055    rand_auto/rand_gen/rand_gen/M_randint_temp_q[7]_i_4_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.124    10.179 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[8]_i_4/O
                         net (fo=2, routed)           0.299    10.479    rand_auto/rand_gen/rand_gen/M_randint_temp_q[8]_i_4_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.124    10.603 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[9]_i_4/O
                         net (fo=2, routed)           0.300    10.903    rand_auto/rand_gen/rand_gen/M_randint_temp_q[9]_i_4_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.124    11.027 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[10]_i_4/O
                         net (fo=2, routed)           0.309    11.336    rand_auto/rand_gen/rand_gen/M_randint_temp_q[10]_i_4_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124    11.460 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[11]_i_4/O
                         net (fo=2, routed)           0.316    11.776    rand_auto/rand_gen/rand_gen/M_randint_temp_q[11]_i_4_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I0_O)        0.124    11.900 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[12]_i_4/O
                         net (fo=2, routed)           0.183    12.083    rand_auto/rand_gen/rand_gen/M_randint_temp_q[12]_i_4_n_0
    SLICE_X6Y2           LUT5 (Prop_lut5_I1_O)        0.124    12.207 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[13]_i_4/O
                         net (fo=2, routed)           0.294    12.501    rand_auto/rand_gen/rand_gen/M_randint_temp_q[13]_i_4_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I0_O)        0.124    12.625 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_5/O
                         net (fo=2, routed)           0.445    13.070    rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_5_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I1_O)        0.124    13.194 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_3/O
                         net (fo=2, routed)           0.465    13.658    rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_3_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124    13.782 r  rand_auto/rand_gen/rand_gen/M_randint1_q[0]_i_2/O
                         net (fo=1, routed)           0.306    14.089    rand_auto/rand_gen/rand_gen/M_randint1_q[0]_i_2_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  rand_auto/rand_gen/rand_gen/M_randint1_q[0]_i_1/O
                         net (fo=2, routed)           0.189    14.402    rand_auto/rand_gen/M_randint1_d[0]
    SLICE_X5Y2           FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.518    14.923    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[0]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X5Y2           FDRE (Setup_fdre_C_D)       -0.067    15.080    rand_auto/rand_gen/M_randint_temp_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -14.402    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 2.575ns (28.645%)  route 6.414ns (71.355%))
  Logic Levels:           16  (LUT5=1 LUT6=15)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.639     5.223    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.419     5.642 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[1]/Q
                         net (fo=70, routed)          1.070     6.712    rand_auto/rand_gen/rand_gen/Q[1]
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.296     7.008 r  rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_8/O
                         net (fo=1, routed)           0.814     7.822    rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_8_n_0
    SLICE_X4Y1           LUT6 (Prop_lut6_I1_O)        0.124     7.946 r  rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_6/O
                         net (fo=2, routed)           0.352     8.299    rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_6_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I0_O)        0.124     8.423 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[4]_i_4/O
                         net (fo=2, routed)           0.161     8.583    rand_auto/rand_gen/rand_gen/M_randint_temp_q[4]_i_4_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I0_O)        0.124     8.707 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[5]_i_4/O
                         net (fo=2, routed)           0.446     9.153    rand_auto/rand_gen/rand_gen/M_randint_temp_q[5]_i_4_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I0_O)        0.124     9.277 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[6]_i_4/O
                         net (fo=2, routed)           0.493     9.770    rand_auto/rand_gen/rand_gen/M_randint_temp_q[6]_i_4_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.124     9.894 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[7]_i_4/O
                         net (fo=2, routed)           0.161    10.055    rand_auto/rand_gen/rand_gen/M_randint_temp_q[7]_i_4_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.124    10.179 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[8]_i_4/O
                         net (fo=2, routed)           0.299    10.479    rand_auto/rand_gen/rand_gen/M_randint_temp_q[8]_i_4_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.124    10.603 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[9]_i_4/O
                         net (fo=2, routed)           0.300    10.903    rand_auto/rand_gen/rand_gen/M_randint_temp_q[9]_i_4_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.124    11.027 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[10]_i_4/O
                         net (fo=2, routed)           0.309    11.336    rand_auto/rand_gen/rand_gen/M_randint_temp_q[10]_i_4_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124    11.460 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[11]_i_4/O
                         net (fo=2, routed)           0.316    11.776    rand_auto/rand_gen/rand_gen/M_randint_temp_q[11]_i_4_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I0_O)        0.124    11.900 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[12]_i_4/O
                         net (fo=2, routed)           0.183    12.083    rand_auto/rand_gen/rand_gen/M_randint_temp_q[12]_i_4_n_0
    SLICE_X6Y2           LUT5 (Prop_lut5_I1_O)        0.124    12.207 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[13]_i_4/O
                         net (fo=2, routed)           0.294    12.501    rand_auto/rand_gen/rand_gen/M_randint_temp_q[13]_i_4_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I0_O)        0.124    12.625 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_5/O
                         net (fo=2, routed)           0.445    13.070    rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_5_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I1_O)        0.124    13.194 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_3/O
                         net (fo=2, routed)           0.465    13.658    rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_3_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124    13.782 r  rand_auto/rand_gen/rand_gen/M_randint1_q[0]_i_2/O
                         net (fo=1, routed)           0.306    14.089    rand_auto/rand_gen/rand_gen/M_randint1_q[0]_i_2_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  rand_auto/rand_gen/rand_gen/M_randint1_q[0]_i_1/O
                         net (fo=2, routed)           0.000    14.213    rand_auto/rand_gen/M_randint1_d[0]
    SLICE_X4Y2           FDRE                                         r  rand_auto/rand_gen/M_randint1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.518    14.923    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  rand_auto/rand_gen/M_randint1_q_reg[0]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X4Y2           FDRE (Setup_fdre_C_D)        0.029    15.176    rand_auto/rand_gen/M_randint1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -14.213    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_game_step_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.719ns  (logic 4.886ns (56.037%)  route 3.833ns (43.963%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.639     5.223    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  rand_auto/rand_gen/FSM_onehot_M_game_step_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.679 r  rand_auto/rand_gen/FSM_onehot_M_game_step_q_reg[1]/Q
                         net (fo=68, routed)          1.531     7.210    rand_auto/rand_gen/rand_gen/M_randint_temp_q_reg[3]
    SLICE_X9Y0           LUT6 (Prop_lut6_I1_O)        0.124     7.334 r  rand_auto/rand_gen/rand_gen/s0_i_7__0/O
                         net (fo=1, routed)           0.672     8.006    rand_auto/rand_gen/alu/adder/A[14]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841    11.847 r  rand_auto/rand_gen/alu/adder/s0/P[2]
                         net (fo=1, routed)           0.763    12.610    rand_auto/rand_gen/alu/adder/s0_n_103
    SLICE_X8Y1           LUT5 (Prop_lut5_I4_O)        0.117    12.727 r  rand_auto/rand_gen/alu/adder/M_randint1_q[2]_i_7/O
                         net (fo=1, routed)           0.290    13.017    rand_auto/rand_gen/rand_gen/M_randint_temp_q_reg[2]_1
    SLICE_X8Y1           LUT6 (Prop_lut6_I5_O)        0.348    13.365 r  rand_auto/rand_gen/rand_gen/M_randint1_q[2]_i_1/O
                         net (fo=2, routed)           0.578    13.943    rand_auto/rand_gen/M_randint1_d[2]
    SLICE_X6Y1           FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.518    14.923    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X6Y1           FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[2]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X6Y1           FDRE (Setup_fdre_C_D)       -0.016    15.131    rand_auto/rand_gen/M_randint_temp_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -13.943    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_game_step_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint1_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 4.886ns (57.263%)  route 3.647ns (42.737%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.639     5.223    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  rand_auto/rand_gen/FSM_onehot_M_game_step_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.679 r  rand_auto/rand_gen/FSM_onehot_M_game_step_q_reg[1]/Q
                         net (fo=68, routed)          1.531     7.210    rand_auto/rand_gen/rand_gen/M_randint_temp_q_reg[3]
    SLICE_X9Y0           LUT6 (Prop_lut6_I1_O)        0.124     7.334 r  rand_auto/rand_gen/rand_gen/s0_i_7__0/O
                         net (fo=1, routed)           0.672     8.006    rand_auto/rand_gen/alu/adder/A[14]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841    11.847 r  rand_auto/rand_gen/alu/adder/s0/P[2]
                         net (fo=1, routed)           0.763    12.610    rand_auto/rand_gen/alu/adder/s0_n_103
    SLICE_X8Y1           LUT5 (Prop_lut5_I4_O)        0.117    12.727 r  rand_auto/rand_gen/alu/adder/M_randint1_q[2]_i_7/O
                         net (fo=1, routed)           0.290    13.017    rand_auto/rand_gen/rand_gen/M_randint_temp_q_reg[2]_1
    SLICE_X8Y1           LUT6 (Prop_lut6_I5_O)        0.348    13.365 r  rand_auto/rand_gen/rand_gen/M_randint1_q[2]_i_1/O
                         net (fo=2, routed)           0.391    13.756    rand_auto/rand_gen/M_randint1_d[2]
    SLICE_X9Y1           FDRE                                         r  rand_auto/rand_gen/M_randint1_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.451    14.856    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X9Y1           FDRE                                         r  rand_auto/rand_gen/M_randint1_q_reg[2]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X9Y1           FDRE (Setup_fdre_C_D)       -0.081    14.999    rand_auto/rand_gen/M_randint1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -13.756    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_game_step_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.513ns  (logic 4.669ns (54.843%)  route 3.844ns (45.157%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.639     5.223    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  rand_auto/rand_gen/FSM_onehot_M_game_step_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.679 r  rand_auto/rand_gen/FSM_onehot_M_game_step_q_reg[1]/Q
                         net (fo=68, routed)          1.531     7.210    rand_auto/rand_gen/rand_gen/M_randint_temp_q_reg[3]
    SLICE_X9Y0           LUT6 (Prop_lut6_I1_O)        0.124     7.334 r  rand_auto/rand_gen/rand_gen/s0_i_7__0/O
                         net (fo=1, routed)           0.672     8.006    rand_auto/rand_gen/alu/adder/A[14]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[14]_P[11])
                                                      3.841    11.847 r  rand_auto/rand_gen/alu/adder/s0/P[11]
                         net (fo=1, routed)           1.197    13.044    rand_auto/rand_gen/rand_gen/P[10]
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.124    13.168 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[11]_i_3/O
                         net (fo=1, routed)           0.445    13.613    rand_auto/rand_gen/rand_gen/M_randint_temp_q[11]_i_3_n_0
    SLICE_X7Y0           LUT5 (Prop_lut5_I3_O)        0.124    13.737 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[11]_i_1/O
                         net (fo=1, routed)           0.000    13.737    rand_auto/rand_gen/M_alu_out[11]
    SLICE_X7Y0           FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.518    14.923    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X7Y0           FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[11]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X7Y0           FDRE (Setup_fdre_C_D)        0.029    15.176    rand_auto/rand_gen/M_randint_temp_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -13.737    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.534ns  (logic 2.451ns (28.722%)  route 6.083ns (71.278%))
  Logic Levels:           15  (LUT5=2 LUT6=13)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.639     5.223    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.419     5.642 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[1]/Q
                         net (fo=70, routed)          1.070     6.712    rand_auto/rand_gen/rand_gen/Q[1]
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.296     7.008 r  rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_8/O
                         net (fo=1, routed)           0.814     7.822    rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_8_n_0
    SLICE_X4Y1           LUT6 (Prop_lut6_I1_O)        0.124     7.946 r  rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_6/O
                         net (fo=2, routed)           0.352     8.299    rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_6_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I0_O)        0.124     8.423 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[4]_i_4/O
                         net (fo=2, routed)           0.161     8.583    rand_auto/rand_gen/rand_gen/M_randint_temp_q[4]_i_4_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I0_O)        0.124     8.707 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[5]_i_4/O
                         net (fo=2, routed)           0.446     9.153    rand_auto/rand_gen/rand_gen/M_randint_temp_q[5]_i_4_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I0_O)        0.124     9.277 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[6]_i_4/O
                         net (fo=2, routed)           0.493     9.770    rand_auto/rand_gen/rand_gen/M_randint_temp_q[6]_i_4_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.124     9.894 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[7]_i_4/O
                         net (fo=2, routed)           0.161    10.055    rand_auto/rand_gen/rand_gen/M_randint_temp_q[7]_i_4_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.124    10.179 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[8]_i_4/O
                         net (fo=2, routed)           0.299    10.479    rand_auto/rand_gen/rand_gen/M_randint_temp_q[8]_i_4_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.124    10.603 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[9]_i_4/O
                         net (fo=2, routed)           0.300    10.903    rand_auto/rand_gen/rand_gen/M_randint_temp_q[9]_i_4_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.124    11.027 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[10]_i_4/O
                         net (fo=2, routed)           0.309    11.336    rand_auto/rand_gen/rand_gen/M_randint_temp_q[10]_i_4_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124    11.460 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[11]_i_4/O
                         net (fo=2, routed)           0.316    11.776    rand_auto/rand_gen/rand_gen/M_randint_temp_q[11]_i_4_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I0_O)        0.124    11.900 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[12]_i_4/O
                         net (fo=2, routed)           0.183    12.083    rand_auto/rand_gen/rand_gen/M_randint_temp_q[12]_i_4_n_0
    SLICE_X6Y2           LUT5 (Prop_lut5_I1_O)        0.124    12.207 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[13]_i_4/O
                         net (fo=2, routed)           0.294    12.501    rand_auto/rand_gen/rand_gen/M_randint_temp_q[13]_i_4_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I0_O)        0.124    12.625 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_5/O
                         net (fo=2, routed)           0.445    13.070    rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_5_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I1_O)        0.124    13.194 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_3/O
                         net (fo=2, routed)           0.439    13.633    rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_3_n_0
    SLICE_X6Y0           LUT5 (Prop_lut5_I3_O)        0.124    13.757 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_1/O
                         net (fo=1, routed)           0.000    13.757    rand_auto/rand_gen/M_alu_out[15]
    SLICE_X6Y0           FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.518    14.923    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X6Y0           FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[15]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X6Y0           FDRE (Setup_fdre_C_D)        0.081    15.228    rand_auto/rand_gen/M_randint_temp_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                         -13.757    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_game_step_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.492ns  (logic 4.669ns (54.983%)  route 3.823ns (45.017%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.639     5.223    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  rand_auto/rand_gen/FSM_onehot_M_game_step_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.679 r  rand_auto/rand_gen/FSM_onehot_M_game_step_q_reg[1]/Q
                         net (fo=68, routed)          1.531     7.210    rand_auto/rand_gen/rand_gen/M_randint_temp_q_reg[3]
    SLICE_X9Y0           LUT6 (Prop_lut6_I1_O)        0.124     7.334 r  rand_auto/rand_gen/rand_gen/s0_i_7__0/O
                         net (fo=1, routed)           0.672     8.006    rand_auto/rand_gen/alu/adder/A[14]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[14]_P[10])
                                                      3.841    11.847 r  rand_auto/rand_gen/alu/adder/s0/P[10]
                         net (fo=1, routed)           1.192    13.039    rand_auto/rand_gen/rand_gen/P[9]
    SLICE_X4Y1           LUT6 (Prop_lut6_I3_O)        0.124    13.163 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[10]_i_3/O
                         net (fo=1, routed)           0.428    13.591    rand_auto/rand_gen/rand_gen/M_randint_temp_q[10]_i_3_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I3_O)        0.124    13.715 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[10]_i_1/O
                         net (fo=1, routed)           0.000    13.715    rand_auto/rand_gen/M_alu_out[10]
    SLICE_X0Y2           FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.520    14.925    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[10]/C
                         clock pessimism              0.273    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X0Y2           FDRE (Setup_fdre_C_D)        0.029    15.192    rand_auto/rand_gen/M_randint_temp_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -13.715    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.537ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_game_step_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.415ns  (logic 4.669ns (55.484%)  route 3.746ns (44.516%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.639     5.223    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  rand_auto/rand_gen/FSM_onehot_M_game_step_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.679 r  rand_auto/rand_gen/FSM_onehot_M_game_step_q_reg[1]/Q
                         net (fo=68, routed)          1.531     7.210    rand_auto/rand_gen/rand_gen/M_randint_temp_q_reg[3]
    SLICE_X9Y0           LUT6 (Prop_lut6_I1_O)        0.124     7.334 r  rand_auto/rand_gen/rand_gen/s0_i_7__0/O
                         net (fo=1, routed)           0.672     8.006    rand_auto/rand_gen/alu/adder/A[14]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[14]_P[9])
                                                      3.841    11.847 r  rand_auto/rand_gen/alu/adder/s0/P[9]
                         net (fo=1, routed)           1.099    12.946    rand_auto/rand_gen/rand_gen/P[8]
    SLICE_X4Y3           LUT6 (Prop_lut6_I3_O)        0.124    13.070 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[9]_i_3/O
                         net (fo=1, routed)           0.444    13.514    rand_auto/rand_gen/rand_gen/M_randint_temp_q[9]_i_3_n_0
    SLICE_X4Y3           LUT5 (Prop_lut5_I3_O)        0.124    13.638 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[9]_i_1/O
                         net (fo=1, routed)           0.000    13.638    rand_auto/rand_gen/M_alu_out[9]
    SLICE_X4Y3           FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.517    14.922    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X4Y3           FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[9]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X4Y3           FDRE (Setup_fdre_C_D)        0.029    15.175    rand_auto/rand_gen/M_randint_temp_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -13.638    
  -------------------------------------------------------------------
                         slack                                  1.537    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_game_step_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.311ns  (logic 4.669ns (56.180%)  route 3.642ns (43.820%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.639     5.223    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  rand_auto/rand_gen/FSM_onehot_M_game_step_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.679 r  rand_auto/rand_gen/FSM_onehot_M_game_step_q_reg[1]/Q
                         net (fo=68, routed)          1.531     7.210    rand_auto/rand_gen/rand_gen/M_randint_temp_q_reg[3]
    SLICE_X9Y0           LUT6 (Prop_lut6_I1_O)        0.124     7.334 r  rand_auto/rand_gen/rand_gen/s0_i_7__0/O
                         net (fo=1, routed)           0.672     8.006    rand_auto/rand_gen/alu/adder/A[14]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[14]_P[4])
                                                      3.841    11.847 r  rand_auto/rand_gen/alu/adder/s0/P[4]
                         net (fo=1, routed)           1.137    12.984    rand_auto/rand_gen/rand_gen/P[3]
    SLICE_X5Y0           LUT6 (Prop_lut6_I3_O)        0.124    13.108 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[4]_i_3/O
                         net (fo=1, routed)           0.302    13.410    rand_auto/rand_gen/rand_gen/M_randint_temp_q[4]_i_3_n_0
    SLICE_X4Y0           LUT5 (Prop_lut5_I3_O)        0.124    13.534 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[4]_i_1/O
                         net (fo=1, routed)           0.000    13.534    rand_auto/rand_gen/M_alu_out[4]
    SLICE_X4Y0           FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.518    14.923    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X4Y0           FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[4]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X4Y0           FDRE (Setup_fdre_C_D)        0.029    15.176    rand_auto/rand_gen/M_randint_temp_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -13.534    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_game_step_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.328ns  (logic 4.669ns (56.061%)  route 3.659ns (43.939%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.639     5.223    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  rand_auto/rand_gen/FSM_onehot_M_game_step_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.679 r  rand_auto/rand_gen/FSM_onehot_M_game_step_q_reg[1]/Q
                         net (fo=68, routed)          1.531     7.210    rand_auto/rand_gen/rand_gen/M_randint_temp_q_reg[3]
    SLICE_X9Y0           LUT6 (Prop_lut6_I1_O)        0.124     7.334 r  rand_auto/rand_gen/rand_gen/s0_i_7__0/O
                         net (fo=1, routed)           0.672     8.006    rand_auto/rand_gen/alu/adder/A[14]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[14]_P[8])
                                                      3.841    11.847 r  rand_auto/rand_gen/alu/adder/s0/P[8]
                         net (fo=1, routed)           1.017    12.864    rand_auto/rand_gen/rand_gen/P[7]
    SLICE_X4Y2           LUT6 (Prop_lut6_I3_O)        0.124    12.988 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[8]_i_3/O
                         net (fo=1, routed)           0.440    13.428    rand_auto/rand_gen/rand_gen/M_randint_temp_q[8]_i_3_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I3_O)        0.124    13.552 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[8]_i_1/O
                         net (fo=1, routed)           0.000    13.552    rand_auto/rand_gen/M_alu_out[8]
    SLICE_X0Y2           FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.520    14.925    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[8]/C
                         clock pessimism              0.273    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X0Y2           FDRE (Setup_fdre_C_D)        0.031    15.194    rand_auto/rand_gen/M_randint_temp_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -13.552    
  -------------------------------------------------------------------
                         slack                                  1.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 auto/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.554     1.498    auto/buttoncond_gen_0[1].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  auto/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  auto/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.695    auto/buttoncond_gen_0[1].buttoncond/sync/M_pipe_d[1]
    SLICE_X31Y29         FDRE                                         r  auto/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.821     2.011    auto/buttoncond_gen_0[1].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  auto/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X31Y29         FDRE (Hold_fdre_C_D)         0.075     1.573    auto/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 segtest/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segtest/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.554     1.498    segtest/buttoncond_gen_0[1].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  segtest/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  segtest/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.695    segtest/buttoncond_gen_0[1].buttoncond/sync/M_pipe_d[1]
    SLICE_X31Y29         FDRE                                         r  segtest/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.821     2.011    segtest/buttoncond_gen_0[1].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  segtest/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X31Y29         FDRE (Hold_fdre_C_D)         0.071     1.569    segtest/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rand_auto/rand_gen/rand_gen/M_y_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/rand_gen/M_x_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.596     1.540    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  rand_auto/rand_gen/rand_gen/M_y_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.681 r  rand_auto/rand_gen/rand_gen/M_y_q_reg[24]/Q
                         net (fo=1, routed)           0.101     1.782    rand_auto/rand_gen/rand_gen/M_y_q[24]
    SLICE_X3Y2           FDRE                                         r  rand_auto/rand_gen/rand_gen/M_x_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.867     2.057    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  rand_auto/rand_gen/rand_gen/M_x_q_reg[24]/C
                         clock pessimism             -0.501     1.556    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.070     1.626    rand_auto/rand_gen/rand_gen/M_x_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rand_auto/rand_gen/rand_gen/M_y_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/rand_gen/M_x_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.595     1.539    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  rand_auto/rand_gen/rand_gen/M_y_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  rand_auto/rand_gen/rand_gen/M_y_q_reg[23]/Q
                         net (fo=1, routed)           0.101     1.781    rand_auto/rand_gen/rand_gen/M_y_q[23]
    SLICE_X2Y4           FDRE                                         r  rand_auto/rand_gen/rand_gen/M_x_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.866     2.056    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  rand_auto/rand_gen/rand_gen/M_x_q_reg[23]/C
                         clock pessimism             -0.501     1.555    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.060     1.615    rand_auto/rand_gen/rand_gen/M_x_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 game/buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.090%)  route 0.130ns (47.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.559     1.503    game/buttoncond_gen_0[0].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  game/buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.130     1.773    game/buttoncond_gen_0[0].buttoncond/sync/M_pipe_d[1]
    SLICE_X36Y34         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.826     2.016    game/buttoncond_gen_0[0].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.070     1.606    game/buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rand_auto/rand_gen/rand_gen/M_w_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/rand_gen/M_z_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.187%)  route 0.124ns (46.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.595     1.539    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  rand_auto/rand_gen/rand_gen/M_w_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  rand_auto/rand_gen/rand_gen/M_w_q_reg[23]/Q
                         net (fo=3, routed)           0.124     1.804    rand_auto/rand_gen/rand_gen/M_w_q_reg_n_0_[23]
    SLICE_X1Y4           FDRE                                         r  rand_auto/rand_gen/rand_gen/M_z_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.866     2.056    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  rand_auto/rand_gen/rand_gen/M_z_q_reg[23]/C
                         clock pessimism             -0.501     1.555    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.076     1.631    rand_auto/rand_gen/rand_gen/M_z_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 rand_auto/rand_gen/rand_gen/M_z_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/rand_gen/M_y_q_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.596     1.540    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X2Y0           FDSE                                         r  rand_auto/rand_gen/rand_gen/M_z_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDSE (Prop_fdse_C_Q)         0.148     1.688 r  rand_auto/rand_gen/rand_gen/M_z_q_reg[5]/Q
                         net (fo=1, routed)           0.059     1.747    rand_auto/rand_gen/rand_gen/M_z_q[5]
    SLICE_X3Y0           FDSE                                         r  rand_auto/rand_gen/rand_gen/M_y_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.867     2.057    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X3Y0           FDSE                                         r  rand_auto/rand_gen/rand_gen/M_y_q_reg[5]/C
                         clock pessimism             -0.504     1.553    
    SLICE_X3Y0           FDSE (Hold_fdse_C_D)         0.017     1.570    rand_auto/rand_gen/rand_gen/M_y_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 rand_auto/rand_gen/rand_gen/M_w_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/rand_gen/M_z_q_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.706%)  route 0.132ns (48.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.595     1.539    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  rand_auto/rand_gen/rand_gen/M_w_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  rand_auto/rand_gen/rand_gen/M_w_q_reg[8]/Q
                         net (fo=4, routed)           0.132     1.811    rand_auto/rand_gen/rand_gen/M_rand_gen_num[8]
    SLICE_X1Y2           FDSE                                         r  rand_auto/rand_gen/rand_gen/M_z_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.867     2.057    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X1Y2           FDSE                                         r  rand_auto/rand_gen/rand_gen/M_z_q_reg[8]/C
                         clock pessimism             -0.501     1.556    
    SLICE_X1Y2           FDSE (Hold_fdse_C_D)         0.076     1.632    rand_auto/rand_gen/rand_gen/M_z_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 rand_auto/rand_gen/rand_gen/M_x_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/rand_gen/M_w_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.594     1.538    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X4Y1           FDRE                                         r  rand_auto/rand_gen/rand_gen/M_x_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  rand_auto/rand_gen/rand_gen/M_x_q_reg[2]/Q
                         net (fo=3, routed)           0.098     1.777    rand_auto/rand_gen/rand_gen/M_x_q[2]
    SLICE_X5Y1           LUT6 (Prop_lut6_I2_O)        0.045     1.822 r  rand_auto/rand_gen/rand_gen/M_w_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.822    rand_auto/rand_gen/rand_gen/M_w_d[2]
    SLICE_X5Y1           FDRE                                         r  rand_auto/rand_gen/rand_gen/M_w_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.865     2.055    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  rand_auto/rand_gen/rand_gen/M_w_q_reg[2]/C
                         clock pessimism             -0.504     1.551    
    SLICE_X5Y1           FDRE (Hold_fdre_C_D)         0.091     1.642    rand_auto/rand_gen/rand_gen/M_w_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rand_auto/rand_gen/rand_gen/M_y_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/rand_gen/M_x_q_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.596     1.540    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X3Y0           FDSE                                         r  rand_auto/rand_gen/rand_gen/M_y_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDSE (Prop_fdse_C_Q)         0.141     1.681 r  rand_auto/rand_gen/rand_gen/M_y_q_reg[5]/Q
                         net (fo=1, routed)           0.110     1.791    rand_auto/rand_gen/rand_gen/M_y_q[5]
    SLICE_X3Y0           FDSE                                         r  rand_auto/rand_gen/rand_gen/M_x_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.867     2.057    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X3Y0           FDSE                                         r  rand_auto/rand_gen/rand_gen/M_x_q_reg[5]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X3Y0           FDSE (Hold_fdse_C_D)         0.066     1.606    rand_auto/rand_gen/rand_gen/M_x_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y32   FSM_sequential_M_mode_controller_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y32   FSM_sequential_M_mode_controller_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y32   FSM_sequential_M_mode_controller_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y4     rand_auto/rand_gen/rand_gen/M_w_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     rand_auto/rand_gen/rand_gen/M_w_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y4     rand_auto/rand_gen/rand_gen/M_w_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y4     rand_auto/rand_gen/rand_gen/M_w_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y4     rand_auto/rand_gen/rand_gen/M_w_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     rand_auto/rand_gen/rand_gen/M_w_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     rand_auto/rand_gen/rand_gen/M_w_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     rand_auto/rand_gen/rand_gen/M_w_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     rand_auto/rand_gen/rand_gen/M_w_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     rand_auto/rand_gen/rand_gen/M_w_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     rand_auto/rand_gen/rand_gen/M_w_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     rand_auto/rand_gen/rand_gen/M_w_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     rand_auto/rand_gen/rand_gen/M_w_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     rand_auto/rand_gen/rand_gen/M_w_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y0     rand_auto/rand_gen/rand_gen/M_w_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     rand_auto/rand_gen/rand_gen/M_w_q_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y32   FSM_sequential_M_mode_controller_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y32   FSM_sequential_M_mode_controller_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y32   FSM_sequential_M_mode_controller_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     rand_auto/rand_gen/rand_gen/M_w_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     rand_auto/rand_gen/rand_gen/M_w_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     rand_auto/rand_gen/rand_gen/M_w_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     rand_auto/rand_gen/rand_gen/M_w_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     rand_auto/rand_gen/rand_gen/M_w_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     rand_auto/rand_gen/rand_gen/M_w_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     rand_auto/rand_gen/rand_gen/M_w_q_reg[17]/C



