<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [MeeGo-Dev][PATCH] Topcliff: Update PCH_CAN driver to 2.6.35
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/socketcan-core/2010-September/index.html" >
   <LINK REL="made" HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BMeeGo-Dev%5D%5BPATCH%5D%20Topcliff%3A%20Update%20PCH_CAN%20driver%20to%202.6.35&In-Reply-To=%3C4C7EA0CC.2030609%40grandegger.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="004618.html">
   <LINK REL="Next"  HREF="004621.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[MeeGo-Dev][PATCH] Topcliff: Update PCH_CAN driver to 2.6.35</H1>
    <B>Wolfgang Grandegger</B> 
    <A HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BMeeGo-Dev%5D%5BPATCH%5D%20Topcliff%3A%20Update%20PCH_CAN%20driver%20to%202.6.35&In-Reply-To=%3C4C7EA0CC.2030609%40grandegger.com%3E"
       TITLE="[MeeGo-Dev][PATCH] Topcliff: Update PCH_CAN driver to 2.6.35">wg at grandegger.com
       </A><BR>
    <I>Wed Sep  1 20:51:56 CEST 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="004618.html">[MeeGo-Dev][PATCH] Topcliff: Update PCH_CAN driver to 2.6.35
</A></li>
        <LI>Next message: <A HREF="004621.html">[MeeGo-Dev][PATCH] Topcliff: Update PCH_CAN driver to 2.6.35
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4620">[ date ]</a>
              <a href="thread.html#4620">[ thread ]</a>
              <a href="subject.html#4620">[ subject ]</a>
              <a href="author.html#4620">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Hello,

On 09/01/2010 09:45 AM, Masayuki Ohtake wrote:
&gt;<i> Sorry, for late response.
</I>&gt;<i> ----- Original Message ----- 
</I>&gt;<i> From: &quot;Wang, Qi&quot; &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">qi.wang at intel.com</A>&gt;
</I>&gt;<i> To: &quot;Masayuki Ohtak&quot; &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">masa-korg at dsn.okisemi.com</A>&gt;
</I>&gt;<i> Cc: &quot;Khor, Andrew Chih Howe&quot; &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">andrew.chih.howe.khor at intel.com</A>&gt;; &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">gregkh at suse.de</A>&gt;; &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">arjan at linux.intel.com</A>&gt;; &quot;Wang, Yong
</I>&gt;<i> Y&quot; &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">yong.y.wang at intel.com</A>&gt;; &quot;Wolfgang Grandegger&quot; &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">wg at grandegger.com</A>&gt;
</I>&gt;<i> Sent: Thursday, August 12, 2010 6:00 PM
</I>&gt;<i> Subject: RE: [MeeGo-Dev][PATCH] Topcliff: Update PCH_CAN driver to 2.6.35
</I>...
&gt;&gt;&gt;&gt;&gt;<i> - The values for the hw-specific bit-timing registers should be derived
</I>&gt;&gt;&gt;&gt;&gt;<i>   from the calculated values in &quot;priv-&gt;can.bittiming&quot;:
</I>&gt;&gt;&gt;&gt;&gt;<i>
</I>&gt;&gt;&gt;&gt;&gt;<i>   <A HREF="http://lxr.linux.no/#linux+v2.6.35/include/linux/can/netlink.h#L17">http://lxr.linux.no/#linux+v2.6.35/include/linux/can/netlink.h#L17</A>
</I>&gt;&gt;&gt;&gt;&gt;<i>
</I>&gt;<i> 
</I>&gt;<i> I show current pch_can code below.
</I>&gt;<i> 
</I>&gt;<i> +static int pch_set_bittiming(struct net_device *ndev)
</I>&gt;<i> +{
</I>&gt;<i> + struct pch_can_priv *priv = netdev_priv(ndev);
</I>&gt;<i> + struct pch_can_os *dev_can_os = priv-&gt;pch_can_os_p;
</I>&gt;<i> + const struct can_bittiming *bt = &amp;priv-&gt;can.bittiming;
</I>&gt;<i> 
</I>&gt;<i> Is the above TRUE, isn't it ?
</I>
The code fragment looks good. In that function you should then *derive*
the values of the bit-timing registers from the data fields of &quot;bt&quot;. For
the SJA1000, you find the code here:

<A HREF="http://lxr.linux.no/#linux+v2.6.35/drivers/net/can/sja1000/sja1000.c#L202">http://lxr.linux.no/#linux+v2.6.35/drivers/net/can/sja1000/sja1000.c#L202</A>

&gt;&gt;&gt;&gt;&gt;<i> - The driver should handle state changes and communicate them to the
</I>&gt;&gt;&gt;&gt;&gt;<i>   user space via error messages, if possible.
</I>&gt;&gt;&gt;&gt;&gt;<i>
</I>&gt;<i> What's &quot;state chage&quot; mean ?
</I>
Googling for &quot;can bis states&quot; returned:

<A HREF="http://www.softing.com/home/en/industrial-automation/products/can-bus/more-can-bus/error-handling/error-states.php?navanchor=3010510">http://www.softing.com/home/en/industrial-automation/products/can-bus/more-can-bus/error-handling/error-states.php?navanchor=3010510</A>

The CAN controller usually triggers an interrupt when the state changes,
which allows the driver to track the CAN state and deliver that
information to the user space.

&gt;&gt;&gt;&gt;&gt;<i> - The driver should report errors to the user space via error messages.
</I>&gt;&gt;&gt;&gt;&gt;<i>
</I>&gt;<i> Is the above mean using alloc_can_err_skb and set error info and notify to kernel with netif_rx ?
</I>
Yes. Please search &quot;Documentation/networking/can.txt&quot; for &quot;error frames&quot;
for further information.

&gt;&gt;&gt;&gt;&gt;<i> - Bus errors seem not to be handled properly.I'm missing can_bus_off().
</I>&gt;&gt;&gt;&gt;&gt;<i>   Does the controller recover from bus-off automatically?
</I>&gt;<i> No.
</I>&gt;<i> CAN driver recovers from Bus-off state.
</I>
You mean: &quot;It does *not&quot; recover automatically&quot;! Right?

&gt;<i> 
</I>&gt;&gt;&gt;&gt;&gt;<i>
</I>&gt;&gt;&gt;&gt;&gt;<i> - I see that the driver uses many TX and RX objects. How do you avoid
</I>&gt;&gt;&gt;&gt;&gt;<i>   out-of-order transmission and reception?
</I>&gt;&gt;&gt;&gt;<i> What do you mean out-of-order RX and TX?
</I>&gt;&gt;&gt;&gt;<i> Atom processor only supports in-order execution, and PCIe-based peripherals
</I>&gt;&gt;&gt;<i> can solve it with consumer-producer model. Actually IC designer will take care
</I>&gt;&gt;&gt;<i> of out-of-order PCIe CPLD transaction.
</I>&gt;&gt;&gt;<i>
</I>&gt;&gt;&gt;<i> I mean out-of-order transmission to or from the CAN bus. This is handled
</I>&gt;&gt;&gt;<i> by the CAN controller hardware. It has nothing to to with the processor.
</I>&gt;<i> Cannot avoid occurring rx or tx our-of-order.
</I>
It is a *requirement* as Oliver already pointed out. It's easy to
achieve if just one TX object is used but it might be tricky with more
than one.

Wolfgang.

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="004618.html">[MeeGo-Dev][PATCH] Topcliff: Update PCH_CAN driver to 2.6.35
</A></li>
	<LI>Next message: <A HREF="004621.html">[MeeGo-Dev][PATCH] Topcliff: Update PCH_CAN driver to 2.6.35
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4620">[ date ]</a>
              <a href="thread.html#4620">[ thread ]</a>
              <a href="subject.html#4620">[ subject ]</a>
              <a href="author.html#4620">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/socketcan-core">More information about the Socketcan-core
mailing list</a><br>
</body></html>
