
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000641                       # Number of seconds simulated
sim_ticks                                   641209000                       # Number of ticks simulated
final_tick                                  641209000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 215446                       # Simulator instruction rate (inst/s)
host_op_rate                                   217158                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33505416                       # Simulator tick rate (ticks/s)
host_mem_usage                                 656676                       # Number of bytes of host memory used
host_seconds                                    19.14                       # Real time elapsed on the host
sim_insts                                     4123094                       # Number of instructions simulated
sim_ops                                       4155857                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          36096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         114496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             151872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        36096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37120                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            1789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2373                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          56293658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         178562684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           1596983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data            399246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             236852571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     56293658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      1596983                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         57890641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         56293658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        178562684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          1596983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data           399246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            236852571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2373                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2373                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 151872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  151872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           10                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     641165500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2373                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    550.212454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   340.377180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   421.424858                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           54     19.78%     19.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           51     18.68%     38.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           26      9.52%     47.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      3.30%     51.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      2.56%     53.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      2.93%     56.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      1.47%     58.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      2.93%     61.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          106     38.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          273                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     13614250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                58108000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   11865000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      5737.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24487.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       236.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    236.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2090                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     270191.95                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1338120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   730125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 9882600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             41701920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             64200240                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            326923500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              444776505                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            696.342373                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    543310750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      21320000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      74179250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   695520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   379500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8268000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             41701920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             65859795                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            325467750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              442372485                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            692.578638                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    540978000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      21320000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      76802500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                 169109                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           166386                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             3253                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              166380                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                 162419                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            97.619305                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    981                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                15                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  20                       # Number of system calls
system.cpu0.numCycles                         1282419                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            325692                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       2368531                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     169109                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            163400                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       909200                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   6605                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                   309260                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  784                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           1238198                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.940998                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.943027                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  785567     63.44%     63.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   46201      3.73%     67.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   36028      2.91%     70.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   45666      3.69%     73.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   39685      3.21%     76.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   31965      2.58%     79.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   42015      3.39%     82.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  111138      8.98%     91.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   99933      8.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             1238198                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.131867                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.846924                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  119126                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               821183                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    45425                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               249506                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  2958                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1252                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  355                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               2312056                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1329                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  2958                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  192872                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                  77258                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          8141                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   220528                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               736441                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               2303406                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   15                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                580787                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 15003                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                119315                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            3000624                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             11383873                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         3810387                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              2805899                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  194725                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               141                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           140                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  1190998                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              571722                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              54334                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             4591                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             425                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   2290335                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                279                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  2164886                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             8587                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         140031                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       643470                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            95                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      1238198                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.748417                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.652722                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             147195     11.89%     11.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              17120      1.38%     13.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            1073883     86.73%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        1238198                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              1169587     54.03%     54.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              401594     18.55%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              542315     25.05%     97.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              51387      2.37%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               2164886                       # Type of FU issued
system.cpu0.iq.rate                          1.688127                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           5576501                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          2430660                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      2159179                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               2164858                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             102                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        35632                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         3358                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           76                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  2958                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                  17478                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  482                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            2290621                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              105                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               571722                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               54334                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               127                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    26                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  448                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            43                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          2338                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          610                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                2948                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              2162345                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               540042                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             2541                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                      591322                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  149188                       # Number of branches executed
system.cpu0.iew.exec_stores                     51280                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.686145                       # Inst execution rate
system.cpu0.iew.wb_sent                       2159358                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      2159207                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  1947750                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  3350934                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.683699                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.581256                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts         140044                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            184                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             2909                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      1218763                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.764562                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.462505                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       469243     38.50%     38.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       309363     25.38%     63.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       220284     18.07%     81.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        59770      4.90%     86.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         3678      0.30%     87.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         6352      0.52%     87.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        10142      0.83%     88.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         5430      0.45%     88.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       134501     11.04%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      1218763                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             2120027                       # Number of instructions committed
system.cpu0.commit.committedOps               2150583                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        587066                       # Number of memory references committed
system.cpu0.commit.loads                       536090                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                    148399                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  2002749                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 317                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         1162058     54.03%     54.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         401456     18.67%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         536090     24.93%     97.63% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         50976      2.37%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          2150583                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               134501                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     3374693                       # The number of ROB reads
system.cpu0.rob.rob_writes                    4600697                       # The number of ROB writes
system.cpu0.timesIdled                            442                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          44221                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    2120027                       # Number of Instructions Simulated
system.cpu0.committedOps                      2150583                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.604907                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.604907                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.653147                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.653147                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 3560659                       # number of integer regfile reads
system.cpu0.int_regfile_writes                1945660                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  8098199                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  869470                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                 592094                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements             7455                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          955.773817                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             530417                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             8478                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            62.563930                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         71280250                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   955.773817                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.933373                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.933373                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          888                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1189673                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1189673                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       519545                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         519545                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        10730                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         10730                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       530275                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          530275                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       530278                       # number of overall hits
system.cpu0.dcache.overall_hits::total         530278                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        20115                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20115                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        40093                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        40093                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        60208                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         60208                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        60208                       # number of overall misses
system.cpu0.dcache.overall_misses::total        60208                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    205234729                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    205234729                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   2006610522                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2006610522                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       198500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       198500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        13000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   2211845251                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2211845251                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   2211845251                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2211845251                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       539660                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       539660                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        50823                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        50823                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       590483                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       590483                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       590486                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       590486                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.037273                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037273                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.788875                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.788875                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.101964                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.101964                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.101963                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.101963                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 10203.068804                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 10203.068804                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50048.899359                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50048.899359                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        49625                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        49625                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        13000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 36736.733507                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36736.733507                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 36736.733507                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36736.733507                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          853                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.388889                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         5618                       # number of writebacks
system.cpu0.dcache.writebacks::total             5618                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        16307                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        16307                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        35408                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        35408                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        51715                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51715                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        51715                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51715                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         3808                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3808                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         4685                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         4685                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         8493                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         8493                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         8493                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         8493                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     53565013                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     53565013                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    158559486                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    158559486                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       191500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       191500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    212124499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    212124499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    212124499                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    212124499                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.007056                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007056                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.092183                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.092183                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.014383                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014383                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.014383                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014383                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 14066.442489                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14066.442489                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 33844.073853                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33844.073853                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        47875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        47875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data        11500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 24976.392205                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24976.392205                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 24976.392205                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24976.392205                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              257                       # number of replacements
system.cpu0.icache.tags.tagsinuse          356.245316                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             308375                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              652                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           472.967791                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   356.245316                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.695792                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.695792                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          334                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           619172                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          619172                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       308375                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         308375                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       308375                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          308375                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       308375                       # number of overall hits
system.cpu0.icache.overall_hits::total         308375                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          885                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          885                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          885                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           885                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          885                       # number of overall misses
system.cpu0.icache.overall_misses::total          885                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     60217498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     60217498                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     60217498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     60217498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     60217498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     60217498                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       309260                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       309260                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       309260                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       309260                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       309260                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       309260                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.002862                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002862                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.002862                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002862                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.002862                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002862                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 68042.370621                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 68042.370621                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 68042.370621                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 68042.370621                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 68042.370621                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 68042.370621                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           57                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          231                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          231                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          231                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          231                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          231                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          231                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          654                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          654                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          654                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          654                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          654                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          654                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     44958752                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     44958752                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     44958752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     44958752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     44958752                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     44958752                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.002115                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002115                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.002115                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.002115                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 68744.269113                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68744.269113                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 68744.269113                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68744.269113                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 68744.269113                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68744.269113                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 150034                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           149781                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             2181                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              149857                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 148162                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.868922                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                     95                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                         1038195                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            296019                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       2215919                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     150034                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            148257                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       738525                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   4385                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                   293797                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  148                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           1036744                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.140142                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.045670                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  625831     60.37%     60.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   42241      4.07%     64.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   27454      2.65%     67.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   43345      4.18%     71.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   32413      3.13%     74.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   27291      2.63%     77.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   38768      3.74%     80.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  102328      9.87%     90.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   97073      9.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             1036744                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.144514                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.134396                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   97852                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               665345                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    28960                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               242424                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  2163                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 120                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               2144090                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  108                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  2163                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  169820                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                  71787                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles           765                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   198485                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               593724                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               2135933                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                565040                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   559                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands            2838348                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             10537567                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         3547496                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps              2666389                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  171958                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                27                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            32                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  1150552                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              567837                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               6665                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             4235                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              23                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   2126137                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 47                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  2013277                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             7236                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         120910                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       581351                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            28                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      1036744                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.941923                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.321263                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              25144      2.43%      2.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               9923      0.96%      3.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            1001677     96.62%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        1036744                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              1075062     53.40%     53.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              393220     19.53%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              538587     26.75%     99.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               6408      0.32%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               2013277                       # Type of FU issued
system.cpu1.iq.rate                          1.939209                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           5070532                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          2247105                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      2008951                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               2013277                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              36                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        33650                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          269                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  2163                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  14462                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            2126187                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               567837                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                6665                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                16                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          2083                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                2155                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              2011257                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               536585                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             2018                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                      542988                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  136129                       # Number of branches executed
system.cpu1.iew.exec_stores                      6403                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.937263                       # Inst execution rate
system.cpu1.iew.wb_sent                       2008996                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      2008951                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  1861756                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  3080800                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.935042                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.604309                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts         120848                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             2152                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      1020119                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.965726                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.488903                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       292313     28.65%     28.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       326607     32.02%     60.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       194157     19.03%     79.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        64931      6.37%     86.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         5009      0.49%     86.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         6240      0.61%     87.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          367      0.04%     87.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         1838      0.18%     87.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       128657     12.61%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      1020119                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             2003067                       # Number of instructions committed
system.cpu1.commit.committedOps               2005274                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        540583                       # Number of memory references committed
system.cpu1.commit.loads                       534187                       # Number of loads committed
system.cpu1.commit.membars                         12                       # Number of memory barriers committed
system.cpu1.commit.branches                    136103                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  1869199                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  20                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         1071472     53.43%     53.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         393219     19.61%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         534187     26.64%     99.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          6396      0.32%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          2005274                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               128657                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                     3017532                       # The number of ROB reads
system.cpu1.rob.rob_writes                    4268934                       # The number of ROB writes
system.cpu1.timesIdled                             33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1451                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      244223                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    2003067                       # Number of Instructions Simulated
system.cpu1.committedOps                      2005274                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.518303                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.518303                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.929375                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.929375                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 3340126                       # number of integer regfile reads
system.cpu1.int_regfile_writes                1860139                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  7636740                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  810102                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                 547546                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                     8                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements             5521                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          533.412399                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             528586                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             6312                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            83.743029                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   533.412399                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.520911                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.520911                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          791                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          676                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.772461                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1092205                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1092205                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       526304                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         526304                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         2274                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          2274                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       528578                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          528578                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       528580                       # number of overall hits
system.cpu1.dcache.overall_hits::total         528580                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        10238                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10238                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         4116                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4116                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        14354                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14354                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        14355                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14355                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     51659749                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     51659749                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     54215000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     54215000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data         8000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total         8000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    105874749                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    105874749                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    105874749                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    105874749                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       536542                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       536542                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         6390                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         6390                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       542932                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       542932                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       542935                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       542935                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.019081                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019081                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.644131                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.644131                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.026438                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.026438                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.026440                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.026440                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  5045.882887                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  5045.882887                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 13171.768707                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13171.768707                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data  7375.975268                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7375.975268                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data  7375.461442                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  7375.461442                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2234                       # number of writebacks
system.cpu1.dcache.writebacks::total             2234                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         5972                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5972                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         2059                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2059                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         8031                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8031                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         8031                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8031                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         4266                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4266                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         2057                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2057                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         6323                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6323                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         6324                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6324                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     12920751                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     12920751                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     23891500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     23891500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data         5000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         5000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     36812251                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     36812251                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     36823751                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     36823751                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.007951                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007951                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.321909                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.321909                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.011646                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.011646                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.011648                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.011648                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  3028.774262                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  3028.774262                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 11614.730190                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11614.730190                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data        11500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  5821.959671                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  5821.959671                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  5822.857527                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  5822.857527                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           34.789523                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             293732                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5874.640000                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    34.789523                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.067948                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.067948                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           587644                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          587644                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       293732                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         293732                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       293732                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          293732                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       293732                       # number of overall hits
system.cpu1.icache.overall_hits::total         293732                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           65                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           65                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           65                       # number of overall misses
system.cpu1.icache.overall_misses::total           65                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2606241                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2606241                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2606241                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2606241                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2606241                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2606241                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       293797                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       293797                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       293797                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       293797                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       293797                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       293797                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000221                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000221                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000221                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000221                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000221                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000221                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 40096.015385                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 40096.015385                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 40096.015385                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 40096.015385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 40096.015385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 40096.015385                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           50                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           50                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      1882256                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1882256                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      1882256                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1882256                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      1882256                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1882256                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000170                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000170                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000170                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000170                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000170                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000170                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 37645.120000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 37645.120000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 37645.120000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 37645.120000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 37645.120000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 37645.120000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1393.710493                       # Cycle average of tags in use
system.l2.tags.total_refs                       10183                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1833                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.555374                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      780.008812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       497.186887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       104.381378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        12.133416                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.023804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.015173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.003185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.042533                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1833                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1592                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.055939                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    163291                       # Number of tag accesses
system.l2.tags.data_accesses                   163291                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  87                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                3671                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  28                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                 239                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    4025                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             7852                       # number of Writeback hits
system.l2.Writeback_hits::total                  7852                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              3005                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              2048                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5053                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   87                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 6676                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   28                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                 2287                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9078                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  87                       # number of overall hits
system.l2.overall_hits::cpu0.data                6676                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  28                       # number of overall hits
system.l2.overall_hits::cpu1.data                2287                       # number of overall hits
system.l2.overall_hits::total                    9078                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               567                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               136                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                22                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   726                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data             10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 10                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            1668                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1672                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                567                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1804                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 22                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2398                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               567                       # number of overall misses
system.l2.overall_misses::cpu0.data              1804                       # number of overall misses
system.l2.overall_misses::cpu1.inst                22                       # number of overall misses
system.l2.overall_misses::cpu1.data                 5                       # number of overall misses
system.l2.overall_misses::total                  2398                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     43387750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     11294250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      1534250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data        57750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        56274000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data        62498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        62498                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    121941750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       305000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     122246750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     43387750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    133236000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      1534250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       362750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        178520750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     43387750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    133236000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      1534250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       362750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       178520750                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             654                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data            3807                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              50                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data             240                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4751                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         7852                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              7852                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          4673                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6725                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              654                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             8480                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               50                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             2292                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11476                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             654                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            8480                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              50                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            2292                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11476                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.866972                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.035724                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.440000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.004167                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.152810                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.833333                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.356944                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.001949                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.248625                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.866972                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.212736                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.440000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.002182                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.208958                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.866972                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.212736                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.440000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.002182                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.208958                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 76521.604938                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 83045.955882                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 69738.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        57750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 77512.396694                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data  6249.800000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6249.800000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 73106.564748                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data        76250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73114.084928                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 76521.604938                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 73855.875831                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 69738.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data        72550                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74445.683903                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 76521.604938                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 73855.875831                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 69738.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data        72550                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74445.683903                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 24                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  24                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 24                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          565                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          121                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              702                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            10                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         1668                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1672                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           565                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1789                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2374                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          565                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1789                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2374                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     36278750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      8736750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1013000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     46028500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       178510                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       178510                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    101136750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       254500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    101391250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     36278750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    109873500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1013000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       254500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    147419750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     36278750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    109873500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1013000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       254500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    147419750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.863914                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.031784                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.320000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.147758                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.356944                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.001949                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.248625                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.863914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.210967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.320000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.001745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.206867                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.863914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.210967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.320000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.001745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.206867                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 64210.176991                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 72204.545455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 63312.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65567.663818                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        17851                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17851                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 60633.543165                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data        63625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60640.699761                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 64210.176991                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 61416.154276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 63312.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data        63625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62097.620051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 64210.176991                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 61416.154276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 63312.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data        63625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62097.620051                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 701                       # Transaction distribution
system.membus.trans_dist::ReadResp                700                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              10                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1672                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1672                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       151808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  151808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                5                       # Total snoops (count)
system.membus.snoop_fanout::samples              2388                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2388    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2388                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2606500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12513740                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               8785                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              8783                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             7852                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              15                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             18                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6727                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6727                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        22609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        10854                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 34869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        41728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       902272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       289664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1236864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            4041                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            23382                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  23382    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              23382                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           19543998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1081748                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          13119746                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             79744                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           9488249                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
