<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="i2c_reg_test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Deserializer.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Sequencer.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Serializer.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="chip_reg.tfi"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="i2c.tfi"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="i2c_reg_test.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="i2c_reg_test.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="i2c_reg_test.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="i2c_reg_test.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="i2c_reg_test.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="i2c_reg_test.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="i2c_reg_test.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="i2c_reg_test.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="i2c_reg_test_automated_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="i2c_reg_test_automated_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="i2c_reg_test_automated_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="i2c_reg_test_automated_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="i2c_reg_test_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="i2c_reg_test_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="i2c_reg_test_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="i2c_reg_testbench_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="i2c_reg_testbench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="i2c_reg_testbench_write_readback_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="i2c_reg_testbench_write_readback_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1454438940" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1454438940">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1454605033" xil_pn:in_ck="-4690633118537238763" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1454605033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Deserializer.v"/>
      <outfile xil_pn:name="Sequencer.v"/>
      <outfile xil_pn:name="Serializer.v"/>
      <outfile xil_pn:name="chip_reg.v"/>
      <outfile xil_pn:name="i2c.v"/>
      <outfile xil_pn:name="i2c_reg_test.v"/>
      <outfile xil_pn:name="i2c_reg_test_automated.v"/>
      <outfile xil_pn:name="i2c_reg_testbench.v"/>
      <outfile xil_pn:name="i2c_reg_testbench_write_readback.v"/>
      <outfile xil_pn:name="register.v"/>
      <outfile xil_pn:name="trig_generator.v"/>
    </transform>
    <transform xil_pn:end_ts="1454527499" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2449324052597701996" xil_pn:start_ts="1454527499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1454527499" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5354778352047879502" xil_pn:start_ts="1454527499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1454438996" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2499474180244139273" xil_pn:start_ts="1454438996">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1454605041" xil_pn:in_ck="-4690633118537238763" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1454605041">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Deserializer.v"/>
      <outfile xil_pn:name="Sequencer.v"/>
      <outfile xil_pn:name="Serializer.v"/>
      <outfile xil_pn:name="chip_reg.v"/>
      <outfile xil_pn:name="i2c.v"/>
      <outfile xil_pn:name="i2c_reg_test.v"/>
      <outfile xil_pn:name="i2c_reg_test_automated.v"/>
      <outfile xil_pn:name="i2c_reg_testbench.v"/>
      <outfile xil_pn:name="i2c_reg_testbench_write_readback.v"/>
      <outfile xil_pn:name="register.v"/>
      <outfile xil_pn:name="trig_generator.v"/>
    </transform>
    <transform xil_pn:end_ts="1454605055" xil_pn:in_ck="-4690633118537238763" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3245365326617175785" xil_pn:start_ts="1454605041">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="i2c_reg_test_automated_beh.prj"/>
      <outfile xil_pn:name="i2c_reg_test_automated_isim_beh.exe"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1454605056" xil_pn:in_ck="3787183490178265300" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7509821548716985478" xil_pn:start_ts="1454605055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="i2c_reg_test_automated_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1455041726" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1455041726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455041726" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3087171208991199569" xil_pn:start_ts="1455041726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455041726" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2499474180244139273" xil_pn:start_ts="1455041726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455041726" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1455041726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455041726" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="312117811960004049" xil_pn:start_ts="1455041726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455041726" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1455041726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455041726" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7710515338180879743" xil_pn:start_ts="1455041726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455042135" xil_pn:in_ck="-7153902245496377470" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="3988532659725554580" xil_pn:start_ts="1455041902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="i2c_reg_test.lso"/>
      <outfile xil_pn:name="i2c_reg_test.ngc"/>
      <outfile xil_pn:name="i2c_reg_test.ngr"/>
      <outfile xil_pn:name="i2c_reg_test.prj"/>
      <outfile xil_pn:name="i2c_reg_test.stx"/>
      <outfile xil_pn:name="i2c_reg_test.syr"/>
      <outfile xil_pn:name="i2c_reg_test.xst"/>
      <outfile xil_pn:name="i2c_reg_test_automated_beh.prj"/>
      <outfile xil_pn:name="i2c_reg_test_automated_stx_beh.prj"/>
      <outfile xil_pn:name="i2c_reg_test_xst.xrpt"/>
      <outfile xil_pn:name="i2c_reg_testbench_stx_beh.prj"/>
      <outfile xil_pn:name="i2c_reg_testbench_write_readback_stx_beh.prj"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1455039852" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7722033312500737284" xil_pn:start_ts="1455039852">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
