\hypertarget{struct_s_m_c___type}{}\doxysection{SMC\+\_\+\+Type Struct Reference}
\label{struct_s_m_c___type}\index{SMC\_Type@{SMC\_Type}}


SMC -\/ Size of Registers Arrays.  




{\ttfamily \#include $<$S32\+K148.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_m_c___type_ab20ff3f0387cbcc2652477ed5d2702df}{VERID}}
\begin{DoxyCompactList}\small\item\em SMC Version ID Register, offset\+: 0x0. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_m_c___type_a96563b10e1e91f05203f88047408044a}{PARAM}}
\begin{DoxyCompactList}\small\item\em SMC Parameter Register, offset\+: 0x4. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_m_c___type_aa409aa06e4dc05a5c28cb46f2c47d563}{PMPROT}}
\begin{DoxyCompactList}\small\item\em Power Mode Protection register, offset\+: 0x8. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_m_c___type_aa7dc7f8c92c0cc0adf220dede8fd7ee8}{PMCTRL}}
\begin{DoxyCompactList}\small\item\em Power Mode Control register, offset\+: 0xC. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_m_c___type_a06355f473542d51406c0e7c5285b241e}{STOPCTRL}}
\begin{DoxyCompactList}\small\item\em Stop Control Register, offset\+: 0x10. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_m_c___type_a481b9caa6466cb9213be98f9652337fe}{PMSTAT}}
\begin{DoxyCompactList}\small\item\em Power Mode Status register, offset\+: 0x14. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SMC -\/ Size of Registers Arrays. 

SMC -\/ Register Layout Typedef 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_s_m_c___type_a96563b10e1e91f05203f88047408044a}\label{struct_s_m_c___type_a96563b10e1e91f05203f88047408044a}} 
\index{SMC\_Type@{SMC\_Type}!PARAM@{PARAM}}
\index{PARAM@{PARAM}!SMC\_Type@{SMC\_Type}}
\doxysubsubsection{\texorpdfstring{PARAM}{PARAM}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t PARAM}



SMC Parameter Register, offset\+: 0x4. 

\mbox{\Hypertarget{struct_s_m_c___type_aa7dc7f8c92c0cc0adf220dede8fd7ee8}\label{struct_s_m_c___type_aa7dc7f8c92c0cc0adf220dede8fd7ee8}} 
\index{SMC\_Type@{SMC\_Type}!PMCTRL@{PMCTRL}}
\index{PMCTRL@{PMCTRL}!SMC\_Type@{SMC\_Type}}
\doxysubsubsection{\texorpdfstring{PMCTRL}{PMCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PMCTRL}



Power Mode Control register, offset\+: 0xC. 

\mbox{\Hypertarget{struct_s_m_c___type_aa409aa06e4dc05a5c28cb46f2c47d563}\label{struct_s_m_c___type_aa409aa06e4dc05a5c28cb46f2c47d563}} 
\index{SMC\_Type@{SMC\_Type}!PMPROT@{PMPROT}}
\index{PMPROT@{PMPROT}!SMC\_Type@{SMC\_Type}}
\doxysubsubsection{\texorpdfstring{PMPROT}{PMPROT}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PMPROT}



Power Mode Protection register, offset\+: 0x8. 

\mbox{\Hypertarget{struct_s_m_c___type_a481b9caa6466cb9213be98f9652337fe}\label{struct_s_m_c___type_a481b9caa6466cb9213be98f9652337fe}} 
\index{SMC\_Type@{SMC\_Type}!PMSTAT@{PMSTAT}}
\index{PMSTAT@{PMSTAT}!SMC\_Type@{SMC\_Type}}
\doxysubsubsection{\texorpdfstring{PMSTAT}{PMSTAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t PMSTAT}



Power Mode Status register, offset\+: 0x14. 

\mbox{\Hypertarget{struct_s_m_c___type_a06355f473542d51406c0e7c5285b241e}\label{struct_s_m_c___type_a06355f473542d51406c0e7c5285b241e}} 
\index{SMC\_Type@{SMC\_Type}!STOPCTRL@{STOPCTRL}}
\index{STOPCTRL@{STOPCTRL}!SMC\_Type@{SMC\_Type}}
\doxysubsubsection{\texorpdfstring{STOPCTRL}{STOPCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t STOPCTRL}



Stop Control Register, offset\+: 0x10. 

\mbox{\Hypertarget{struct_s_m_c___type_ab20ff3f0387cbcc2652477ed5d2702df}\label{struct_s_m_c___type_ab20ff3f0387cbcc2652477ed5d2702df}} 
\index{SMC\_Type@{SMC\_Type}!VERID@{VERID}}
\index{VERID@{VERID}!SMC\_Type@{SMC\_Type}}
\doxysubsubsection{\texorpdfstring{VERID}{VERID}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t VERID}



SMC Version ID Register, offset\+: 0x0. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/\mbox{\hyperlink{_s32_k148_8h}{S32\+K148.\+h}}\end{DoxyCompactItemize}
