############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_top -name tdse "tdse"
set_directive_loop_flatten "tdse/R1_i"
set_directive_loop_flatten "tdse/R2_i"
set_directive_loop_flatten "tdse/R3_i"
set_directive_loop_flatten "tdse/R4_i"