entity or2
        port(a, b, c : in std_logic
             z    : out std_logic)
    end or2


architecture arch of or2 is
begin
    z <= a or b or c;
end arch;