{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572106726790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572106726791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 26 13:18:46 2019 " "Processing started: Sat Oct 26 13:18:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572106726791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572106726791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aes -c aes " "Command: quartus_map --read_settings_files=on --write_settings_files=off aes -c aes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572106726791 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1572106727183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftrows.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftrows.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftrows-rtl " "Found design unit 1: shiftrows-rtl" {  } { { "shiftrows.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/shiftrows.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572106727695 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftrows " "Found entity 1: shiftrows" {  } { { "shiftrows.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/shiftrows.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572106727695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572106727695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mixcolumns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mixcolumns-rtl " "Found design unit 1: mixcolumns-rtl" {  } { { "mixcolumns.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/mixcolumns.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572106727700 ""} { "Info" "ISGN_ENTITY_NAME" "1 mixcolumns " "Found entity 1: mixcolumns" {  } { { "mixcolumns.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/mixcolumns.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572106727700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572106727700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key-behaviour " "Found design unit 1: key-behaviour" {  } { { "key.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/key.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572106727703 ""} { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "key.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/key.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572106727703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572106727703 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "textKey.vhd " "Can't analyze file -- file textKey.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1572106727709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-rtl " "Found design unit 1: fsm-rtl" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572106727713 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572106727713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572106727713 ""}
{ "Warning" "WSGN_SEARCH_FILE" "aes.vhd 2 1 " "Using design file aes.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aes-rtl " "Found design unit 1: aes-rtl" {  } { { "aes.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/aes.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572106727764 ""} { "Info" "ISGN_ENTITY_NAME" "1 aes " "Found entity 1: aes" {  } { { "aes.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/aes.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572106727764 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1572106727764 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aes " "Elaborating entity \"aes\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1572106727766 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addroundkey.vhd 2 1 " "Using design file addroundkey.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addRoundKey-rtl " "Found design unit 1: addRoundKey-rtl" {  } { { "addroundkey.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/addroundkey.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572106727785 ""} { "Info" "ISGN_ENTITY_NAME" "1 addRoundKey " "Found entity 1: addRoundKey" {  } { { "addroundkey.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/addroundkey.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572106727785 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1572106727785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addRoundKey addRoundKey:ARK " "Elaborating entity \"addRoundKey\" for hierarchy \"addRoundKey:ARK\"" {  } { { "aes.vhd" "ARK" { Text "C:/Users/Arthur/Documents/designs/AES/aes.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572106727787 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subbytes.vhd 2 1 " "Using design file subbytes.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subBytes-rtl " "Found design unit 1: subBytes-rtl" {  } { { "subbytes.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/subbytes.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572106727804 ""} { "Info" "ISGN_ENTITY_NAME" "1 subBytes " "Found entity 1: subBytes" {  } { { "subbytes.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/subbytes.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572106727804 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1572106727804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subbytes subbytes:SB " "Elaborating entity \"subbytes\" for hierarchy \"subbytes:SB\"" {  } { { "aes.vhd" "SB" { Text "C:/Users/Arthur/Documents/designs/AES/aes.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572106727805 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sbox.vhd 2 1 " "Using design file sbox.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox-behaviour " "Found design unit 1: sbox-behaviour" {  } { { "sbox.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/sbox.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572106727823 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "sbox.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/sbox.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572106727823 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1572106727823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox subbytes:SB\|sbox:sub1 " "Elaborating entity \"sbox\" for hierarchy \"subbytes:SB\|sbox:sub1\"" {  } { { "subbytes.vhd" "sub1" { Text "C:/Users/Arthur/Documents/designs/AES/subbytes.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572106727825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftrows shiftrows:SR " "Elaborating entity \"shiftrows\" for hierarchy \"shiftrows:SR\"" {  } { { "aes.vhd" "SR" { Text "C:/Users/Arthur/Documents/designs/AES/aes.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572106727835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixcolumns mixcolumns:MC " "Elaborating entity \"mixcolumns\" for hierarchy \"mixcolumns:MC\"" {  } { { "aes.vhd" "MC" { Text "C:/Users/Arthur/Documents/designs/AES/aes.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572106727839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:KEYS " "Elaborating entity \"key\" for hierarchy \"key:KEYS\"" {  } { { "aes.vhd" "KEYS" { Text "C:/Users/Arthur/Documents/designs/AES/aes.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572106727844 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "lut_rlps_0\[0\] key.vhd(23) " "Using initial value X (don't care) for net \"lut_rlps_0\[0\]\" at key.vhd(23)" {  } { { "key.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/key.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572106727846 "|aes|key:KEYS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:SM " "Elaborating entity \"fsm\" for hierarchy \"fsm:SM\"" {  } { { "aes.vhd" "SM" { Text "C:/Users/Arthur/Documents/designs/AES/aes.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572106727849 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c fsm.vhd(93) " "VHDL Process Statement warning at fsm.vhd(93): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572106727852 "|aes|fsm:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c fsm.vhd(95) " "VHDL Process Statement warning at fsm.vhd(95): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572106727852 "|aes|fsm:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c fsm.vhd(97) " "VHDL Process Statement warning at fsm.vhd(97): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572106727852 "|aes|fsm:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c fsm.vhd(101) " "VHDL Process Statement warning at fsm.vhd(101): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572106727852 "|aes|fsm:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selInicio fsm.vhd(74) " "VHDL Process Statement warning at fsm.vhd(74): inferring latch(es) for signal or variable \"selInicio\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1572106727852 "|aes|fsm:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selRound fsm.vhd(74) " "VHDL Process Statement warning at fsm.vhd(74): inferring latch(es) for signal or variable \"selRound\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1572106727852 "|aes|fsm:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selKey fsm.vhd(74) " "VHDL Process Statement warning at fsm.vhd(74): inferring latch(es) for signal or variable \"selKey\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1572106727852 "|aes|fsm:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enRegInicio fsm.vhd(74) " "VHDL Process Statement warning at fsm.vhd(74): inferring latch(es) for signal or variable \"enRegInicio\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1572106727852 "|aes|fsm:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enRegADR fsm.vhd(74) " "VHDL Process Statement warning at fsm.vhd(74): inferring latch(es) for signal or variable \"enRegADR\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1572106727852 "|aes|fsm:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enRegSub fsm.vhd(74) " "VHDL Process Statement warning at fsm.vhd(74): inferring latch(es) for signal or variable \"enRegSub\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1572106727852 "|aes|fsm:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enRegSR fsm.vhd(74) " "VHDL Process Statement warning at fsm.vhd(74): inferring latch(es) for signal or variable \"enRegSR\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1572106727852 "|aes|fsm:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enRegMix fsm.vhd(74) " "VHDL Process Statement warning at fsm.vhd(74): inferring latch(es) for signal or variable \"enRegMix\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1572106727853 "|aes|fsm:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enRegADR2 fsm.vhd(74) " "VHDL Process Statement warning at fsm.vhd(74): inferring latch(es) for signal or variable \"enRegADR2\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1572106727853 "|aes|fsm:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c fsm.vhd(74) " "VHDL Process Statement warning at fsm.vhd(74): inferring latch(es) for signal or variable \"c\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1572106727853 "|aes|fsm:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[0\] fsm.vhd(74) " "Inferred latch for \"c\[0\]\" at fsm.vhd(74)" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572106727853 "|aes|fsm:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[1\] fsm.vhd(74) " "Inferred latch for \"c\[1\]\" at fsm.vhd(74)" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572106727853 "|aes|fsm:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[2\] fsm.vhd(74) " "Inferred latch for \"c\[2\]\" at fsm.vhd(74)" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572106727853 "|aes|fsm:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[3\] fsm.vhd(74) " "Inferred latch for \"c\[3\]\" at fsm.vhd(74)" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572106727853 "|aes|fsm:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enRegADR2 fsm.vhd(74) " "Inferred latch for \"enRegADR2\" at fsm.vhd(74)" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572106727853 "|aes|fsm:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enRegMix fsm.vhd(74) " "Inferred latch for \"enRegMix\" at fsm.vhd(74)" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572106727853 "|aes|fsm:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enRegSR fsm.vhd(74) " "Inferred latch for \"enRegSR\" at fsm.vhd(74)" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572106727853 "|aes|fsm:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enRegSub fsm.vhd(74) " "Inferred latch for \"enRegSub\" at fsm.vhd(74)" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572106727853 "|aes|fsm:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enRegADR fsm.vhd(74) " "Inferred latch for \"enRegADR\" at fsm.vhd(74)" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572106727853 "|aes|fsm:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enRegInicio fsm.vhd(74) " "Inferred latch for \"enRegInicio\" at fsm.vhd(74)" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572106727853 "|aes|fsm:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selKey\[0\] fsm.vhd(74) " "Inferred latch for \"selKey\[0\]\" at fsm.vhd(74)" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572106727853 "|aes|fsm:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selKey\[1\] fsm.vhd(74) " "Inferred latch for \"selKey\[1\]\" at fsm.vhd(74)" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572106727853 "|aes|fsm:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selKey\[2\] fsm.vhd(74) " "Inferred latch for \"selKey\[2\]\" at fsm.vhd(74)" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572106727853 "|aes|fsm:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selKey\[3\] fsm.vhd(74) " "Inferred latch for \"selKey\[3\]\" at fsm.vhd(74)" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572106727853 "|aes|fsm:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selRound fsm.vhd(74) " "Inferred latch for \"selRound\" at fsm.vhd(74)" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572106727853 "|aes|fsm:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selInicio fsm.vhd(74) " "Inferred latch for \"selInicio\" at fsm.vhd(74)" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572106727853 "|aes|fsm:SM"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:SM\|selRound " "Latch fsm:SM\|selRound has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:SM\|state.s3 " "Ports D and ENA on the latch are fed by the same signal fsm:SM\|state.s3" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1572106729644 ""}  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1572106729644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:SM\|selKey\[0\] " "Latch fsm:SM\|selKey\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:SM\|state.s3 " "Ports D and ENA on the latch are fed by the same signal fsm:SM\|state.s3" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1572106729644 ""}  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1572106729644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:SM\|selKey\[1\] " "Latch fsm:SM\|selKey\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:SM\|state.s3 " "Ports D and ENA on the latch are fed by the same signal fsm:SM\|state.s3" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1572106729644 ""}  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1572106729644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:SM\|selKey\[2\] " "Latch fsm:SM\|selKey\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:SM\|state.s3 " "Ports D and ENA on the latch are fed by the same signal fsm:SM\|state.s3" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1572106729644 ""}  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1572106729644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:SM\|selKey\[3\] " "Latch fsm:SM\|selKey\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:SM\|state.s3 " "Ports D and ENA on the latch are fed by the same signal fsm:SM\|state.s3" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1572106729644 ""}  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1572106729644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:SM\|enRegADR2 " "Latch fsm:SM\|enRegADR2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:SM\|state.s5 " "Ports D and ENA on the latch are fed by the same signal fsm:SM\|state.s5" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1572106729644 ""}  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1572106729644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:SM\|enRegMix " "Latch fsm:SM\|enRegMix has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:SM\|state.s4 " "Ports D and ENA on the latch are fed by the same signal fsm:SM\|state.s4" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1572106729644 ""}  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1572106729644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:SM\|enRegSR " "Latch fsm:SM\|enRegSR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:SM\|state.s3 " "Ports D and ENA on the latch are fed by the same signal fsm:SM\|state.s3" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1572106729645 ""}  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1572106729645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:SM\|c\[3\] " "Latch fsm:SM\|c\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:SM\|state.s2 " "Ports D and ENA on the latch are fed by the same signal fsm:SM\|state.s2" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1572106729645 ""}  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1572106729645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:SM\|c\[1\] " "Latch fsm:SM\|c\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:SM\|state.s2 " "Ports D and ENA on the latch are fed by the same signal fsm:SM\|state.s2" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1572106729645 ""}  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1572106729645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:SM\|c\[2\] " "Latch fsm:SM\|c\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:SM\|state.s2 " "Ports D and ENA on the latch are fed by the same signal fsm:SM\|state.s2" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1572106729645 ""}  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1572106729645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:SM\|c\[0\] " "Latch fsm:SM\|c\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:SM\|state.s2 " "Ports D and ENA on the latch are fed by the same signal fsm:SM\|state.s2" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1572106729645 ""}  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1572106729645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:SM\|enRegSub " "Latch fsm:SM\|enRegSub has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:SM\|state.s2 " "Ports D and ENA on the latch are fed by the same signal fsm:SM\|state.s2" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1572106729645 ""}  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1572106729645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:SM\|enRegADR " "Latch fsm:SM\|enRegADR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:SM\|state.s1 " "Ports D and ENA on the latch are fed by the same signal fsm:SM\|state.s1" {  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1572106729645 ""}  } { { "fsm.vhd" "" { Text "C:/Users/Arthur/Documents/designs/AES/fsm.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1572106729645 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1572106730361 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1572106731065 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572106731065 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1361 " "Implemented 1361 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1572106731239 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1572106731239 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1231 " "Implemented 1231 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1572106731239 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1572106731239 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572106731279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 26 13:18:51 2019 " "Processing ended: Sat Oct 26 13:18:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572106731279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572106731279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572106731279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572106731279 ""}
