`define CPU_SAFETY	0
`define REG_EDC	0
`define STL_ENABLE	0
`define SAFETY_DELAY	0
`define HW_ERROR_INJECTION	1
`define REG_COMPARANDS	0
`define SAFETY_BUS	0
`define EXPORT_CORE_SFTY_ALARM	0


