{
  "Top": "filter2D_hls",
  "RtlTop": "filter2D_hls",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {
    "OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"],
    "FalsePaths": [
      "set_false_path -from [get_cells filter2D_hls_CONTROL_BUS_s_axi_U\/int_rows_reg[*]]",
      "set_false_path -from [get_cells filter2D_hls_CONTROL_BUS_s_axi_U\/int_cols_reg[*]]",
      "set_false_path -from [get_cells filter2D_hls_CONTROL_BUS_s_axi_U\/int_channels_reg[*]]",
      "set_false_path -from [get_cells filter2D_hls_CONTROL_BUS_s_axi_U\/int_mode_reg[*]]",
      "set_false_path -from [get_cells filter2D_hls_CONTROL_BUS_s_axi_U\/int_r1_V_reg[*]]",
      "set_false_path -from [get_cells filter2D_hls_CONTROL_BUS_s_axi_U\/int_r2_V_reg[*]]",
      "set_false_path -from [get_cells filter2D_hls_CONTROL_BUS_s_axi_U\/int_r3_V_reg[*]]"
    ]
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "filter2D_hls",
    "Version": "1.0",
    "DisplayName": "Filter2d_hls",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/filter2D_hls.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Block_Mat_exit38593_s.vhd",
      "impl\/vhdl\/Block_proc.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w8_d3_A.vhd",
      "impl\/vhdl\/fifo_w31_d4_A.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/Filter2D.vhd",
      "impl\/vhdl\/filter2D_hls_CONTROL_BUS_s_axi.vhd",
      "impl\/vhdl\/filter2D_hls_mac_fYi.vhd",
      "impl\/vhdl\/filter2D_hls_mac_g8j.vhd",
      "impl\/vhdl\/filter2D_hls_mux_eOg.vhd",
      "impl\/vhdl\/Filter2D_k_buf_0_bkb.vhd",
      "impl\/vhdl\/Loop_1_proc.vhd",
      "impl\/vhdl\/Loop_2_proc.vhd",
      "impl\/vhdl\/start_for_Filter2ibs.vhd",
      "impl\/vhdl\/start_for_Loop_2_hbi.vhd",
      "impl\/vhdl\/filter2D_hls.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Block_Mat_exit38593_s.v",
      "impl\/verilog\/Block_proc.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w8_d3_A.v",
      "impl\/verilog\/fifo_w31_d4_A.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/Filter2D.v",
      "impl\/verilog\/filter2D_hls_CONTROL_BUS_s_axi.v",
      "impl\/verilog\/filter2D_hls_mac_fYi.v",
      "impl\/verilog\/filter2D_hls_mac_g8j.v",
      "impl\/verilog\/filter2D_hls_mux_eOg.v",
      "impl\/verilog\/Filter2D_k_buf_0_bkb.v",
      "impl\/verilog\/Loop_1_proc.v",
      "impl\/verilog\/Loop_2_proc.v",
      "impl\/verilog\/start_for_Filter2ibs.v",
      "impl\/verilog\/start_for_Loop_2_hbi.v",
      "impl\/verilog\/filter2D_hls.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/filter2D_hls_v1_0\/data\/filter2D_hls.mdd",
      "impl\/misc\/drivers\/filter2D_hls_v1_0\/data\/filter2D_hls.tcl",
      "impl\/misc\/drivers\/filter2D_hls_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/filter2D_hls_v1_0\/src\/xfilter2d_hls.c",
      "impl\/misc\/drivers\/filter2D_hls_v1_0\/src\/xfilter2d_hls.h",
      "impl\/misc\/drivers\/filter2D_hls_v1_0\/src\/xfilter2d_hls_hw.h",
      "impl\/misc\/drivers\/filter2D_hls_v1_0\/src\/xfilter2d_hls_linux.c",
      "impl\/misc\/drivers\/filter2D_hls_v1_0\/src\/xfilter2d_hls_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "E:\/VivadoHLS\/filter2D\/filter2D\/solution1\/.autopilot\/db\/filter2D_hls.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "AXI_LITE_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_CONTROL_BUS",
      "reset": "ap_rst_n_AXI_LITE_clk"
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "in_stream out_stream",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "ap_rst_n_AXI_LITE_clk": {
      "type": "reset",
      "ctype": {"RST": {"Type": "bool"}},
      "polarity": "ACTIVE_LOW"
    },
    "in_stream": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_stream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1",
        "TUSER": "1"
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "out_stream": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_stream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1",
        "TUSER": "1"
      }
    },
    "s_axi_CONTROL_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CONTROL_BUS",
      "param_prefix": "C_S_AXI_CONTROL_BUS",
      "addr_bits": "7",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x14",
          "name": "rows",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of rows",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rows",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of rows"
            }]
        },
        {
          "offset": "0x1c",
          "name": "cols",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of cols",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cols",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of cols"
            }]
        },
        {
          "offset": "0x24",
          "name": "channels",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of channels",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "channels",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of channels"
            }]
        },
        {
          "offset": "0x2c",
          "name": "mode",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of mode",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "mode",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of mode"
            }]
        },
        {
          "offset": "0x34",
          "name": "r1_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of r1_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "r1_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of r1_V"
            }]
        },
        {
          "offset": "0x3c",
          "name": "r2_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of r2_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "r2_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of r2_V"
            }]
        },
        {
          "offset": "0x44",
          "name": "r3_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of r3_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "r3_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of r3_V"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "7",
        "AWADDR": "7",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_CONTROL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_CONTROL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_CONTROL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CONTROL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "AXI_LITE_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n_AXI_LITE_clk": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_stream_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "s_axi_CONTROL_BUS",
      "dir": "in",
      "offset": "0"
    },
    "INPUT_data_V": {
      "interfaceRef": "in_stream",
      "dir": "in"
    },
    "INPUT_user_V": {
      "interfaceRef": "in_stream",
      "dir": "in"
    },
    "INPUT_last_V": {
      "interfaceRef": "in_stream",
      "dir": "in"
    },
    "OUTPUT_data_V": {
      "interfaceRef": "out_stream",
      "dir": "out",
      "firstOutLatency": "6"
    },
    "OUTPUT_user_V": {
      "interfaceRef": "out_stream",
      "dir": "out",
      "firstOutLatency": "6"
    },
    "OUTPUT_last_V": {
      "interfaceRef": "out_stream",
      "dir": "out",
      "firstOutLatency": "6"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "filter2D_hls",
      "Instances": [
        {
          "ModuleName": "Filter2D",
          "InstanceName": "Filter2D_U0"
        },
        {
          "ModuleName": "Loop_2_proc",
          "InstanceName": "Loop_2_proc_U0"
        },
        {
          "ModuleName": "Block_Mat_exit38593_s",
          "InstanceName": "Block_Mat_exit38593_U0"
        },
        {
          "ModuleName": "Loop_1_proc",
          "InstanceName": "Loop_1_proc_U0"
        },
        {
          "ModuleName": "Block_proc",
          "InstanceName": "Block_proc_U0"
        }
      ]
    },
    "Metrics": {
      "Block_Mat_exit38593_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.510"
        },
        "Area": {
          "DSP48E": "8",
          "FF": "37",
          "LUT": "218",
          "BRAM_18K": "0"
        }
      },
      "Loop_1_proc": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.634"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "4",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "165",
          "LUT": "242",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Block_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "2",
          "LUT": "92",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Filter2D": {
        "Latency": {
          "LatencyBest": "163",
          "LatencyAvg": "",
          "LatencyWorst": "2090191",
          "PipelineIIMin": "163",
          "PipelineIIMax": "2090191",
          "PipelineII": "163 ~ 2090191",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "10.402"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "162",
            "LatencyMax": "2090190",
            "Latency": "162 ~ 2090190",
            "PipelineII": "",
            "PipelineDepthMin": "18",
            "PipelineDepthMax": "1930",
            "PipelineDepth": "18 ~ 1930",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "14",
                "LatencyMax": "1926",
                "Latency": "14 ~ 1926",
                "PipelineII": "1",
                "PipelineDepth": "6"
              }]
          }],
        "Area": {
          "BRAM_18K": "3",
          "DSP48E": "4",
          "FF": "825",
          "LUT": "2432"
        }
      },
      "Loop_2_proc": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.510"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "4",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP48E": "4",
          "FF": "523",
          "LUT": "726",
          "BRAM_18K": "0"
        }
      },
      "filter2D_hls": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "10.402"
        },
        "Area": {
          "BRAM_18K": "3",
          "DSP48E": "16",
          "FF": "1928",
          "LUT": "4605"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "filter2D_hls",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2021-03-26 13:53:25 +0100",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
