<?xml version="1.0"?>
<configuration>
<!--
Configuration of Intel TXT register, following the guide:

    Intel速 Trusted Execution Technology: Software Development Guide
    Measured Launched Environment Developer's Guide
    August 2016
    Revision 013

from https://web.archive.org/web/20170506220426/https://www.intel.com/content/www/us/en/software-developers/intel-txt-software-development-guide.html
(and https://usermanual.wiki/Document/inteltxtsoftwaredevelopmentguide.1721028921 )

Appendix B.1. (Intel速 TXT Configuration Registers) details:

    These registers are mapped into two regions of memory, representing the public and private configuration spaces.
    [...]
    The private space registers are mapped to the address range starting at FED20000H.
    The public space registers are mapped to the address range starting at FED30000H.

As chipsec usually runs in environments where the private space is not available,
only the public space registers were described here.
-->
  <registers>

    <register name="TXT_STS" type="memory" access="mmio" address="0xFED30000" offset="0x000" size="8" desc="TXT Status">
      <field name="SENTER_DONE_STS" bit="0" size="1" desc="SENTER Done"/>
      <field name="SEXIT_DONE_STS" bit="1" size="1" desc="SEXIT Done"/>
      <field name="MEM_UNLOCK_STS" bit="4" size="1" desc="Memory Unlocked"/>
      <field name="MEM_CONFIG_LOCK_STS" bit="6" size="1" desc="Memory Configuration Locked"/>
      <field name="PRIVATE_OPEN_STS" bit="7" size="1" desc="Open-Private Command Performed"/>
      <field name="NTP_ENABLE_STS" bit="10" size="1" desc="NTP Enabled"/>
      <field name="MEM_CONFIG_OK_STS" bit="11" size="1" desc="Mem CFG OK"/>
      <field name="PMRC_LOCK_STS" bit="12" size="1" desc="PMRC Locked"/>
      <field name="SMM_OPEN_STS" bit="13" size="1" desc="SMM Opened"/>
      <field name="TXT_LOCALITY3_OPEN_STS" bit="14" size="1" desc="Locality 3 Opened"/>
      <field name="TXT_LOCALITY1_OPEN_STS" bit="15" size="1" desc="Locality 1 Opened"/>
      <field name="TXT_LOCALITY2_OPEN_STS" bit="16" size="1" desc="Locality 2 Opened"/>
    </register>
    <register name="TXT_ESTS" type="memory" access="mmio" address="0xFED30000" offset="0x008" size="8" desc="TXT Error Status">
      <field name="TXT_RESET_STS" bit="0" size="1" desc="TXT Reset"/>
      <field name="ROGUE_STS" bit="1" size="1" desc="Rogue Status"/>
      <field name="WAKE_ERROR_STS" bit="6" size="1" desc="Wake Error"/>
    </register>
    <register name="TXT_ERRORCODE" type="memory" access="mmio" address="0xFED30000" offset="0x030" size="8" desc="TXT Error Code (0xC0000001 when successful SINIT)">
      <field name="TYPE2_MODULE_TYPE" bit="0" size="4" desc="Module Type (0 for BIOS ACM, 1 for SINIT)"/>
      <field name="TYPE2_CLASS_CODE" bit="4" size="6" desc="Class Code"/>
      <field name="TYPE2_MAJOR_ERROR_CODE" bit="10" size="5" desc="Major Error Code"/>
      <field name="SOFTWARE_SOURCE" bit="15" size="1" desc="Software Source (0 for ACM, 1 of MLE)"/>
      <field name="TYPE1_MINOR_ERROR_CODE" bit="16" size="12" desc="Minor Error Code"/>
      <field name="TYPE1_RESERVED" bit="28" size="2" desc="Failure Condition Details"/>
      <field name="SOFTWARE" bit="30" size="1" desc="Error reported by Software (0 for Processor)"/>
      <field name="VALID" bit="31" size="1" desc="Valid Register Content"/>
    </register>

    <!-- TXT_CMD_RESET at offset 0x38 -->
    <!-- TXT_CMD_CLOSE_PRIVATE at offset 0x48 -->

    <register name="TXT_SPAD" type="memory" access="mmio" address="0xFED30000" offset="0x0A0" size="8" desc="Boot Status">
      <field name="ACM_INTERNAL" bit="0" size="30" desc="ACM Internal Use"/>
      <field name="TXT_STARTUP_SUCCESS" bit="30" size="1" desc="TXT Startup Success"/>
      <field name="BOOT_STATUS" bit="31" size="16" desc="General Startup ACM to BIOS status communication"/>
      <field name="MEM_POWER_DOWN_EXECUTED" bit="47" size="1" desc="Memory content was cleared via power down"/>
      <field name="BOOT_STATUS_DETAILS_48" bit="48" size="5" desc="Startup ACM to BIOS communication in MP platforms"/>
      <field name="TXT_POLICY_ENABLE" bit="53" size="1" desc="Startup ACM indication of run-time enabled status of TXT"/>
      <field name="BOOT_STATUS_DETAILS_54" bit="54" size="5" desc="Startup ACM to BIOS communication in MP platforms"/>
      <field name="BIOS_TRUSTED" bit="59" size="1" desc="BIOS is trusted"/>
      <field name="TXT_POLICY_DISABLE" bit="60" size="1" desc="TXT has been disabled by runtime FIT type 0xA record policy setting"/>
      <field name="BOOT_STATUS_DETAILS_61" bit="61" size="1" desc="Startup ACM to BIOS communication in MP platforms"/>
      <field name="CPU_ERROR" bit="62" size="1" desc="ACM authentication error"/>
      <field name="S_ACM_SUCCESS" bit="63" size="1" desc="S-ACM successfully enforced its logic for all provisioned technologies"/>
    </register>

    <register name="TXT_VER_FSBIF" type="memory" access="mmio" address="0xFED30000" offset="0x100" size="4" desc="TXT Front Side Bus Interface">
      <field name="DEBUG_FUSE" bit="31" size="1" desc="Chipset is Production Fused (0 for Debug)"/>
    </register>
    <register name="TXT_DIDVID" type="memory" access="mmio" address="0xFED30000" offset="0x110" size="8" desc="TXT Device ID">
      <field name="VID" bit="0" size="16" desc="Vendor ID"/>
      <field name="DID" bit="16" size="16" desc="Device ID"/>
      <field name="RID" bit="32" size="16" desc="Revision ID"/>
      <field name="EXTID" bit="48" size="16" desc="Extended ID"/>
    </register>

    <!--
      TXT.VER.QPIIF was renamed TXT.VER.EMIF "for EMC Version Number Register"
      in Intel速 Trusted Execution Technology (Intel速 TXT) Software Development Guide
      (document number 315168-017 from January 2021)
    -->
    <register name="TXT_VER_QPIIF" type="memory" access="mmio" address="0xFED30000" offset="0x200" size="4" desc="TXT Intel QuickPath Interconnect Interface">
      <field name="PMRC_CAPABLE" bit="19" size="1" desc="PMRC Capable"/>
      <field name="DPR_CAPABLE" bit="26" size="1" desc="DPR Capable"/>
      <field name="DEBUG_FUSE" bit="31" size="1" desc="Chipset is Production Fused (0 for Debug)"/>
    </register>

    <!-- TXT_CMD_UNLOCK_MEM_CONFIG at offset 0x218 -->

    <register name="TXT_SINIT_BASE" type="memory" access="mmio" address="0xFED30000" offset="0x270" size="4" desc="SINIT Base Address"/>
    <register name="TXT_SINIT_SIZE" type="memory" access="mmio" address="0xFED30000" offset="0x278" size="4" desc="SINIT Size"/>
    <register name="TXT_MLE_JOIN" type="memory" access="mmio" address="0xFED30000" offset="0x290" size="4" desc="MLE Join Base Address"/>
    <register name="TXT_HEAP_BASE" type="memory" access="mmio" address="0xFED30000" offset="0x300" size="4" desc="TXT Heap Base Address"/>
    <register name="TXT_HEAP_SIZE" type="memory" access="mmio" address="0xFED30000" offset="0x308" size="4" desc="TXT Heap Size"/>
    <register name="TXT_MSEG_BASE" type="memory" access="mmio" address="0xFED30000" offset="0x310" size="4" desc="TXT MSEG Base Address"/>
    <register name="TXT_MSEG_SIZE" type="memory" access="mmio" address="0xFED30000" offset="0x318" size="4" desc="TXT MSEG Size"/>
    <register name="TXT_ACM_STATUS" type="memory" access="mmio" address="0xFED30000" offset="0x328" size="4" desc="TXT ACM Status">
       <field name="MODULE_TYPE" bit="0" size="4" desc="Module Type"/>
       <field name="CLASS_CODE" bit="4" size="6" desc="Class Code"/>
       <field name="MAJOR_ERROR_CODE" bit="10" size="5" desc="Major Error Code"/>
       <field name="ACM_STARTED" bit="15" size="1" desc="ACM Started"/>
       <field name="MINOR_ERROR_CODE" bit="16" size="12" desc="Minor Error Code"/>
       <field name="VALID" bit="31" size="1" desc="Valid"/>
    </register>
    <register name="TXT_DPR" type="memory" access="mmio" address="0xFED30000" offset="0x330" size="4" desc="TXT DMA Protected Range (deprecated, replaced by PCI0.0.0_DPR)">
      <field name="LOCK" bit="0" size="1" desc="Lock Bits 19:0"/>
      <field name="SIZE" bit="4" size="8" desc="Protected Memory Size (in MB)"/>
      <field name="TOP" bit="20" size="12" desc="Top Address+1 of DPR (base of TSEG)"/>
    </register>
    <register name="TXT_FIT" type="memory" access="mmio" address="0xFED30000" offset="0x340" size="4" desc="FIT (Firmware Interface Table)">
      <field name="FIT_FAILED" bit="0" size="1" desc="FIT Failed"/>
      <field name="S_ACM_FAILED" bit="1" size="1" desc="S-ACM Failed"/>
      <field name="FIT_MEASURED" bit="2" size="1" desc="FIT Measured"/>
      <field name="FIT_FALLBACK" bit="3" size="1" desc="FIT Fallback"/>
    </register>

    <register name="TXT_SCRATCHPAD" type="memory" access="mmio" address="0xFED30000" offset="0x378" size="8" desc="ACM Policy Status">
      <field name="TPM_TYPE" bit="13" size="2" desc="TPM type detected by Startup ACM (0 for no TPM, 1 for dTPM1.2, 2 for dTPM2.0, 3 for PTT)"/>
      <field name="TPM_SUCCESS" bit="15" size="1" desc="TPM Success"/>
      <field name="BOOT_POLICIES_2" bit="17" size="1" desc="Boot Policies"/>
      <field name="BACKUP_ACTION" bit="18" size="2" desc="Backup Action"/>
      <field name="TXT_PROFILE" bit="20" size="5" desc="TXT Profile"/>
      <field name="MEMORY_SCRUB_POLICY" bit="25" size="2" desc="Memory Scrub Policy"/>
      <field name="IBB_DMA_PROTECTION" bit="29" size="1" desc="IBB (Initial Boot Block) DMA Protection"/>
      <field name="S_CRTM_STATUS" bit="32" size="3" desc="Startup ACM S-CRTM establishment"/>
      <field name="CPU_COSIGNING_ENABLE" bit="35" size="1" desc="CPU co-signing enabled"/>
      <field name="TPM_STARTUP_LOCALITY" bit="36" size="1" desc="Locality at which TPM2_Startup command was executed (0 for locality 3, 1 for locality 0)"/>
    </register>

    <!-- TXT_CMD_OPEN_LOCALITY1 at offset 0x380 -->
    <!-- TXT_CMD_CLOSE_LOCALITY1 at offset 0x388 -->
    <!-- TXT_CMD_OPEN_LOCALITY2 at offset 0x390 -->
    <!-- TXT_CMD_CLOSE_LOCALITY2 at offset 0x398 -->

    <register name="TXT_PUBLIC_KEY_0" type="memory" access="mmio" address="0xFED30000" offset="0x400" size="8" desc="ACM Public Key Hash (bits 0:63)"/>
    <register name="TXT_PUBLIC_KEY_1" type="memory" access="mmio" address="0xFED30000" offset="0x408" size="8" desc="ACM Public Key Hash (bits 64:127)"/>
    <register name="TXT_PUBLIC_KEY_2" type="memory" access="mmio" address="0xFED30000" offset="0x410" size="8" desc="ACM Public Key Hash (bits 128:191)"/>
    <register name="TXT_PUBLIC_KEY_3" type="memory" access="mmio" address="0xFED30000" offset="0x418" size="8" desc="ACM Public Key Hash (bits 192:255)"/>

    <register name="TXT_PCH_DIDVID" type="memory" access="mmio" address="0xFED30000" offset="0x810" size="8" desc="TXT Platform Controller Hub Device ID">
      <field name="VID" bit="0" size="16" desc="Vendor ID"/>
      <field name="DID" bit="16" size="16" desc="Device ID"/>
      <field name="RID" bit="32" size="16" desc="Revision ID"/>
    </register>

    <register name="INSMM" type="memory" access="mmio" address="0xFED30000" offset="0x880" size="4" desc="InSMM.STS">
      <field name="STS" bit="0" size="1" desc="BIOS Write Enable when enabled by SPI.BC.EISS=1"/>
    </register>

    <!-- TXT_CMD_SECRETS at offset 0x8E0 -->
    <!-- TXT_CMD_NO_SECRETS at offset 0x8E8 -->

    <register name="TXT_E2STS" type="memory" access="mmio" address="0xFED30000" offset="0x8F0" size="8" desc="TXT Extended Error Status">
      <field name="SECRETS_STS" bit="1" size="1" desc="Secrets in Memory"/>
    </register>
  </registers>

  <controls>
  </controls>
</configuration>
