// Seed: 2161628187
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    input tri id_2,
    input tri id_3,
    output wor id_4
);
  assign id_4 = 1;
  assign id_4 = -1 ? id_3 : -1;
  parameter id_6 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri1 id_1
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_1,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output tri0 id_2;
  input wire id_1;
  wire id_4;
  ;
  assign id_2 = 1;
  localparam id_5 = -1;
  logic id_6;
endmodule
module module_3 (
    id_1,
    id_2
);
  input wire id_2;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1
  );
  output wire id_1;
  logic [1'd0 &&  -1 : -1] id_3;
endmodule
