// Seed: 2472055103
module module_0;
  wire id_2;
  module_2(
      id_2, id_2, id_2, id_2, id_2
  );
endmodule
module module_1 ();
  wire id_1;
  module_0();
  wire id_2;
  assign id_1 = id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_1;
  module_3();
endmodule
program module_4;
  wire id_5;
  wire id_6;
endprogram : id_7
module module_0 (
    input  uwire id_0,
    input  wire  id_1,
    output uwire id_2
);
  wire id_4;
  module_3();
  wire id_8;
endmodule
