0.7
2020.2
Feb 21 2023
20:06:57
/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog/crc24a.v,1688378813,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.ip_user_files/bd/design_1/ip/design_1_crc24a_0_0/sim/design_1_crc24a_0_0.v,/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog/crc24a_hls_deadlock_kernel_monitor_top.vh,crc24a,,,../../../../vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog/crc24a_crc24a_Pipeline_loop2.v,1688378813,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog/crc24a_flow_control_loop_pipe_sequential_init.v,,crc24a_crc24a_Pipeline_loop2,,,../../../../vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog/crc24a_flow_control_loop_pipe_sequential_init.v,1688378813,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog/crc24a_hls_deadlock_idx0_monitor.v,,crc24a_flow_control_loop_pipe_sequential_init,,,../../../../vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog/crc24a_hls_deadlock_idx0_monitor.v,1688378813,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog/crc24a_mux_83_1_1_1.v,,crc24a_hls_deadlock_idx0_monitor,,,../../../../vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog/crc24a_hls_deadlock_kernel_monitor_top.vh,1688378813,verilog,,,,,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog/crc24a_mux_83_1_1_1.v,1688378813,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog/crc24a_regslice_both.v,,crc24a_mux_83_1_1_1,,,../../../../vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog/crc24a_regslice_both.v,1688378813,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog/crc24a.v,,crc24a_regslice_both;crc24a_regslice_both_w1,,,../../../../vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/972b/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_15_1.v,1687759979,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/972b/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_20_2.v,,crc24a_crc24a_Pipeline_VITIS_LOOP_15_1,,,../../../../vivado_a9.gen/sources_1/bd/design_1/ipshared/972b/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/972b/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_20_2.v,1687759979,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/972b/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_27_3.v,,crc24a_crc24a_Pipeline_VITIS_LOOP_20_2,,,../../../../vivado_a9.gen/sources_1/bd/design_1/ipshared/972b/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/972b/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_27_3.v,1687759979,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/972b/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_39_5.v,,crc24a_crc24a_Pipeline_VITIS_LOOP_27_3,,,../../../../vivado_a9.gen/sources_1/bd/design_1/ipshared/972b/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/972b/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_39_5.v,1687759979,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/972b/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_46_6.v,,crc24a_crc24a_Pipeline_VITIS_LOOP_39_5,,,../../../../vivado_a9.gen/sources_1/bd/design_1/ipshared/972b/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/972b/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_46_6.v,1687759979,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/972b/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_54_7.v,,crc24a_crc24a_Pipeline_VITIS_LOOP_46_6,,,../../../../vivado_a9.gen/sources_1/bd/design_1/ipshared/972b/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/972b/hdl/verilog/crc24a_crc24a_Pipeline_VITIS_LOOP_54_7.v,1687759979,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/972b/hdl/verilog/crc24a_flow_control_loop_pipe_sequential_init.v,,crc24a_crc24a_Pipeline_VITIS_LOOP_54_7,,,../../../../vivado_a9.gen/sources_1/bd/design_1/ipshared/972b/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/972b/hdl/verilog/crc24a_hls_deadlock_kernel_monitor_top.vh,1687759979,verilog,,,,,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/972b/hdl/verilog/crc24a_mux_325_1_1_1.v,1687759979,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/972b/hdl/verilog/crc24a_regslice_both.v,,crc24a_mux_325_1_1_1,,,../../../../vivado_a9.gen/sources_1/bd/design_1/ipshared/972b/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/972b/hdl/verilog/crc24a_temp_V_RAM_AUTO_1R1W.v,1687759979,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/972b/hdl/verilog/crc24a.v,,crc24a_temp_V_RAM_AUTO_1R1W,,,../../../../vivado_a9.gen/sources_1/bd/design_1/ipshared/972b/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.ip_user_files/bd/design_1/ip/design_1_crc24a_0_0/sim/design_1_crc24a_0_0.v,1688378813,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,,design_1_crc24a_0_0,,,../../../../vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,1687759979,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.ip_user_files/bd/design_1/sim/design_1.v,,design_1_xlconstant_0_0,,,../../../../vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.ip_user_files/bd/design_1/sim/design_1.v,1688378813,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.srcs/sources_1/imports/hdl/design_1_wrapper.v,,design_1,,,../../../../vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.srcs/sim_1/new/testbench.v,1688379265,verilog,,,,testbench,,,../../../../vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.srcs/sources_1/imports/hdl/design_1_wrapper.v,1688378693,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.srcs/sim_1/new/testbench.v,,design_1_wrapper,,,../../../../vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog,,,,,
