Sebastian Altmeyer , Claire Burguiere, A New Notion of Useful Cache Block to Improve the Bounds of Cache-Related Preemption Delay, Proceedings of the 2009 21st Euromicro Conference on Real-Time Systems, p.109-118, July 01-03, 2009[doi>10.1109/ECRTS.2009.21]
Sebastian Altmeyer , Claire Maiza , Jan Reineke, Resilience analysis: tightening the CRPD bound for set-associative caches, Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems, April 13-15, 2010, Stockholm, Sweden[doi>10.1145/1755888.1755911]
Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
G. Balakrishnan and T. W. Reps. 2004. Analyzing memory accesses in x86 executables. In Proceedings of the 13<sup>th</sup> International Conference on Compiler Construction, Held as Part of the Joint European Conferences on Theory and Practice of Software (ETAPS'04). 5--23.
Sudipta Chattopadhyay , Chong Lee Kee , Abhik Roychoudhury , Timon Kelter , Peter Marwedel , Heiko Falk, A Unified WCET Analysis Framework for Multi-core Platforms, Proceedings of the 2012 IEEE 18th Real Time and Embedded Technology and Applications Symposium, p.99-108, April 16-19, 2012[doi>10.1109/RTAS.2012.26]
Sudipta Chattopadhyay , Abhik Roychoudhury , Tulika Mitra, Modeling shared cache and bus in multi-cores for timing analysis, Proceedings of the 13th International Workshop on Software & Compilers for Embedded Systems, June 28-29, 2010, St. Goar, Germany[doi>10.1145/1811212.1811220]
Freescale. 2008. i.MX31 applications processor. http://www.freescale.com/files/32bit/doc/data_sheet/MCIMX31.pdf.
J. Gustafsson, A. Betts, A. Ermedahl, and B. Lisper. 2010. The malardalen wcet benchmarks -- Past, present and future. In Proceedings of the 10<sup>th</sup> International Workshop on Worst-Case Execution Time Analysis (WCET'10).
Damien Hardy , Thomas Piquet , Isabelle Puaut, Using Bypass to Tighten WCET Estimates for Multi-Core Processors with Shared Instruction Caches, Proceedings of the 2009 30th IEEE Real-Time Systems Symposium, p.68-77, December 01-04, 2009[doi>10.1109/RTSS.2009.34]
Damien Hardy , Isabelle Puaut, WCET Analysis of Multi-level Non-inclusive Set-Associative Instruction Caches, Proceedings of the 2008 Real-Time Systems Symposium, p.456-466, November 30-December 03, 2008[doi>10.1109/RTSS.2008.10]
Bach Khoa Huynh , Lei Ju , Abhik Roychoudhury, Scope-Aware Data Cache Analysis for WCET Estimation, Proceedings of the 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium, p.203-212, April 11-14, 2011[doi>10.1109/RTAS.2011.27]
J. Kuitunen, G. Drolshagen, J. Mcdonnell, H. Svedhem, M. Leese, H. Mannermaa, M. Kaip Iainen, and V. Sipinen. 2001. DEBIE-First standard in-situ debris monitoring instrument. In Proceedings of the 3<sup>rd</sup> European Conference on Space Debris. European Space Agency-Publications-Esa, SP 473.
Chang-Gun Lee , Joosun Hahn , Yang-Min Seo , Sang Lyul Min , Rhan Ha , Seongsoo Hong , Chang Yun Park , Minsuk Lee , Chong Sang Kim, Analysis of Cache-Related Preemption Delay in Fixed-Priority Preemptive Scheduling, IEEE Transactions on Computers, v.47 n.6, p.700-713, June 1998[doi>10.1109/12.689649]
X. Li, Y. Liang, T. Mitra, and A. Roychoudhury. 2007. Chronos: A timing analyzer for embedded software. http://www.comp.nus.edu.sg/rpembed/chronos.
Yun Liang , Huping Ding , Tulika Mitra , Abhik Roychoudhury , Yan Li , Vivy Suhendra, Timing analysis of concurrent programs running on shared cache multi-cores, Real-Time Systems, v.48 n.6, p.638-680, November  2012[doi>10.1007/s11241-012-9160-2]
Hemendra Singh Negi , Tulika Mitra , Abhik Roychoudhury, Accurate estimation of cache-related preemption delay, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA[doi>10.1145/944645.944698]
F. Nemer, H. Casse, P. Sainrat, J. Bahsoun, and M. De MICHIEL. 2006. Papabench: A free real-time benchmark. In Proceedings of the Workshop on Worst Case Execution Time (WCET'06).
Jan Staschulat , Rolf Ernst, Multiple process execution in cache related preemption delay analysis, Proceedings of the 4th ACM international conference on Embedded software, September 27-29, 2004, Pisa, Italy[doi>10.1145/1017753.1017798]
Y. Tan and V. Mooney. 2004. Integrated intra- and inter-task cache analysis for preemptive multi-tasking real-time systems. In Proceedings of the 8<sup>th</sup> International Workshop on Software and Compilers for Embedded Systems (SCOPES'04).
Henrik Theiling , Christian Ferdinand , Reinhard Wilhelm, Fast and Precise WCET Prediction by Separated Cache andPath Analyses, Real-Time Systems, v.18 n.2/3, p.157-179, May 2000[doi>10.1023/A:1008141130870]
Hiroyuki Tomiyama , Nikil D. Dutt, Program path analysis to bound cache-related preemption delay in preemptive real-time systems, Proceedings of the eighth international workshop on Hardware/software codesign, p.67-71, May 2000, San Diego, California, USA[doi>10.1145/334012.334025]
Jun Yan , Wei Zhang, WCET Analysis for Multi-Core Processors with Shared L2 Instruction Caches, Proceedings of the 2008 IEEE Real-Time and Embedded Technology and Applications Symposium, p.80-89, April 22-24, 2008[doi>10.1109/RTAS.2008.6]
M. M. Zahran, K. Albayraktaroglu, and M. Franklin. 2007. Non-inclusion property in multi-level caches revisited. Int. J. Comput. Appl. 14, 2.
