#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Thu Mar 30 09:08:36 2023
# Process ID: 18280
# Current directory: /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/impl_1
# Command line: vivado -log design_2_wrapper.vdi -applog -stack 10000 -product Vivado -messageDb vivado.pb -mode batch -source design_2_wrapper.tcl -notrace
# Log file: /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/impl_1/design_2_wrapper.vdi
# Journal file: /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/nakashim/.Xilinx/Vivado/Vivado_init.tcl'
source design_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top design_2_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 3268 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/bd_ebcc_psr0_0_board.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/bd_ebcc_psr0_0_board.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/bd_ebcc_psr0_0.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/bd_ebcc_psr0_0.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_2/bd_ebcc_psr_aclk_0_board.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_2/bd_ebcc_psr_aclk_0_board.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_2/bd_ebcc_psr_aclk_0.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_2/bd_ebcc_psr_aclk_0.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_3/bd_ebcc_psr_aclk1_0_board.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_3/bd_ebcc_psr_aclk1_0_board.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_3/bd_ebcc_psr_aclk1_0.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_3/bd_ebcc_psr_aclk1_0.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_board.xdc] for cell 'design_2_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_board.xdc] for cell 'design_2_i/clk_wiz_0/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xdc] for cell 'design_2_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 6875.516 ; gain = 1201.398 ; free physical = 111480 ; free virtual = 126521
WARNING: [Vivado 12-2489] -input_jitter contains time 0.033330 which will be rounded to 0.033 to ensure it is an integer multiple of 1 picosecond [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xdc] for cell 'design_2_i/clk_wiz_0/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_rst_200M_0/design_2_rst_200M_0_board.xdc] for cell 'design_2_i/rst_200M/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_rst_200M_0/design_2_rst_200M_0_board.xdc] for cell 'design_2_i/rst_200M/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_rst_200M_0/design_2_rst_200M_0.xdc] for cell 'design_2_i/rst_200M/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_rst_200M_0/design_2_rst_200M_0.xdc] for cell 'design_2_i/rst_200M/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_rst_300MHz_0/design_2_rst_300MHz_0_board.xdc] for cell 'design_2_i/rst_300MHz/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_rst_300MHz_0/design_2_rst_300MHz_0_board.xdc] for cell 'design_2_i/rst_300MHz/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_rst_300MHz_0/design_2_rst_300MHz_0.xdc] for cell 'design_2_i/rst_300MHz/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_rst_300MHz_0/design_2_rst_300MHz_0.xdc] for cell 'design_2_i/rst_300MHz/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/design_2_zynq_ultra_ps_e_0_0.xdc] for cell 'design_2_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/design_2_zynq_ultra_ps_e_0_0.xdc] for cell 'design_2_i/zynq_ultra_ps_e_0/inst'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8250.758 ; gain = 0.000 ; free physical = 111834 ; free virtual = 126875
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 266 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 227 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances

12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 8250.758 ; gain = 4708.898 ; free physical = 111834 ; free virtual = 126875
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8250.758 ; gain = 0.000 ; free physical = 111815 ; free virtual = 126857

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 25 inverter(s) to 60416 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bc7482fe

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 8250.758 ; gain = 0.000 ; free physical = 111738 ; free virtual = 126780
INFO: [Opt 31-389] Phase Retarget created 49 cells and removed 395 cells
INFO: [Opt 31-1021] In phase Retarget, 56 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2184e6329

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 8250.758 ; gain = 0.000 ; free physical = 111741 ; free virtual = 126784
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 62 cells
INFO: [Opt 31-1021] In phase Constant propagation, 55 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0_BUFG_inst to drive 0 load(s) on clock net design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0_BUFG_inst to drive 0 load(s) on clock net design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0_BUFGCE
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: design_2_i/rst_200M/U0/peripheral_aresetn[0]_BUFG_inst, Net: design_2_i/rst_200M/U0/peripheral_aresetn[0]
Phase 3 BUFG optimization | Checksum: 18d6c2de5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 8250.758 ; gain = 0.000 ; free physical = 111740 ; free virtual = 126783
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 1 are BUFGs and removed 0 cells.

Phase 4 Shift Register Optimization
Phase 4 Shift Register Optimization | Checksum: 21d60968b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 8250.758 ; gain = 0.000 ; free physical = 111737 ; free virtual = 126779
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1a25644d4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 8250.758 ; gain = 0.000 ; free physical = 111733 ; free virtual = 126776
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1950 cells
INFO: [Opt 31-1021] In phase Sweep, 76 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: 1a25644d4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 8250.758 ; gain = 0.000 ; free physical = 111733 ; free virtual = 126776
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 55 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Sweep
Phase 7 Sweep | Checksum: 1e63f29ec

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 8250.758 ; gain = 0.000 ; free physical = 111732 ; free virtual = 126774
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 76 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 8 Remap
Phase 8 Remap | Checksum: 15d9913c7

Time (s): cpu = 00:00:51 ; elapsed = 00:00:45 . Memory (MB): peak = 8250.758 ; gain = 0.000 ; free physical = 111533 ; free virtual = 126576
INFO: [Opt 31-389] Phase Remap created 4878 cells and removed 6176 cells
INFO: [Opt 31-1021] In phase Remap, 11 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 227187121

Time (s): cpu = 00:00:52 ; elapsed = 00:00:46 . Memory (MB): peak = 8250.758 ; gain = 0.000 ; free physical = 111560 ; free virtual = 126603
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              49  |             395  |                                             56  |
|  Constant propagation         |               0  |              62  |                                             55  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Sweep                        |               0  |            1950  |                                             76  |
|  Constant propagation         |               0  |               0  |                                             55  |
|  Sweep                        |               0  |               0  |                                             76  |
|  Remap                        |            4878  |            6176  |                                             11  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.28 . Memory (MB): peak = 8250.758 ; gain = 0.000 ; free physical = 111560 ; free virtual = 126603
Ending Logic Optimization Task | Checksum: 1a7b9d395

Time (s): cpu = 00:00:53 ; elapsed = 00:00:47 . Memory (MB): peak = 8250.758 ; gain = 0.000 ; free physical = 111561 ; free virtual = 126603

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a7b9d395

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8250.758 ; gain = 0.000 ; free physical = 111560 ; free virtual = 126603

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8250.758 ; gain = 0.000 ; free physical = 111560 ; free virtual = 126603
Ending Netlist Obfuscation Task | Checksum: 1a7b9d395

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8250.758 ; gain = 0.000 ; free physical = 111560 ; free virtual = 126603
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 8250.758 ; gain = 0.000 ; free physical = 111585 ; free virtual = 126628
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8250.758 ; gain = 0.000 ; free physical = 111585 ; free virtual = 126628
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8250.758 ; gain = 0.000 ; free physical = 111563 ; free virtual = 126611
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8250.758 ; gain = 0.000 ; free physical = 111580 ; free virtual = 126639
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/impl_1/design_2_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 8250.758 ; gain = 0.000 ; free physical = 111588 ; free virtual = 126671
INFO: [runtcl-4] Executing : report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
Command: report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/impl_1/design_2_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8250.758 ; gain = 0.000 ; free physical = 111558 ; free virtual = 126642
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d9480d3c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 8250.758 ; gain = 0.000 ; free physical = 111558 ; free virtual = 126642
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8250.758 ; gain = 0.000 ; free physical = 111558 ; free virtual = 126642

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 20ccd905

Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 8250.758 ; gain = 0.000 ; free physical = 110273 ; free virtual = 125492

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1003be026

Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 9657.273 ; gain = 1406.516 ; free physical = 109664 ; free virtual = 124884

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1003be026

Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 9657.273 ; gain = 1406.516 ; free physical = 109664 ; free virtual = 124884
Phase 1 Placer Initialization | Checksum: 1003be026

Time (s): cpu = 00:00:55 ; elapsed = 00:00:49 . Memory (MB): peak = 9657.273 ; gain = 1406.516 ; free physical = 109664 ; free virtual = 124884

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 928f3306

Time (s): cpu = 00:05:09 ; elapsed = 00:02:28 . Memory (MB): peak = 10201.578 ; gain = 1950.820 ; free physical = 109393 ; free virtual = 124614

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 109365 ; free virtual = 124587

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           6  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 171a067f0

Time (s): cpu = 00:09:50 ; elapsed = 00:04:46 . Memory (MB): peak = 10691.062 ; gain = 2440.305 ; free physical = 109361 ; free virtual = 124583
Phase 2 Global Placement | Checksum: c634f477

Time (s): cpu = 00:10:17 ; elapsed = 00:04:57 . Memory (MB): peak = 10691.062 ; gain = 2440.305 ; free physical = 109488 ; free virtual = 124711

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c634f477

Time (s): cpu = 00:10:19 ; elapsed = 00:04:57 . Memory (MB): peak = 10691.062 ; gain = 2440.305 ; free physical = 109389 ; free virtual = 124613

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 169f6591d

Time (s): cpu = 00:10:39 ; elapsed = 00:05:02 . Memory (MB): peak = 10691.062 ; gain = 2440.305 ; free physical = 109166 ; free virtual = 124393

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 120973caa

Time (s): cpu = 00:10:43 ; elapsed = 00:05:04 . Memory (MB): peak = 10691.062 ; gain = 2440.305 ; free physical = 109142 ; free virtual = 124369

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 1696932e6

Time (s): cpu = 00:10:44 ; elapsed = 00:05:04 . Memory (MB): peak = 10691.062 ; gain = 2440.305 ; free physical = 109138 ; free virtual = 124365

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 7abd429c

Time (s): cpu = 00:11:03 ; elapsed = 00:05:10 . Memory (MB): peak = 10691.062 ; gain = 2440.305 ; free physical = 109083 ; free virtual = 124310

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 14171aa4a

Time (s): cpu = 00:11:24 ; elapsed = 00:05:27 . Memory (MB): peak = 10691.062 ; gain = 2440.305 ; free physical = 108995 ; free virtual = 124222

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1744f3595

Time (s): cpu = 00:11:25 ; elapsed = 00:05:28 . Memory (MB): peak = 10691.062 ; gain = 2440.305 ; free physical = 109027 ; free virtual = 124254

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 18fda13a6

Time (s): cpu = 00:11:48 ; elapsed = 00:05:44 . Memory (MB): peak = 10691.062 ; gain = 2440.305 ; free physical = 108893 ; free virtual = 124120

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 8225d260

Time (s): cpu = 00:12:11 ; elapsed = 00:05:51 . Memory (MB): peak = 10691.062 ; gain = 2440.305 ; free physical = 108825 ; free virtual = 124052

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: a158622f

Time (s): cpu = 00:12:18 ; elapsed = 00:05:57 . Memory (MB): peak = 10691.062 ; gain = 2440.305 ; free physical = 108837 ; free virtual = 124064

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 110cdd426

Time (s): cpu = 00:12:18 ; elapsed = 00:05:58 . Memory (MB): peak = 10691.062 ; gain = 2440.305 ; free physical = 108950 ; free virtual = 124177

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: bccd6b8b

Time (s): cpu = 00:13:37 ; elapsed = 00:06:41 . Memory (MB): peak = 10691.062 ; gain = 2440.305 ; free physical = 108646 ; free virtual = 123873
Phase 3 Detail Placement | Checksum: bccd6b8b

Time (s): cpu = 00:13:38 ; elapsed = 00:06:42 . Memory (MB): peak = 10691.062 ; gain = 2440.305 ; free physical = 108647 ; free virtual = 123874

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e3995f11

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: e3995f11

Time (s): cpu = 00:14:26 ; elapsed = 00:06:55 . Memory (MB): peak = 10691.062 ; gain = 2440.305 ; free physical = 108932 ; free virtual = 124159
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.025. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 7533a5a2

Time (s): cpu = 00:14:58 ; elapsed = 00:07:24 . Memory (MB): peak = 10691.062 ; gain = 2440.305 ; free physical = 108943 ; free virtual = 124170
Phase 4.1 Post Commit Optimization | Checksum: 7533a5a2

Time (s): cpu = 00:14:59 ; elapsed = 00:07:25 . Memory (MB): peak = 10691.062 ; gain = 2440.305 ; free physical = 108943 ; free virtual = 124170
WARNING: [Place 46-14] The placer has determined that this design is highly congested and may have difficulty routing. Run report_design_analysis -congestion for a detailed report.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 7533a5a2

Time (s): cpu = 00:15:01 ; elapsed = 00:07:26 . Memory (MB): peak = 10691.062 ; gain = 2440.305 ; free physical = 108957 ; free virtual = 124184
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108926 ; free virtual = 124154

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 105f00e36

Time (s): cpu = 00:15:06 ; elapsed = 00:07:31 . Memory (MB): peak = 10691.062 ; gain = 2440.305 ; free physical = 108933 ; free virtual = 124160

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108937 ; free virtual = 124164
Phase 4.4 Final Placement Cleanup | Checksum: 1ca35ef8b

Time (s): cpu = 00:15:07 ; elapsed = 00:07:32 . Memory (MB): peak = 10691.062 ; gain = 2440.305 ; free physical = 108937 ; free virtual = 124164
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ca35ef8b

Time (s): cpu = 00:15:08 ; elapsed = 00:07:33 . Memory (MB): peak = 10691.062 ; gain = 2440.305 ; free physical = 108936 ; free virtual = 124163
Ending Placer Task | Checksum: 1a02ab9cc

Time (s): cpu = 00:15:08 ; elapsed = 00:07:33 . Memory (MB): peak = 10691.062 ; gain = 2440.305 ; free physical = 109334 ; free virtual = 124561
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:15:13 ; elapsed = 00:07:37 . Memory (MB): peak = 10691.062 ; gain = 2440.305 ; free physical = 109334 ; free virtual = 124561
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 109334 ; free virtual = 124561
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 109218 ; free virtual = 124529
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108968 ; free virtual = 124518
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/impl_1/design_2_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 109249 ; free virtual = 124559
INFO: [runtcl-4] Executing : report_io -file design_2_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.18 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 109223 ; free virtual = 124533
INFO: [runtcl-4] Executing : report_utilization -file design_2_wrapper_utilization_placed.rpt -pb design_2_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 109228 ; free virtual = 124538
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.29 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 109240 ; free virtual = 124550
Command: phys_opt_design -directive ExploreWithAggressiveHoldFix
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: ExploreWithAggressiveHoldFix
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 109142 ; free virtual = 124453

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.025 | TNS=-3444.634 |
Phase 1 Physical Synthesis Initialization | Checksum: 254d8176c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108922 ; free virtual = 124233
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.025 | TNS=-3444.634 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 50 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[48]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/Q[0]. Replicated 3 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[50]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/Q[1]. Replicated 3 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[53]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[54]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[52] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[49] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[55] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/Q[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/Q[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[21]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/cycle_reg[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage1_inst/stage4_lmea0sfma. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/fsm/axring_top_buf/queue[0][341]_i_1__8_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/axring_b_ful_en. Replicated 4 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128_i_1110__3_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].mux_top_buf/Q[4]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/ma1[16]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1244__0_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]_0. Replicated 2 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 17 nets. Created 43 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 17 nets or cells. Created 43 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.905 | TNS=-3265.468 |
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108891 ; free virtual = 124202
Phase 2 Fanout Optimization | Checksum: 1690c9664

Time (s): cpu = 00:01:16 ; elapsed = 00:00:21 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108891 ; free virtual = 124202

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[53]_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_4__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/Q[0]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/cycle_reg[0]_replica
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_22__5
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6_n_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__22
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__11_n_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_zero_r/conf1_reg[2].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_zero_r/q[0]_i_14__33
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__2
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_11__11_n_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_11__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_3__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_3__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_6__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_6__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[41].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[9]
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf0_reg_n_0_[2].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf0_reg[2]
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[48]_repN.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_9__6_replica
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[52].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_5__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[55].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_2__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/Q[1]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/cycle_reg[1]_replica
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[49].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_8__6
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51]_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_6__6
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[4].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_9__24
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/Q[0].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/cycle_reg[0]
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_4__20
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3[3].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3_reg[3]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_16__12
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[6].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_3__8
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[16].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_9__7
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_22__8
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__29
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_23__8_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_23__8
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/ex1_d_zero_r/conf1_reg[2].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/ex1_d_zero_r/q[0]_i_14__42
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__3
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf3[2].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf3_reg[2]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_17__24_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_17__24
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_39__8_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_39__8
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_5__19_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_5__19
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_78__3_n_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_78__3
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[15].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_1__43
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[15].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[15]
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_10__15_n_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_10__15
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_15__15_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_15__15
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_4__16_n_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_4__16
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_7__16_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_7__16
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[30].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_1__11
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[30].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[30]
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[19].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_6__7
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf2[2].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf2_reg[2]
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[17]_1.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_19__5
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1301__5_n_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1301__5
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[33]_i_2__5
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[9].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[9]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_30__5_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_30__5
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_33__5_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_33__5
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[33]_i_3__5_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[33]_i_3__5
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_11__5_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_11__5
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_51__3_n_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_51__3
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_64__3_n_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_64__3
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_nan_r/dina[11].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_nan_r/fpga_bram128_i_268__5
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/tx0_reg[33].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128_i_1025__5
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/Q[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/cycle_reg[0]
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3[2].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3_reg[2]
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_10__15_n_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_10__15
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_15__13_n_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_15__13
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_3__24_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_3__24
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_6__15_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_6__15
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[10].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_1__48
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[10].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51]_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/s_i_6__14
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/Q[0].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/cycle_reg[0]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/s_i_22__13
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__9_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__9
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__50
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/s_i_24__14_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/s_i_24__14
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_16__28
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_10__44_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_10__44
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_18__34_n_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_18__34
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_3__62_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_3__62
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_6__55_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_6__55
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[48].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[16]
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[26]_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/s_i_23__7
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[18].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_7__7
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/Q[0].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/cycle_reg[0]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/s_i_22__12
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[22].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/s_i_3__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__43
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/s_i_23__12_n_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/s_i_23__12
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_zero_r/conf1_reg[2].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_zero_r/q[0]_i_14__60
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__5
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_10__23_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_10__23
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_15__23_n_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_15__23
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_4__24_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_4__24
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_7__24_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_7__24
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[30].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_1__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[30].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[30]
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/Q[4].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/queue_reg[0][5]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/ma1[16].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram128_i_303__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/i_0_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/conf0_reg[176]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram128_i_1091__0
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/queue_reg[0][0]_2.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/i___4_i_2__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/FSM_onehot_cmd_reg[0]_rep__3.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpga_bram128_i_1097__0
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/regv_ear2_reg[189][0].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/i___4_i_113__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/mxring_b_ful_1.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/queue[0][127]_i_2
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/lmring_ful1_i_16__0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/lmring_ful1_i_6__0
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/queue_reg[0][39]_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/fpga_bram128_i_1088__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/queue_reg[0][49]_0[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/i___4_i_47__0
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/tr[342]_i_2__0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring_ful1_i_16__0
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf0_reg_n_0_[4].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf0_reg[4]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[1].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_11__18
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf0_reg_n_0_[1].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf0_reg[1]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf0_reg_n_0_[3].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf0_reg[3]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[1].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_11__14
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/Q[1].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/cycle_reg[1]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_28__5_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_28__5
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_16__24
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_11__16_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_11__16
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_16__16_n_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_16__16
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_4__24_n_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_4__24
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_7__16_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_7__16
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[14].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_1__43
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_10__3_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_10__3
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[14].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[14]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1301__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1301__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_2[8].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[25]
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]_12.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[36]_i_2__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_30__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_30__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_36__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_36__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1/O_n.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[36]_i_3__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[36]_i_3__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_11__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_11__6
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_nan_r/dina[50].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_nan_r/fpga_bram128_i_137__6
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/tx2_reg[36].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128_i_676__6
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/stage4_fold_reg_3.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpga_bram128_i_384__0
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_2.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/fpga_bram128_i_490__0
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[23].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_2__7
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram128_i_125__0_n_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram128_i_125__0
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/Q[3].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/queue_reg[0][4]
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/Q[3].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/queue_reg[0][4]
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/ma1[15].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128_i_304__3
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/i_0_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/conf0_reg[176]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128_i_1096__3
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/queue_reg[0][0]_2.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/i___4_i_2__3
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/FSM_onehot_cmd_reg[0]_rep__3.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpga_bram128_i_1103__3
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/ftag[0].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/i___0_i_1__3
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/lmring_ful1_i_16__3.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/lmring_ful1_i_6__3
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/EMAX6_UNIT[4].unit/lmranger_ok[5].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/tr[347]_i_2__1
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/mxring_b_ful_4.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/queue[0][127]_i_2__2
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/i___8_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/i___8
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128_i_1094__3_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128_i_1094__3
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[16].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_9__9
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/Q[0].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/cycle_reg[0]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[22].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_3__7
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_22__10
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__36
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_23__10_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_23__10
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/ex1_d_zero_r/conf1_reg[2].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/ex1_d_zero_r/q[0]_i_14__51
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__4
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[9]_i_10__20_n_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[9]_i_10__20
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[9]_i_15__20_n_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[9]_i_15__20
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[9]_i_3__30_n_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[9]_i_3__30
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[9]_i_6__20_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[9]_i_6__20
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[9].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[9]_i_1__54
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[9].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[9]
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[17].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_8__9
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[21].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/s_i_4__11
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[6].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_3__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_11__24_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_11__24
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_16__24_n_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_16__24
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_4__36_n_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_4__36
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_7__24_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_7__24
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[12].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_1__65
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[12].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/ma1[16].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128_i_303__5
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage1_inst/stage4_lmea0sfma.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage1_inst/i_0_LOPT_REMAP
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[17]_1.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_19__6
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].mux_top_buf/i_0_LOPT_REMAP
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/conf0_reg[175]_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128_i_1097__5
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/conf0_reg[97]_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/lmring_ful1_i_9__5
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[9].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[9]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/FSM_onehot_cmd_reg[0]_rep__3.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpga_bram128_i_1103__5
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf0_reg_n_0_[2].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf0_reg[2]
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/i___4_i_9_1.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/i___6_i_1__8
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/fpga_bram128_i_362__3_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/fpga_bram128_i_362__3
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_33__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_33__6
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/mxring_b_ful_6.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/queue[0][127]_i_2__4
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/stage4_fold_reg_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/lmring_ful1_i_2__5
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/queue_reg[0][0]_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/tr[22]_i_2__3
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_3__23_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_3__23
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_5__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_5__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage1_inst/i_1/O_n.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage1_inst/i_1_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128_i_1092__5_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128_i_1092__5
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_51__4_n_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_51__4
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_64__4_n_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_64__4
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[57].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[25]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/Q[1].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/cycle_reg[1]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_28__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_28__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_10__4_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_10__4
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51]_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_6__12
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_22__11
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__7_n_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__7
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_24__12_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_24__12
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/ftag__0[6].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/i___4_i_123__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/S[1].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/i___4_i_100__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_10__38_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_10__38
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_18__29_n_0.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_18__29
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_3__53_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_3__53
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_6__47_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_6__47
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[48].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[16]
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/regv_ear2_reg[189][4].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/i___4_i_109__0
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/queue_reg[0][49]_0[1].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/i___4_i_46__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[20].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_5__7
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].mux_top_buf/queue_reg[0][39]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].mux_top_buf/fpga_bram128_i_1093__5
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_42__0_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_42__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[55]_i_14__0_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[55]_i_14__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/queue_reg[0][38]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/fpga_bram128_i_1090__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[52]_i_3__0_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[52]_i_3__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[55]_i_30_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[55]_i_30
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram128_i_618__0_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram128_i_618__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_11__20_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_11__20
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_4__30_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_4__30
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_7__20_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_7__20
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[13].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_1__54
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[13].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[20].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/s_i_5__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/ma1[15].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128_i_304__1
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/conf0_reg[175]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128_i_1092__1
INFO: [Physopt 32-661] Optimized 122 nets.  Re-placed 122 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 122 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 122 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.775 | TNS=-2719.198 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108849 ; free virtual = 124160
Phase 3 Placement Based Optimization | Checksum: 21958b4f3

Time (s): cpu = 00:02:40 ; elapsed = 00:00:39 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108849 ; free virtual = 124160

Phase 4 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[49].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_8__6/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/Q[0]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/cycle_reg[0]_replica/Q
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_22__5/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__22/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_zero_r/conf1_reg[2].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_zero_r/q[0]_i_14__33/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__2/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__11/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_9__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_9__11/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_11__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_11__11/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/mxring_b_ful_5.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/queue[0][127]_i_2__3/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].mux_top_buf/lmring_ful1_i_16__4.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].mux_top_buf/lmring_ful1_i_6__4/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__11/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[3]_i_9__13_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[3]_i_9__13/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[19]_i_9__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[19]_i_9__17/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[55].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_2__6/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/conf0_reg_n_0_[3].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/conf0_reg[3]/Q
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/mxring_b_ful_7.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/queue[0][127]_i_2__5/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/stage4_fold_reg_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/lmring_ful1_i_2__6/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/conf0_reg_n_0_[1].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/conf0_reg[1]/Q
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[48]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_9__6_replica/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/s_i_22__6/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_29__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_29__11/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_17__18_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_17__18/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_39__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_39__6/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_5__14_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_5__14/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_78__2_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_78__2/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[15].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_1__32/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[30]_i_9__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[30]_i_9__11/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[53]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_4__6/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/FSM_onehot_cmd_reg[0]_rep__3.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpga_bram128_i_1103/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/ftag__0[1].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/i___7_i_3/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/mxring_b_ful_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/queue[0][341]_i_4/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/tr[342]_i_2.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring_ful1_i_16/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_6__6/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_9__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_9__11/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[17]_i_11__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[17]_i_11__11/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].mux_top_buf/queue_reg[0][38]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].mux_top_buf/fpga_bram128_i_1095__4/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[21].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/s_i_4__5/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]_13.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[52]_i_2__2/O
INFO: [Physopt 32-661] Optimized 23 nets.  Re-placed 51 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 23 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 51 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.751 | TNS=-2416.953 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108820 ; free virtual = 124131
Phase 4 MultiInst Placement Optimization | Checksum: 212e8597f

Time (s): cpu = 00:04:54 ; elapsed = 00:01:03 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108820 ; free virtual = 124131

Phase 5 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 63 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]_0_repN. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_4. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q[23]_i_30__8_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1301__6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/queue_reg[0][0]_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/q[0]_i_13__19_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/q_reg[7]_i_70__3_0[0] to 10 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128_i_1110__3_1. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128_i_1110__3_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1335__5_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1301__5_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_38__6_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[24] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_50__4_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[18] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_44__6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_3. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1340__6_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1301__6_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_38__6_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[24] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_50__4_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[17] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_44__6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_3. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1335__6_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1301__6_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/conf0[255]_i_5__3_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/conf0[127]_i_5__2_n_0 to 3 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_4. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/ex2[55]_i_2_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/ex2[55]_i_6_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/EMAX6_UNIT[4].unit/lmranger_ok[5]. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/queue_reg[0][0]_3 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_2. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1340__5_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1301__5_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_41__6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/ea0d_reg[2]_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q[23]_i_30__4_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q[17]_i_11__3_0[17] to 5 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_2. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_41__5_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_2[7] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_5/O_n. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[21] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_1. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_38__5_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[24] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_50__3_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[19] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___143_i_6__3_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___253_i_1__3[0] to 3 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_39__6_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[13] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_56__4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/queue_reg[0][0]_3. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/tr_reg[343][0] to 7 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_56__3_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_39__5_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/ea0dofs[16]_i_9__0_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/stage4_lmea0sfma to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[27]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2h/ex3d_r/i_3/O_n_2. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2h/ex3d_r/lopt_9 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2h/ex3d_r/opo_reg[2]_7. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2h/ex3d_r/i_1/O_n_3 to 9 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_56__1_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2h/ex3d_r/opo_reg[2]_7. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/tr[342]_i_2__6. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/queue_reg[0][0][0] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_56__4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 26 nets. Created 18 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 26 nets or cells. Created 18 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108799 ; free virtual = 124110
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.751 | TNS=-2390.014 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108799 ; free virtual = 124110
Phase 5 Rewire | Checksum: 16f2d0a87

Time (s): cpu = 00:05:35 ; elapsed = 00:01:18 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108799 ; free virtual = 124110

Phase 6 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/Q[0]_repN. Replicated 5 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__11_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_zero_r/conf1_reg[2]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[48]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1301__3_n_0. Replicated 4 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q[3]_i_9__7_n_0. Replicated 2 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]_12 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/s_i_23__6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/conf0_reg_n_0_[4]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_30__3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_2[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[50]_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__15_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/s_i_23__0_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/s_i_24__8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/ex1_d_zero_r/conf1_reg[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 12 nets. Created 24 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 24 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.728 | TNS=-2375.433 |
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108754 ; free virtual = 124065
Phase 6 Critical Cell Optimization | Checksum: 1bd35aad6

Time (s): cpu = 00:07:56 ; elapsed = 00:01:49 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108754 ; free virtual = 124065

Phase 7 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 58 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[55]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[26]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/Q[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/Q[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/Q[1]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/Q[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/Q[3]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/ma1[15]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/Q[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[20]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[49]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[52]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[53]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 13 nets. Created 24 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 24 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.728 | TNS=-2319.144 |
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108704 ; free virtual = 124016
Phase 7 Fanout Optimization | Checksum: 13ea2e10b

Time (s): cpu = 00:09:04 ; elapsed = 00:02:06 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108704 ; free virtual = 124016

Phase 8 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1244__0_n_0_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1244__0_replica
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]_0_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP_replica
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_nan_r/tx0_reg[6].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_nan_r/fpga_bram128_i_1010__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_39__0_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_39__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3/O_n.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[22].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_3__7
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_22__8
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__29
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_23__8_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_23__8
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/ex1_d_zero_r/conf1_reg[2].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/ex1_d_zero_r/q[0]_i_14__42
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/Q[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/cycle_reg[0]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__3
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_10__15_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_10__15
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_15__15_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_15__15
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_4__16_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_4__16
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_7__16_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_7__16
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[30].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_1__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[30].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[30]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[25]_i_3__32_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[25]_i_3__32
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[25].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[25]_i_1__43
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_22__5
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__22
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__2
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_3__23_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_3__23
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_5__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_5__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_zero_r/conf1_reg[2]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_zero_r/q[0]_i_14__33_replica
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[57].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[25]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[18].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_7__7
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1392__0_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1392__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1546__0_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1546__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[20].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_5__7
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_10__15_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_10__15
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_15__13_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_15__13
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_3__24_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_3__24
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_6__15_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_6__15
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[10].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_1__48
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[10].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_22__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__43
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_24__12_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_24__12
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__23_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__23
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_4__38
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__5
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_14__23_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_14__23
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_2__35_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_2__35
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[10].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_1__71
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[42].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[4].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_9__24
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_nan_r/tx0_reg[3].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_nan_r/fpga_bram128_i_1016__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1307__0_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1307__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_17__24_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_17__24
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_39__8_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_39__8
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_5__19_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_5__19
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_78__3_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_78__3
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[15].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_1__43
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[15].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[15]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[19]_i_3__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[19]_i_3__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[19]_i_6__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[19]_i_6__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[51].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[30]_i_3__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[30]_i_3__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[30]_i_6__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[30]_i_6__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[30]_i_9__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[30]_i_9__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__11_n_0_repN_1.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__11_replica_1
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_11__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_11__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_3__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_3__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_6__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_6__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[62].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[30]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[41].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[9]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[19].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_6__7
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[16].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_9__7
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/s_i_22__13
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__9_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__9
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__50
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/s_i_24__14_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/s_i_24__14
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_4__44
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_10__44_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_10__44
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_18__34_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_18__34
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_3__62_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_3__62
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_6__55_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_6__55
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[48].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[16]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__2
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[20].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/s_i_5__1
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_16__4_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_16__4
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_4__8_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_4__8
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[12].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_1__14
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/Q[1]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/cycle_reg[1]_replica
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_3__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_3__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_6__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_6__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_9__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_9__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[59].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[27]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[49].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_8__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3[3].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3_reg[3]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[6].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_3__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_16__12
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_11__16_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_11__16
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_16__16_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_16__16
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_4__24_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_4__24
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_7__16_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_7__16
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[14].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_1__43
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[14].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[14]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__4
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q[23]_i_30__8_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q[23]_i_30__8
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_4__16
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmapc7_r/unit1_arbrk_i_4__1
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_10__16_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_10__16
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_23__9_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_23__9
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_3__22_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_3__22
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_6__19_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_6__19
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[48].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[16]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[22].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/s_i_3__3
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[7]_i_14__18_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[7]_i_14__18
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[6].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_3__8
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[1]_i_15__7_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[1]_i_15__7
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[1]_i_22__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[1]_i_22__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[1]_i_4__14_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[1]_i_4__14
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[1].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[1]_i_1__75
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[1].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[1]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_4__20
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_4__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_4__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[22].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_1__37
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[54].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[22]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_4__26
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1301__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1301__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/s_i_22__7
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/s_i_24__8_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/s_i_24__8
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/exe2h/ex3d_r/opo_reg[2]_5.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/exe2h/ex3d_r/tx0[32]_i_2__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_30__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_30__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[29]_i_3__15_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[29]_i_3__15
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[29]_i_5__15_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[29]_i_5__15
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/h_fpd[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[32]_i_3__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1/O_n.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_3/O_n.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_3_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_11__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_11__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[61].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[29]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/s_i_22__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__3
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]_16.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[18]_i_2__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/s_i_23__0_n_0_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/s_i_23__0_replica
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[6].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_3
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_11__0_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_11__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_4__0_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_4__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_7__0_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_7__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[12].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[18]_i_3__0_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[18]_i_3__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[12].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[21]_i_3__0_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[21]_i_3__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[18]_i_3__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[18]_i_3__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[18]_i_6__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[18]_i_6__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[50].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[55].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/s_i_2__14
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[53]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_4__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_nan_r/tx2_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2l/ex2_d_nan_r/fpga_bram128_i_671__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1[6].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1_reg[6]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]_1.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/s_i_21__8
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[23].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_2__7
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1285__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1285__6
INFO: [Physopt 32-661] Optimized 87 nets.  Re-placed 87 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 87 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 87 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.727 | TNS=-2241.520 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108652 ; free virtual = 123964
Phase 8 Placement Based Optimization | Checksum: 12b0c6cc2

Time (s): cpu = 00:10:36 ; elapsed = 00:02:24 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108652 ; free virtual = 123964

Phase 9 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__29/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_23__8_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_23__8/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/ex1_d_zero_r/conf1_reg[2].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/ex1_d_zero_r/q[0]_i_14__42/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__3/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_10__15_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_10__15/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_15__15_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_15__15/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_4__16_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_4__16/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_7__16_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_7__16/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[30].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_1__11/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[20].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_5__7/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_10__15_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_10__15/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_15__13_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_15__13/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_3__24_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_3__24/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_6__15_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_6__15/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[10].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_1__48/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_17__24_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_17__24/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_39__8_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_39__8/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_5__19_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_5__19/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_78__3_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_78__3/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[15].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_1__43/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[19].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_6__7/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[16].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_9__7/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_11__16_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_11__16/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_16__16_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_16__16/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_4__24_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_4__24/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_7__16_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_7__16/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[14].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_1__43/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[25]_i_10__15_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[25]_i_10__15/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[25]_i_3__32_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[25]_i_3__32/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[25]_i_6__23_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[25]_i_6__23/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[23].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_2__7/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[6].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_3__11/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_4__26/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[9]_i_10__16_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[9]_i_10__16/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[9]_i_3__24_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[9]_i_3__24/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[9]_i_6__16_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[9]_i_6__16/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[9].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[9]_i_1__43/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[17].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_8__7/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_16__16/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/FSM_onehot_cmd_reg[0]_rep__3.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpga_bram128_i_1097__0/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/mxring_b_ful_1.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/queue[0][127]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/queue_reg[0][0]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/tr[22]_i_2__0/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[28]_i_11__16_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[28]_i_11__16/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[28]_i_16__16_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[28]_i_16__16/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[28]_i_7__16_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[28]_i_7__16/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[28].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[28]_i_1__11/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[17].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_8__9/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__36/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/s_i_22__7/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[4].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_9__40/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__15_n_0_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__15_replica/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__4/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_9__15_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_9__15/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_24__20_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_24__20/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_43__9_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_43__9/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_7__14_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_7__14/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_82__10_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_82__10/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[31].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_1__14/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_23__10_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_23__10/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf2[2].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf2_reg[2]/Q
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_11__20_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_11__20/O
INFO: [Physopt 32-661] Optimized 18 nets.  Re-placed 37 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 18 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 37 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.715 | TNS=-2291.823 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108605 ; free virtual = 123916
Phase 9 MultiInst Placement Optimization | Checksum: 1293a6249

Time (s): cpu = 00:13:04 ; elapsed = 00:02:51 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108605 ; free virtual = 123916

Phase 10 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 62 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/queue_reg[0][0]_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1301__6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_2. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/ex2[55]_i_2_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/ex2[55]_i_4_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_41__6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q[23]_i_30__8_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].mux_top_buf/queue_reg[0][0]_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[10]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[9]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0]_repN. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__0_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1259__5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[11]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[15]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/conf0_reg[97]_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/stage4_lmea0sfma to 6 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1215_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[14]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128_i_1110__3_1. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128_i_1111__3_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_39__5_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[14] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_3. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128_i_1215__3_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/conf0_reg[97]_0 to 4 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_1. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].mux_top_buf/EMAX6_UNIT[5].unit/lmranger_ok[6]. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[5].mux_top_buf/queue_reg[0][0]_3 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___143_i_6__3_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_39__3_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[14] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_56__1_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_3. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_38__3_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[22] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_50__1_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[12]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_38__5_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[21] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_50__3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[27]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__0_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__0_1. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].mux_top_buf/lmranger_ok1. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[5].mux_top_buf/p_1_in5_in to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1285__6_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1288__6_n_0 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[13]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[55]_i_18__0_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[22] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_50__4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_56__4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_56__0_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_39__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q[23]_i_30__4_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q[17]_i_11__3_0[16] to 5 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram128_i_1383__2_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/q_reg[6]_0[0] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/ex2[62]_i_2_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/i___149_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-232] Optimized 16 nets. Created 10 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108588 ; free virtual = 123900
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.715 | TNS=-2286.026 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108588 ; free virtual = 123900
Phase 10 Rewire | Checksum: 22341fe74

Time (s): cpu = 00:13:50 ; elapsed = 00:03:07 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108588 ; free virtual = 123900

Phase 11 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0]. Replicated 4 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_23__8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/ex1_d_zero_r/conf1_reg[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/Q[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf1[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/Q[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/conf0_reg[176]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/queue_reg[0][0]_2. Replicated 1 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/FSM_onehot_cmd_reg[0]_rep__3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/ftag__0[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/i___4_i_3__0_0[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/mxring_b_ful_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/lmring_ful1_i_16__0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf3[2]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/conf0_reg[176]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf1[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/conf0_reg[175]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/i___4_i_3__0_0[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/i___4_i_9_1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/conf0_reg[175]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[4]. Replicated 3 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/queue_reg[0][77]_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/queue_reg[0][0]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/i___4_i_9_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf2[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/Q[1]_repN. Replicated 8 times.
INFO: [Physopt 32-232] Optimized 23 nets. Created 42 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 23 nets or cells. Created 42 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.650 | TNS=-2115.610 |
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108536 ; free virtual = 123847
Phase 11 Critical Cell Optimization | Checksum: 12a665b11

Time (s): cpu = 00:15:27 ; elapsed = 00:03:30 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108536 ; free virtual = 123847

Phase 12 Slr Crossing Optimization
Phase 12 Slr Crossing Optimization | Checksum: 12a665b11

Time (s): cpu = 00:15:27 ; elapsed = 00:03:30 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108536 ; free virtual = 123847

Phase 13 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/Q[3]_repN. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.650 | TNS=-2111.667 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108534 ; free virtual = 123846
Phase 13 Fanout Optimization | Checksum: 1f7d35b8d

Time (s): cpu = 00:15:31 ; elapsed = 00:03:32 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108534 ; free virtual = 123846

Phase 14 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_28__5_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_28__5
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1/O_n.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[38]_i_3__5_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[38]_i_3__5
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_10__3_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_10__3
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128_i_483__5_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128_i_483__5
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_22__5
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__22
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[4].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_9__24
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__2
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__11_n_0_repN_1.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__11_replica_1
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_11__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_11__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_3__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_3__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_6__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_6__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[41].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[9]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/Q[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/cycle_reg[0]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[17].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_8__9
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__36
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__4
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_24__20_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_24__20
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_43__9_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_43__9
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_7__14_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_7__14
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_82__10_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_82__10
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[31].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_1__14
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[31].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[31]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_22__10
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_23__10_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_23__10
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_11__20_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_11__20
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_16__20_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_16__20
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_4__30_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_4__30
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_7__20_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_7__20
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[12].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_1__54
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[12].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3[3].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3_reg[3]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_16__12
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/i_0_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/conf0_reg[176]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1096
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/FSM_onehot_cmd_reg[0]_rep__3.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpga_bram128_i_1103
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[6].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_3__8
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/lmring_ful1_i_16.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/lmring_ful1_i_6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/queue_reg[0][38]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/fpga_bram128_i_1095
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/queue_reg[0][42]_0[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/i___4_i_65
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_4__20
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[53]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_4__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[55].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/s_i_2__14
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/s_i_22__13
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__9_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__9
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__50
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/s_i_24__14_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/s_i_24__14
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_4__44
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1[4].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1_reg[4]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_3__23_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_3__23
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_5__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_5__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_10__44_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_10__44
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_18__34_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_18__34
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_3__62_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_3__62
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_6__55_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_6__55
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[57].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[25]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[48].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[16]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[26]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_23__5
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/ma1[16].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128_i_303__3
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/Q[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/cycle_reg[0]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[49].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_8__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/i_0_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/conf0_reg[176]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128_i_1096__3
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/FSM_onehot_cmd_reg[0]_rep__3.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpga_bram128_i_1103__3
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1[2].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1_reg[2]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/lmring_ful1_i_16__3.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/lmring_ful1_i_6__3_rewire
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/mxring_b_ful_4.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/queue[0][127]_i_2__2
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_zero_r/conf1_reg[2]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_zero_r/q[0]_i_14__33_replica
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/i___7_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/i___7
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128_i_1092__3_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128_i_1092__3
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__29
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[22].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_3__7
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_23__8_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_23__8
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__3
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_22__8
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_10__15_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_10__15
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_15__15_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_15__15
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_4__16_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_4__16
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_7__16_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_7__16
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[30].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_1__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[30].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[30]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1301__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1301__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/exe2h/ex3d_r/opo_reg[2]_5.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/exe2h/ex3d_r/tx0[32]_i_2__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1[6].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1_reg[6]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_30__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_30__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/h_fpd[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[32]_i_3__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1/O_n.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_2/O_n.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_2_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_11__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_11__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128_i_269__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128_i_269__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[55]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_2__6_replica
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[2]_i_21__27_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[2]_i_21__27
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[2]_i_3__41_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[2]_i_3__41
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[34].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[2]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[1].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_11__14
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[36]_i_3__5_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[36]_i_3__5
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/tx0_reg[36].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128_i_1019__5
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[20].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_5__9
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[20].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_5__7
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__27_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__27
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_3__41_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_3__41
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_6__27_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_6__27
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[44].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[26]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/s_i_23__7
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1288__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1288__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[12]_i_3__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[12]_i_3__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_30__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_30__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1/O_n.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3/O_n.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_11__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_11__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_nan_r/dina[36].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_nan_r/fpga_bram128_i_161__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/Q[0]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/cycle_reg[0]_replica
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/s_i_22__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__3
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/s_i_23__0_n_0_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/s_i_23__0_replica
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q[9]_i_10__0_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q[9]_i_10__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[9].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q[9]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[21].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_4__9
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_28__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_28__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[50]_i_3__1_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[50]_i_3__1
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[55]_i_30__0_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[55]_i_30__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_30__1_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_30__1
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_10__15_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_10__15
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_15__13_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_15__13
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_3__24_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_3__24
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_6__15_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_6__15
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[10].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_1__48
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_10__4_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_10__4
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[10].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/ma1[16].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_303
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1092_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1092
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/s_i_22__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/s_i_23__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/s_i_23__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[33]_i_2__1
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_nan_r/fpga_bram128_i_841__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_nan_r/fpga_bram128_i_841__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1275__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1275__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[33]_i_3__1_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[33]_i_3__1
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128_i_76__1_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128_i_76__1
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_17__18_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_17__18
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_39__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_39__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_78__2_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_78__2
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[15].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_1__32
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/S[2].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/i___4_i_99__3
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[23].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_2__7
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__11_n_0_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__11_replica
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_3__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_3__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_6__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_6__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[0]_i_24__42_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[0]_i_24__42
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[0]_i_3__69_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[0]_i_3__69
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[0]_i_6__47_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[0]_i_6__47
INFO: [Physopt 32-661] Optimized 90 nets.  Re-placed 90 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 90 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 90 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.642 | TNS=-1871.139 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108500 ; free virtual = 123812
Phase 14 Placement Based Optimization | Checksum: 1e0e02e99

Time (s): cpu = 00:16:52 ; elapsed = 00:03:48 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108500 ; free virtual = 123812

Phase 15 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[48]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_9__6_replica/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__22/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[4].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_9__24/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__2/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__11_n_0_repN_1.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__11_replica_1/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_11__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_11__11/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3[3].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3_reg[3]/Q
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_16__12/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[53]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_4__6/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[49].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_8__6/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[55].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/s_i_2__14/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__50/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_4__44/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__6/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_10__44_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_10__44/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_18__34_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_18__34/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1[4].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1_reg[4]/Q
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1[2].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1_reg[2]/Q
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_zero_r/conf1_reg[2]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_zero_r/q[0]_i_14__33_replica/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[6].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_3__8/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[55]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_2__6_replica/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[6].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_3__20/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[50]_0_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_7__6_replica/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1[6].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1_reg[6]/Q
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/conf0_reg_n_0_[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/conf0_reg[5]/Q
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]_1.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[17]_i_2__5/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1/O_n.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_2/O_n.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_2_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[17]_i_3__5_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[17]_i_3__5/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/A[7].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s__0_i_4__7/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_10__15_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_10__15/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_15__15_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_15__15/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_4__16_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_4__16/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_7__16_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_7__16/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[30].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[30]_i_1__11/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_6__6/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[1].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_11__14/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[52].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/s_i_5__14/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__11_n_0_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__11_replica/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__11/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[30]_i_9__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[30]_i_9__11/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/conf0_reg_n_0_[6].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/conf0_reg[6]/Q
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf3[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf3_reg[5]/Q
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_4__38/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__5/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[17]_i_11__23_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[17]_i_11__23/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[16].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_9__9/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/A[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s__0_i_6__7/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__36/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_23__10_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_23__10/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/conf0_reg[97]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/lmring_ful1_i_9__1/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/FSM_onehot_cmd_reg[0]_rep__3.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpga_bram128_i_1097__1/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/mxring_b_ful_2.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/queue[0][127]_i_2__0/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/stage4_fold_reg_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/lmring_ful1_i_2__1/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf2_reg[45].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_6__24/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/conf2[45].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/conf2_reg[45]/Q
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i_1/O_n.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i_1_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_11__20_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_11__20/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_16__20_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_16__20/O
INFO: [Physopt 32-661] Optimized 11 nets.  Re-placed 23 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 23 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.638 | TNS=-1814.068 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108443 ; free virtual = 123755
Phase 15 MultiInst Placement Optimization | Checksum: 154fa22af

Time (s): cpu = 00:20:37 ; elapsed = 00:04:27 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108443 ; free virtual = 123755

Phase 16 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 73 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/ea0d_reg[2]_2. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0]. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/s_i_9__8_0 to 10 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_41__6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/queue_reg[0][0]_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Common 17-14] Message 'Physopt 32-134' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage1_inst/i___3058_i_2_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage1_inst/stage4_lmea0sfma to 4 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/queue_reg[0][0]_3. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/CO[0] to 7 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_40__6_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_2[2] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1110_1. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1111_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpga_bram128_i_499_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76 to 3 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1275__6_n_0. Rewired (signal push) design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1288__6_n_0 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 7 nets. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108426 ; free virtual = 123738
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.638 | TNS=-1813.955 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108426 ; free virtual = 123738
Phase 16 Rewire | Checksum: 27a4a8b9b

Time (s): cpu = 00:21:24 ; elapsed = 00:04:43 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108426 ; free virtual = 123738

Phase 17 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/Q[1]_repN. Replicated 6 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[4]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3[3]. Replicated 3 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1[4]. Replicated 3 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[55]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[6]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[50]_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__9_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__27_n_0. Replicated 3 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/s_i_24__14_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1[6]. Replicated 3 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[48]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_23__10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf2_reg[45] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/conf2[45]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_23__8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[7]_i_14__18_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/conf1[5]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 16 nets. Created 35 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 35 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.623 | TNS=-1804.260 |
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108360 ; free virtual = 123672
Phase 17 Critical Cell Optimization | Checksum: 18f2d444b

Time (s): cpu = 00:24:03 ; elapsed = 00:05:18 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108359 ; free virtual = 123671

Phase 18 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 DSP Register Optimization | Checksum: 18f2d444b

Time (s): cpu = 00:24:04 ; elapsed = 00:05:18 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108359 ; free virtual = 123671

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 BRAM Register Optimization | Checksum: 18f2d444b

Time (s): cpu = 00:24:04 ; elapsed = 00:05:18 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108360 ; free virtual = 123671

Phase 20 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 URAM Register Optimization | Checksum: 18f2d444b

Time (s): cpu = 00:24:04 ; elapsed = 00:05:19 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108360 ; free virtual = 123672

Phase 21 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 Shift Register Optimization | Checksum: 18f2d444b

Time (s): cpu = 00:24:04 ; elapsed = 00:05:19 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108360 ; free virtual = 123672

Phase 22 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 DSP Register Optimization | Checksum: 18f2d444b

Time (s): cpu = 00:24:04 ; elapsed = 00:05:19 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108360 ; free virtual = 123672

Phase 23 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 BRAM Register Optimization | Checksum: 18f2d444b

Time (s): cpu = 00:24:05 ; elapsed = 00:05:19 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108360 ; free virtual = 123672

Phase 24 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 URAM Register Optimization | Checksum: 18f2d444b

Time (s): cpu = 00:24:05 ; elapsed = 00:05:19 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108360 ; free virtual = 123672

Phase 25 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 Shift Register Optimization | Checksum: 18f2d444b

Time (s): cpu = 00:24:05 ; elapsed = 00:05:20 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108360 ; free virtual = 123672

Phase 26 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 35 nets.  Swapped 1457 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 35 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 1457 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.623 | TNS=-1654.104 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108358 ; free virtual = 123670
Phase 26 Critical Pin Optimization | Checksum: 18f2d444b

Time (s): cpu = 00:24:20 ; elapsed = 00:05:27 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108358 ; free virtual = 123670

Phase 27 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 100 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/unit1_fold_reg[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/qn_reg_n_0_[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_axi_rready. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/fsm/dmrb_top_buf/qn_reg[1]_0[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/unit1_fold_reg[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/unit1_fold_reg[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/unit1_fold_reg[0]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 7 nets. Created 12 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 12 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.623 | TNS=-1653.914 |
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108348 ; free virtual = 123660
Phase 27 Very High Fanout Optimization | Checksum: d88f201f

Time (s): cpu = 00:24:29 ; elapsed = 00:05:30 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108348 ; free virtual = 123660

Phase 28 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[53]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_4__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_22__5
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__22
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__2
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_3__23_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_3__23
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_5__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_5__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[57].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[25]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[49].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_8__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_16__12
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3[3]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3_reg[3]_replica
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[16].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_9__9
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_22__10
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__36
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_23__10_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_23__10
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__4
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_11__20_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_11__20
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_16__20_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_16__20
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_4__30_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_4__30
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_7__20_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_7__20
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[12].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_1__54
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[12].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_11__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_11__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_3__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_3__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_6__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_6__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[41].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[9]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf0_reg_n_0_[3].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf0_reg[3]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[30]_i_3__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[30]_i_3__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[30]_i_6__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[30]_i_6__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[30]_i_9__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[30]_i_9__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[62].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[30]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1[2]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1_reg[2]_replica
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[20].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_5__9
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[48]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_9__6_replica
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_6__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__11_n_0_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__11_replica
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_3__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_3__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_6__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_6__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[46].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[14]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/s_i_22__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/s_i_23__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/s_i_23__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage1_inst/ex3_reg[21]_1.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage1_inst/q[5]_i_17__12
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage1_inst/q[5]_i_23__12_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage1_inst/q[5]_i_23__12
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/ex2_reg[23]_0[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/q[7]_i_43__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[5]_i_4__21_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[5]_i_4__21
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[5]_i_1__60
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[5]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_3__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_3__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_6__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_6__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_9__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_9__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[59].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[27]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[0][163]_i_1_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[0][163]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3[4].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3_reg[4]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_4__18_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_4__18
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[14].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_1__32
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[14].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[14]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage1_inst/q[7]_i_199__3_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage1_inst/q[7]_i_199__3
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage1_inst/q[7]_i_56__7_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage1_inst/q[7]_i_56__7
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_3__23_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_3__23
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_6__15_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_6__15
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__15_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__15
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[46].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[14]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[1].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_11__14
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[23].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_2__9
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage1_inst/q[7]_i_57__7_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage1_inst/q[7]_i_57__7
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[21].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_4__9
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[27]_i_11__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[27]_i_11__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[27]_i_4__12_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[27]_i_4__12
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[27]_i_7__12_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[27]_i_7__12
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[27].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[27]_i_1__8
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[27].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[27]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[48].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_9__12
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__43
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__23_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__23
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_4__38
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__5
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage1_inst/q[7]_i_58__7_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage1_inst/q[7]_i_58__7
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/q[8]_i_177__3_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/q[8]_i_177__3
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_14__23_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_14__23
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_2__35_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_2__35
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_7__23_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_7__23
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[10].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_1__71
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[42].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/s_i_22__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[19].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_6__9
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__3
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/s_i_23__0_n_0_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/s_i_23__0_replica
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[4].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_9__2
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_4__0_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_4__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_7__0_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_7__0
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[14].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q[14]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_11__20_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_11__20
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_16__20_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_16__20
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_4__30_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_4__30
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_7__20_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_7__20
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[13].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_1__54
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[13].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_zero_r/conf1_reg[2].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_zero_r/q[0]_i_14__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_3__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_3__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_6__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_6__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_9__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_9__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_17__18_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_17__18
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_5__14_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_5__14
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[15].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_1__32
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[43].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[15].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[15]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[52].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_5__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/ex1_d_zero_r/conf1_reg[2].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/ex1_d_zero_r/q[0]_i_14__51
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_14__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_14__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_2__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_2__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_7__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_7__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_10__8_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_10__8
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_4__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_4__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[10].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_1__35
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[22].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_1__37
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[54].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[22]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[42].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/Q[0]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/cycle_reg[0]_replica
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__4
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmapc7_r/unit1_arbrk_i_4__1
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[1]_i_15__7_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[1]_i_15__7
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[1]_i_4__14_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[1]_i_4__14
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[1].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[1]_i_1__75
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[1]_i_10__24_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[1]_i_10__24
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[1]_i_2__93_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[1]_i_2__93
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[1]_i_5__23_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[1]_i_5__23
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[1].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[1]_i_1__207
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[1].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[1]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[33].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[23]_i_23__8_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[23]_i_23__8
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[23]_i_3__23_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[23]_i_3__23
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[23]_i_8__23_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[23]_i_8__23
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_10__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_10__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_3__18_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_3__18
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[10].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_1__36
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_3__23_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_3__23
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_24__20_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_24__20
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_43__9_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_43__9
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_7__14_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_7__14
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_82__10_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_82__10
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[31].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_1__14
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[55].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[23]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[31].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[31]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[10].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[43].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[26]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/s_i_23__9
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[17].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_8__9
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[22].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_3__9
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[6].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_3
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_3__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_3__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_5__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_5__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_9__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_9__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[60].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[28]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[20]_i_15__8_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[20]_i_15__8
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[20]_i_3__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[20]_i_3__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[20]_i_7__19_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[20]_i_7__19
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[29]_i_10__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[29]_i_10__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[29]_i_4__12_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[29]_i_4__12
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[29].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[29]_i_1__8
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_10__19_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_10__19
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_3__30_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_3__30
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_6__19_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_6__19
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[10].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_1__60
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[52].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[29].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[29]
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[54]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_3__6_replica
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[29]_i_3__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[29]_i_3__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[29]_i_5__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[29]_i_5__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[29]_i_9__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[29]_i_9__11
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[3]_i_3__18_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[3]_i_3__18
INFO: [Physopt 32-661] Optimized 75 nets.  Re-placed 75 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 75 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 75 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.610 | TNS=-1563.461 |
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108299 ; free virtual = 123611
Phase 28 Placement Based Optimization | Checksum: fa84c2ab

Time (s): cpu = 00:25:55 ; elapsed = 00:05:47 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108299 ; free virtual = 123611

Phase 29 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[53]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_4__6/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__22/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_16__12/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__2/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3[3]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3_reg[3]_replica/Q
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[49].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_8__6/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf0_reg_n_0_[3].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf0_reg[3]/Q
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_zero_r/conf1_reg[2]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_zero_r/q[0]_i_14__33_replica/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[30]_i_9__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[30]_i_9__11/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[50]_0_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_7__6_replica/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1[2]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1_reg[2]_replica/Q
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[48]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_9__6_replica/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[6]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_3__8_replica/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[16].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_9__9/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_6__6/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__36/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[6].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_3__14/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__11_n_0_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__11_replica/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__4/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__11/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_11__20_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_11__20/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_16__20_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_16__20/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_4__30_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_4__30/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_7__20_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_7__20/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[12].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_1__54/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_9__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_9__11/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf2[2].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf2_reg[2]/Q
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[1].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_11__14/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1[1].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1_reg[1]/Q
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/Q[0]_repN_3.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/cycle_reg[0]_replica_3/Q
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[20].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_5__9/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__11_n_0_repN_1.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__11_replica_1/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_11__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_11__11/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[49].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/s_i_8__14/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__50/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__9_n_0_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__9_replica/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_4__44_replica/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_10__44_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_10__44/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__6_replica/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_9__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_9__11/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[52].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_5__6/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[55]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_2__6_replica/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[5]_i_10__11/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1[3].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1_reg[3]/Q
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_14__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_14__11/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_2__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_2__17/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_7__11_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_7__11/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_10__8_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_10__8/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_4__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_4__17/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[10].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_1__35/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[22].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_1__37/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/FSM_onehot_cmd_reg[0]_rep__3.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpga_bram128_i_1097__0/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/queue_reg[0][0]_1.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/tr[22]_i_3__0/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/queue_reg[0][39]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/fpga_bram128_i_1088__0/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/mxring_b_ful_1_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/queue[0][127]_i_2_replica/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[23]_i_23__8_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[23]_i_23__8/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[53]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/s_i_4__14/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/FSM_onehot_cmd_reg[0]_rep__3.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpga_bram128_i_1103__3/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/ftag__0[4].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/i___4_i_125__3/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/fpga_bram128_i_333__3_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/fpga_bram128_i_333__3/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/mxring_b_ful_4.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/queue[0][127]_i_2__2/O
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/queue_reg[0][0]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/tr[22]_i_2__3/O
INFO: [Physopt 32-661] Optimized 12 nets.  Re-placed 33 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 33 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1489.137 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108228 ; free virtual = 123541
Phase 29 MultiInst Placement Optimization | Checksum: 1affc7a3b

Time (s): cpu = 00:30:09 ; elapsed = 00:06:31 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108228 ; free virtual = 123541

Phase 30 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1489.137 |
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[57]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3[3]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3_reg[3]_replica
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3[3]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3_reg[3]_replica/Q
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_3__23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_5__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_5__17
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_5__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17/O
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1/O
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/P[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/DSP_ALU.ALU_OUT<17>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/DSP_M_DATA.V_DATA<17>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/DSP_MULTIPLIER.V<17>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/DSP_PREADD_DATA.B2B1<3>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/DSP_A_B_DATA.B2_DATA<3>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_6__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_6__6/O
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_22__5
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__22
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__22/O
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__2
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__2/O
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_16__12
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_16__12/O
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/spu2/sfma_so_r/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1488.792 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1488.480 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1488.176 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1487.873 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1487.535 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1487.240 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1486.945 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1486.657 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1486.377 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1486.112 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1485.866 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1485.619 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1485.373 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1482.416 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1482.172 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1481.929 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1481.696 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1481.473 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1481.123 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1480.908 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1480.705 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1480.502 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1480.274 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1480.087 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1479.900 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1479.714 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1479.321 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1479.140 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1478.961 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1477.971 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1477.792 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1477.499 |
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[57]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3[3]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3_reg[3]_replica
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3[3]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3_reg[3]_replica/Q
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_3__23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_5__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_5__17
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_5__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17/O
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1/O
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/P[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/DSP_ALU.ALU_OUT<17>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/DSP_M_DATA.V_DATA<17>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/DSP_MULTIPLIER.V<17>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/DSP_PREADD_DATA.B2B1<3>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/DSP_A_B_DATA.B2_DATA<3>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_6__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_6__6/O
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_22__5
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__22
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__22/O
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__2
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__2/O
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_16__12
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_16__12/O
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1477.218 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1477.046 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1476.875 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1476.705 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1476.547 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1476.388 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1475.846 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1475.694 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1475.550 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1475.406 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1475.269 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1475.136 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1475.004 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1474.871 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1474.746 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1474.621 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1474.499 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1474.081 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1473.959 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1473.838 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1473.838 |
Phase 30 Critical Path Optimization | Checksum: 14405df44

Time (s): cpu = 00:32:41 ; elapsed = 00:06:57 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108200 ; free virtual = 123512

Phase 31 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1473.838 |
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[57]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3[3]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3_reg[3]_replica
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3[3]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3_reg[3]_replica/Q
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_3__23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_5__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_5__17
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_5__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17/O
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1/O
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/P[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/DSP_ALU.ALU_OUT<17>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/DSP_M_DATA.V_DATA<17>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/DSP_MULTIPLIER.V<17>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/DSP_PREADD_DATA.B2B1<3>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/DSP_A_B_DATA.B2_DATA<3>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_6__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_6__6/O
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_22__5
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__22
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__22/O
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__2
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__2/O
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_16__12
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_16__12/O
INFO: [Physopt 32-572] Net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1473.718 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1473.602 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1473.404 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1473.291 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1473.177 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1473.064 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1472.951 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1472.837 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1472.724 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1472.610 |
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[57]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3[3]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3_reg[3]_replica
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3[3]_repN.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3_reg[3]_replica/Q
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_3__23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_5__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_5__17
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_5__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17/O
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[25]_i_9__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1/O
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_26__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/P[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/DSP_ALU.ALU_OUT<17>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/DSP_M_DATA.V_DATA<17>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/DSP_MULTIPLIER.V<17>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/DSP_PREADD_DATA.B2B1<3>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/DSP_A_B_DATA.B2_DATA<3>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_6__6
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_6__6/O
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6_n_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_22__5
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__22
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/q[3]_i_4__22/O
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__2
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[0]_i_2__2/O
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_16__12
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_0.  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_16__12/O
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1472.497 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1472.386 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2h/ex3d_r/stage3_ex3d[43]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1472.289 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2h/ex3d_r/stage3_ex3d[47]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1472.201 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1472.112 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2h/ex3d_r/stage3_ex3d[35]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1472.032 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2h/ex3d_r/stage3_ex3d[45]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1471.975 |
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1471.974 |
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[20].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[20]
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/fsm/axi_busy. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1471.088 |
INFO: [Physopt 32-662] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/stage2_l_ex1_d_csa_c[15].  Did not re-place instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[15]
INFO: [Physopt 32-702] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/stage2_l_ex1_d_csa_c[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_2_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1424.100 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1424.100 |
Phase 31 Critical Path Optimization | Checksum: 1fb120a13

Time (s): cpu = 00:35:15 ; elapsed = 00:07:23 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108188 ; free virtual = 123500

Phase 32 BRAM Enable Optimization
Phase 32 BRAM Enable Optimization | Checksum: 1fb120a13

Time (s): cpu = 00:35:16 ; elapsed = 00:07:23 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108188 ; free virtual = 123500

Phase 33 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-0.603 | TNS=-1424.100 | WHS=-0.140 | THS=-41.646 |
INFO: [Physopt 32-45] Identified 281 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 264 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 264 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-0.603 | TNS=-1424.100 | WHS=-0.050 | THS=-23.911 |
Phase 33 Hold Fix Optimization | Checksum: 15ce37a4d

Time (s): cpu = 00:35:48 ; elapsed = 00:07:31 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108660 ; free virtual = 123973
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108667 ; free virtual = 123979
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10691.062 ; gain = 0.000 ; free physical = 108665 ; free virtual = 123977
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.603 | TNS=-1424.100 | WHS=-0.050 | THS=-23.911 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.120  |        239.398  |           69  |              0  |                    31  |           0  |           3  |  00:00:34  |
|  Placement Based       |          0.152  |        954.874  |            0  |              0  |                   374  |           0  |           4  |  00:01:08  |
|  MultiInst Placement   |          0.047  |        383.337  |            0  |              0  |                    64  |           0  |           4  |  00:02:13  |
|  Rewire                |          0.000  |         32.849  |           34  |              0  |                    49  |           0  |           3  |  00:00:46  |
|  Critical Cell         |          0.103  |        194.693  |          101  |              0  |                    51  |           0  |           3  |  00:01:28  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin          |          0.000  |        150.156  |            0  |              0  |                    35  |           0  |           1  |  00:00:07  |
|  Very High Fanout      |          0.000  |          0.190  |           12  |              0  |                     7  |           0  |           1  |  00:00:03  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Critical Path         |          0.000  |         65.037  |            0  |              0  |                    72  |           0  |           2  |  00:00:52  |
|  Total                 |          0.422  |       2020.534  |          216  |              0  |                   683  |           0  |          31  |  00:07:10  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.090  |         17.735  |         264  |          0  |             264  |           0  |           1  |  00:00:04  |
|  Total                      |          0.090  |         17.735  |         264  |          0  |             264  |           0  |           1  |  00:00:04  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10719.148 ; gain = 0.000 ; free physical = 108629 ; free virtual = 123941
Ending Physical Synthesis Task | Checksum: 266119857

Time (s): cpu = 00:36:14 ; elapsed = 00:07:45 . Memory (MB): peak = 10719.148 ; gain = 28.086 ; free physical = 108634 ; free virtual = 123946
INFO: [Common 17-83] Releasing license: Implementation
1753 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:37:00 ; elapsed = 00:07:56 . Memory (MB): peak = 10719.148 ; gain = 28.086 ; free physical = 108832 ; free virtual = 124144
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10719.148 ; gain = 0.000 ; free physical = 108833 ; free virtual = 124145
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10719.148 ; gain = 0.000 ; free physical = 108702 ; free virtual = 124096
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 10719.148 ; gain = 0.000 ; free physical = 108430 ; free virtual = 124064
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/impl_1/design_2_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 10719.148 ; gain = 0.000 ; free physical = 108722 ; free virtual = 124117
Command: route_design -directive AggressiveExplore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AggressiveExplore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a041a22c ConstDB: 0 ShapeSum: c2f1ab53 RouteDB: d949405f

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 157451a0f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:19 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 108601 ; free virtual = 123996
Post Restoration Checksum: NetGraph: 62c9e470 NumContArr: c17e9ac0 Constraints: 597bad2a Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 17dc42c5a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 108531 ; free virtual = 123927

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 17dc42c5a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 108531 ; free virtual = 123927

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: addbccb6

Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 108507 ; free virtual = 123904

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 9c131ac7

Time (s): cpu = 00:01:27 ; elapsed = 00:00:36 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 108408 ; free virtual = 123804
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.300 | TNS=-67.769| WHS=-0.048 | THS=-7.407 |


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1062afba3

Time (s): cpu = 00:03:02 ; elapsed = 00:00:57 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 108361 ; free virtual = 123757
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.300 | TNS=-287.837| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 13ecb9a79

Time (s): cpu = 00:03:02 ; elapsed = 00:00:58 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 108350 ; free virtual = 123749
Phase 2 Router Initialization | Checksum: 9d316f6d

Time (s): cpu = 00:03:02 ; elapsed = 00:00:58 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 108350 ; free virtual = 123749

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 9d316f6d

Time (s): cpu = 00:03:06 ; elapsed = 00:01:01 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 108353 ; free virtual = 123752

Phase 3.2 Update Timing
Phase 3.2 Update Timing | Checksum: 264adefe1

Time (s): cpu = 00:04:59 ; elapsed = 00:01:38 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 108267 ; free virtual = 123667
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 3 Initial Routing | Checksum: 18582390d

Time (s): cpu = 00:06:38 ; elapsed = 00:02:07 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 108247 ; free virtual = 123646

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   64x64|     20.22| 128x128|     35.25|   16x16|      7.42|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   64x64|      9.84| 128x128|     24.53|     8x8|      2.53|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.20|     2x2|      0.25|     8x8|      3.14|
|___________|________|__________|________|__________|________|__________|
|       WEST|     2x2|      0.19|     2x2|      0.36|     8x8|      2.14|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	NULL_X53Y154->INT_X63Y308 (NULL_X53Y154->CLEL_R_X63Y308)
	INT_X0Y218->INT_X63Y281 (GTH_QUAD_LEFT_X0Y180->CLEL_R_X63Y281)
	INT_X0Y217->INT_X63Y280 (GTH_QUAD_LEFT_X0Y180->CLEL_R_X63Y280)
	INT_X0Y216->INT_X63Y279 (GTH_QUAD_LEFT_X0Y180->CLEL_R_X63Y279)
	INT_X0Y215->INT_X63Y278 (GTH_QUAD_LEFT_X0Y180->CLEL_R_X63Y278)
SOUTH
	INT_X32Y238->INT_X63Y381 (BRAM_X32Y235->CLEL_R_X63Y381)
	INT_X32Y260->INT_X63Y291 (BRAM_X32Y260->CLEL_R_X63Y291)
	INT_X32Y259->INT_X63Y290 (BRAM_X32Y255->CLEL_R_X63Y290)
	INT_X32Y258->INT_X63Y289 (BRAM_X32Y255->CLEL_R_X63Y289)
	INT_X32Y257->INT_X63Y288 (BRAM_X32Y255->CLEL_R_X63Y288)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X0Y183->INT_X63Y374 (GTH_QUAD_LEFT_X0Y180->CLEL_R_X63Y374)
	INT_X0Y292->INT_X63Y355 (GTH_QUAD_LEFT_X0Y240->CLEL_R_X63Y355)
	INT_X0Y228->INT_X63Y291 (GTH_QUAD_LEFT_X0Y180->CLEL_R_X63Y291)
	NULL_X53Y170->INT_X63Y227 (NULL_X53Y170->CLEL_R_X63Y227)
	INT_X0Y291->INT_X63Y354 (GTH_QUAD_LEFT_X0Y240->CLEL_R_X63Y354)
SOUTH
	INT_X0Y218->INT_X63Y345 (GTH_QUAD_LEFT_X0Y180->CLEL_R_X63Y345)
	INT_X0Y228->INT_X63Y291 (GTH_QUAD_LEFT_X0Y180->CLEL_R_X63Y291)
	INT_X0Y227->INT_X63Y290 (GTH_QUAD_LEFT_X0Y180->CLEL_R_X63Y290)
	INT_X0Y226->INT_X63Y289 (GTH_QUAD_LEFT_X0Y180->CLEL_R_X63Y289)
	INT_X0Y225->INT_X63Y288 (GTH_QUAD_LEFT_X0Y180->CLEL_R_X63Y288)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X1Y281->INT_X8Y312 (CLEM_X1Y281->CLEL_R_X8Y312)
	INT_X0Y292->INT_X12Y307 (GTH_QUAD_LEFT_X0Y240->CLEL_R_X12Y307)

INFO: [Route 35-448] Estimated routing congestion is level 7 (128x128). Congestion levels of 5 and greater can reduce routability and impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1a4b20044

Time (s): cpu = 00:06:59 ; elapsed = 00:02:13 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 108207 ; free virtual = 123607
Phase 4.1 Global Iteration 0 | Checksum: 18ddf6be3

Time (s): cpu = 00:07:37 ; elapsed = 00:02:22 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 108200 ; free virtual = 123600

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 314593
 Number of Nodes with overlaps = 72061
 Number of Nodes with overlaps = 14317
 Number of Nodes with overlaps = 3114
 Number of Nodes with overlaps = 967
 Number of Nodes with overlaps = 290
 Number of Nodes with overlaps = 168
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.554 | TNS=-9071.861| WHS=-0.024 | THS=-0.059 |

Phase 4.2 Global Iteration 1 | Checksum: 1b8a8960f

Time (s): cpu = 00:27:59 ; elapsed = 00:12:02 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 108191 ; free virtual = 123591

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 415
 Number of Nodes with overlaps = 259
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.175 | TNS=-8402.245| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 21dff6c63

Time (s): cpu = 00:30:02 ; elapsed = 00:13:36 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 108197 ; free virtual = 123596

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 489
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.059 | TNS=-8022.201| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1ca13d005

Time (s): cpu = 00:31:29 ; elapsed = 00:14:42 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 108191 ; free virtual = 123590

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 641
 Number of Nodes with overlaps = 335
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.982 | TNS=-7572.256| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 18b6be901

Time (s): cpu = 00:33:28 ; elapsed = 00:16:04 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 108178 ; free virtual = 123578

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 1277
 Number of Nodes with overlaps = 492
 Number of Nodes with overlaps = 192
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.890 | TNS=-6725.555| WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: 2d087db67

Time (s): cpu = 00:36:17 ; elapsed = 00:18:17 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 108168 ; free virtual = 123568

Phase 4.7 Global Iteration 6
 Number of Nodes with overlaps = 1003
 Number of Nodes with overlaps = 375
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.839 | TNS=-6439.728| WHS=N/A    | THS=N/A    |

Phase 4.7 Global Iteration 6 | Checksum: 12ab8c23b

Time (s): cpu = 00:38:41 ; elapsed = 00:20:04 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 108164 ; free virtual = 123563

Phase 4.8 Global Iteration 7
 Number of Nodes with overlaps = 707
 Number of Nodes with overlaps = 531
 Number of Nodes with overlaps = 229
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.850 | TNS=-6190.920| WHS=N/A    | THS=N/A    |

Phase 4.8 Global Iteration 7 | Checksum: 1bb1ccb30

Time (s): cpu = 00:41:04 ; elapsed = 00:21:43 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 108159 ; free virtual = 123559
Phase 4 Rip-up And Reroute | Checksum: 1bb1ccb30

Time (s): cpu = 00:41:04 ; elapsed = 00:21:43 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 108159 ; free virtual = 123559

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 1d0ac75b2

Time (s): cpu = 00:41:33 ; elapsed = 00:21:52 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 108116 ; free virtual = 123515
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.839 | TNS=-6439.728| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: 20e25c3bb

Time (s): cpu = 00:42:06 ; elapsed = 00:22:02 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 108058 ; free virtual = 123457
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.816 | TNS=-6336.943| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.3 Update Timing
Phase 5.1.1.3 Update Timing | Checksum: 3042f27b5

Time (s): cpu = 00:42:50 ; elapsed = 00:22:15 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 108048 ; free virtual = 123447
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.816 | TNS=-6287.525| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.4 Update Timing
Phase 5.1.1.4 Update Timing | Checksum: 19eebb9cb

Time (s): cpu = 00:43:38 ; elapsed = 00:22:28 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 108037 ; free virtual = 123436
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.816 | TNS=-6152.096| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.5 Update Timing
Phase 5.1.1.5 Update Timing | Checksum: 1c9b8d3b5

Time (s): cpu = 00:44:30 ; elapsed = 00:22:43 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 107999 ; free virtual = 123399
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.816 | TNS=-6005.938| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.6 Update Timing
Phase 5.1.1.6 Update Timing | Checksum: 2d4d9e5bb

Time (s): cpu = 00:45:28 ; elapsed = 00:22:58 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 108004 ; free virtual = 123404
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.816 | TNS=-5952.917| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.7 Update Timing
Phase 5.1.1.7 Update Timing | Checksum: 279ecf232

Time (s): cpu = 00:46:27 ; elapsed = 00:23:13 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 107991 ; free virtual = 123390
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.816 | TNS=-5896.581| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.8 Update Timing
Phase 5.1.1.8 Update Timing | Checksum: 1985337ac

Time (s): cpu = 00:47:26 ; elapsed = 00:23:31 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 107978 ; free virtual = 123377
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.816 | TNS=-5854.184| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.9 Update Timing
Phase 5.1.1.9 Update Timing | Checksum: 1d4f5f66e

Time (s): cpu = 00:48:26 ; elapsed = 00:23:44 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 107965 ; free virtual = 123365
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.816 | TNS=-5815.232| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.10 Update Timing
Phase 5.1.1.10 Update Timing | Checksum: 29219e28c

Time (s): cpu = 00:49:23 ; elapsed = 00:23:58 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 107912 ; free virtual = 123312
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.816 | TNS=-5773.193| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1.1 Delay CleanUp | Checksum: 1f5623f66

Time (s): cpu = 00:49:59 ; elapsed = 00:24:06 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 107983 ; free virtual = 123382
Phase 5.1 TNS Cleanup | Checksum: 1f5623f66

Time (s): cpu = 00:49:59 ; elapsed = 00:24:07 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 107983 ; free virtual = 123382

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f5623f66

Time (s): cpu = 00:50:00 ; elapsed = 00:24:08 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 107983 ; free virtual = 123382
Phase 5 Delay and Skew Optimization | Checksum: 1f5623f66

Time (s): cpu = 00:50:00 ; elapsed = 00:24:08 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 107983 ; free virtual = 123382

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 25ef6689c

Time (s): cpu = 00:50:22 ; elapsed = 00:24:15 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 107989 ; free virtual = 123388
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.816 | TNS=-5733.235| WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c99f0b35

Time (s): cpu = 00:50:23 ; elapsed = 00:24:16 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 107988 ; free virtual = 123388
Phase 6 Post Hold Fix | Checksum: 1c99f0b35

Time (s): cpu = 00:50:24 ; elapsed = 00:24:16 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 107988 ; free virtual = 123388

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 19c99e589

Time (s): cpu = 00:51:20 ; elapsed = 00:24:29 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 107963 ; free virtual = 123362
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.816 | TNS=-5733.235| WHS=0.010  | THS=0.000  |

Phase 7 Timing Verification | Checksum: 19c99e589

Time (s): cpu = 00:51:21 ; elapsed = 00:24:30 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 107975 ; free virtual = 123374

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 44.2715 %
  Global Horizontal Routing Utilization  = 26.6915 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 4x4 Area, Max Cong = 86.561%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X36Y196 -> INT_X39Y199
South Dir 1x1 Area, Max Cong = 94.7867%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X53Y368 -> INT_X53Y368
   INT_X53Y366 -> INT_X53Y366
   INT_X55Y357 -> INT_X55Y357
   INT_X55Y356 -> INT_X55Y356
   INT_X54Y353 -> INT_X54Y353
East Dir 1x1 Area, Max Cong = 81.7308%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 76.9231%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.5 Sparse Ratio: 0.75
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 1.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 19c99e589

Time (s): cpu = 00:51:25 ; elapsed = 00:24:32 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 107967 ; free virtual = 123366

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 19c99e589

Time (s): cpu = 00:51:25 ; elapsed = 00:24:33 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 107965 ; free virtual = 123364

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19c99e589

Time (s): cpu = 00:51:34 ; elapsed = 00:24:42 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 107970 ; free virtual = 123369

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10833.184 ; gain = 0.000 ; free physical = 107869 ; free virtual = 123268
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.644. For the most accurate timing information please run report_timing.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10950.148 ; gain = 0.000 ; free physical = 107496 ; free virtual = 122895
Ending IncrPlace Task | Checksum: 8e059a58

Time (s): cpu = 00:01:33 ; elapsed = 00:00:57 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107925 ; free virtual = 123324
Phase 11 Incr Placement Change | Checksum: 19c99e589

Time (s): cpu = 00:53:10 ; elapsed = 00:25:41 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107925 ; free virtual = 123324

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 53926a19

Time (s): cpu = 00:54:00 ; elapsed = 00:25:59 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107685 ; free virtual = 123084
Post Restoration Checksum: NetGraph: bfc729d7 NumContArr: d5ce14b9 Constraints: 918db90b Timing: 0

Phase 13 Router Initialization

Phase 13.1 Fix Topology Constraints
Phase 13.1 Fix Topology Constraints | Checksum: 22722f79b

Time (s): cpu = 00:54:04 ; elapsed = 00:26:04 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107594 ; free virtual = 122993

Phase 13.2 Pre Route Cleanup
Phase 13.2 Pre Route Cleanup | Checksum: 174145e6e

Time (s): cpu = 00:54:05 ; elapsed = 00:26:04 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107594 ; free virtual = 122993

Phase 13.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 13.3 Global Clock Net Routing | Checksum: 21242f95c

Time (s): cpu = 00:54:09 ; elapsed = 00:26:09 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107572 ; free virtual = 122971

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 1b8910ba9

Time (s): cpu = 00:54:51 ; elapsed = 00:26:22 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107253 ; free virtual = 122652
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.680 | TNS=-4310.412| WHS=-0.048 | THS=-3.091 |


Phase 13.5 Update Timing for Bus Skew

Phase 13.5.1 Update Timing
Phase 13.5.1 Update Timing | Checksum: 1c77ea960

Time (s): cpu = 00:56:07 ; elapsed = 00:26:43 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107217 ; free virtual = 122616
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.680 | TNS=-4208.702| WHS=N/A    | THS=N/A    |

Phase 13.5 Update Timing for Bus Skew | Checksum: 27e2827b6

Time (s): cpu = 00:56:08 ; elapsed = 00:26:43 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107206 ; free virtual = 122605
Phase 13 Router Initialization | Checksum: 234020f00

Time (s): cpu = 00:56:09 ; elapsed = 00:26:45 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107244 ; free virtual = 122644

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 1f0beb0d9

Time (s): cpu = 00:56:26 ; elapsed = 00:26:55 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107235 ; free virtual = 122634

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      0.83|   64x64|     25.54|     4x4|      0.10|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     2x2|      0.03|   64x64|     11.66|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     4x4|      0.16|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.02|     1x1|      0.01|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	NULL_X58Y165->INT_X64Y318 (NULL_X58Y165->CLEL_R_X64Y318)
	INT_X0Y228->INT_X63Y291 (GTH_QUAD_LEFT_X0Y180->CLEL_R_X63Y291)
	INT_X0Y227->INT_X63Y290 (GTH_QUAD_LEFT_X0Y180->CLEL_R_X63Y290)
	INT_X0Y226->INT_X63Y289 (GTH_QUAD_LEFT_X0Y180->CLEL_R_X63Y289)
	INT_X0Y225->INT_X63Y288 (GTH_QUAD_LEFT_X0Y180->CLEL_R_X63Y288)
SOUTH
	INT_X32Y228->INT_X63Y291 (BRAM_X32Y225->CLEL_R_X63Y291)
	INT_X32Y260->INT_X63Y291 (BRAM_X32Y260->CLEL_R_X63Y291)
	INT_X64Y260->INT_X65Y291 (BRAM_X64Y260->GTH_QUAD_RIGHT_X65Y240)
	INT_X32Y259->INT_X63Y290 (BRAM_X32Y255->CLEL_R_X63Y290)
	INT_X32Y258->INT_X63Y289 (BRAM_X32Y255->CLEL_R_X63Y289)

INFO: [Route 35-448] Estimated routing congestion is level 6 (64x64). Congestion levels of 5 and greater can reduce routability and impact timing closure.

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 42678
 Number of Nodes with overlaps = 6197
 Number of Nodes with overlaps = 1200
 Number of Nodes with overlaps = 398
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.167 | TNS=-5945.772| WHS=-0.002 | THS=-0.003 |

Phase 15.1 Global Iteration 0 | Checksum: 185692d94

Time (s): cpu = 01:05:30 ; elapsed = 00:31:36 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107221 ; free virtual = 122620

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 279
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.902 | TNS=-5640.194| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 18560934f

Time (s): cpu = 01:06:42 ; elapsed = 00:32:36 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107213 ; free virtual = 122612

Phase 15.3 Global Iteration 2
 Number of Nodes with overlaps = 427
 Number of Nodes with overlaps = 192
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.843 | TNS=-5314.565| WHS=N/A    | THS=N/A    |

Phase 15.3 Global Iteration 2 | Checksum: 16e5d820a

Time (s): cpu = 01:08:21 ; elapsed = 00:33:51 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107206 ; free virtual = 122606

Phase 15.4 Global Iteration 3
 Number of Nodes with overlaps = 261
 Number of Nodes with overlaps = 158
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.798 | TNS=-5001.137| WHS=N/A    | THS=N/A    |

Phase 15.4 Global Iteration 3 | Checksum: 1ca178cc2

Time (s): cpu = 01:09:21 ; elapsed = 00:34:39 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107199 ; free virtual = 122598

Phase 15.5 Global Iteration 4
 Number of Nodes with overlaps = 471
 Number of Nodes with overlaps = 156
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.743 | TNS=-4769.326| WHS=N/A    | THS=N/A    |

Phase 15.5 Global Iteration 4 | Checksum: 28ea409dd

Time (s): cpu = 01:11:53 ; elapsed = 00:36:49 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107192 ; free virtual = 122591

Phase 15.6 Global Iteration 5
 Number of Nodes with overlaps = 316
 Number of Nodes with overlaps = 155
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.716 | TNS=-4706.421| WHS=N/A    | THS=N/A    |

Phase 15.6 Global Iteration 5 | Checksum: 14143bc53

Time (s): cpu = 01:13:56 ; elapsed = 00:38:29 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107181 ; free virtual = 122580

Phase 15.7 Global Iteration 6
 Number of Nodes with overlaps = 363
 Number of Nodes with overlaps = 186
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.740 | TNS=-4637.459| WHS=N/A    | THS=N/A    |

Phase 15.7 Global Iteration 6 | Checksum: 173085119

Time (s): cpu = 01:15:33 ; elapsed = 00:39:38 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107180 ; free virtual = 122580
Phase 15 Rip-up And Reroute | Checksum: 173085119

Time (s): cpu = 01:15:33 ; elapsed = 00:39:39 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107180 ; free virtual = 122580

Phase 16 Delay and Skew Optimization

Phase 16.1 TNS Cleanup

Phase 16.1.1 Delay CleanUp

Phase 16.1.1.1 Update Timing
Phase 16.1.1.1 Update Timing | Checksum: 185c31b4f

Time (s): cpu = 01:16:03 ; elapsed = 00:39:49 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107141 ; free virtual = 122541
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.716 | TNS=-4706.421| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0

Phase 16.1.1.2 Update Timing
Phase 16.1.1.2 Update Timing | Checksum: 1ca2c1e8c

Time (s): cpu = 01:16:26 ; elapsed = 00:39:57 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107087 ; free virtual = 122486
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.702 | TNS=-4668.119| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.3 Update Timing
Phase 16.1.1.3 Update Timing | Checksum: 19c7472e7

Time (s): cpu = 01:16:56 ; elapsed = 00:40:06 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107076 ; free virtual = 122475
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.702 | TNS=-4655.816| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.4 Update Timing
Phase 16.1.1.4 Update Timing | Checksum: 130702837

Time (s): cpu = 01:17:25 ; elapsed = 00:40:15 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107062 ; free virtual = 122461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.702 | TNS=-4651.545| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.5 Update Timing
Phase 16.1.1.5 Update Timing | Checksum: c5ffed34

Time (s): cpu = 01:17:58 ; elapsed = 00:40:25 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107049 ; free virtual = 122449
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.702 | TNS=-4644.811| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.6 Update Timing
Phase 16.1.1.6 Update Timing | Checksum: 20c5fd97d

Time (s): cpu = 01:18:30 ; elapsed = 00:40:35 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107039 ; free virtual = 122438
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.702 | TNS=-4641.863| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.7 Update Timing
Phase 16.1.1.7 Update Timing | Checksum: 24052a734

Time (s): cpu = 01:19:02 ; elapsed = 00:40:46 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107025 ; free virtual = 122425
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.702 | TNS=-4653.936| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.8 Update Timing
Phase 16.1.1.8 Update Timing | Checksum: 205cfbb38

Time (s): cpu = 01:19:34 ; elapsed = 00:40:58 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107011 ; free virtual = 122410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.702 | TNS=-4641.863| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.9 Update Timing
Phase 16.1.1.9 Update Timing | Checksum: 2709ff47e

Time (s): cpu = 01:20:06 ; elapsed = 00:41:08 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107006 ; free virtual = 122405
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.702 | TNS=-4635.931| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.10 Update Timing
Phase 16.1.1.10 Update Timing | Checksum: e2093fe0

Time (s): cpu = 01:20:39 ; elapsed = 00:41:19 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 106987 ; free virtual = 122387
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.702 | TNS=-4625.743| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1.1 Delay CleanUp | Checksum: 2c412b62a

Time (s): cpu = 01:20:55 ; elapsed = 00:41:24 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 106999 ; free virtual = 122399
Phase 16.1 TNS Cleanup | Checksum: 2c412b62a

Time (s): cpu = 01:20:56 ; elapsed = 00:41:24 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107000 ; free virtual = 122399

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 2c412b62a

Time (s): cpu = 01:20:56 ; elapsed = 00:41:25 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107000 ; free virtual = 122399
Phase 16 Delay and Skew Optimization | Checksum: 2c412b62a

Time (s): cpu = 01:20:57 ; elapsed = 00:41:25 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107000 ; free virtual = 122399

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 2c785269b

Time (s): cpu = 01:21:20 ; elapsed = 00:41:33 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107042 ; free virtual = 122442
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.702 | TNS=-4618.814| WHS=0.010  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 23517d7d8

Time (s): cpu = 01:21:21 ; elapsed = 00:41:34 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107042 ; free virtual = 122441
Phase 17 Post Hold Fix | Checksum: 23517d7d8

Time (s): cpu = 01:21:21 ; elapsed = 00:41:34 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107042 ; free virtual = 122441

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 2c7ef70e6

Time (s): cpu = 01:22:20 ; elapsed = 00:41:48 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107014 ; free virtual = 122413
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.702 | TNS=-4618.814| WHS=0.010  | THS=0.000  |

Phase 18 Timing Verification | Checksum: 2c7ef70e6

Time (s): cpu = 01:22:21 ; elapsed = 00:41:49 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107020 ; free virtual = 122420

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 44.0772 %
  Global Horizontal Routing Utilization  = 26.6894 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 4x4 Area, Max Cong = 88.1455%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X36Y200 -> INT_X39Y203
   INT_X36Y196 -> INT_X39Y199
South Dir 1x1 Area, Max Cong = 92.891%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X55Y357 -> INT_X55Y357
   INT_X56Y357 -> INT_X56Y357
   INT_X52Y356 -> INT_X52Y356
   INT_X55Y356 -> INT_X55Y356
   INT_X55Y351 -> INT_X55Y351
East Dir 1x1 Area, Max Cong = 80.7692%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 79.8077%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.333333 Sparse Ratio: 0.75
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 1.25
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 19 Route finalize | Checksum: 2c7ef70e6

Time (s): cpu = 01:22:24 ; elapsed = 00:41:51 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107014 ; free virtual = 122413

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 2c7ef70e6

Time (s): cpu = 01:22:24 ; elapsed = 00:41:51 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107011 ; free virtual = 122411

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 2c7ef70e6

Time (s): cpu = 01:22:33 ; elapsed = 00:42:00 . Memory (MB): peak = 10950.148 ; gain = 116.965 ; free physical = 107021 ; free virtual = 122420

Phase 22 Leaf Clock Prog Delay Opt

Phase 22.1 Delay CleanUp

Phase 22.1.1 Update Timing
Phase 22.1.1 Update Timing | Checksum: 290f8179e

Time (s): cpu = 01:24:54 ; elapsed = 00:42:39 . Memory (MB): peak = 11579.793 ; gain = 746.609 ; free physical = 106561 ; free virtual = 121961
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.593 | TNS=-4316.468| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0

Phase 22.1.2 Update Timing
Phase 22.1.2 Update Timing | Checksum: 248751001

Time (s): cpu = 01:25:23 ; elapsed = 00:42:48 . Memory (MB): peak = 11579.793 ; gain = 746.609 ; free physical = 106616 ; free virtual = 122016
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.593 | TNS=-4315.483| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 22.1.3 Update Timing
Phase 22.1.3 Update Timing | Checksum: 223cfe4c2

Time (s): cpu = 01:25:50 ; elapsed = 00:42:57 . Memory (MB): peak = 11579.793 ; gain = 746.609 ; free physical = 106609 ; free virtual = 122009
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.593 | TNS=-4313.736| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 22.1.4 Update Timing
Phase 22.1.4 Update Timing | Checksum: 1b19cb9b4

Time (s): cpu = 01:26:21 ; elapsed = 00:43:06 . Memory (MB): peak = 11579.793 ; gain = 746.609 ; free physical = 106596 ; free virtual = 121996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.593 | TNS=-4311.697| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 22.1.5 Update Timing
Phase 22.1.5 Update Timing | Checksum: 218772d49

Time (s): cpu = 01:26:52 ; elapsed = 00:43:16 . Memory (MB): peak = 11579.793 ; gain = 746.609 ; free physical = 106581 ; free virtual = 121981
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.593 | TNS=-4311.195| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 22.1.6 Update Timing
Phase 22.1.6 Update Timing | Checksum: 2067cb828

Time (s): cpu = 01:27:20 ; elapsed = 00:43:25 . Memory (MB): peak = 11579.793 ; gain = 746.609 ; free physical = 106571 ; free virtual = 121971
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.593 | TNS=-4310.691| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 22.1.7 Update Timing
Phase 22.1.7 Update Timing | Checksum: 1b8407bfa

Time (s): cpu = 01:27:47 ; elapsed = 00:43:34 . Memory (MB): peak = 11579.793 ; gain = 746.609 ; free physical = 106562 ; free virtual = 121962
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.593 | TNS=-4309.995| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 22.1.8 Update Timing
Phase 22.1.8 Update Timing | Checksum: 206f825a1

Time (s): cpu = 01:28:15 ; elapsed = 00:43:43 . Memory (MB): peak = 11579.793 ; gain = 746.609 ; free physical = 106545 ; free virtual = 121945
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.593 | TNS=-4307.608| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 22.1.9 Update Timing
Phase 22.1.9 Update Timing | Checksum: 23bc05dba

Time (s): cpu = 01:28:44 ; elapsed = 00:43:52 . Memory (MB): peak = 11579.793 ; gain = 746.609 ; free physical = 106533 ; free virtual = 121933
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.593 | TNS=-4306.827| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 22.1.10 Update Timing
Phase 22.1.10 Update Timing | Checksum: 267d52769

Time (s): cpu = 01:29:17 ; elapsed = 00:44:04 . Memory (MB): peak = 11579.793 ; gain = 746.609 ; free physical = 106521 ; free virtual = 121921
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.593 | TNS=-4303.353| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 22.1 Delay CleanUp | Checksum: 1eea8dcef

Time (s): cpu = 01:29:28 ; elapsed = 00:44:08 . Memory (MB): peak = 11579.793 ; gain = 746.609 ; free physical = 106553 ; free virtual = 121953

Phase 22.2 Hold Fix Iter

Phase 22.2.1 Update Timing
Phase 22.2.1 Update Timing | Checksum: 24839856d

Time (s): cpu = 01:30:13 ; elapsed = 00:44:23 . Memory (MB): peak = 11579.793 ; gain = 746.609 ; free physical = 106911 ; free virtual = 122311
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.593 | TNS=-4299.389| WHS=0.010  | THS=0.000  |

Phase 22.2 Hold Fix Iter | Checksum: 192ee7831

Time (s): cpu = 01:30:14 ; elapsed = 00:44:24 . Memory (MB): peak = 11579.793 ; gain = 746.609 ; free physical = 106911 ; free virtual = 122311
Phase 22 Leaf Clock Prog Delay Opt | Checksum: 1876d51dc

Time (s): cpu = 01:30:37 ; elapsed = 00:44:32 . Memory (MB): peak = 11579.793 ; gain = 746.609 ; free physical = 107122 ; free virtual = 122522

Phase 23 Depositing Routes
Phase 23 Depositing Routes | Checksum: 1876d51dc

Time (s): cpu = 01:30:45 ; elapsed = 00:44:41 . Memory (MB): peak = 11579.793 ; gain = 746.609 ; free physical = 107147 ; free virtual = 122547

Phase 24 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.587 | TNS=-4139.965| WHS=0.010  | THS=0.000  |

WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 24 Post Router Timing | Checksum: 18c4c49b4

Time (s): cpu = 01:31:40 ; elapsed = 00:44:52 . Memory (MB): peak = 11579.793 ; gain = 746.609 ; free physical = 107092 ; free virtual = 122492
Time taken to check if laguna hold fix is required (in secs): 0

Phase 25 Physical Synthesis in Router

Phase 25.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.587 | TNS=-4139.965 | WHS=0.010 | THS=0.000 |
Phase 25.1 Physical Synthesis Initialization | Checksum: 18c4c49b4

Time (s): cpu = 01:32:03 ; elapsed = 00:45:01 . Memory (MB): peak = 12263.414 ; gain = 1430.230 ; free physical = 106946 ; free virtual = 122346
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 25.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.587 | TNS=-4139.965 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.584. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/lmring_b[1]_5[266].
INFO: [Physopt 32-952] Improved path group WNS = -0.582. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.582. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.582. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[48].
INFO: [Physopt 32-952] Improved path group WNS = -0.581. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/ea1b_reg[6]_0[6].
INFO: [Physopt 32-952] Improved path group WNS = -0.580. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/Q[172].
INFO: [Physopt 32-952] Improved path group WNS = -0.580. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue_reg[1]__0[245].
INFO: [Physopt 32-952] Improved path group WNS = -0.579. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[22].
INFO: [Physopt 32-952] Improved path group WNS = -0.577. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[14].
INFO: [Physopt 32-952] Improved path group WNS = -0.577. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.576. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_2[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.575. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.575. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/ea0d_reg[16]_0[4].
INFO: [Physopt 32-952] Improved path group WNS = -0.575. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[5].mux_top_buf/Q[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.575. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[5].mux_top_buf/mxring_b[5]_29[84].
INFO: [Physopt 32-952] Improved path group WNS = -0.574. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/ex3_reg[63]_0[5].
INFO: [Physopt 32-952] Improved path group WNS = -0.574. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/ea1d_reg[16]_0[16].
INFO: [Physopt 32-952] Improved path group WNS = -0.574. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.573. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[10].
INFO: [Physopt 32-952] Improved path group WNS = -0.573. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/ea0o_reg[63]_0[7].
INFO: [Physopt 32-952] Improved path group WNS = -0.573. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/Q[187].
INFO: [Physopt 32-952] Improved path group WNS = -0.573. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.573. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.573. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.573. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[34].
INFO: [Physopt 32-952] Improved path group WNS = -0.573. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[15].
INFO: [Physopt 32-952] Improved path group WNS = -0.572. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[20].
INFO: [Physopt 32-952] Improved path group WNS = -0.572. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/ea1o_reg[63]_0[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.572. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[13].
INFO: [Physopt 32-952] Improved path group WNS = -0.572. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.571. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/Q[133].
INFO: [Physopt 32-952] Improved path group WNS = -0.571. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[20].
INFO: [Physopt 32-952] Improved path group WNS = -0.571. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/ex2_reg[63]_1[15].
INFO: [Physopt 32-952] Improved path group WNS = -0.571. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/Q[279].
INFO: [Physopt 32-952] Improved path group WNS = -0.571. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.570. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[21].
INFO: [Physopt 32-952] Improved path group WNS = -0.570. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/lmring_b[1]_5[262].
INFO: [Physopt 32-952] Improved path group WNS = -0.569. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/ex2_reg[63]_1[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.569. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[22].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/stage1_ea1b[10].
INFO: [Physopt 32-952] Improved path group WNS = -0.569. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/conf0_reg_n_0_[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.569. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/ea0o_reg[63]_0[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.569. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/Q[45].
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 12849.371 ; gain = 0.000 ; free physical = 106893 ; free virtual = 122293
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[13].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[13]
INFO: [Physopt 32-952] Improved path group WNS = -0.569. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[13].
INFO: [Physopt 32-952] Improved path group WNS = -0.569. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/regv_ear2[166].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/regv_ear2_reg[166]
INFO: [Physopt 32-952] Improved path group WNS = -0.569. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/regv_ear2[166].
INFO: [Physopt 32-952] Improved path group WNS = -0.568. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.568. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.567. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[44].
INFO: [Physopt 32-952] Improved path group WNS = -0.567. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue_reg[1]__0[236].
INFO: [Physopt 32-952] Improved path group WNS = -0.567. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.567. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[58].
INFO: [Physopt 32-952] Improved path group WNS = -0.567. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[15].
INFO: [Physopt 32-952] Improved path group WNS = -0.567. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[9].
INFO: [Physopt 32-952] Improved path group WNS = -0.567. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/ea0o_reg[63]_0[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.566. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[23].
INFO: [Physopt 32-952] Improved path group WNS = -0.566. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/ea0o_reg[63]_0[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.566. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue_reg[1]__0[287].
INFO: [Physopt 32-952] Improved path group WNS = -0.566. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.564. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.564. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.564. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/ex1_reg[63]_0[15].
INFO: [Physopt 32-952] Improved path group WNS = -0.564. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/lmring_b[7]_22[288].
INFO: [Physopt 32-952] Improved path group WNS = -0.564. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[13].
INFO: [Physopt 32-952] Improved path group WNS = -0.564. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.563. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.563. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.563. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.563. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[60].
INFO: [Physopt 32-952] Improved path group WNS = -0.562. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/tx1_reg[63]_0[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.562. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/queue_reg_n_0_[1][304].
INFO: [Physopt 32-952] Improved path group WNS = -0.562. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/Q[158].
INFO: [Physopt 32-952] Improved path group WNS = -0.562. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.562. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.562. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.561. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[29].
INFO: [Physopt 32-952] Improved path group WNS = -0.561. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue_reg[0][341]_0[80].
INFO: [Physopt 32-952] Improved path group WNS = -0.561. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue_reg[1]__0[247].
INFO: [Physopt 32-952] Improved path group WNS = -0.561. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[51].
INFO: [Physopt 32-952] Improved path group WNS = -0.561. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[5].
INFO: [Physopt 32-952] Improved path group WNS = -0.560. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/tx1_reg[63]_0[18].
INFO: [Physopt 32-952] Improved path group WNS = -0.560. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.560. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.560. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.560. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[42].
INFO: [Physopt 32-952] Improved path group WNS = -0.560. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[9].
INFO: [Physopt 32-952] Improved path group WNS = -0.560. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.559. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[53].
INFO: [Physopt 32-952] Improved path group WNS = -0.559. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[49].
INFO: [Physopt 32-952] Improved path group WNS = -0.559. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[35].
INFO: [Physopt 32-952] Improved path group WNS = -0.559. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/Q[157].
INFO: [Physopt 32-952] Improved path group WNS = -0.559. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[18].
INFO: [Physopt 32-952] Improved path group WNS = -0.559. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.558. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.558. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[43].
INFO: [Physopt 32-952] Improved path group WNS = -0.558. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage1_inst/ea1b_reg[6]_0[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.557. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[42].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/Q[3].
INFO: [Physopt 32-952] Improved path group WNS = -0.557. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][341]_0[4].
INFO: [Physopt 32-952] Improved path group WNS = -0.557. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/Q[30].
INFO: [Physopt 32-952] Improved path group WNS = -0.556. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.556. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[19].
INFO: [Common 17-14] Message 'Physopt 32-952' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ea1b_reg[6]_0[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/conf0_reg_n_0_[1].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.556 | TNS=-3997.207 | WHS=0.000 | THS=0.000 |
Phase 25.2 Critical Path Optimization | Checksum: 2a6fb35c2

Time (s): cpu = 01:33:15 ; elapsed = 00:45:37 . Memory (MB): peak = 12849.371 ; gain = 2016.188 ; free physical = 106913 ; free virtual = 122314
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 12849.371 ; gain = 0.000 ; free physical = 106916 ; free virtual = 122317
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.556 | TNS=-3997.207 | WHS=0.000 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 12849.371 ; gain = 0.000 ; free physical = 106916 ; free virtual = 122317
Phase 25 Physical Synthesis in Router | Checksum: b8524d0b

Time (s): cpu = 01:33:18 ; elapsed = 00:45:40 . Memory (MB): peak = 12849.371 ; gain = 2016.188 ; free physical = 107078 ; free virtual = 122478

Phase 26 Route finalize
Phase 26 Route finalize | Checksum: b8524d0b

Time (s): cpu = 01:33:19 ; elapsed = 00:45:41 . Memory (MB): peak = 12849.371 ; gain = 2016.188 ; free physical = 107078 ; free virtual = 122479
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 01:33:19 ; elapsed = 00:45:41 . Memory (MB): peak = 12849.371 ; gain = 2016.188 ; free physical = 107702 ; free virtual = 123103
INFO: [Common 17-83] Releasing license: Implementation
1940 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 01:33:32 ; elapsed = 00:45:51 . Memory (MB): peak = 12849.371 ; gain = 2130.223 ; free physical = 107702 ; free virtual = 123103
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 12849.371 ; gain = 0.000 ; free physical = 107703 ; free virtual = 123104
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 12849.371 ; gain = 0.000 ; free physical = 107602 ; free virtual = 123084
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 12849.371 ; gain = 0.000 ; free physical = 107222 ; free virtual = 123073
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/impl_1/design_2_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 12849.371 ; gain = 0.000 ; free physical = 107579 ; free virtual = 123102
INFO: [runtcl-4] Executing : report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
Command: report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/impl_1/design_2_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 13142.352 ; gain = 292.980 ; free physical = 107563 ; free virtual = 123086
INFO: [runtcl-4] Executing : report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/impl_1/design_2_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:00 ; elapsed = 00:00:17 . Memory (MB): peak = 13142.352 ; gain = 0.000 ; free physical = 106714 ; free virtual = 122237
INFO: [runtcl-4] Executing : report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
Command: report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1952 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:24 ; elapsed = 00:00:37 . Memory (MB): peak = 13240.012 ; gain = 97.660 ; free physical = 106579 ; free virtual = 122114
INFO: [runtcl-4] Executing : report_route_status -file design_2_wrapper_route_status.rpt -pb design_2_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_2_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_2_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_2_wrapper_bus_skew_routed.rpt -pb design_2_wrapper_bus_skew_routed.pb -rpx design_2_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design -directive ExploreWithAggressiveHoldFix
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: ExploreWithAggressiveHoldFix
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 13240.012 ; gain = 0.000 ; free physical = 106531 ; free virtual = 122069

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_register.v:38]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_register.v:38]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_register.v:38]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_register.v:38]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_register.v:38]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_register.v:38]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_register.v:38]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_register.v:38]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_register.v:38]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_register.v:38]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_register.v:38]
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.556 | TNS=-3997.207 | WHS=0.000 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 21cf83e3d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 13240.012 ; gain = 0.000 ; free physical = 106370 ; free virtual = 121907
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.556 | TNS=-3997.207 | WHS=0.000 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ea1b_reg[6]_0[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/conf0_reg_n_0_[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i_2/O_n_7.
INFO: [Physopt 32-952] Improved path group WNS = -0.556. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i___329_i_3_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.556. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ex1_reg[63]_0[43].
INFO: [Physopt 32-952] Improved path group WNS = -0.555. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ex1_reg[63]_0[37].
INFO: [Physopt 32-952] Improved path group WNS = -0.555. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/lmring_b[1]_5[270].
INFO: [Physopt 32-952] Improved path group WNS = -0.555. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/ea0d_reg[16]_0[13].
INFO: [Physopt 32-952] Improved path group WNS = -0.554. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[50].
INFO: [Physopt 32-952] Improved path group WNS = -0.554. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb_reg_n_0_[72].
INFO: [Physopt 32-952] Improved path group WNS = -0.554. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.554. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/stage1_tx2[30].
INFO: [Physopt 32-952] Improved path group WNS = -0.554. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[10].
INFO: [Physopt 32-952] Improved path group WNS = -0.554. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/queue_reg_n_0_[1][205].
INFO: [Physopt 32-952] Improved path group WNS = -0.554. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[8].
INFO: [Physopt 32-952] Improved path group WNS = -0.554. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/ea0o_reg[63]_0[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.554. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[32].
INFO: [Physopt 32-952] Improved path group WNS = -0.554. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[47].
INFO: [Physopt 32-952] Improved path group WNS = -0.553. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_2[4].
INFO: [Physopt 32-952] Improved path group WNS = -0.553. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.553. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/lmring_b[4]_14[108].
INFO: [Physopt 32-952] Improved path group WNS = -0.552. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/ea1d_reg[16]_0[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.552. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.552. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[40].
INFO: [Physopt 32-952] Improved path group WNS = -0.552. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/stage1_tx2[20].
INFO: [Physopt 32-952] Improved path group WNS = -0.552. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[11].
INFO: [Physopt 32-952] Improved path group WNS = -0.552. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[49].
INFO: [Physopt 32-952] Improved path group WNS = -0.551. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_2[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.551. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue_reg[1]__0[170].
INFO: [Physopt 32-952] Improved path group WNS = -0.551. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb_reg_n_0_[330].
INFO: [Physopt 32-952] Improved path group WNS = -0.551. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/ea1dofs_reg[16]_0[6].
INFO: [Physopt 32-952] Improved path group WNS = -0.551. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/Q[163].
INFO: [Physopt 32-952] Improved path group WNS = -0.551. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.551. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/ea1d_reg[16]_0[6].
INFO: [Physopt 32-952] Improved path group WNS = -0.550. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[10].
INFO: [Physopt 32-952] Improved path group WNS = -0.550. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[29].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/Q[188].
INFO: [Physopt 32-952] Improved path group WNS = -0.550. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][341]_0[213].
INFO: [Physopt 32-952] Improved path group WNS = -0.550. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage1_inst/stage1_ea1b[14].
INFO: [Physopt 32-952] Improved path group WNS = -0.550. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue_reg[0][341]_0[56].
INFO: [Physopt 32-952] Improved path group WNS = -0.550. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue_reg[0][341]_0[138].
INFO: [Physopt 32-952] Improved path group WNS = -0.550. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.550. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.550. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[33].
INFO: [Physopt 32-952] Improved path group WNS = -0.549. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_2[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.549. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[9].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/doutb[0].
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 13240.012 ; gain = 0.000 ; free physical = 105784 ; free virtual = 121322
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[24].
INFO: [Physopt 32-710] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128_i_73__3_n_0. Critial path length was reduced through logic transformation on cell design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128_i_73__3_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.549. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128_i_487__3_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.549. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/Q[187].
INFO: [Physopt 32-952] Improved path group WNS = -0.549. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[6].
INFO: [Physopt 32-952] Improved path group WNS = -0.549. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.549. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[57].
INFO: [Physopt 32-952] Improved path group WNS = -0.549. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[50].
INFO: [Physopt 32-952] Improved path group WNS = -0.548. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/tx1_reg[63]_0[8].
INFO: [Physopt 32-952] Improved path group WNS = -0.548. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/lmring_b[1]_5[302].
INFO: [Physopt 32-952] Improved path group WNS = -0.548. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue_reg[1]__0[253].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/doutb[0].
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 13318.137 ; gain = 0.000 ; free physical = 105769 ; free virtual = 121307
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[22].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[22]
INFO: [Physopt 32-952] Improved path group WNS = -0.548. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[22].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/stage1_ea1b[10].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/conf0_reg_n_0_[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/ea1b[10]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/ea1b[10]_i_6_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.548. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/i___3059_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.548. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/ea0d_reg[16]_0[7].
INFO: [Physopt 32-952] Improved path group WNS = -0.548. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/ea1o_reg[63]_0[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.548. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/ea0d_reg[16]_0[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.548. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.547. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.547. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[45].
INFO: [Physopt 32-952] Improved path group WNS = -0.547. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.547. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/queue_reg_n_0_[1][235].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[5].mux_top_buf/Q[11].
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][341]_0[12].  Re-placed instance design_2_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][34]
INFO: [Physopt 32-952] Improved path group WNS = -0.547. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][341]_0[12].
INFO: [Physopt 32-952] Improved path group WNS = -0.547. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/queue_reg[2]__0[286].
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_ful1.  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_ful1_reg
INFO: [Physopt 32-952] Improved path group WNS = -0.547. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_ful1.
INFO: [Physopt 32-952] Improved path group WNS = -0.547. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[43].
INFO: [Physopt 32-952] Improved path group WNS = -0.547. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[17].
INFO: [Physopt 32-952] Improved path group WNS = -0.547. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[9].
INFO: [Physopt 32-952] Improved path group WNS = -0.547. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.547. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.546. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/ex1_reg[63]_0[19].
INFO: [Physopt 32-952] Improved path group WNS = -0.546. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.546. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.546. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/queue_reg_n_0_[1][326].
INFO: [Physopt 32-952] Improved path group WNS = -0.546. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/ea0d_reg[16]_0[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.546. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/stage2_h_ex1_d_csa_s[6].
INFO: [Physopt 32-952] Improved path group WNS = -0.545. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[12].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/doutb[0].
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 13415.797 ; gain = 0.000 ; free physical = 105774 ; free virtual = 121312
INFO: [Physopt 32-663] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_2[5].  Re-placed instance design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[5]
INFO: [Physopt 32-952] Improved path group WNS = -0.545. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_2[5].
INFO: [Physopt 32-952] Improved path group WNS = -0.545. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/ex3_reg[63]_0[40].
INFO: [Physopt 32-952] Improved path group WNS = -0.545. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/mxring_b[2]_26[84].
INFO: [Physopt 32-952] Improved path group WNS = -0.545. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/queue_reg_n_0_[1][48].
INFO: [Physopt 32-952] Improved path group WNS = -0.545. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.545. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.545. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/queue_reg[1]__2[98].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ea1b_reg[6]_0[6].
INFO: [Physopt 32-710] Processed net design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ea1b[6]_i_1_n_0. Critial path length was reduced through logic transformation on cell design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i_0_LOPT_REMAP_7_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.545. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i_2/O_n_6.
INFO: [Physopt 32-952] Improved path group WNS = -0.545. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/fsm/axring_bot_buf/queue_reg[1]__0[286].
INFO: [Physopt 32-952] Improved path group WNS = -0.545. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.545. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[9].
INFO: [Physopt 32-952] Improved path group WNS = -0.545. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.544. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/ex2_reg[63]_1[11].
INFO: [Physopt 32-952] Improved path group WNS = -0.544. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/stage1_tx2[26].
INFO: [Physopt 32-952] Improved path group WNS = -0.544. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[18].
INFO: [Physopt 32-952] Improved path group WNS = -0.544. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/lmring_b[1]_5[126].
INFO: [Physopt 32-952] Improved path group WNS = -0.544. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.544. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[42].
INFO: [Physopt 32-952] Improved path group WNS = -0.544. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[47].
INFO: [Physopt 32-952] Improved path group WNS = -0.544. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.544. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[14].
INFO: [Physopt 32-952] Improved path group WNS = -0.544. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.544. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/tx1_reg[63]_0[26].
INFO: [Physopt 32-952] Improved path group WNS = -0.543. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/doutb[0].
INFO: [Common 17-14] Message 'Physopt 32-952' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/stage1_ea1b[10].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/conf0_reg_n_0_[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/ea1b[10]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/ea1b[10]_i_6_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/i___3059_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/i___3059_i_4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/i___3059_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/stage4_lmea0sfma.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/regv_ear1[139].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/conf0_reg[176]_repN.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/FSM_onehot_cmd_reg[0]_rep__3.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/mxring_b_ful_1_repN.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/lmring_ful1_i_16__0_repN.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/ea0dofs_reg[16]_0[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf0_reg_n_0_[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/Q[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/stage4_fold_reg_3.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/FSM_onehot_cmd_reg[0]_rep__3_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/FSM_onehot_cmd_reg[0]_rep__3.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/mxring_b_ful_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue_reg[1]__0[30].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/qn_reg_n_0_[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/ea1dofs_reg[16]_0[16].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/fsm/axi_busy.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/Q[172].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][341]_0[197].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/Q[158].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_2_clk_wiz_0_0. Processed net: design_2_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][341]_0[183].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.527 | TNS=-3749.953 | WHS=0.000 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 21cf83e3d

Time (s): cpu = 00:05:53 ; elapsed = 00:03:37 . Memory (MB): peak = 13524.797 ; gain = 284.785 ; free physical = 105711 ; free virtual = 121249

Phase 3 Hold Fix Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.527 | TNS=-3749.953 | WHS=0.000 | THS=0.000 |
INFO: [Physopt 32-66] No high hold slack nets found for hold slack optimization.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.527 | TNS=-3749.953 | WHS=0.000 | THS=0.000 |
Phase 3 Hold Fix Optimization | Checksum: 21cf83e3d

Time (s): cpu = 00:05:54 ; elapsed = 00:03:38 . Memory (MB): peak = 13524.797 ; gain = 284.785 ; free physical = 105708 ; free virtual = 121246
INFO: [Physopt 32-715] Performed route finalization on the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 13524.797 ; gain = 0.000 ; free physical = 105706 ; free virtual = 121244
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.527 | TNS=-3749.953 | WHS=0.000 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.029  |        247.254  |            0  |              0  |                   213  |           0  |           1  |  00:03:25  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.000  |          0.000  |           0  |          0  |               0  |           0  |           0  |  00:00:00  |
|  Total                      |          0.000  |          0.000  |           0  |          0  |               0  |           0  |           0  |  00:00:00  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 13524.797 ; gain = 0.000 ; free physical = 105706 ; free virtual = 121244
Ending Physical Synthesis Task | Checksum: 21cf83e3d

Time (s): cpu = 00:05:55 ; elapsed = 00:03:39 . Memory (MB): peak = 13524.797 ; gain = 284.785 ; free physical = 105712 ; free virtual = 121250
INFO: [Common 17-83] Releasing license: Implementation
2132 Infos, 7 Warnings, 11 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:06:08 ; elapsed = 00:03:49 . Memory (MB): peak = 13524.797 ; gain = 284.785 ; free physical = 106286 ; free virtual = 121824
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 13524.797 ; gain = 0.000 ; free physical = 106290 ; free virtual = 121828
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 13524.797 ; gain = 0.000 ; free physical = 106175 ; free virtual = 121795
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 13524.797 ; gain = 0.000 ; free physical = 105804 ; free virtual = 121793
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/impl_1/design_2_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 13524.797 ; gain = 0.000 ; free physical = 106162 ; free virtual = 121822
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file design_2_wrapper_timing_summary_postroute_physopted.rpt -pb design_2_wrapper_timing_summary_postroute_physopted.pb -rpx design_2_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:25 ; elapsed = 00:00:05 . Memory (MB): peak = 13524.797 ; gain = 0.000 ; free physical = 106245 ; free virtual = 121905
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_2_wrapper_bus_skew_postroute_physopted.rpt -pb design_2_wrapper_bus_skew_postroute_physopted.pb -rpx design_2_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force design_2_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s input design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s input design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s input design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s input design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s input design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s input design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s input design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s input design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s input design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s input design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s input design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s input design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s input design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s input design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s input design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s input design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s input design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s input design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s input design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s input design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s input design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s input design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s input design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s input design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s input design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s input design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s input design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s input design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s input design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s input design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s input design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s input design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s__0 input design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s output design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0 output design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s output design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0 output design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s output design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0 output design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s output design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0 output design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s output design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0 output design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s output design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0 output design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s output design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0 output design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s output design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0 output design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s output design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0 output design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s output design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0 output design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s output design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0 output design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s output design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0 output design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s output design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0 output design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s output design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s__0 output design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s output design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s__0 output design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s output design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s__0 output design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0 multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0 multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0 multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0 multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0 multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0 multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0 multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0 multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0 multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0 multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0 multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0 multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0 multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s__0 multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s__0 multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s__0 multiplier stage design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 2 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset, and design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 129 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_2_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
2177 Infos, 137 Warnings, 12 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:26 ; elapsed = 00:00:34 . Memory (MB): peak = 14306.078 ; gain = 781.281 ; free physical = 107103 ; free virtual = 122795
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 10:20:10 2023...
