static int\r\nF_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_5 * V_6 = & V_4 -> V_7 . V_8 . V_6 ;\r\nstruct V_9 * V_10 = V_6 -> V_10 ;\r\nstruct V_11 * V_12 = V_2 -> V_7 . V_13 . V_12 ;\r\nF_2 ( V_10 , 0x002634 , V_2 -> V_7 . V_14 ) ;\r\nif ( F_3 (device, 2000 ,\r\nif (!(nvkm_rd32(device, 0x002634) & 0x00100000))\r\nbreak;\r\n) < 0 ) {\r\nF_4 ( V_6 , L_1 ,\r\nV_2 -> V_7 . V_14 , V_12 -> V_15 ) ;\r\nreturn - V_16 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic T_1\r\nF_5 ( struct V_17 * V_8 )\r\n{\r\nswitch ( V_8 -> V_6 . V_18 ) {\r\ncase V_19 :\r\ncase V_20 :\r\ncase V_21 :\r\ncase V_22 : return 0x0000 ;\r\ncase V_23 : return 0x0210 ;\r\ncase V_24 : return 0x0220 ;\r\ncase V_25 : return 0x0250 ;\r\ncase V_26 : return 0x0260 ;\r\ncase V_27 : return 0x0270 ;\r\ncase V_28 : return 0x0280 ;\r\ncase V_29 : return 0x0290 ;\r\ncase V_30 : return 0x02100270 ;\r\ncase V_31 : return 0x02100290 ;\r\ncase V_32 : return 0x0210 ;\r\ndefault:\r\nF_6 ( 1 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nstatic int\r\nF_7 ( struct V_33 * V_7 ,\r\nstruct V_17 * V_8 , bool V_34 )\r\n{\r\nstruct V_1 * V_2 = V_1 ( V_7 ) ;\r\nstruct V_35 * V_36 = V_2 -> V_7 . V_36 ;\r\nT_1 V_37 = F_5 ( V_8 ) ;\r\nint V_38 ;\r\nV_38 = F_1 ( V_2 ) ;\r\nif ( V_38 && V_34 )\r\nreturn V_38 ;\r\nif ( V_37 ) {\r\nF_8 ( V_36 ) ;\r\nF_9 ( V_36 , ( V_37 & 0xffff ) + 0x00 , 0x00000000 ) ;\r\nF_9 ( V_36 , ( V_37 & 0xffff ) + 0x04 , 0x00000000 ) ;\r\nif ( ( V_37 >>= 16 ) ) {\r\nF_9 ( V_36 , V_37 + 0x00 , 0x00000000 ) ;\r\nF_9 ( V_36 , V_37 + 0x04 , 0x00000000 ) ;\r\n}\r\nF_10 ( V_36 ) ;\r\n}\r\nreturn V_38 ;\r\n}\r\nstatic int\r\nF_11 ( struct V_33 * V_7 ,\r\nstruct V_17 * V_8 )\r\n{\r\nstruct V_1 * V_2 = V_1 ( V_7 ) ;\r\nstruct V_35 * V_36 = V_2 -> V_7 . V_36 ;\r\nT_1 V_37 = F_5 ( V_8 ) ;\r\nif ( V_37 ) {\r\nT_2 V_39 = V_2 -> V_40 [ V_8 -> V_6 . V_18 ] . V_41 . V_37 ;\r\nT_1 V_42 = F_12 ( V_39 ) | 0x00000004 ;\r\nT_1 V_43 = F_13 ( V_39 ) ;\r\nF_8 ( V_36 ) ;\r\nF_9 ( V_36 , ( V_37 & 0xffff ) + 0x00 , V_42 ) ;\r\nF_9 ( V_36 , ( V_37 & 0xffff ) + 0x04 , V_43 ) ;\r\nif ( ( V_37 >>= 16 ) ) {\r\nF_9 ( V_36 , V_37 + 0x00 , V_42 ) ;\r\nF_9 ( V_36 , V_37 + 0x04 , V_43 ) ;\r\n}\r\nF_10 ( V_36 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_14 ( struct V_33 * V_7 ,\r\nstruct V_17 * V_8 )\r\n{\r\nstruct V_1 * V_2 = V_1 ( V_7 ) ;\r\nF_15 ( & V_2 -> V_40 [ V_8 -> V_6 . V_18 ] . V_41 ) ;\r\nF_16 ( & V_2 -> V_40 [ V_8 -> V_6 . V_18 ] . V_36 ) ;\r\n}\r\nstatic int\r\nF_17 ( struct V_33 * V_7 ,\r\nstruct V_17 * V_8 ,\r\nstruct V_44 * V_13 )\r\n{\r\nstruct V_1 * V_2 = V_1 ( V_7 ) ;\r\nint V_40 = V_8 -> V_6 . V_18 ;\r\nint V_38 ;\r\nif ( ! F_5 ( V_8 ) )\r\nreturn 0 ;\r\nV_38 = F_18 ( V_13 , NULL , 0 , & V_2 -> V_40 [ V_40 ] . V_36 ) ;\r\nif ( V_38 )\r\nreturn V_38 ;\r\nreturn F_19 ( V_2 -> V_40 [ V_40 ] . V_36 , V_2 -> V_45 ,\r\nV_46 , & V_2 -> V_40 [ V_40 ] . V_41 ) ;\r\n}\r\nstatic void\r\nF_20 ( struct V_33 * V_7 )\r\n{\r\nstruct V_1 * V_2 = V_1 ( V_7 ) ;\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_9 * V_10 = V_4 -> V_7 . V_8 . V_6 . V_10 ;\r\nT_1 V_47 = V_2 -> V_7 . V_14 * 8 ;\r\nif ( ! F_21 ( & V_2 -> V_48 ) ) {\r\nF_22 ( V_4 , V_2 ) ;\r\nF_23 ( V_10 , 0x800004 + V_47 , 0x00000800 , 0x00000800 ) ;\r\nF_1 ( V_2 ) ;\r\nF_24 ( V_4 , V_2 -> V_49 ) ;\r\n}\r\nF_2 ( V_10 , 0x800000 + V_47 , 0x00000000 ) ;\r\n}\r\nstatic void\r\nF_25 ( struct V_33 * V_7 )\r\n{\r\nstruct V_1 * V_2 = V_1 ( V_7 ) ;\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_9 * V_10 = V_4 -> V_7 . V_8 . V_6 . V_10 ;\r\nT_1 V_39 = V_2 -> V_7 . V_36 -> V_39 >> 12 ;\r\nT_1 V_47 = V_2 -> V_7 . V_14 * 8 ;\r\nF_23 ( V_10 , 0x800004 + V_47 , 0x000f0000 , V_2 -> V_49 << 16 ) ;\r\nF_2 ( V_10 , 0x800000 + V_47 , 0x80000000 | V_39 ) ;\r\nif ( F_21 ( & V_2 -> V_48 ) && ! V_2 -> V_50 ) {\r\nF_26 ( V_4 , V_2 ) ;\r\nF_23 ( V_10 , 0x800004 + V_47 , 0x00000400 , 0x00000400 ) ;\r\nF_24 ( V_4 , V_2 -> V_49 ) ;\r\nF_23 ( V_10 , 0x800004 + V_47 , 0x00000400 , 0x00000400 ) ;\r\n}\r\n}\r\nstatic void *\r\nF_27 ( struct V_33 * V_7 )\r\n{\r\nstruct V_1 * V_2 = V_1 ( V_7 ) ;\r\nF_28 ( NULL , & V_2 -> V_45 , V_2 -> V_51 ) ;\r\nF_16 ( & V_2 -> V_51 ) ;\r\nreturn V_2 ;\r\n}\r\nstatic int\r\nF_29 ( const struct V_52 * V_53 ,\r\nstruct V_3 * V_4 , T_1 * V_54 , T_3 * V_14 ,\r\nT_2 V_45 , T_2 V_55 , T_2 V_56 ,\r\nconst struct V_57 * V_58 ,\r\nstruct V_44 * * V_59 )\r\n{\r\nstruct V_9 * V_10 = V_4 -> V_7 . V_8 . V_6 . V_10 ;\r\nstruct V_1 * V_2 ;\r\nint V_60 = - 1 , V_38 = - V_61 , V_62 , V_63 ;\r\nT_1 V_64 = 0 , V_65 = 0 ;\r\nT_2 V_66 = 0 ;\r\nT_2 V_67 ;\r\nfor ( V_62 = 0 ; V_62 < V_4 -> V_68 ; V_62 ++ ) {\r\nstruct V_17 * V_8 = V_4 -> V_8 [ V_62 ] . V_8 ;\r\nif ( V_8 ) {\r\nT_2 V_69 = F_30 ( V_8 -> V_6 . V_18 ) ;\r\nfor ( V_63 = 0 ; V_53 [ V_63 ] . V_6 ; V_63 ++ ) {\r\nif ( V_53 [ V_63 ] . V_6 & V_69 ) {\r\nV_65 |= V_53 [ V_63 ] . V_8 ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_53 [ V_63 ] . V_6 )\r\ncontinue;\r\nif ( V_60 < 0 && ( * V_54 & V_65 ) )\r\nV_60 = V_4 -> V_8 [ V_62 ] . V_49 ;\r\nif ( V_60 == V_4 -> V_8 [ V_62 ] . V_49 ) {\r\nV_64 |= V_53 [ V_63 ] . V_8 ;\r\nV_66 |= V_53 [ V_63 ] . V_6 ;\r\n}\r\n}\r\n}\r\nif ( ! * V_54 ) {\r\n* V_54 = V_65 ;\r\nreturn F_31 ( V_58 , NULL , 0 , V_59 ) ;\r\n}\r\n* V_54 = V_65 ;\r\nif ( V_60 < 0 )\r\nreturn - V_70 ;\r\n* V_54 = V_64 ;\r\nif ( ! ( V_2 = F_32 ( sizeof( * V_2 ) , V_71 ) ) )\r\nreturn - V_72 ;\r\n* V_59 = & V_2 -> V_7 . V_13 ;\r\nV_2 -> V_4 = V_4 ;\r\nV_2 -> V_49 = V_60 ;\r\nF_33 ( & V_2 -> V_48 ) ;\r\nV_38 = F_34 ( & V_73 , & V_4 -> V_7 ,\r\n0x1000 , 0x1000 , true , V_45 , 0 , V_66 ,\r\n1 , V_4 -> V_74 . V_75 . V_37 , 0x200 ,\r\nV_58 , & V_2 -> V_7 ) ;\r\nif ( V_38 )\r\nreturn V_38 ;\r\n* V_14 = V_2 -> V_7 . V_14 ;\r\nV_38 = F_35 ( V_10 , 0x10000 , 0x1000 , false , NULL , & V_2 -> V_51 ) ;\r\nif ( V_38 )\r\nreturn V_38 ;\r\nF_8 ( V_2 -> V_7 . V_36 ) ;\r\nF_9 ( V_2 -> V_7 . V_36 , 0x0200 , F_12 ( V_2 -> V_51 -> V_39 ) ) ;\r\nF_9 ( V_2 -> V_7 . V_36 , 0x0204 , F_13 ( V_2 -> V_51 -> V_39 ) ) ;\r\nF_9 ( V_2 -> V_7 . V_36 , 0x0208 , 0xffffffff ) ;\r\nF_9 ( V_2 -> V_7 . V_36 , 0x020c , 0x000000ff ) ;\r\nF_10 ( V_2 -> V_7 . V_36 ) ;\r\nV_38 = F_28 ( V_2 -> V_7 . V_45 , & V_2 -> V_45 , V_2 -> V_51 ) ;\r\nif ( V_38 )\r\nreturn V_38 ;\r\nV_67 = V_2 -> V_7 . V_14 * 0x200 ;\r\nV_56 = F_36 ( V_56 / 8 ) ;\r\nF_8 ( V_4 -> V_74 . V_76 ) ;\r\nfor ( V_62 = 0 ; V_62 < 0x200 ; V_62 += 4 )\r\nF_9 ( V_4 -> V_74 . V_76 , V_67 + V_62 , 0x00000000 ) ;\r\nF_10 ( V_4 -> V_74 . V_76 ) ;\r\nV_67 = F_37 ( V_4 -> V_74 . V_76 ) + V_67 ;\r\nF_8 ( V_2 -> V_7 . V_36 ) ;\r\nF_9 ( V_2 -> V_7 . V_36 , 0x08 , F_12 ( V_67 ) ) ;\r\nF_9 ( V_2 -> V_7 . V_36 , 0x0c , F_13 ( V_67 ) ) ;\r\nF_9 ( V_2 -> V_7 . V_36 , 0x10 , 0x0000face ) ;\r\nF_9 ( V_2 -> V_7 . V_36 , 0x30 , 0xfffff902 ) ;\r\nF_9 ( V_2 -> V_7 . V_36 , 0x48 , F_12 ( V_55 ) ) ;\r\nF_9 ( V_2 -> V_7 . V_36 , 0x4c , F_13 ( V_55 ) |\r\n( V_56 << 16 ) ) ;\r\nF_9 ( V_2 -> V_7 . V_36 , 0x84 , 0x20400000 ) ;\r\nF_9 ( V_2 -> V_7 . V_36 , 0x94 , 0x30000001 ) ;\r\nF_9 ( V_2 -> V_7 . V_36 , 0x9c , 0x00000100 ) ;\r\nF_9 ( V_2 -> V_7 . V_36 , 0xac , 0x0000001f ) ;\r\nF_9 ( V_2 -> V_7 . V_36 , 0xe8 , V_2 -> V_7 . V_14 ) ;\r\nF_9 ( V_2 -> V_7 . V_36 , 0xb8 , 0xf8000000 ) ;\r\nF_9 ( V_2 -> V_7 . V_36 , 0xf8 , 0x10003080 ) ;\r\nF_9 ( V_2 -> V_7 . V_36 , 0xfc , 0x10000010 ) ;\r\nF_10 ( V_2 -> V_7 . V_36 ) ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_38 ( struct V_77 * V_7 , const struct V_57 * V_58 ,\r\nvoid * V_78 , T_1 V_79 , struct V_44 * * V_59 )\r\n{\r\nstruct V_44 * V_80 = V_58 -> V_80 ;\r\nunion {\r\nstruct V_81 V_82 ;\r\n} * args = V_78 ;\r\nstruct V_3 * V_4 = V_3 ( V_7 ) ;\r\nint V_38 = - V_61 ;\r\nF_39 ( V_80 , L_2 , V_79 ) ;\r\nif ( ! ( V_38 = F_40 ( V_38 , & V_78 , & V_79 , args -> V_82 , 0 , 0 , false ) ) ) {\r\nF_39 ( V_80 , L_3\r\nL_4 ,\r\nargs -> V_82 . V_83 , args -> V_82 . V_45 , args -> V_82 . V_55 ,\r\nargs -> V_82 . V_56 , args -> V_82 . V_64 ) ;\r\nreturn F_29 ( V_84 , V_4 ,\r\n& args -> V_82 . V_64 ,\r\n& args -> V_82 . V_14 ,\r\nargs -> V_82 . V_45 ,\r\nargs -> V_82 . V_55 ,\r\nargs -> V_82 . V_56 ,\r\nV_58 , V_59 ) ;\r\n}\r\nreturn V_38 ;\r\n}
