-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn_core_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    layer4_out_dout : IN STD_LOGIC_VECTOR (118 downto 0);
    layer4_out_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
    layer4_out_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
    layer4_out_empty_n : IN STD_LOGIC;
    layer4_out_read : OUT STD_LOGIC;
    layer5_out_din : OUT STD_LOGIC_VECTOR (111 downto 0);
    layer5_out_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
    layer5_out_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
    layer5_out_full_n : IN STD_LOGIC;
    layer5_out_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC );
end;


architecture behav of cnn_core_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv9_150 : STD_LOGIC_VECTOR (8 downto 0) := "101010000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010101";
    constant ap_const_lv32_65 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100101";
    constant ap_const_lv32_66 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100110";
    constant ap_const_lv32_76 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110110";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv32_62 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100010";
    constant ap_const_lv32_73 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal internal_ap_ready : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln41_fu_111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal layer4_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal layer5_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln51_fu_192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_reg_426 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln52_fu_198_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln52_reg_431 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln51_1_fu_202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_1_reg_436 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_441 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln51_2_fu_218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_2_reg_446 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_451 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln51_3_fu_234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_3_reg_456 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_461 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln51_4_fu_250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_4_reg_466 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_471 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln51_5_fu_266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_5_reg_476 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_481 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln51_6_fu_282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_6_reg_486 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_491 : STD_LOGIC_VECTOR (13 downto 0);
    signal i_fu_86 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal i_10_fu_117_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_9 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal trunc_ln44_fu_128_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln44_1_fu_132_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln44_2_fu_142_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln44_3_fu_152_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln44_4_fu_162_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln44_5_fu_172_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln44_6_fu_182_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal out_data_fu_298_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_93_fu_312_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_95_fu_326_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_97_fu_340_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln_fu_354_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln52_1_fu_368_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln52_2_fu_382_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln51_2_fu_389_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln51_1_fu_375_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln51_fu_361_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_98_fu_347_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_96_fu_333_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_94_fu_319_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_92_fu_305_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_141 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component cnn_core_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_U : component cnn_core_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => real_start,
        ap_ready => internal_ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_86_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_141)) then
                if ((icmp_ln41_fu_111_p2 = ap_const_lv1_0)) then 
                    i_fu_86 <= i_10_fu_117_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_86 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                icmp_ln51_1_reg_436 <= icmp_ln51_1_fu_202_p2;
                icmp_ln51_2_reg_446 <= icmp_ln51_2_fu_218_p2;
                icmp_ln51_3_reg_456 <= icmp_ln51_3_fu_234_p2;
                icmp_ln51_4_reg_466 <= icmp_ln51_4_fu_250_p2;
                icmp_ln51_5_reg_476 <= icmp_ln51_5_fu_266_p2;
                icmp_ln51_6_reg_486 <= icmp_ln51_6_fu_282_p2;
                icmp_ln51_reg_426 <= icmp_ln51_fu_192_p2;
                tmp_1_reg_441 <= layer4_out_dout(30 downto 17);
                tmp_2_reg_451 <= layer4_out_dout(47 downto 34);
                tmp_3_reg_461 <= layer4_out_dout(64 downto 51);
                tmp_4_reg_471 <= layer4_out_dout(81 downto 68);
                tmp_5_reg_481 <= layer4_out_dout(98 downto 85);
                tmp_6_reg_491 <= layer4_out_dout(115 downto 102);
                trunc_ln52_reg_431 <= trunc_ln52_fu_198_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1, ap_block_state3_pp0_stage0_iter2, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1, ap_block_state3_pp0_stage0_iter2, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1, ap_block_state3_pp0_stage0_iter2, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(layer4_out_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (layer4_out_empty_n = ap_const_logic_0);
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(layer5_out_full_n)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (layer5_out_full_n = ap_const_logic_0);
    end process;


    ap_condition_141_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_141 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln41_fu_111_p2, ap_start_int)
    begin
        if (((icmp_ln41_fu_111_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= internal_ap_ready;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_86, ap_loop_init, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_9 <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_i_9 <= i_fu_86;
        end if; 
    end process;

    i_10_fu_117_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_9) + unsigned(ap_const_lv9_1));
    icmp_ln41_fu_111_p2 <= "1" when (ap_sig_allocacmp_i_9 = ap_const_lv9_150) else "0";
    icmp_ln51_1_fu_202_p2 <= "1" when (signed(trunc_ln44_1_fu_132_p4) > signed(ap_const_lv17_0)) else "0";
    icmp_ln51_2_fu_218_p2 <= "1" when (signed(trunc_ln44_2_fu_142_p4) > signed(ap_const_lv17_0)) else "0";
    icmp_ln51_3_fu_234_p2 <= "1" when (signed(trunc_ln44_3_fu_152_p4) > signed(ap_const_lv17_0)) else "0";
    icmp_ln51_4_fu_250_p2 <= "1" when (signed(trunc_ln44_4_fu_162_p4) > signed(ap_const_lv17_0)) else "0";
    icmp_ln51_5_fu_266_p2 <= "1" when (signed(trunc_ln44_5_fu_172_p4) > signed(ap_const_lv17_0)) else "0";
    icmp_ln51_6_fu_282_p2 <= "1" when (signed(trunc_ln44_6_fu_182_p4) > signed(ap_const_lv17_0)) else "0";
    icmp_ln51_fu_192_p2 <= "1" when (signed(trunc_ln44_fu_128_p1) > signed(ap_const_lv17_0)) else "0";

    layer4_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, layer4_out_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer4_out_blk_n <= layer4_out_empty_n;
        else 
            layer4_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    layer4_out_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer4_out_read <= ap_const_logic_1;
        else 
            layer4_out_read <= ap_const_logic_0;
        end if; 
    end process;


    layer5_out_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, layer5_out_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            layer5_out_blk_n <= layer5_out_full_n;
        else 
            layer5_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer5_out_din <= ((((((select_ln51_2_fu_389_p3 & select_ln51_1_fu_375_p3) & select_ln51_fu_361_p3) & out_data_98_fu_347_p3) & out_data_96_fu_333_p3) & out_data_94_fu_319_p3) & out_data_92_fu_305_p3);

    layer5_out_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            layer5_out_write <= ap_const_logic_1;
        else 
            layer5_out_write <= ap_const_logic_0;
        end if; 
    end process;

    out_data_92_fu_305_p3 <= 
        out_data_fu_298_p3 when (icmp_ln51_reg_426(0) = '1') else 
        ap_const_lv16_0;
    out_data_93_fu_312_p3 <= (tmp_1_reg_441 & ap_const_lv2_0);
    out_data_94_fu_319_p3 <= 
        out_data_93_fu_312_p3 when (icmp_ln51_1_reg_436(0) = '1') else 
        ap_const_lv16_0;
    out_data_95_fu_326_p3 <= (tmp_2_reg_451 & ap_const_lv2_0);
    out_data_96_fu_333_p3 <= 
        out_data_95_fu_326_p3 when (icmp_ln51_2_reg_446(0) = '1') else 
        ap_const_lv16_0;
    out_data_97_fu_340_p3 <= (tmp_3_reg_461 & ap_const_lv2_0);
    out_data_98_fu_347_p3 <= 
        out_data_97_fu_340_p3 when (icmp_ln51_3_reg_456(0) = '1') else 
        ap_const_lv16_0;
    out_data_fu_298_p3 <= (trunc_ln52_reg_431 & ap_const_lv2_0);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    select_ln51_1_fu_375_p3 <= 
        shl_ln52_1_fu_368_p3 when (icmp_ln51_5_reg_476(0) = '1') else 
        ap_const_lv16_0;
    select_ln51_2_fu_389_p3 <= 
        shl_ln52_2_fu_382_p3 when (icmp_ln51_6_reg_486(0) = '1') else 
        ap_const_lv16_0;
    select_ln51_fu_361_p3 <= 
        shl_ln_fu_354_p3 when (icmp_ln51_4_reg_466(0) = '1') else 
        ap_const_lv16_0;
    shl_ln52_1_fu_368_p3 <= (tmp_5_reg_481 & ap_const_lv2_0);
    shl_ln52_2_fu_382_p3 <= (tmp_6_reg_491 & ap_const_lv2_0);
    shl_ln_fu_354_p3 <= (tmp_4_reg_471 & ap_const_lv2_0);
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln44_1_fu_132_p4 <= layer4_out_dout(33 downto 17);
    trunc_ln44_2_fu_142_p4 <= layer4_out_dout(50 downto 34);
    trunc_ln44_3_fu_152_p4 <= layer4_out_dout(67 downto 51);
    trunc_ln44_4_fu_162_p4 <= layer4_out_dout(84 downto 68);
    trunc_ln44_5_fu_172_p4 <= layer4_out_dout(101 downto 85);
    trunc_ln44_6_fu_182_p4 <= layer4_out_dout(118 downto 102);
    trunc_ln44_fu_128_p1 <= layer4_out_dout(17 - 1 downto 0);
    trunc_ln52_fu_198_p1 <= layer4_out_dout(14 - 1 downto 0);
end behav;
