#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x17ec4b0 .scope module, "testALU" "testALU" 2 5;
 .timescale -9 -12;
v0x1898270_0 .net "carryout", 0 0, L_0x18f4a40;  1 drivers
v0x1898330_0 .var "command", 2 0;
v0x1898400_0 .var "operandA", 31 0;
v0x1898500_0 .var "operandB", 31 0;
v0x18985d0_0 .net "overflow", 0 0, L_0x18f6540;  1 drivers
RS_0x7fa0caab4778 .resolv tri, L_0x18f10c0, L_0x18f6850;
v0x18986c0_0 .net8 "result", 31 0, RS_0x7fa0caab4778;  2 drivers
v0x18987b0_0 .net "zero", 0 0, L_0x18f6bf0;  1 drivers
S_0x17ec0d0 .scope module, "alu" "alu" 2 14, 3 145 0, S_0x17ec4b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x18f1d20/d .functor OR 1, L_0x18f4520, L_0x18f4680, C4<0>, C4<0>;
L_0x18f1d20 .delay 1 (40000,40000,40000) L_0x18f1d20/d;
L_0x18f4930/d .functor OR 1, L_0x18f1d20, L_0x18f1d20, C4<0>, C4<0>;
L_0x18f4930 .delay 1 (40000,40000,40000) L_0x18f4930/d;
L_0x18f4a40/d .functor OR 1, L_0x18f57e0, L_0x18f50b0, C4<0>, C4<0>;
L_0x18f4a40 .delay 1 (40000,40000,40000) L_0x18f4a40/d;
L_0x18f6790/d .functor NOT 1, L_0x18f5b20, C4<0>, C4<0>, C4<0>;
L_0x18f6790 .delay 1 (10000,10000,10000) L_0x18f6790/d;
L_0x18f5c80/d .functor NOT 1, L_0x18f6540, C4<0>, C4<0>, C4<0>;
L_0x18f5c80 .delay 1 (10000,10000,10000) L_0x18f5c80/d;
L_0x18f5d80/d .functor AND 1, L_0x18f6790, L_0x18f5ee0, L_0x18f6fc0, C4<1>;
L_0x18f5d80 .delay 1 (60000,60000,60000) L_0x18f5d80/d;
L_0x18f70b0/d .functor NOT 1, L_0x18f5d80, C4<0>, C4<0>, C4<0>;
L_0x18f70b0 .delay 1 (10000,10000,10000) L_0x18f70b0/d;
L_0x18f71c0/d .functor AND 1, L_0x18f7370, L_0x18f5c80, L_0x18f5d80, C4<1>;
L_0x18f71c0 .delay 1 (60000,60000,60000) L_0x18f71c0/d;
L_0x18f6980/d .functor OR 1, L_0x18f6a90, L_0x18f71c0, C4<0>, C4<0>;
L_0x18f6980 .delay 1 (40000,40000,40000) L_0x18f6980/d;
v0x1894e00_0 .net "SLTval", 0 0, L_0x18f71c0;  1 drivers
v0x1894ec0_0 .net *"_s321", 0 0, L_0x18edd50;  1 drivers
v0x1894fa0_0 .net *"_s324", 0 0, L_0x18ec2c0;  1 drivers
v0x1895060_0 .net *"_s327", 0 0, L_0x18ef190;  1 drivers
v0x1895140_0 .net *"_s330", 0 0, L_0x18ef3f0;  1 drivers
v0x1895220_0 .net *"_s333", 0 0, L_0x18ef5e0;  1 drivers
v0x1895300_0 .net *"_s336", 0 0, L_0x18efb40;  1 drivers
v0x18953e0_0 .net *"_s339", 0 0, L_0x18efd60;  1 drivers
v0x18954c0_0 .net *"_s342", 0 0, L_0x18ef360;  1 drivers
v0x1895630_0 .net *"_s345", 0 0, L_0x18f0a60;  1 drivers
v0x1895710_0 .net *"_s348", 0 0, L_0x18f0260;  1 drivers
v0x18957f0_0 .net *"_s351", 0 0, L_0x18f0480;  1 drivers
v0x18958d0_0 .net *"_s354", 0 0, L_0x18f06a0;  1 drivers
v0x18959b0_0 .net *"_s357", 0 0, L_0x18f1340;  1 drivers
v0x1895a90_0 .net *"_s360", 0 0, L_0x18f0c80;  1 drivers
v0x1895b70_0 .net *"_s363", 0 0, L_0x18f0ea0;  1 drivers
v0x1895c50_0 .net *"_s366", 0 0, L_0x18eff80;  1 drivers
v0x1895e00_0 .net *"_s369", 0 0, L_0x18f1db0;  1 drivers
v0x1895ea0_0 .net *"_s372", 0 0, L_0x18f1510;  1 drivers
v0x1895f80_0 .net *"_s375", 0 0, L_0x18f1730;  1 drivers
v0x1896060_0 .net *"_s378", 0 0, L_0x18f1950;  1 drivers
v0x1896140_0 .net *"_s381", 0 0, L_0x18f2680;  1 drivers
v0x1896220_0 .net *"_s384", 0 0, L_0x18f1fd0;  1 drivers
v0x1896300_0 .net *"_s387", 0 0, L_0x18f21f0;  1 drivers
v0x18963e0_0 .net *"_s390", 0 0, L_0x18f2410;  1 drivers
v0x18964c0_0 .net *"_s393", 0 0, L_0x18f2570;  1 drivers
v0x18965a0_0 .net *"_s396", 0 0, L_0x18f28a0;  1 drivers
v0x1896680_0 .net *"_s399", 0 0, L_0x18f2ac0;  1 drivers
v0x1896760_0 .net *"_s402", 0 0, L_0x18f2ce0;  1 drivers
v0x1896840_0 .net *"_s405", 0 0, L_0x18f2e40;  1 drivers
v0x1896920_0 .net *"_s408", 0 0, L_0x18f3120;  1 drivers
v0x1896a00_0 .net *"_s411", 0 0, L_0x18f3340;  1 drivers
v0x1896ae0_0 .net *"_s414", 0 0, L_0x18f4be0;  1 drivers
v0x1895d30_0 .net *"_s420", 0 0, L_0x18f4520;  1 drivers
v0x1896db0_0 .net *"_s422", 0 0, L_0x18f4680;  1 drivers
v0x1896e90_0 .net *"_s424", 0 0, L_0x18f4930;  1 drivers
v0x1896f70_0 .net *"_s429", 0 0, L_0x18f57e0;  1 drivers
v0x1897050_0 .net *"_s431", 0 0, L_0x18f50b0;  1 drivers
v0x1897130_0 .net *"_s440", 0 0, L_0x18f5b20;  1 drivers
v0x1897210_0 .net *"_s444", 0 0, L_0x18f5ee0;  1 drivers
v0x18972f0_0 .net *"_s446", 0 0, L_0x18f6fc0;  1 drivers
v0x18973d0_0 .net *"_s450", 0 0, L_0x18f7370;  1 drivers
v0x18974b0_0 .net *"_s452", 0 0, L_0x18f6980;  1 drivers
v0x1897590_0 .net *"_s455", 0 0, L_0x18f6a90;  1 drivers
v0x1897670_0 .net "carryOut", 32 0, L_0x18f4770;  1 drivers
v0x1897750_0 .net "carryout", 0 0, L_0x18f4a40;  alias, 1 drivers
v0x1897810_0 .net "command", 2 0, v0x1898330_0;  1 drivers
v0x18978f0_0 .net "initialResult", 31 0, L_0x18ee480;  1 drivers
v0x18979d0_0 .net "isSLT", 0 0, L_0x18f5d80;  1 drivers
v0x1897a90_0 .net "isSLTinv", 0 0, L_0x18f70b0;  1 drivers
v0x1897b50_0 .net "isSubtract", 0 0, L_0x18f1d20;  1 drivers
v0x1897bf0_0 .net "operandA", 31 0, v0x1898400_0;  1 drivers
v0x1897cd0_0 .net "operandB", 31 0, v0x1898500_0;  1 drivers
v0x1897db0_0 .net "overflow", 0 0, L_0x18f6540;  alias, 1 drivers
v0x1897e50_0 .net "overflowInv", 0 0, L_0x18f5c80;  1 drivers
v0x1897ef0_0 .net8 "result", 31 0, RS_0x7fa0caab4778;  alias, 2 drivers
v0x1897fe0_0 .net "s2inv", 0 0, L_0x18f6790;  1 drivers
v0x1898080_0 .net "zero", 0 0, L_0x18f6bf0;  alias, 1 drivers
L_0x189b000 .part v0x1898400_0, 0, 1;
L_0x189b160 .part v0x1898500_0, 0, 1;
L_0x189b310 .part L_0x18f4770, 0, 1;
L_0x189b440 .part v0x1898330_0, 0, 1;
L_0x189b4e0 .part v0x1898330_0, 1, 1;
L_0x189b580 .part v0x1898330_0, 2, 1;
L_0x189db30 .part v0x1898400_0, 1, 1;
L_0x189dc90 .part v0x1898500_0, 1, 1;
L_0x189b9e0 .part L_0x18f4770, 1, 1;
L_0x189ded0 .part v0x1898330_0, 0, 1;
L_0x189df70 .part v0x1898330_0, 1, 1;
L_0x189e010 .part v0x1898330_0, 2, 1;
L_0x18a0550 .part v0x1898400_0, 2, 1;
L_0x18a0740 .part v0x1898500_0, 2, 1;
L_0x18a08f0 .part L_0x18f4770, 2, 1;
L_0x18a0a20 .part v0x1898330_0, 0, 1;
L_0x18a0bd0 .part v0x1898330_0, 1, 1;
L_0x18a0c70 .part v0x1898330_0, 2, 1;
L_0x18a30c0 .part v0x1898400_0, 3, 1;
L_0x18a3220 .part v0x1898500_0, 3, 1;
L_0x18a0d10 .part L_0x18f4770, 3, 1;
L_0x18a3510 .part v0x1898330_0, 0, 1;
L_0x18a33d0 .part v0x1898330_0, 1, 1;
L_0x18a3670 .part v0x1898330_0, 2, 1;
L_0x18a5b70 .part v0x1898400_0, 4, 1;
L_0x18a5cd0 .part v0x1898500_0, 4, 1;
L_0x18a3710 .part L_0x18f4770, 4, 1;
L_0x18a5f60 .part v0x1898330_0, 0, 1;
L_0x18a5e80 .part v0x1898330_0, 1, 1;
L_0x18a60f0 .part v0x1898330_0, 2, 1;
L_0x18a86b0 .part v0x1898400_0, 5, 1;
L_0x18a8810 .part v0x1898500_0, 5, 1;
L_0x18a89c0 .part L_0x18f4770, 5, 1;
L_0x18a8a60 .part v0x1898330_0, 0, 1;
L_0x18a0ac0 .part v0x1898330_0, 1, 1;
L_0x18a8c20 .part v0x1898330_0, 2, 1;
L_0x18ab100 .part v0x1898400_0, 6, 1;
L_0x18ab370 .part v0x1898500_0, 6, 1;
L_0x18a8cc0 .part L_0x18f4770, 6, 1;
L_0x18ab770 .part v0x1898330_0, 0, 1;
L_0x18ab630 .part v0x1898330_0, 1, 1;
L_0x18ab6d0 .part v0x1898330_0, 2, 1;
L_0x18add20 .part v0x1898400_0, 7, 1;
L_0x18ade80 .part v0x1898500_0, 7, 1;
L_0x18ab810 .part L_0x18f4770, 7, 1;
L_0x18ab8b0 .part v0x1898330_0, 0, 1;
L_0x18ae030 .part v0x1898330_0, 1, 1;
L_0x18ae0d0 .part v0x1898330_0, 2, 1;
L_0x18b0890 .part v0x1898400_0, 8, 1;
L_0x18b09f0 .part v0x1898500_0, 8, 1;
L_0x18ae2b0 .part L_0x18f4770, 8, 1;
L_0x18ae350 .part v0x1898330_0, 0, 1;
L_0x18b0d50 .part v0x1898330_0, 1, 1;
L_0x18b0df0 .part v0x1898330_0, 2, 1;
L_0x18b3380 .part v0x1898400_0, 9, 1;
L_0x18b34e0 .part v0x1898500_0, 9, 1;
L_0x18b0e90 .part L_0x18f4770, 9, 1;
L_0x18b0f30 .part v0x1898330_0, 0, 1;
L_0x18b3870 .part v0x1898330_0, 1, 1;
L_0x18b3910 .part v0x1898330_0, 2, 1;
L_0x18b5df0 .part v0x1898400_0, 10, 1;
L_0x18b5f50 .part v0x1898500_0, 10, 1;
L_0x18b39b0 .part L_0x18f4770, 10, 1;
L_0x18b3a50 .part v0x1898330_0, 0, 1;
L_0x18b3af0 .part v0x1898330_0, 1, 1;
L_0x18b6100 .part v0x1898330_0, 2, 1;
L_0x18b8a70 .part v0x1898400_0, 11, 1;
L_0x18b8bd0 .part v0x1898500_0, 11, 1;
L_0x18a6250 .part L_0x18f4770, 11, 1;
L_0x18b67a0 .part v0x1898330_0, 0, 1;
L_0x18b6840 .part v0x1898330_0, 1, 1;
L_0x18b8fc0 .part v0x1898330_0, 2, 1;
L_0x18bb490 .part v0x1898400_0, 12, 1;
L_0x18bb5f0 .part v0x1898500_0, 12, 1;
L_0x18b9300 .part L_0x18f4770, 12, 1;
L_0x18b90f0 .part v0x1898330_0, 0, 1;
L_0x18b9190 .part v0x1898330_0, 1, 1;
L_0x18bba10 .part v0x1898330_0, 2, 1;
L_0x18bde70 .part v0x1898400_0, 13, 1;
L_0x18bdfd0 .part v0x1898500_0, 13, 1;
L_0x18bbab0 .part L_0x18f4770, 13, 1;
L_0x18bbb50 .part v0x1898330_0, 0, 1;
L_0x18bbbf0 .part v0x1898330_0, 1, 1;
L_0x18bbc90 .part v0x1898330_0, 2, 1;
L_0x18c0860 .part v0x1898400_0, 14, 1;
L_0x18ab260 .part v0x1898500_0, 14, 1;
L_0x18ab520 .part L_0x18f4770, 14, 1;
L_0x18be180 .part v0x1898330_0, 0, 1;
L_0x18be220 .part v0x1898330_0, 1, 1;
L_0x18be2c0 .part v0x1898330_0, 2, 1;
L_0x18c3490 .part v0x1898400_0, 15, 1;
L_0x18c35f0 .part v0x1898500_0, 15, 1;
L_0x18c0ef0 .part L_0x18f4770, 15, 1;
L_0x18ae1a0 .part v0x1898330_0, 0, 1;
L_0x18c3aa0 .part v0x1898330_0, 1, 1;
L_0x18c3b40 .part v0x1898330_0, 2, 1;
L_0x18c6000 .part v0x1898400_0, 16, 1;
L_0x18c6160 .part v0x1898500_0, 16, 1;
L_0x18c6310 .part L_0x18f4770, 16, 1;
L_0x18c6440 .part v0x1898330_0, 0, 1;
L_0x18c3be0 .part v0x1898330_0, 1, 1;
L_0x18c3c80 .part v0x1898330_0, 2, 1;
L_0x18c8a40 .part v0x1898400_0, 17, 1;
L_0x18c8ba0 .part v0x1898500_0, 17, 1;
L_0x18c64e0 .part L_0x18f4770, 17, 1;
L_0x18c6580 .part v0x1898330_0, 0, 1;
L_0x18c6620 .part v0x1898330_0, 1, 1;
L_0x18c66c0 .part v0x1898330_0, 2, 1;
L_0x18cb4a0 .part v0x1898400_0, 18, 1;
L_0x18cb600 .part v0x1898500_0, 18, 1;
L_0x18c8d50 .part L_0x18f4770, 18, 1;
L_0x18c8df0 .part v0x1898330_0, 0, 1;
L_0x18c8e90 .part v0x1898330_0, 1, 1;
L_0x18c8f30 .part v0x1898330_0, 2, 1;
L_0x18cdeb0 .part v0x1898400_0, 19, 1;
L_0x18ce010 .part v0x1898500_0, 19, 1;
L_0x18cb7b0 .part L_0x18f4770, 19, 1;
L_0x18cb850 .part v0x1898330_0, 0, 1;
L_0x18cb8f0 .part v0x1898330_0, 1, 1;
L_0x18cb990 .part v0x1898330_0, 2, 1;
L_0x18d09d0 .part v0x1898400_0, 20, 1;
L_0x18d0b30 .part v0x1898500_0, 20, 1;
L_0x18ce1c0 .part L_0x18f4770, 20, 1;
L_0x18ce260 .part v0x1898330_0, 0, 1;
L_0x18ce300 .part v0x1898330_0, 1, 1;
L_0x18ce3a0 .part v0x1898330_0, 2, 1;
L_0x18d3850 .part v0x1898400_0, 21, 1;
L_0x18d39b0 .part v0x1898500_0, 21, 1;
L_0x18d3b60 .part L_0x18f4770, 21, 1;
L_0x18d3c00 .part v0x1898330_0, 0, 1;
L_0x18b6300 .part v0x1898330_0, 1, 1;
L_0x18b63a0 .part v0x1898330_0, 2, 1;
L_0x18d62f0 .part v0x1898400_0, 22, 1;
L_0x18d6450 .part v0x1898500_0, 22, 1;
L_0x18d6600 .part L_0x18f4770, 22, 1;
L_0x18d6730 .part v0x1898330_0, 0, 1;
L_0x18d3ca0 .part v0x1898330_0, 1, 1;
L_0x18d3d40 .part v0x1898330_0, 2, 1;
L_0x18d8da0 .part v0x1898400_0, 23, 1;
L_0x18d8f00 .part v0x1898500_0, 23, 1;
L_0x18d67d0 .part L_0x18f4770, 23, 1;
L_0x18d6870 .part v0x1898330_0, 0, 1;
L_0x18d6910 .part v0x1898330_0, 1, 1;
L_0x18d69b0 .part v0x1898330_0, 2, 1;
L_0x18db840 .part v0x1898400_0, 24, 1;
L_0x18db9a0 .part v0x1898500_0, 24, 1;
L_0x18d9590 .part L_0x18f4770, 24, 1;
L_0x18d9140 .part v0x1898330_0, 0, 1;
L_0x18d91e0 .part v0x1898330_0, 1, 1;
L_0x18d9280 .part v0x1898330_0, 2, 1;
L_0x18de220 .part v0x1898400_0, 25, 1;
L_0x18de380 .part v0x1898500_0, 25, 1;
L_0x18dbb50 .part L_0x18f4770, 25, 1;
L_0x18dbbf0 .part v0x1898330_0, 0, 1;
L_0x18dbc90 .part v0x1898330_0, 1, 1;
L_0x18dbd30 .part v0x1898330_0, 2, 1;
L_0x18e0ca0 .part v0x1898400_0, 26, 1;
L_0x18e0e00 .part v0x1898500_0, 26, 1;
L_0x18de530 .part L_0x18f4770, 26, 1;
L_0x18de5d0 .part v0x1898330_0, 0, 1;
L_0x18de670 .part v0x1898330_0, 1, 1;
L_0x18de710 .part v0x1898330_0, 2, 1;
L_0x18e36b0 .part v0x1898400_0, 27, 1;
L_0x18e3810 .part v0x1898500_0, 27, 1;
L_0x18e0fb0 .part L_0x18f4770, 27, 1;
L_0x18e1050 .part v0x1898330_0, 0, 1;
L_0x18e10f0 .part v0x1898330_0, 1, 1;
L_0x18e1190 .part v0x1898330_0, 2, 1;
L_0x18e60f0 .part v0x1898400_0, 28, 1;
L_0x18e6250 .part v0x1898500_0, 28, 1;
L_0x18e6400 .part L_0x18f4770, 28, 1;
L_0x18e6530 .part v0x1898330_0, 0, 1;
L_0x18e39c0 .part v0x1898330_0, 1, 1;
L_0x18e3a60 .part v0x1898330_0, 2, 1;
L_0x18e8b60 .part v0x1898400_0, 29, 1;
L_0x18e8cc0 .part v0x1898500_0, 29, 1;
L_0x18e65d0 .part L_0x18f4770, 29, 1;
L_0x18e6670 .part v0x1898330_0, 0, 1;
L_0x18e6710 .part v0x1898330_0, 1, 1;
L_0x18e67b0 .part v0x1898330_0, 2, 1;
L_0x18eb5b0 .part v0x1898400_0, 30, 1;
L_0x18c09c0 .part v0x1898500_0, 30, 1;
L_0x18c0ce0 .part L_0x18f4770, 30, 1;
L_0x18c0e10 .part v0x1898330_0, 0, 1;
L_0x18e8e70 .part v0x1898330_0, 1, 1;
L_0x18e8f10 .part v0x1898330_0, 2, 1;
LS_0x18ee480_0_0 .concat8 [ 1 1 1 1], L_0x189ac10, L_0x189d740, L_0x18a0160, L_0x18a2cd0;
LS_0x18ee480_0_4 .concat8 [ 1 1 1 1], L_0x18a5780, L_0x18a82c0, L_0x18aad10, L_0x18ad930;
LS_0x18ee480_0_8 .concat8 [ 1 1 1 1], L_0x18b04a0, L_0x18b2f90, L_0x18b5a00, L_0x18b8680;
LS_0x18ee480_0_12 .concat8 [ 1 1 1 1], L_0x18bb0a0, L_0x18bda80, L_0x18c0470, L_0x18c30a0;
LS_0x18ee480_0_16 .concat8 [ 1 1 1 1], L_0x18c5c10, L_0x18c8650, L_0x18cb0b0, L_0x18cdac0;
LS_0x18ee480_0_20 .concat8 [ 1 1 1 1], L_0x18d05e0, L_0x18d3460, L_0x18d5f00, L_0x18d89b0;
LS_0x18ee480_0_24 .concat8 [ 1 1 1 1], L_0x18db450, L_0x18dded0, L_0x18e08b0, L_0x18e32c0;
LS_0x18ee480_0_28 .concat8 [ 1 1 1 1], L_0x18e5d00, L_0x18e8770, L_0x18eb1c0, L_0x18ee090;
LS_0x18ee480_1_0 .concat8 [ 4 4 4 4], LS_0x18ee480_0_0, LS_0x18ee480_0_4, LS_0x18ee480_0_8, LS_0x18ee480_0_12;
LS_0x18ee480_1_4 .concat8 [ 4 4 4 4], LS_0x18ee480_0_16, LS_0x18ee480_0_20, LS_0x18ee480_0_24, LS_0x18ee480_0_28;
L_0x18ee480 .concat8 [ 16 16 0 0], LS_0x18ee480_1_0, LS_0x18ee480_1_4;
L_0x18ef0a0 .part v0x1898400_0, 31, 1;
L_0x18ebf30 .part v0x1898500_0, 31, 1;
L_0x18ec0e0 .part L_0x18f4770, 31, 1;
L_0x18c0f90 .part v0x1898330_0, 0, 1;
L_0x18c1030 .part v0x1898330_0, 1, 1;
L_0x18c10d0 .part v0x1898330_0, 2, 1;
L_0x18ec180 .part L_0x18ee480, 0, 1;
L_0x18ec3d0 .part L_0x18ee480, 1, 1;
L_0x18ef200 .part L_0x18ee480, 2, 1;
L_0x18ef4f0 .part L_0x18ee480, 3, 1;
L_0x18f0170 .part L_0x18ee480, 4, 1;
L_0x18efc00 .part L_0x18ee480, 5, 1;
L_0x18efe20 .part L_0x18ee480, 6, 1;
L_0x18f09c0 .part L_0x18ee480, 7, 1;
L_0x18f0b20 .part L_0x18ee480, 8, 1;
L_0x18f0320 .part L_0x18ee480, 9, 1;
L_0x18f0540 .part L_0x18ee480, 10, 1;
L_0x18f0760 .part L_0x18ee480, 11, 1;
L_0x18f13b0 .part L_0x18ee480, 12, 1;
L_0x18f0d40 .part L_0x18ee480, 13, 1;
L_0x18f0f60 .part L_0x18ee480, 14, 1;
L_0x18f08b0 .part L_0x18ee480, 15, 1;
L_0x18f1e70 .part L_0x18ee480, 16, 1;
L_0x18f15d0 .part L_0x18ee480, 17, 1;
L_0x18f17f0 .part L_0x18ee480, 18, 1;
L_0x18f1a10 .part L_0x18ee480, 19, 1;
L_0x18f2740 .part L_0x18ee480, 20, 1;
L_0x18f2090 .part L_0x18ee480, 21, 1;
L_0x18f22b0 .part L_0x18ee480, 22, 1;
L_0x18f24d0 .part L_0x18ee480, 23, 1;
L_0x18f2fc0 .part L_0x18ee480, 24, 1;
L_0x18f2960 .part L_0x18ee480, 25, 1;
L_0x18f2b80 .part L_0x18ee480, 26, 1;
L_0x18f2da0 .part L_0x18ee480, 27, 1;
L_0x18f3860 .part L_0x18ee480, 28, 1;
L_0x18f31e0 .part L_0x18ee480, 29, 1;
L_0x18f3400 .part L_0x18ee480, 30, 1;
LS_0x18f10c0_0_0 .concat8 [ 1 1 1 1], L_0x18edd50, L_0x18ec2c0, L_0x18ef190, L_0x18ef3f0;
LS_0x18f10c0_0_4 .concat8 [ 1 1 1 1], L_0x18ef5e0, L_0x18efb40, L_0x18efd60, L_0x18ef360;
LS_0x18f10c0_0_8 .concat8 [ 1 1 1 1], L_0x18f0a60, L_0x18f0260, L_0x18f0480, L_0x18f06a0;
LS_0x18f10c0_0_12 .concat8 [ 1 1 1 1], L_0x18f1340, L_0x18f0c80, L_0x18f0ea0, L_0x18eff80;
LS_0x18f10c0_0_16 .concat8 [ 1 1 1 1], L_0x18f1db0, L_0x18f1510, L_0x18f1730, L_0x18f1950;
LS_0x18f10c0_0_20 .concat8 [ 1 1 1 1], L_0x18f2680, L_0x18f1fd0, L_0x18f21f0, L_0x18f2410;
LS_0x18f10c0_0_24 .concat8 [ 1 1 1 1], L_0x18f2570, L_0x18f28a0, L_0x18f2ac0, L_0x18f2ce0;
LS_0x18f10c0_0_28 .concat8 [ 1 1 1 1], L_0x18f2e40, L_0x18f3120, L_0x18f3340, L_0x18f4be0;
LS_0x18f10c0_1_0 .concat8 [ 4 4 4 4], LS_0x18f10c0_0_0, LS_0x18f10c0_0_4, LS_0x18f10c0_0_8, LS_0x18f10c0_0_12;
LS_0x18f10c0_1_4 .concat8 [ 4 4 4 4], LS_0x18f10c0_0_16, LS_0x18f10c0_0_20, LS_0x18f10c0_0_24, LS_0x18f10c0_0_28;
L_0x18f10c0 .concat8 [ 16 16 0 0], LS_0x18f10c0_1_0, LS_0x18f10c0_1_4;
L_0x18f1bc0 .part L_0x18ee480, 31, 1;
L_0x18f4520 .part v0x1898330_0, 0, 1;
L_0x18f4680 .part v0x1898330_0, 0, 1;
LS_0x18f4770_0_0 .concat8 [ 1 1 1 1], L_0x18f4930, L_0x18996a0, L_0x189c3d0, L_0x189ed10;
LS_0x18f4770_0_4 .concat8 [ 1 1 1 1], L_0x18a18f0, L_0x18a4370, L_0x18a6ee0, L_0x18a9930;
LS_0x18f4770_0_8 .concat8 [ 1 1 1 1], L_0x18ac500, L_0x18af0f0, L_0x18b1b50, L_0x18b4650;
LS_0x18f4770_0_12 .concat8 [ 1 1 1 1], L_0x18b7250, L_0x18b9cf0, L_0x18bc710, L_0x18bf020;
LS_0x18f4770_0_16 .concat8 [ 1 1 1 1], L_0x18c1cc0, L_0x18c4830, L_0x18c7200, L_0x18c9c60;
LS_0x18f4770_0_20 .concat8 [ 1 1 1 1], L_0x18cc6e0, L_0x18cf190, L_0x18d2030, L_0x18d4a60;
LS_0x18f4770_0_24 .concat8 [ 1 1 1 1], L_0x18d7510, L_0x18d9f80, L_0x18dc9a0, L_0x18df430;
LS_0x18f4770_0_28 .concat8 [ 1 1 1 1], L_0x18e1eb0, L_0x18e48f0, L_0x18e7310, L_0x18e9db0;
LS_0x18f4770_0_32 .concat8 [ 1 0 0 0], L_0x18ecc40;
LS_0x18f4770_1_0 .concat8 [ 4 4 4 4], LS_0x18f4770_0_0, LS_0x18f4770_0_4, LS_0x18f4770_0_8, LS_0x18f4770_0_12;
LS_0x18f4770_1_4 .concat8 [ 4 4 4 4], LS_0x18f4770_0_16, LS_0x18f4770_0_20, LS_0x18f4770_0_24, LS_0x18f4770_0_28;
LS_0x18f4770_1_8 .concat8 [ 1 0 0 0], LS_0x18f4770_0_32;
L_0x18f4770 .concat8 [ 16 16 1 0], LS_0x18f4770_1_0, LS_0x18f4770_1_4, LS_0x18f4770_1_8;
L_0x18f57e0 .part L_0x18f4770, 32, 1;
L_0x18f50b0 .part L_0x18f4770, 32, 1;
L_0x18f66f0 .part v0x1898400_0, 31, 1;
L_0x18f5940 .part v0x1898500_0, 31, 1;
L_0x18f5a30 .part L_0x18ee480, 31, 1;
L_0x18f5b20 .part v0x1898330_0, 2, 1;
L_0x18f5ee0 .part v0x1898330_0, 0, 1;
L_0x18f6fc0 .part v0x1898330_0, 1, 1;
L_0x18f7370 .part L_0x18ee480, 31, 1;
L_0x18f6850 .part/pv L_0x18f6980, 0, 1, 32;
L_0x18f6a90 .part L_0x18ee480, 0, 1;
S_0x17daba0 .scope generate, "genblk1[0]" "genblk1[0]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x17dfca0 .param/l "i" 0 3 165, +C4<00>;
S_0x17da7c0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x17daba0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18988a0/d .functor AND 1, L_0x189b000, L_0x189b160, C4<1>, C4<1>;
L_0x18988a0 .delay 1 (40000,40000,40000) L_0x18988a0/d;
L_0x1898a00/d .functor NAND 1, L_0x189b000, L_0x189b160, C4<1>, C4<1>;
L_0x1898a00 .delay 1 (20000,20000,20000) L_0x1898a00/d;
L_0x1898b60/d .functor OR 1, L_0x189b000, L_0x189b160, C4<0>, C4<0>;
L_0x1898b60 .delay 1 (40000,40000,40000) L_0x1898b60/d;
L_0x1898d50/d .functor NOR 1, L_0x189b000, L_0x189b160, C4<0>, C4<0>;
L_0x1898d50 .delay 1 (20000,20000,20000) L_0x1898d50/d;
L_0x1898e10/d .functor XOR 1, L_0x189b000, L_0x189b160, C4<0>, C4<0>;
L_0x1898e10 .delay 1 (40000,40000,40000) L_0x1898e10/d;
L_0x18998a0/d .functor NOT 1, L_0x189b440, C4<0>, C4<0>, C4<0>;
L_0x18998a0 .delay 1 (10000,10000,10000) L_0x18998a0/d;
L_0x1899a40/d .functor NOT 1, L_0x189b4e0, C4<0>, C4<0>, C4<0>;
L_0x1899a40 .delay 1 (10000,10000,10000) L_0x1899a40/d;
L_0x1899b00/d .functor NOT 1, L_0x189b580, C4<0>, C4<0>, C4<0>;
L_0x1899b00 .delay 1 (10000,10000,10000) L_0x1899b00/d;
L_0x1899cb0/d .functor AND 1, L_0x18991e0, L_0x18998a0, L_0x1899a40, L_0x1899b00;
L_0x1899cb0 .delay 1 (80000,80000,80000) L_0x1899cb0/d;
L_0x1899e60/d .functor AND 1, L_0x18991e0, L_0x189b440, L_0x1899a40, L_0x1899b00;
L_0x1899e60 .delay 1 (80000,80000,80000) L_0x1899e60/d;
L_0x189a070/d .functor AND 1, L_0x1898e10, L_0x18998a0, L_0x189b4e0, L_0x1899b00;
L_0x189a070 .delay 1 (80000,80000,80000) L_0x189a070/d;
L_0x189a250/d .functor AND 1, L_0x18991e0, L_0x189b440, L_0x189b4e0, L_0x1899b00;
L_0x189a250 .delay 1 (80000,80000,80000) L_0x189a250/d;
L_0x189a420/d .functor AND 1, L_0x18988a0, L_0x18998a0, L_0x1899a40, L_0x189b580;
L_0x189a420 .delay 1 (80000,80000,80000) L_0x189a420/d;
L_0x189a630/d .functor AND 1, L_0x1898a00, L_0x189b440, L_0x1899a40, L_0x189b580;
L_0x189a630 .delay 1 (80000,80000,80000) L_0x189a630/d;
L_0x189a3b0/d .functor AND 1, L_0x1898d50, L_0x18998a0, L_0x189b4e0, L_0x189b580;
L_0x189a3b0 .delay 1 (80000,80000,80000) L_0x189a3b0/d;
L_0x189aa40/d .functor AND 1, L_0x1898b60, L_0x189b440, L_0x189b4e0, L_0x189b580;
L_0x189aa40 .delay 1 (80000,80000,80000) L_0x189aa40/d;
L_0x189ac10/0/0 .functor OR 1, L_0x1899cb0, L_0x1899e60, L_0x189a070, L_0x189a420;
L_0x189ac10/0/4 .functor OR 1, L_0x189a630, L_0x189a3b0, L_0x189aa40, L_0x189a250;
L_0x189ac10/d .functor OR 1, L_0x189ac10/0/0, L_0x189ac10/0/4, C4<0>, C4<0>;
L_0x189ac10 .delay 1 (160000,160000,160000) L_0x189ac10/d;
v0x183d990_0 .net "a", 0 0, L_0x189b000;  1 drivers
v0x183da50_0 .net "addSub", 0 0, L_0x18991e0;  1 drivers
v0x183db20_0 .net "andRes", 0 0, L_0x18988a0;  1 drivers
v0x183dbf0_0 .net "b", 0 0, L_0x189b160;  1 drivers
v0x183dcc0_0 .net "carryIn", 0 0, L_0x189b310;  1 drivers
v0x183dd60_0 .net "carryOut", 0 0, L_0x18996a0;  1 drivers
v0x183de30_0 .net "initialResult", 0 0, L_0x189ac10;  1 drivers
v0x183ded0_0 .net "isAdd", 0 0, L_0x1899cb0;  1 drivers
v0x183df70_0 .net "isAnd", 0 0, L_0x189a420;  1 drivers
v0x183e0a0_0 .net "isNand", 0 0, L_0x189a630;  1 drivers
v0x183e140_0 .net "isNor", 0 0, L_0x189a3b0;  1 drivers
v0x183e1e0_0 .net "isOr", 0 0, L_0x189aa40;  1 drivers
v0x183e2a0_0 .net "isSLT", 0 0, L_0x189a250;  1 drivers
v0x183e360_0 .net "isSub", 0 0, L_0x1899e60;  1 drivers
v0x183e420_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x183e4f0_0 .net "isXor", 0 0, L_0x189a070;  1 drivers
v0x183e590_0 .net "nandRes", 0 0, L_0x1898a00;  1 drivers
v0x183e740_0 .net "norRes", 0 0, L_0x1898d50;  1 drivers
v0x183e7e0_0 .net "orRes", 0 0, L_0x1898b60;  1 drivers
v0x183e880_0 .net "s0", 0 0, L_0x189b440;  1 drivers
v0x183e920_0 .net "s0inv", 0 0, L_0x18998a0;  1 drivers
v0x183e9e0_0 .net "s1", 0 0, L_0x189b4e0;  1 drivers
v0x183eaa0_0 .net "s1inv", 0 0, L_0x1899a40;  1 drivers
v0x183eb60_0 .net "s2", 0 0, L_0x189b580;  1 drivers
v0x183ec20_0 .net "s2inv", 0 0, L_0x1899b00;  1 drivers
v0x183ece0_0 .net "xorRes", 0 0, L_0x1898e10;  1 drivers
S_0x17d4e80 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x17da7c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1898f70/d .functor XOR 1, L_0x189b160, L_0x18f1d20, C4<0>, C4<0>;
L_0x1898f70 .delay 1 (40000,40000,40000) L_0x1898f70/d;
L_0x1899030/d .functor XOR 1, L_0x189b000, L_0x1898f70, C4<0>, C4<0>;
L_0x1899030 .delay 1 (40000,40000,40000) L_0x1899030/d;
L_0x18991e0/d .functor XOR 1, L_0x1899030, L_0x189b310, C4<0>, C4<0>;
L_0x18991e0 .delay 1 (40000,40000,40000) L_0x18991e0/d;
L_0x18993e0/d .functor AND 1, L_0x189b000, L_0x1898f70, C4<1>, C4<1>;
L_0x18993e0 .delay 1 (40000,40000,40000) L_0x18993e0/d;
L_0x1898bd0/d .functor AND 1, L_0x1899030, L_0x189b310, C4<1>, C4<1>;
L_0x1898bd0 .delay 1 (40000,40000,40000) L_0x1898bd0/d;
L_0x18996a0/d .functor OR 1, L_0x18993e0, L_0x1898bd0, C4<0>, C4<0>;
L_0x18996a0 .delay 1 (40000,40000,40000) L_0x18996a0/d;
v0x17aad20_0 .net "AandB", 0 0, L_0x18993e0;  1 drivers
v0x183d0e0_0 .net "BxorSub", 0 0, L_0x1898f70;  1 drivers
v0x183d1a0_0 .net "a", 0 0, L_0x189b000;  alias, 1 drivers
v0x183d270_0 .net "b", 0 0, L_0x189b160;  alias, 1 drivers
v0x183d330_0 .net "carryin", 0 0, L_0x189b310;  alias, 1 drivers
v0x183d440_0 .net "carryout", 0 0, L_0x18996a0;  alias, 1 drivers
v0x183d500_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x183d5c0_0 .net "res", 0 0, L_0x18991e0;  alias, 1 drivers
v0x183d680_0 .net "xAorB", 0 0, L_0x1899030;  1 drivers
v0x183d7d0_0 .net "xAorBandCin", 0 0, L_0x1898bd0;  1 drivers
S_0x183eec0 .scope generate, "genblk1[1]" "genblk1[1]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x183f080 .param/l "i" 0 3 165, +C4<01>;
S_0x183f140 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x183eec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x189b6b0/d .functor AND 1, L_0x189db30, L_0x189dc90, C4<1>, C4<1>;
L_0x189b6b0 .delay 1 (40000,40000,40000) L_0x189b6b0/d;
L_0x189b7c0/d .functor NAND 1, L_0x189db30, L_0x189dc90, C4<1>, C4<1>;
L_0x189b7c0 .delay 1 (20000,20000,20000) L_0x189b7c0/d;
L_0x189b920/d .functor OR 1, L_0x189db30, L_0x189dc90, C4<0>, C4<0>;
L_0x189b920 .delay 1 (40000,40000,40000) L_0x189b920/d;
L_0x189bab0/d .functor NOR 1, L_0x189db30, L_0x189dc90, C4<0>, C4<0>;
L_0x189bab0 .delay 1 (20000,20000,20000) L_0x189bab0/d;
L_0x189bb70/d .functor XOR 1, L_0x189db30, L_0x189dc90, C4<0>, C4<0>;
L_0x189bb70 .delay 1 (40000,40000,40000) L_0x189bb70/d;
L_0x189c5d0/d .functor NOT 1, L_0x189ded0, C4<0>, C4<0>, C4<0>;
L_0x189c5d0 .delay 1 (10000,10000,10000) L_0x189c5d0/d;
L_0x189c730/d .functor NOT 1, L_0x189df70, C4<0>, C4<0>, C4<0>;
L_0x189c730 .delay 1 (10000,10000,10000) L_0x189c730/d;
L_0x189c7f0/d .functor NOT 1, L_0x189e010, C4<0>, C4<0>, C4<0>;
L_0x189c7f0 .delay 1 (10000,10000,10000) L_0x189c7f0/d;
L_0x189c9a0/d .functor AND 1, L_0x189bef0, L_0x189c5d0, L_0x189c730, L_0x189c7f0;
L_0x189c9a0 .delay 1 (80000,80000,80000) L_0x189c9a0/d;
L_0x189cb50/d .functor AND 1, L_0x189bef0, L_0x189ded0, L_0x189c730, L_0x189c7f0;
L_0x189cb50 .delay 1 (80000,80000,80000) L_0x189cb50/d;
L_0x189cd00/d .functor AND 1, L_0x189bb70, L_0x189c5d0, L_0x189df70, L_0x189c7f0;
L_0x189cd00 .delay 1 (80000,80000,80000) L_0x189cd00/d;
L_0x189a820/d .functor AND 1, L_0x189bef0, L_0x189ded0, L_0x189df70, L_0x189c7f0;
L_0x189a820 .delay 1 (80000,80000,80000) L_0x189a820/d;
L_0x189cfb0/d .functor AND 1, L_0x189b6b0, L_0x189c5d0, L_0x189c730, L_0x189e010;
L_0x189cfb0 .delay 1 (80000,80000,80000) L_0x189cfb0/d;
L_0x189d210/d .functor AND 1, L_0x189b7c0, L_0x189ded0, L_0x189c730, L_0x189e010;
L_0x189d210 .delay 1 (80000,80000,80000) L_0x189d210/d;
L_0x189cf40/d .functor AND 1, L_0x189bab0, L_0x189c5d0, L_0x189df70, L_0x189e010;
L_0x189cf40 .delay 1 (80000,80000,80000) L_0x189cf40/d;
L_0x189d5a0/d .functor AND 1, L_0x189b920, L_0x189ded0, L_0x189df70, L_0x189e010;
L_0x189d5a0 .delay 1 (80000,80000,80000) L_0x189d5a0/d;
L_0x189d740/0/0 .functor OR 1, L_0x189c9a0, L_0x189cb50, L_0x189cd00, L_0x189cfb0;
L_0x189d740/0/4 .functor OR 1, L_0x189d210, L_0x189cf40, L_0x189d5a0, L_0x189a820;
L_0x189d740/d .functor OR 1, L_0x189d740/0/0, L_0x189d740/0/4, C4<0>, C4<0>;
L_0x189d740 .delay 1 (160000,160000,160000) L_0x189d740/d;
v0x1840090_0 .net "a", 0 0, L_0x189db30;  1 drivers
v0x1840150_0 .net "addSub", 0 0, L_0x189bef0;  1 drivers
v0x18401f0_0 .net "andRes", 0 0, L_0x189b6b0;  1 drivers
v0x18402c0_0 .net "b", 0 0, L_0x189dc90;  1 drivers
v0x1840390_0 .net "carryIn", 0 0, L_0x189b9e0;  1 drivers
v0x1840430_0 .net "carryOut", 0 0, L_0x189c3d0;  1 drivers
v0x1840500_0 .net "initialResult", 0 0, L_0x189d740;  1 drivers
v0x18405a0_0 .net "isAdd", 0 0, L_0x189c9a0;  1 drivers
v0x1840640_0 .net "isAnd", 0 0, L_0x189cfb0;  1 drivers
v0x1840770_0 .net "isNand", 0 0, L_0x189d210;  1 drivers
v0x1840810_0 .net "isNor", 0 0, L_0x189cf40;  1 drivers
v0x18408b0_0 .net "isOr", 0 0, L_0x189d5a0;  1 drivers
v0x1840970_0 .net "isSLT", 0 0, L_0x189a820;  1 drivers
v0x1840a30_0 .net "isSub", 0 0, L_0x189cb50;  1 drivers
v0x1840af0_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1840b90_0 .net "isXor", 0 0, L_0x189cd00;  1 drivers
v0x1840c50_0 .net "nandRes", 0 0, L_0x189b7c0;  1 drivers
v0x1840e00_0 .net "norRes", 0 0, L_0x189bab0;  1 drivers
v0x1840ea0_0 .net "orRes", 0 0, L_0x189b920;  1 drivers
v0x1840f40_0 .net "s0", 0 0, L_0x189ded0;  1 drivers
v0x1840fe0_0 .net "s0inv", 0 0, L_0x189c5d0;  1 drivers
v0x18410a0_0 .net "s1", 0 0, L_0x189df70;  1 drivers
v0x1841160_0 .net "s1inv", 0 0, L_0x189c730;  1 drivers
v0x1841220_0 .net "s2", 0 0, L_0x189e010;  1 drivers
v0x18412e0_0 .net "s2inv", 0 0, L_0x189c7f0;  1 drivers
v0x18413a0_0 .net "xorRes", 0 0, L_0x189bb70;  1 drivers
S_0x183f440 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x183f140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x189bcd0/d .functor XOR 1, L_0x189dc90, L_0x18f1d20, C4<0>, C4<0>;
L_0x189bcd0 .delay 1 (40000,40000,40000) L_0x189bcd0/d;
L_0x189bd90/d .functor XOR 1, L_0x189db30, L_0x189bcd0, C4<0>, C4<0>;
L_0x189bd90 .delay 1 (40000,40000,40000) L_0x189bd90/d;
L_0x189bef0/d .functor XOR 1, L_0x189bd90, L_0x189b9e0, C4<0>, C4<0>;
L_0x189bef0 .delay 1 (40000,40000,40000) L_0x189bef0/d;
L_0x189c0f0/d .functor AND 1, L_0x189db30, L_0x189bcd0, C4<1>, C4<1>;
L_0x189c0f0 .delay 1 (40000,40000,40000) L_0x189c0f0/d;
L_0x189c360/d .functor AND 1, L_0x189bd90, L_0x189b9e0, C4<1>, C4<1>;
L_0x189c360 .delay 1 (40000,40000,40000) L_0x189c360/d;
L_0x189c3d0/d .functor OR 1, L_0x189c0f0, L_0x189c360, C4<0>, C4<0>;
L_0x189c3d0 .delay 1 (40000,40000,40000) L_0x189c3d0/d;
v0x183f6d0_0 .net "AandB", 0 0, L_0x189c0f0;  1 drivers
v0x183f7b0_0 .net "BxorSub", 0 0, L_0x189bcd0;  1 drivers
v0x183f870_0 .net "a", 0 0, L_0x189db30;  alias, 1 drivers
v0x183f940_0 .net "b", 0 0, L_0x189dc90;  alias, 1 drivers
v0x183fa00_0 .net "carryin", 0 0, L_0x189b9e0;  alias, 1 drivers
v0x183fb10_0 .net "carryout", 0 0, L_0x189c3d0;  alias, 1 drivers
v0x183fbd0_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x183fcc0_0 .net "res", 0 0, L_0x189bef0;  alias, 1 drivers
v0x183fd80_0 .net "xAorB", 0 0, L_0x189bd90;  1 drivers
v0x183fed0_0 .net "xAorBandCin", 0 0, L_0x189c360;  1 drivers
S_0x1841580 .scope generate, "genblk1[2]" "genblk1[2]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x1841770 .param/l "i" 0 3 165, +C4<010>;
S_0x1841810 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1841580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x189e0b0/d .functor AND 1, L_0x18a0550, L_0x18a0740, C4<1>, C4<1>;
L_0x189e0b0 .delay 1 (40000,40000,40000) L_0x189e0b0/d;
L_0x189e210/d .functor NAND 1, L_0x18a0550, L_0x18a0740, C4<1>, C4<1>;
L_0x189e210 .delay 1 (20000,20000,20000) L_0x189e210/d;
L_0x189d400/d .functor OR 1, L_0x18a0550, L_0x18a0740, C4<0>, C4<0>;
L_0x189d400 .delay 1 (40000,40000,40000) L_0x189d400/d;
L_0x189e490/d .functor NOR 1, L_0x18a0550, L_0x18a0740, C4<0>, C4<0>;
L_0x189e490 .delay 1 (20000,20000,20000) L_0x189e490/d;
L_0x189e500/d .functor XOR 1, L_0x18a0550, L_0x18a0740, C4<0>, C4<0>;
L_0x189e500 .delay 1 (40000,40000,40000) L_0x189e500/d;
L_0x189ef10/d .functor NOT 1, L_0x18a0a20, C4<0>, C4<0>, C4<0>;
L_0x189ef10 .delay 1 (10000,10000,10000) L_0x189ef10/d;
L_0x189f070/d .functor NOT 1, L_0x18a0bd0, C4<0>, C4<0>, C4<0>;
L_0x189f070 .delay 1 (10000,10000,10000) L_0x189f070/d;
L_0x189f130/d .functor NOT 1, L_0x18a0c70, C4<0>, C4<0>, C4<0>;
L_0x189f130 .delay 1 (10000,10000,10000) L_0x189f130/d;
L_0x189f2e0/d .functor AND 1, L_0x189e830, L_0x189ef10, L_0x189f070, L_0x189f130;
L_0x189f2e0 .delay 1 (80000,80000,80000) L_0x189f2e0/d;
L_0x189f490/d .functor AND 1, L_0x189e830, L_0x18a0a20, L_0x189f070, L_0x189f130;
L_0x189f490 .delay 1 (80000,80000,80000) L_0x189f490/d;
L_0x189f6a0/d .functor AND 1, L_0x189e500, L_0x189ef10, L_0x18a0bd0, L_0x189f130;
L_0x189f6a0 .delay 1 (80000,80000,80000) L_0x189f6a0/d;
L_0x189f880/d .functor AND 1, L_0x189e830, L_0x18a0a20, L_0x18a0bd0, L_0x189f130;
L_0x189f880 .delay 1 (80000,80000,80000) L_0x189f880/d;
L_0x189fa50/d .functor AND 1, L_0x189e0b0, L_0x189ef10, L_0x189f070, L_0x18a0c70;
L_0x189fa50 .delay 1 (80000,80000,80000) L_0x189fa50/d;
L_0x189fc30/d .functor AND 1, L_0x189e210, L_0x18a0a20, L_0x189f070, L_0x18a0c70;
L_0x189fc30 .delay 1 (80000,80000,80000) L_0x189fc30/d;
L_0x189f9e0/d .functor AND 1, L_0x189e490, L_0x189ef10, L_0x18a0bd0, L_0x18a0c70;
L_0x189f9e0 .delay 1 (80000,80000,80000) L_0x189f9e0/d;
L_0x189ffc0/d .functor AND 1, L_0x189d400, L_0x18a0a20, L_0x18a0bd0, L_0x18a0c70;
L_0x189ffc0 .delay 1 (80000,80000,80000) L_0x189ffc0/d;
L_0x18a0160/0/0 .functor OR 1, L_0x189f2e0, L_0x189f490, L_0x189f6a0, L_0x189fa50;
L_0x18a0160/0/4 .functor OR 1, L_0x189fc30, L_0x189f9e0, L_0x189ffc0, L_0x189f880;
L_0x18a0160/d .functor OR 1, L_0x18a0160/0/0, L_0x18a0160/0/4, C4<0>, C4<0>;
L_0x18a0160 .delay 1 (160000,160000,160000) L_0x18a0160/d;
v0x18427a0_0 .net "a", 0 0, L_0x18a0550;  1 drivers
v0x1842860_0 .net "addSub", 0 0, L_0x189e830;  1 drivers
v0x1842930_0 .net "andRes", 0 0, L_0x189e0b0;  1 drivers
v0x1842a00_0 .net "b", 0 0, L_0x18a0740;  1 drivers
v0x1842ad0_0 .net "carryIn", 0 0, L_0x18a08f0;  1 drivers
v0x1842b70_0 .net "carryOut", 0 0, L_0x189ed10;  1 drivers
v0x1842c40_0 .net "initialResult", 0 0, L_0x18a0160;  1 drivers
v0x1842ce0_0 .net "isAdd", 0 0, L_0x189f2e0;  1 drivers
v0x1842d80_0 .net "isAnd", 0 0, L_0x189fa50;  1 drivers
v0x1842eb0_0 .net "isNand", 0 0, L_0x189fc30;  1 drivers
v0x1842f50_0 .net "isNor", 0 0, L_0x189f9e0;  1 drivers
v0x1842ff0_0 .net "isOr", 0 0, L_0x189ffc0;  1 drivers
v0x18430b0_0 .net "isSLT", 0 0, L_0x189f880;  1 drivers
v0x1843170_0 .net "isSub", 0 0, L_0x189f490;  1 drivers
v0x1843230_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x18432d0_0 .net "isXor", 0 0, L_0x189f6a0;  1 drivers
v0x1843390_0 .net "nandRes", 0 0, L_0x189e210;  1 drivers
v0x1843540_0 .net "norRes", 0 0, L_0x189e490;  1 drivers
v0x18435e0_0 .net "orRes", 0 0, L_0x189d400;  1 drivers
v0x1843680_0 .net "s0", 0 0, L_0x18a0a20;  1 drivers
v0x1843720_0 .net "s0inv", 0 0, L_0x189ef10;  1 drivers
v0x18437e0_0 .net "s1", 0 0, L_0x18a0bd0;  1 drivers
v0x18438a0_0 .net "s1inv", 0 0, L_0x189f070;  1 drivers
v0x1843960_0 .net "s2", 0 0, L_0x18a0c70;  1 drivers
v0x1843a20_0 .net "s2inv", 0 0, L_0x189f130;  1 drivers
v0x1843ae0_0 .net "xorRes", 0 0, L_0x189e500;  1 drivers
S_0x1841b10 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1841810;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x189e660/d .functor XOR 1, L_0x18a0740, L_0x18f1d20, C4<0>, C4<0>;
L_0x189e660 .delay 1 (40000,40000,40000) L_0x189e660/d;
L_0x189e6d0/d .functor XOR 1, L_0x18a0550, L_0x189e660, C4<0>, C4<0>;
L_0x189e6d0 .delay 1 (40000,40000,40000) L_0x189e6d0/d;
L_0x189e830/d .functor XOR 1, L_0x189e6d0, L_0x18a08f0, C4<0>, C4<0>;
L_0x189e830 .delay 1 (40000,40000,40000) L_0x189e830/d;
L_0x189ea30/d .functor AND 1, L_0x18a0550, L_0x189e660, C4<1>, C4<1>;
L_0x189ea30 .delay 1 (40000,40000,40000) L_0x189ea30/d;
L_0x189eca0/d .functor AND 1, L_0x189e6d0, L_0x18a08f0, C4<1>, C4<1>;
L_0x189eca0 .delay 1 (40000,40000,40000) L_0x189eca0/d;
L_0x189ed10/d .functor OR 1, L_0x189ea30, L_0x189eca0, C4<0>, C4<0>;
L_0x189ed10 .delay 1 (40000,40000,40000) L_0x189ed10/d;
v0x1841da0_0 .net "AandB", 0 0, L_0x189ea30;  1 drivers
v0x1841e80_0 .net "BxorSub", 0 0, L_0x189e660;  1 drivers
v0x1841f40_0 .net "a", 0 0, L_0x18a0550;  alias, 1 drivers
v0x1842010_0 .net "b", 0 0, L_0x18a0740;  alias, 1 drivers
v0x18420d0_0 .net "carryin", 0 0, L_0x18a08f0;  alias, 1 drivers
v0x18421e0_0 .net "carryout", 0 0, L_0x189ed10;  alias, 1 drivers
v0x18422a0_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x18423d0_0 .net "res", 0 0, L_0x189e830;  alias, 1 drivers
v0x1842490_0 .net "xAorB", 0 0, L_0x189e6d0;  1 drivers
v0x18425e0_0 .net "xAorBandCin", 0 0, L_0x189eca0;  1 drivers
S_0x1843cc0 .scope generate, "genblk1[3]" "genblk1[3]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x183fc70 .param/l "i" 0 3 165, +C4<011>;
S_0x1843ef0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1843cc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x189dbd0/d .functor AND 1, L_0x18a30c0, L_0x18a3220, C4<1>, C4<1>;
L_0x189dbd0 .delay 1 (40000,40000,40000) L_0x189dbd0/d;
L_0x189fe20/d .functor NAND 1, L_0x18a30c0, L_0x18a3220, C4<1>, C4<1>;
L_0x189fe20 .delay 1 (20000,20000,20000) L_0x189fe20/d;
L_0x18a0db0/d .functor OR 1, L_0x18a30c0, L_0x18a3220, C4<0>, C4<0>;
L_0x18a0db0 .delay 1 (40000,40000,40000) L_0x18a0db0/d;
L_0x18a0fa0/d .functor NOR 1, L_0x18a30c0, L_0x18a3220, C4<0>, C4<0>;
L_0x18a0fa0 .delay 1 (20000,20000,20000) L_0x18a0fa0/d;
L_0x18a1060/d .functor XOR 1, L_0x18a30c0, L_0x18a3220, C4<0>, C4<0>;
L_0x18a1060 .delay 1 (40000,40000,40000) L_0x18a1060/d;
L_0x18a1af0/d .functor NOT 1, L_0x18a3510, C4<0>, C4<0>, C4<0>;
L_0x18a1af0 .delay 1 (10000,10000,10000) L_0x18a1af0/d;
L_0x1845490/d .functor NOT 1, L_0x18a33d0, C4<0>, C4<0>, C4<0>;
L_0x1845490 .delay 1 (10000,10000,10000) L_0x1845490/d;
L_0x18a1ca0/d .functor NOT 1, L_0x18a3670, C4<0>, C4<0>, C4<0>;
L_0x18a1ca0 .delay 1 (10000,10000,10000) L_0x18a1ca0/d;
L_0x18a1e50/d .functor AND 1, L_0x18a1430, L_0x18a1af0, L_0x1845490, L_0x18a1ca0;
L_0x18a1e50 .delay 1 (80000,80000,80000) L_0x18a1e50/d;
L_0x18a2000/d .functor AND 1, L_0x18a1430, L_0x18a3510, L_0x1845490, L_0x18a1ca0;
L_0x18a2000 .delay 1 (80000,80000,80000) L_0x18a2000/d;
L_0x18a2210/d .functor AND 1, L_0x18a1060, L_0x18a1af0, L_0x18a33d0, L_0x18a1ca0;
L_0x18a2210 .delay 1 (80000,80000,80000) L_0x18a2210/d;
L_0x18a23f0/d .functor AND 1, L_0x18a1430, L_0x18a3510, L_0x18a33d0, L_0x18a1ca0;
L_0x18a23f0 .delay 1 (80000,80000,80000) L_0x18a23f0/d;
L_0x18a25c0/d .functor AND 1, L_0x189dbd0, L_0x18a1af0, L_0x1845490, L_0x18a3670;
L_0x18a25c0 .delay 1 (80000,80000,80000) L_0x18a25c0/d;
L_0x18a27a0/d .functor AND 1, L_0x189fe20, L_0x18a3510, L_0x1845490, L_0x18a3670;
L_0x18a27a0 .delay 1 (80000,80000,80000) L_0x18a27a0/d;
L_0x18a2550/d .functor AND 1, L_0x18a0fa0, L_0x18a1af0, L_0x18a33d0, L_0x18a3670;
L_0x18a2550 .delay 1 (80000,80000,80000) L_0x18a2550/d;
L_0x18a2b30/d .functor AND 1, L_0x18a0db0, L_0x18a3510, L_0x18a33d0, L_0x18a3670;
L_0x18a2b30 .delay 1 (80000,80000,80000) L_0x18a2b30/d;
L_0x18a2cd0/0/0 .functor OR 1, L_0x18a1e50, L_0x18a2000, L_0x18a2210, L_0x18a25c0;
L_0x18a2cd0/0/4 .functor OR 1, L_0x18a27a0, L_0x18a2550, L_0x18a2b30, L_0x18a23f0;
L_0x18a2cd0/d .functor OR 1, L_0x18a2cd0/0/0, L_0x18a2cd0/0/4, C4<0>, C4<0>;
L_0x18a2cd0 .delay 1 (160000,160000,160000) L_0x18a2cd0/d;
v0x1844df0_0 .net "a", 0 0, L_0x18a30c0;  1 drivers
v0x1844eb0_0 .net "addSub", 0 0, L_0x18a1430;  1 drivers
v0x1844f80_0 .net "andRes", 0 0, L_0x189dbd0;  1 drivers
v0x1845050_0 .net "b", 0 0, L_0x18a3220;  1 drivers
v0x1845120_0 .net "carryIn", 0 0, L_0x18a0d10;  1 drivers
v0x18451c0_0 .net "carryOut", 0 0, L_0x18a18f0;  1 drivers
v0x1845290_0 .net "initialResult", 0 0, L_0x18a2cd0;  1 drivers
v0x1845330_0 .net "isAdd", 0 0, L_0x18a1e50;  1 drivers
v0x18453d0_0 .net "isAnd", 0 0, L_0x18a25c0;  1 drivers
v0x1845500_0 .net "isNand", 0 0, L_0x18a27a0;  1 drivers
v0x18455a0_0 .net "isNor", 0 0, L_0x18a2550;  1 drivers
v0x1845640_0 .net "isOr", 0 0, L_0x18a2b30;  1 drivers
v0x1845700_0 .net "isSLT", 0 0, L_0x18a23f0;  1 drivers
v0x18457c0_0 .net "isSub", 0 0, L_0x18a2000;  1 drivers
v0x1845880_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1845920_0 .net "isXor", 0 0, L_0x18a2210;  1 drivers
v0x18459e0_0 .net "nandRes", 0 0, L_0x189fe20;  1 drivers
v0x1845b90_0 .net "norRes", 0 0, L_0x18a0fa0;  1 drivers
v0x1845c30_0 .net "orRes", 0 0, L_0x18a0db0;  1 drivers
v0x1845cd0_0 .net "s0", 0 0, L_0x18a3510;  1 drivers
v0x1845d70_0 .net "s0inv", 0 0, L_0x18a1af0;  1 drivers
v0x1845e30_0 .net "s1", 0 0, L_0x18a33d0;  1 drivers
v0x1845ef0_0 .net "s1inv", 0 0, L_0x1845490;  1 drivers
v0x1845fb0_0 .net "s2", 0 0, L_0x18a3670;  1 drivers
v0x1846070_0 .net "s2inv", 0 0, L_0x18a1ca0;  1 drivers
v0x1846130_0 .net "xorRes", 0 0, L_0x18a1060;  1 drivers
S_0x18441f0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1843ef0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18a11c0/d .functor XOR 1, L_0x18a3220, L_0x18f1d20, C4<0>, C4<0>;
L_0x18a11c0 .delay 1 (40000,40000,40000) L_0x18a11c0/d;
L_0x18a1280/d .functor XOR 1, L_0x18a30c0, L_0x18a11c0, C4<0>, C4<0>;
L_0x18a1280 .delay 1 (40000,40000,40000) L_0x18a1280/d;
L_0x18a1430/d .functor XOR 1, L_0x18a1280, L_0x18a0d10, C4<0>, C4<0>;
L_0x18a1430 .delay 1 (40000,40000,40000) L_0x18a1430/d;
L_0x18a1630/d .functor AND 1, L_0x18a30c0, L_0x18a11c0, C4<1>, C4<1>;
L_0x18a1630 .delay 1 (40000,40000,40000) L_0x18a1630/d;
L_0x18a0e20/d .functor AND 1, L_0x18a1280, L_0x18a0d10, C4<1>, C4<1>;
L_0x18a0e20 .delay 1 (40000,40000,40000) L_0x18a0e20/d;
L_0x18a18f0/d .functor OR 1, L_0x18a1630, L_0x18a0e20, C4<0>, C4<0>;
L_0x18a18f0 .delay 1 (40000,40000,40000) L_0x18a18f0/d;
v0x1844480_0 .net "AandB", 0 0, L_0x18a1630;  1 drivers
v0x1844560_0 .net "BxorSub", 0 0, L_0x18a11c0;  1 drivers
v0x1844620_0 .net "a", 0 0, L_0x18a30c0;  alias, 1 drivers
v0x18446f0_0 .net "b", 0 0, L_0x18a3220;  alias, 1 drivers
v0x18447b0_0 .net "carryin", 0 0, L_0x18a0d10;  alias, 1 drivers
v0x18448c0_0 .net "carryout", 0 0, L_0x18a18f0;  alias, 1 drivers
v0x1844980_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1844a20_0 .net "res", 0 0, L_0x18a1430;  alias, 1 drivers
v0x1844ae0_0 .net "xAorB", 0 0, L_0x18a1280;  1 drivers
v0x1844c30_0 .net "xAorBandCin", 0 0, L_0x18a0e20;  1 drivers
S_0x1846310 .scope generate, "genblk1[4]" "genblk1[4]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x1846520 .param/l "i" 0 3 165, +C4<0100>;
S_0x18465e0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1846310;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18a3160/d .functor AND 1, L_0x18a5b70, L_0x18a5cd0, C4<1>, C4<1>;
L_0x18a3160 .delay 1 (40000,40000,40000) L_0x18a3160/d;
L_0x18a2990/d .functor NAND 1, L_0x18a5b70, L_0x18a5cd0, C4<1>, C4<1>;
L_0x18a2990 .delay 1 (20000,20000,20000) L_0x18a2990/d;
L_0x18a3830/d .functor OR 1, L_0x18a5b70, L_0x18a5cd0, C4<0>, C4<0>;
L_0x18a3830 .delay 1 (40000,40000,40000) L_0x18a3830/d;
L_0x18a3a20/d .functor NOR 1, L_0x18a5b70, L_0x18a5cd0, C4<0>, C4<0>;
L_0x18a3a20 .delay 1 (20000,20000,20000) L_0x18a3a20/d;
L_0x18a3ae0/d .functor XOR 1, L_0x18a5b70, L_0x18a5cd0, C4<0>, C4<0>;
L_0x18a3ae0 .delay 1 (40000,40000,40000) L_0x18a3ae0/d;
L_0x18a4570/d .functor NOT 1, L_0x18a5f60, C4<0>, C4<0>, C4<0>;
L_0x18a4570 .delay 1 (10000,10000,10000) L_0x18a4570/d;
L_0x1847be0/d .functor NOT 1, L_0x18a5e80, C4<0>, C4<0>, C4<0>;
L_0x1847be0 .delay 1 (10000,10000,10000) L_0x1847be0/d;
L_0x18a4720/d .functor NOT 1, L_0x18a60f0, C4<0>, C4<0>, C4<0>;
L_0x18a4720 .delay 1 (10000,10000,10000) L_0x18a4720/d;
L_0x18a48d0/d .functor AND 1, L_0x18a3eb0, L_0x18a4570, L_0x1847be0, L_0x18a4720;
L_0x18a48d0 .delay 1 (80000,80000,80000) L_0x18a48d0/d;
L_0x18a4a80/d .functor AND 1, L_0x18a3eb0, L_0x18a5f60, L_0x1847be0, L_0x18a4720;
L_0x18a4a80 .delay 1 (80000,80000,80000) L_0x18a4a80/d;
L_0x18a4c90/d .functor AND 1, L_0x18a3ae0, L_0x18a4570, L_0x18a5e80, L_0x18a4720;
L_0x18a4c90 .delay 1 (80000,80000,80000) L_0x18a4c90/d;
L_0x18a4e70/d .functor AND 1, L_0x18a3eb0, L_0x18a5f60, L_0x18a5e80, L_0x18a4720;
L_0x18a4e70 .delay 1 (80000,80000,80000) L_0x18a4e70/d;
L_0x18a5040/d .functor AND 1, L_0x18a3160, L_0x18a4570, L_0x1847be0, L_0x18a60f0;
L_0x18a5040 .delay 1 (80000,80000,80000) L_0x18a5040/d;
L_0x18a5220/d .functor AND 1, L_0x18a2990, L_0x18a5f60, L_0x1847be0, L_0x18a60f0;
L_0x18a5220 .delay 1 (80000,80000,80000) L_0x18a5220/d;
L_0x18a4fd0/d .functor AND 1, L_0x18a3a20, L_0x18a4570, L_0x18a5e80, L_0x18a60f0;
L_0x18a4fd0 .delay 1 (80000,80000,80000) L_0x18a4fd0/d;
L_0x18a55b0/d .functor AND 1, L_0x18a3830, L_0x18a5f60, L_0x18a5e80, L_0x18a60f0;
L_0x18a55b0 .delay 1 (80000,80000,80000) L_0x18a55b0/d;
L_0x18a5780/0/0 .functor OR 1, L_0x18a48d0, L_0x18a4a80, L_0x18a4c90, L_0x18a5040;
L_0x18a5780/0/4 .functor OR 1, L_0x18a5220, L_0x18a4fd0, L_0x18a55b0, L_0x18a4e70;
L_0x18a5780/d .functor OR 1, L_0x18a5780/0/0, L_0x18a5780/0/4, C4<0>, C4<0>;
L_0x18a5780 .delay 1 (160000,160000,160000) L_0x18a5780/d;
v0x1847540_0 .net "a", 0 0, L_0x18a5b70;  1 drivers
v0x1847600_0 .net "addSub", 0 0, L_0x18a3eb0;  1 drivers
v0x18476d0_0 .net "andRes", 0 0, L_0x18a3160;  1 drivers
v0x18477a0_0 .net "b", 0 0, L_0x18a5cd0;  1 drivers
v0x1847870_0 .net "carryIn", 0 0, L_0x18a3710;  1 drivers
v0x1847910_0 .net "carryOut", 0 0, L_0x18a4370;  1 drivers
v0x18479e0_0 .net "initialResult", 0 0, L_0x18a5780;  1 drivers
v0x1847a80_0 .net "isAdd", 0 0, L_0x18a48d0;  1 drivers
v0x1847b20_0 .net "isAnd", 0 0, L_0x18a5040;  1 drivers
v0x1847c50_0 .net "isNand", 0 0, L_0x18a5220;  1 drivers
v0x1847cf0_0 .net "isNor", 0 0, L_0x18a4fd0;  1 drivers
v0x1847d90_0 .net "isOr", 0 0, L_0x18a55b0;  1 drivers
v0x1847e50_0 .net "isSLT", 0 0, L_0x18a4e70;  1 drivers
v0x1847f10_0 .net "isSub", 0 0, L_0x18a4a80;  1 drivers
v0x1847fd0_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1848070_0 .net "isXor", 0 0, L_0x18a4c90;  1 drivers
v0x1848130_0 .net "nandRes", 0 0, L_0x18a2990;  1 drivers
v0x18482e0_0 .net "norRes", 0 0, L_0x18a3a20;  1 drivers
v0x1848380_0 .net "orRes", 0 0, L_0x18a3830;  1 drivers
v0x1848420_0 .net "s0", 0 0, L_0x18a5f60;  1 drivers
v0x18484c0_0 .net "s0inv", 0 0, L_0x18a4570;  1 drivers
v0x1848580_0 .net "s1", 0 0, L_0x18a5e80;  1 drivers
v0x1848640_0 .net "s1inv", 0 0, L_0x1847be0;  1 drivers
v0x1848700_0 .net "s2", 0 0, L_0x18a60f0;  1 drivers
v0x18487c0_0 .net "s2inv", 0 0, L_0x18a4720;  1 drivers
v0x1848880_0 .net "xorRes", 0 0, L_0x18a3ae0;  1 drivers
S_0x18468e0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x18465e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18a3c40/d .functor XOR 1, L_0x18a5cd0, L_0x18f1d20, C4<0>, C4<0>;
L_0x18a3c40 .delay 1 (40000,40000,40000) L_0x18a3c40/d;
L_0x18a3d00/d .functor XOR 1, L_0x18a5b70, L_0x18a3c40, C4<0>, C4<0>;
L_0x18a3d00 .delay 1 (40000,40000,40000) L_0x18a3d00/d;
L_0x18a3eb0/d .functor XOR 1, L_0x18a3d00, L_0x18a3710, C4<0>, C4<0>;
L_0x18a3eb0 .delay 1 (40000,40000,40000) L_0x18a3eb0/d;
L_0x18a40b0/d .functor AND 1, L_0x18a5b70, L_0x18a3c40, C4<1>, C4<1>;
L_0x18a40b0 .delay 1 (40000,40000,40000) L_0x18a40b0/d;
L_0x18a38a0/d .functor AND 1, L_0x18a3d00, L_0x18a3710, C4<1>, C4<1>;
L_0x18a38a0 .delay 1 (40000,40000,40000) L_0x18a38a0/d;
L_0x18a4370/d .functor OR 1, L_0x18a40b0, L_0x18a38a0, C4<0>, C4<0>;
L_0x18a4370 .delay 1 (40000,40000,40000) L_0x18a4370/d;
v0x1846b70_0 .net "AandB", 0 0, L_0x18a40b0;  1 drivers
v0x1846c50_0 .net "BxorSub", 0 0, L_0x18a3c40;  1 drivers
v0x1846d10_0 .net "a", 0 0, L_0x18a5b70;  alias, 1 drivers
v0x1846db0_0 .net "b", 0 0, L_0x18a5cd0;  alias, 1 drivers
v0x1846e70_0 .net "carryin", 0 0, L_0x18a3710;  alias, 1 drivers
v0x1846f80_0 .net "carryout", 0 0, L_0x18a4370;  alias, 1 drivers
v0x1847040_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x18471f0_0 .net "res", 0 0, L_0x18a3eb0;  alias, 1 drivers
v0x1847290_0 .net "xAorB", 0 0, L_0x18a3d00;  1 drivers
v0x18473c0_0 .net "xAorBandCin", 0 0, L_0x18a38a0;  1 drivers
S_0x1848a60 .scope generate, "genblk1[5]" "genblk1[5]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x1848c20 .param/l "i" 0 3 165, +C4<0101>;
S_0x1848ce0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1848a60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18a5c10/d .functor AND 1, L_0x18a86b0, L_0x18a8810, C4<1>, C4<1>;
L_0x18a5c10 .delay 1 (40000,40000,40000) L_0x18a5c10/d;
L_0x18a5410/d .functor NAND 1, L_0x18a86b0, L_0x18a8810, C4<1>, C4<1>;
L_0x18a5410 .delay 1 (20000,20000,20000) L_0x18a5410/d;
L_0x18a63f0/d .functor OR 1, L_0x18a86b0, L_0x18a8810, C4<0>, C4<0>;
L_0x18a63f0 .delay 1 (40000,40000,40000) L_0x18a63f0/d;
L_0x18a65e0/d .functor NOR 1, L_0x18a86b0, L_0x18a8810, C4<0>, C4<0>;
L_0x18a65e0 .delay 1 (20000,20000,20000) L_0x18a65e0/d;
L_0x18a66a0/d .functor XOR 1, L_0x18a86b0, L_0x18a8810, C4<0>, C4<0>;
L_0x18a66a0 .delay 1 (40000,40000,40000) L_0x18a66a0/d;
L_0x18a70e0/d .functor NOT 1, L_0x18a8a60, C4<0>, C4<0>, C4<0>;
L_0x18a70e0 .delay 1 (10000,10000,10000) L_0x18a70e0/d;
L_0x184a280/d .functor NOT 1, L_0x18a0ac0, C4<0>, C4<0>, C4<0>;
L_0x184a280 .delay 1 (10000,10000,10000) L_0x184a280/d;
L_0x18a7290/d .functor NOT 1, L_0x18a8c20, C4<0>, C4<0>, C4<0>;
L_0x18a7290 .delay 1 (10000,10000,10000) L_0x18a7290/d;
L_0x18a7440/d .functor AND 1, L_0x18a6a20, L_0x18a70e0, L_0x184a280, L_0x18a7290;
L_0x18a7440 .delay 1 (80000,80000,80000) L_0x18a7440/d;
L_0x18a75f0/d .functor AND 1, L_0x18a6a20, L_0x18a8a60, L_0x184a280, L_0x18a7290;
L_0x18a75f0 .delay 1 (80000,80000,80000) L_0x18a75f0/d;
L_0x18a7800/d .functor AND 1, L_0x18a66a0, L_0x18a70e0, L_0x18a0ac0, L_0x18a7290;
L_0x18a7800 .delay 1 (80000,80000,80000) L_0x18a7800/d;
L_0x18a79e0/d .functor AND 1, L_0x18a6a20, L_0x18a8a60, L_0x18a0ac0, L_0x18a7290;
L_0x18a79e0 .delay 1 (80000,80000,80000) L_0x18a79e0/d;
L_0x18a7bb0/d .functor AND 1, L_0x18a5c10, L_0x18a70e0, L_0x184a280, L_0x18a8c20;
L_0x18a7bb0 .delay 1 (80000,80000,80000) L_0x18a7bb0/d;
L_0x18a7d90/d .functor AND 1, L_0x18a5410, L_0x18a8a60, L_0x184a280, L_0x18a8c20;
L_0x18a7d90 .delay 1 (80000,80000,80000) L_0x18a7d90/d;
L_0x18a7b40/d .functor AND 1, L_0x18a65e0, L_0x18a70e0, L_0x18a0ac0, L_0x18a8c20;
L_0x18a7b40 .delay 1 (80000,80000,80000) L_0x18a7b40/d;
L_0x18a8120/d .functor AND 1, L_0x18a63f0, L_0x18a8a60, L_0x18a0ac0, L_0x18a8c20;
L_0x18a8120 .delay 1 (80000,80000,80000) L_0x18a8120/d;
L_0x18a82c0/0/0 .functor OR 1, L_0x18a7440, L_0x18a75f0, L_0x18a7800, L_0x18a7bb0;
L_0x18a82c0/0/4 .functor OR 1, L_0x18a7d90, L_0x18a7b40, L_0x18a8120, L_0x18a79e0;
L_0x18a82c0/d .functor OR 1, L_0x18a82c0/0/0, L_0x18a82c0/0/4, C4<0>, C4<0>;
L_0x18a82c0 .delay 1 (160000,160000,160000) L_0x18a82c0/d;
v0x1849be0_0 .net "a", 0 0, L_0x18a86b0;  1 drivers
v0x1849ca0_0 .net "addSub", 0 0, L_0x18a6a20;  1 drivers
v0x1849d70_0 .net "andRes", 0 0, L_0x18a5c10;  1 drivers
v0x1849e40_0 .net "b", 0 0, L_0x18a8810;  1 drivers
v0x1849f10_0 .net "carryIn", 0 0, L_0x18a89c0;  1 drivers
v0x1849fb0_0 .net "carryOut", 0 0, L_0x18a6ee0;  1 drivers
v0x184a080_0 .net "initialResult", 0 0, L_0x18a82c0;  1 drivers
v0x184a120_0 .net "isAdd", 0 0, L_0x18a7440;  1 drivers
v0x184a1c0_0 .net "isAnd", 0 0, L_0x18a7bb0;  1 drivers
v0x184a2f0_0 .net "isNand", 0 0, L_0x18a7d90;  1 drivers
v0x184a390_0 .net "isNor", 0 0, L_0x18a7b40;  1 drivers
v0x184a430_0 .net "isOr", 0 0, L_0x18a8120;  1 drivers
v0x184a4f0_0 .net "isSLT", 0 0, L_0x18a79e0;  1 drivers
v0x184a5b0_0 .net "isSub", 0 0, L_0x18a75f0;  1 drivers
v0x184a670_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x184a710_0 .net "isXor", 0 0, L_0x18a7800;  1 drivers
v0x184a7d0_0 .net "nandRes", 0 0, L_0x18a5410;  1 drivers
v0x184a980_0 .net "norRes", 0 0, L_0x18a65e0;  1 drivers
v0x184aa20_0 .net "orRes", 0 0, L_0x18a63f0;  1 drivers
v0x184aac0_0 .net "s0", 0 0, L_0x18a8a60;  1 drivers
v0x184ab60_0 .net "s0inv", 0 0, L_0x18a70e0;  1 drivers
v0x184ac20_0 .net "s1", 0 0, L_0x18a0ac0;  1 drivers
v0x184ace0_0 .net "s1inv", 0 0, L_0x184a280;  1 drivers
v0x184ada0_0 .net "s2", 0 0, L_0x18a8c20;  1 drivers
v0x184ae60_0 .net "s2inv", 0 0, L_0x18a7290;  1 drivers
v0x184af20_0 .net "xorRes", 0 0, L_0x18a66a0;  1 drivers
S_0x1848fe0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1848ce0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18a6800/d .functor XOR 1, L_0x18a8810, L_0x18f1d20, C4<0>, C4<0>;
L_0x18a6800 .delay 1 (40000,40000,40000) L_0x18a6800/d;
L_0x18a68c0/d .functor XOR 1, L_0x18a86b0, L_0x18a6800, C4<0>, C4<0>;
L_0x18a68c0 .delay 1 (40000,40000,40000) L_0x18a68c0/d;
L_0x18a6a20/d .functor XOR 1, L_0x18a68c0, L_0x18a89c0, C4<0>, C4<0>;
L_0x18a6a20 .delay 1 (40000,40000,40000) L_0x18a6a20/d;
L_0x18a6c20/d .functor AND 1, L_0x18a86b0, L_0x18a6800, C4<1>, C4<1>;
L_0x18a6c20 .delay 1 (40000,40000,40000) L_0x18a6c20/d;
L_0x18a6460/d .functor AND 1, L_0x18a68c0, L_0x18a89c0, C4<1>, C4<1>;
L_0x18a6460 .delay 1 (40000,40000,40000) L_0x18a6460/d;
L_0x18a6ee0/d .functor OR 1, L_0x18a6c20, L_0x18a6460, C4<0>, C4<0>;
L_0x18a6ee0 .delay 1 (40000,40000,40000) L_0x18a6ee0/d;
v0x1849270_0 .net "AandB", 0 0, L_0x18a6c20;  1 drivers
v0x1849350_0 .net "BxorSub", 0 0, L_0x18a6800;  1 drivers
v0x1849410_0 .net "a", 0 0, L_0x18a86b0;  alias, 1 drivers
v0x18494e0_0 .net "b", 0 0, L_0x18a8810;  alias, 1 drivers
v0x18495a0_0 .net "carryin", 0 0, L_0x18a89c0;  alias, 1 drivers
v0x18496b0_0 .net "carryout", 0 0, L_0x18a6ee0;  alias, 1 drivers
v0x1849770_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1849810_0 .net "res", 0 0, L_0x18a6a20;  alias, 1 drivers
v0x18498d0_0 .net "xAorB", 0 0, L_0x18a68c0;  1 drivers
v0x1849a20_0 .net "xAorBandCin", 0 0, L_0x18a6460;  1 drivers
S_0x184b100 .scope generate, "genblk1[6]" "genblk1[6]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x184b2c0 .param/l "i" 0 3 165, +C4<0110>;
S_0x184b380 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x184b100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18a8750/d .functor AND 1, L_0x18ab100, L_0x18ab370, C4<1>, C4<1>;
L_0x18a8750 .delay 1 (40000,40000,40000) L_0x18a8750/d;
L_0x18a8ba0/d .functor NAND 1, L_0x18ab100, L_0x18ab370, C4<1>, C4<1>;
L_0x18a8ba0 .delay 1 (20000,20000,20000) L_0x18a8ba0/d;
L_0x18a8df0/d .functor OR 1, L_0x18ab100, L_0x18ab370, C4<0>, C4<0>;
L_0x18a8df0 .delay 1 (40000,40000,40000) L_0x18a8df0/d;
L_0x18a8fe0/d .functor NOR 1, L_0x18ab100, L_0x18ab370, C4<0>, C4<0>;
L_0x18a8fe0 .delay 1 (20000,20000,20000) L_0x18a8fe0/d;
L_0x18a90a0/d .functor XOR 1, L_0x18ab100, L_0x18ab370, C4<0>, C4<0>;
L_0x18a90a0 .delay 1 (40000,40000,40000) L_0x18a90a0/d;
L_0x18a9b30/d .functor NOT 1, L_0x18ab770, C4<0>, C4<0>, C4<0>;
L_0x18a9b30 .delay 1 (10000,10000,10000) L_0x18a9b30/d;
L_0x184c920/d .functor NOT 1, L_0x18ab630, C4<0>, C4<0>, C4<0>;
L_0x184c920 .delay 1 (10000,10000,10000) L_0x184c920/d;
L_0x18a9ce0/d .functor NOT 1, L_0x18ab6d0, C4<0>, C4<0>, C4<0>;
L_0x18a9ce0 .delay 1 (10000,10000,10000) L_0x18a9ce0/d;
L_0x18a9e90/d .functor AND 1, L_0x18a9470, L_0x18a9b30, L_0x184c920, L_0x18a9ce0;
L_0x18a9e90 .delay 1 (80000,80000,80000) L_0x18a9e90/d;
L_0x18aa040/d .functor AND 1, L_0x18a9470, L_0x18ab770, L_0x184c920, L_0x18a9ce0;
L_0x18aa040 .delay 1 (80000,80000,80000) L_0x18aa040/d;
L_0x18aa250/d .functor AND 1, L_0x18a90a0, L_0x18a9b30, L_0x18ab630, L_0x18a9ce0;
L_0x18aa250 .delay 1 (80000,80000,80000) L_0x18aa250/d;
L_0x18aa430/d .functor AND 1, L_0x18a9470, L_0x18ab770, L_0x18ab630, L_0x18a9ce0;
L_0x18aa430 .delay 1 (80000,80000,80000) L_0x18aa430/d;
L_0x18aa600/d .functor AND 1, L_0x18a8750, L_0x18a9b30, L_0x184c920, L_0x18ab6d0;
L_0x18aa600 .delay 1 (80000,80000,80000) L_0x18aa600/d;
L_0x18aa7e0/d .functor AND 1, L_0x18a8ba0, L_0x18ab770, L_0x184c920, L_0x18ab6d0;
L_0x18aa7e0 .delay 1 (80000,80000,80000) L_0x18aa7e0/d;
L_0x18aa590/d .functor AND 1, L_0x18a8fe0, L_0x18a9b30, L_0x18ab630, L_0x18ab6d0;
L_0x18aa590 .delay 1 (80000,80000,80000) L_0x18aa590/d;
L_0x18aab70/d .functor AND 1, L_0x18a8df0, L_0x18ab770, L_0x18ab630, L_0x18ab6d0;
L_0x18aab70 .delay 1 (80000,80000,80000) L_0x18aab70/d;
L_0x18aad10/0/0 .functor OR 1, L_0x18a9e90, L_0x18aa040, L_0x18aa250, L_0x18aa600;
L_0x18aad10/0/4 .functor OR 1, L_0x18aa7e0, L_0x18aa590, L_0x18aab70, L_0x18aa430;
L_0x18aad10/d .functor OR 1, L_0x18aad10/0/0, L_0x18aad10/0/4, C4<0>, C4<0>;
L_0x18aad10 .delay 1 (160000,160000,160000) L_0x18aad10/d;
v0x184c280_0 .net "a", 0 0, L_0x18ab100;  1 drivers
v0x184c340_0 .net "addSub", 0 0, L_0x18a9470;  1 drivers
v0x184c410_0 .net "andRes", 0 0, L_0x18a8750;  1 drivers
v0x184c4e0_0 .net "b", 0 0, L_0x18ab370;  1 drivers
v0x184c5b0_0 .net "carryIn", 0 0, L_0x18a8cc0;  1 drivers
v0x184c650_0 .net "carryOut", 0 0, L_0x18a9930;  1 drivers
v0x184c720_0 .net "initialResult", 0 0, L_0x18aad10;  1 drivers
v0x184c7c0_0 .net "isAdd", 0 0, L_0x18a9e90;  1 drivers
v0x184c860_0 .net "isAnd", 0 0, L_0x18aa600;  1 drivers
v0x184c990_0 .net "isNand", 0 0, L_0x18aa7e0;  1 drivers
v0x184ca30_0 .net "isNor", 0 0, L_0x18aa590;  1 drivers
v0x184cad0_0 .net "isOr", 0 0, L_0x18aab70;  1 drivers
v0x184cb90_0 .net "isSLT", 0 0, L_0x18aa430;  1 drivers
v0x184cc50_0 .net "isSub", 0 0, L_0x18aa040;  1 drivers
v0x184cd10_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x184cdb0_0 .net "isXor", 0 0, L_0x18aa250;  1 drivers
v0x184ce70_0 .net "nandRes", 0 0, L_0x18a8ba0;  1 drivers
v0x184d020_0 .net "norRes", 0 0, L_0x18a8fe0;  1 drivers
v0x184d0c0_0 .net "orRes", 0 0, L_0x18a8df0;  1 drivers
v0x184d160_0 .net "s0", 0 0, L_0x18ab770;  1 drivers
v0x184d200_0 .net "s0inv", 0 0, L_0x18a9b30;  1 drivers
v0x184d2c0_0 .net "s1", 0 0, L_0x18ab630;  1 drivers
v0x184d380_0 .net "s1inv", 0 0, L_0x184c920;  1 drivers
v0x184d440_0 .net "s2", 0 0, L_0x18ab6d0;  1 drivers
v0x184d500_0 .net "s2inv", 0 0, L_0x18a9ce0;  1 drivers
v0x184d5c0_0 .net "xorRes", 0 0, L_0x18a90a0;  1 drivers
S_0x184b680 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x184b380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18a9200/d .functor XOR 1, L_0x18ab370, L_0x18f1d20, C4<0>, C4<0>;
L_0x18a9200 .delay 1 (40000,40000,40000) L_0x18a9200/d;
L_0x18a92c0/d .functor XOR 1, L_0x18ab100, L_0x18a9200, C4<0>, C4<0>;
L_0x18a92c0 .delay 1 (40000,40000,40000) L_0x18a92c0/d;
L_0x18a9470/d .functor XOR 1, L_0x18a92c0, L_0x18a8cc0, C4<0>, C4<0>;
L_0x18a9470 .delay 1 (40000,40000,40000) L_0x18a9470/d;
L_0x18a9670/d .functor AND 1, L_0x18ab100, L_0x18a9200, C4<1>, C4<1>;
L_0x18a9670 .delay 1 (40000,40000,40000) L_0x18a9670/d;
L_0x18a8e60/d .functor AND 1, L_0x18a92c0, L_0x18a8cc0, C4<1>, C4<1>;
L_0x18a8e60 .delay 1 (40000,40000,40000) L_0x18a8e60/d;
L_0x18a9930/d .functor OR 1, L_0x18a9670, L_0x18a8e60, C4<0>, C4<0>;
L_0x18a9930 .delay 1 (40000,40000,40000) L_0x18a9930/d;
v0x184b910_0 .net "AandB", 0 0, L_0x18a9670;  1 drivers
v0x184b9f0_0 .net "BxorSub", 0 0, L_0x18a9200;  1 drivers
v0x184bab0_0 .net "a", 0 0, L_0x18ab100;  alias, 1 drivers
v0x184bb80_0 .net "b", 0 0, L_0x18ab370;  alias, 1 drivers
v0x184bc40_0 .net "carryin", 0 0, L_0x18a8cc0;  alias, 1 drivers
v0x184bd50_0 .net "carryout", 0 0, L_0x18a9930;  alias, 1 drivers
v0x184be10_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x184beb0_0 .net "res", 0 0, L_0x18a9470;  alias, 1 drivers
v0x184bf70_0 .net "xAorB", 0 0, L_0x18a92c0;  1 drivers
v0x184c0c0_0 .net "xAorBandCin", 0 0, L_0x18a8e60;  1 drivers
S_0x184d7a0 .scope generate, "genblk1[7]" "genblk1[7]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x184d960 .param/l "i" 0 3 165, +C4<0111>;
S_0x184da20 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x184d7a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18ab1a0/d .functor AND 1, L_0x18add20, L_0x18ade80, C4<1>, C4<1>;
L_0x18ab1a0 .delay 1 (40000,40000,40000) L_0x18ab1a0/d;
L_0x18aa9d0/d .functor NAND 1, L_0x18add20, L_0x18ade80, C4<1>, C4<1>;
L_0x18aa9d0 .delay 1 (20000,20000,20000) L_0x18aa9d0/d;
L_0x18ab9c0/d .functor OR 1, L_0x18add20, L_0x18ade80, C4<0>, C4<0>;
L_0x18ab9c0 .delay 1 (40000,40000,40000) L_0x18ab9c0/d;
L_0x18abbb0/d .functor NOR 1, L_0x18add20, L_0x18ade80, C4<0>, C4<0>;
L_0x18abbb0 .delay 1 (20000,20000,20000) L_0x18abbb0/d;
L_0x18abc70/d .functor XOR 1, L_0x18add20, L_0x18ade80, C4<0>, C4<0>;
L_0x18abc70 .delay 1 (40000,40000,40000) L_0x18abc70/d;
L_0x18ac700/d .functor NOT 1, L_0x18ab8b0, C4<0>, C4<0>, C4<0>;
L_0x18ac700 .delay 1 (10000,10000,10000) L_0x18ac700/d;
L_0x184efc0/d .functor NOT 1, L_0x18ae030, C4<0>, C4<0>, C4<0>;
L_0x184efc0 .delay 1 (10000,10000,10000) L_0x184efc0/d;
L_0x18ac8b0/d .functor NOT 1, L_0x18ae0d0, C4<0>, C4<0>, C4<0>;
L_0x18ac8b0 .delay 1 (10000,10000,10000) L_0x18ac8b0/d;
L_0x18aca60/d .functor AND 1, L_0x18ac040, L_0x18ac700, L_0x184efc0, L_0x18ac8b0;
L_0x18aca60 .delay 1 (80000,80000,80000) L_0x18aca60/d;
L_0x18acc10/d .functor AND 1, L_0x18ac040, L_0x18ab8b0, L_0x184efc0, L_0x18ac8b0;
L_0x18acc10 .delay 1 (80000,80000,80000) L_0x18acc10/d;
L_0x18ace20/d .functor AND 1, L_0x18abc70, L_0x18ac700, L_0x18ae030, L_0x18ac8b0;
L_0x18ace20 .delay 1 (80000,80000,80000) L_0x18ace20/d;
L_0x18ad000/d .functor AND 1, L_0x18ac040, L_0x18ab8b0, L_0x18ae030, L_0x18ac8b0;
L_0x18ad000 .delay 1 (80000,80000,80000) L_0x18ad000/d;
L_0x18ad1d0/d .functor AND 1, L_0x18ab1a0, L_0x18ac700, L_0x184efc0, L_0x18ae0d0;
L_0x18ad1d0 .delay 1 (80000,80000,80000) L_0x18ad1d0/d;
L_0x18ad3b0/d .functor AND 1, L_0x18aa9d0, L_0x18ab8b0, L_0x184efc0, L_0x18ae0d0;
L_0x18ad3b0 .delay 1 (80000,80000,80000) L_0x18ad3b0/d;
L_0x18ad160/d .functor AND 1, L_0x18abbb0, L_0x18ac700, L_0x18ae030, L_0x18ae0d0;
L_0x18ad160 .delay 1 (80000,80000,80000) L_0x18ad160/d;
L_0x18ad790/d .functor AND 1, L_0x18ab9c0, L_0x18ab8b0, L_0x18ae030, L_0x18ae0d0;
L_0x18ad790 .delay 1 (80000,80000,80000) L_0x18ad790/d;
L_0x18ad930/0/0 .functor OR 1, L_0x18aca60, L_0x18acc10, L_0x18ace20, L_0x18ad1d0;
L_0x18ad930/0/4 .functor OR 1, L_0x18ad3b0, L_0x18ad160, L_0x18ad790, L_0x18ad000;
L_0x18ad930/d .functor OR 1, L_0x18ad930/0/0, L_0x18ad930/0/4, C4<0>, C4<0>;
L_0x18ad930 .delay 1 (160000,160000,160000) L_0x18ad930/d;
v0x184e920_0 .net "a", 0 0, L_0x18add20;  1 drivers
v0x184e9e0_0 .net "addSub", 0 0, L_0x18ac040;  1 drivers
v0x184eab0_0 .net "andRes", 0 0, L_0x18ab1a0;  1 drivers
v0x184eb80_0 .net "b", 0 0, L_0x18ade80;  1 drivers
v0x184ec50_0 .net "carryIn", 0 0, L_0x18ab810;  1 drivers
v0x184ecf0_0 .net "carryOut", 0 0, L_0x18ac500;  1 drivers
v0x184edc0_0 .net "initialResult", 0 0, L_0x18ad930;  1 drivers
v0x184ee60_0 .net "isAdd", 0 0, L_0x18aca60;  1 drivers
v0x184ef00_0 .net "isAnd", 0 0, L_0x18ad1d0;  1 drivers
v0x184f030_0 .net "isNand", 0 0, L_0x18ad3b0;  1 drivers
v0x184f0d0_0 .net "isNor", 0 0, L_0x18ad160;  1 drivers
v0x184f170_0 .net "isOr", 0 0, L_0x18ad790;  1 drivers
v0x184f230_0 .net "isSLT", 0 0, L_0x18ad000;  1 drivers
v0x184f2f0_0 .net "isSub", 0 0, L_0x18acc10;  1 drivers
v0x184f3b0_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x184f450_0 .net "isXor", 0 0, L_0x18ace20;  1 drivers
v0x184f510_0 .net "nandRes", 0 0, L_0x18aa9d0;  1 drivers
v0x184f6c0_0 .net "norRes", 0 0, L_0x18abbb0;  1 drivers
v0x184f760_0 .net "orRes", 0 0, L_0x18ab9c0;  1 drivers
v0x184f800_0 .net "s0", 0 0, L_0x18ab8b0;  1 drivers
v0x184f8a0_0 .net "s0inv", 0 0, L_0x18ac700;  1 drivers
v0x184f960_0 .net "s1", 0 0, L_0x18ae030;  1 drivers
v0x184fa20_0 .net "s1inv", 0 0, L_0x184efc0;  1 drivers
v0x184fae0_0 .net "s2", 0 0, L_0x18ae0d0;  1 drivers
v0x184fba0_0 .net "s2inv", 0 0, L_0x18ac8b0;  1 drivers
v0x184fc60_0 .net "xorRes", 0 0, L_0x18abc70;  1 drivers
S_0x184dd20 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x184da20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18abdd0/d .functor XOR 1, L_0x18ade80, L_0x18f1d20, C4<0>, C4<0>;
L_0x18abdd0 .delay 1 (40000,40000,40000) L_0x18abdd0/d;
L_0x18abe90/d .functor XOR 1, L_0x18add20, L_0x18abdd0, C4<0>, C4<0>;
L_0x18abe90 .delay 1 (40000,40000,40000) L_0x18abe90/d;
L_0x18ac040/d .functor XOR 1, L_0x18abe90, L_0x18ab810, C4<0>, C4<0>;
L_0x18ac040 .delay 1 (40000,40000,40000) L_0x18ac040/d;
L_0x18ac240/d .functor AND 1, L_0x18add20, L_0x18abdd0, C4<1>, C4<1>;
L_0x18ac240 .delay 1 (40000,40000,40000) L_0x18ac240/d;
L_0x18aba30/d .functor AND 1, L_0x18abe90, L_0x18ab810, C4<1>, C4<1>;
L_0x18aba30 .delay 1 (40000,40000,40000) L_0x18aba30/d;
L_0x18ac500/d .functor OR 1, L_0x18ac240, L_0x18aba30, C4<0>, C4<0>;
L_0x18ac500 .delay 1 (40000,40000,40000) L_0x18ac500/d;
v0x184dfb0_0 .net "AandB", 0 0, L_0x18ac240;  1 drivers
v0x184e090_0 .net "BxorSub", 0 0, L_0x18abdd0;  1 drivers
v0x184e150_0 .net "a", 0 0, L_0x18add20;  alias, 1 drivers
v0x184e220_0 .net "b", 0 0, L_0x18ade80;  alias, 1 drivers
v0x184e2e0_0 .net "carryin", 0 0, L_0x18ab810;  alias, 1 drivers
v0x184e3f0_0 .net "carryout", 0 0, L_0x18ac500;  alias, 1 drivers
v0x184e4b0_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x184e550_0 .net "res", 0 0, L_0x18ac040;  alias, 1 drivers
v0x184e610_0 .net "xAorB", 0 0, L_0x18abe90;  1 drivers
v0x184e760_0 .net "xAorBandCin", 0 0, L_0x18aba30;  1 drivers
S_0x184fe40 .scope generate, "genblk1[8]" "genblk1[8]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x18464d0 .param/l "i" 0 3 165, +C4<01000>;
S_0x1850100 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x184fe40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18addc0/d .functor AND 1, L_0x18b0890, L_0x18b09f0, C4<1>, C4<1>;
L_0x18addc0 .delay 1 (40000,40000,40000) L_0x18addc0/d;
L_0x18ae490/d .functor NAND 1, L_0x18b0890, L_0x18b09f0, C4<1>, C4<1>;
L_0x18ae490 .delay 1 (20000,20000,20000) L_0x18ae490/d;
L_0x18ae5f0/d .functor OR 1, L_0x18b0890, L_0x18b09f0, C4<0>, C4<0>;
L_0x18ae5f0 .delay 1 (40000,40000,40000) L_0x18ae5f0/d;
L_0x18ae780/d .functor NOR 1, L_0x18b0890, L_0x18b09f0, C4<0>, C4<0>;
L_0x18ae780 .delay 1 (20000,20000,20000) L_0x18ae780/d;
L_0x18ae840/d .functor XOR 1, L_0x18b0890, L_0x18b09f0, C4<0>, C4<0>;
L_0x18ae840 .delay 1 (40000,40000,40000) L_0x18ae840/d;
L_0x18af2f0/d .functor NOT 1, L_0x18ae350, C4<0>, C4<0>, C4<0>;
L_0x18af2f0 .delay 1 (10000,10000,10000) L_0x18af2f0/d;
L_0x18af450/d .functor NOT 1, L_0x18b0d50, C4<0>, C4<0>, C4<0>;
L_0x18af450 .delay 1 (10000,10000,10000) L_0x18af450/d;
L_0x18af510/d .functor NOT 1, L_0x18b0df0, C4<0>, C4<0>, C4<0>;
L_0x18af510 .delay 1 (10000,10000,10000) L_0x18af510/d;
L_0x18af6c0/d .functor AND 1, L_0x18aec10, L_0x18af2f0, L_0x18af450, L_0x18af510;
L_0x18af6c0 .delay 1 (80000,80000,80000) L_0x18af6c0/d;
L_0x18af870/d .functor AND 1, L_0x18aec10, L_0x18ae350, L_0x18af450, L_0x18af510;
L_0x18af870 .delay 1 (80000,80000,80000) L_0x18af870/d;
L_0x18afa20/d .functor AND 1, L_0x18ae840, L_0x18af2f0, L_0x18b0d50, L_0x18af510;
L_0x18afa20 .delay 1 (80000,80000,80000) L_0x18afa20/d;
L_0x18afc10/d .functor AND 1, L_0x18aec10, L_0x18ae350, L_0x18b0d50, L_0x18af510;
L_0x18afc10 .delay 1 (80000,80000,80000) L_0x18afc10/d;
L_0x18afd40/d .functor AND 1, L_0x18addc0, L_0x18af2f0, L_0x18af450, L_0x18b0df0;
L_0x18afd40 .delay 1 (80000,80000,80000) L_0x18afd40/d;
L_0x18affa0/d .functor AND 1, L_0x18ae490, L_0x18ae350, L_0x18af450, L_0x18b0df0;
L_0x18affa0 .delay 1 (80000,80000,80000) L_0x18affa0/d;
L_0x18afcd0/d .functor AND 1, L_0x18ae780, L_0x18af2f0, L_0x18b0d50, L_0x18b0df0;
L_0x18afcd0 .delay 1 (80000,80000,80000) L_0x18afcd0/d;
L_0x18b0300/d .functor AND 1, L_0x18ae5f0, L_0x18ae350, L_0x18b0d50, L_0x18b0df0;
L_0x18b0300 .delay 1 (80000,80000,80000) L_0x18b0300/d;
L_0x18b04a0/0/0 .functor OR 1, L_0x18af6c0, L_0x18af870, L_0x18afa20, L_0x18afd40;
L_0x18b04a0/0/4 .functor OR 1, L_0x18affa0, L_0x18afcd0, L_0x18b0300, L_0x18afc10;
L_0x18b04a0/d .functor OR 1, L_0x18b04a0/0/0, L_0x18b04a0/0/4, C4<0>, C4<0>;
L_0x18b04a0 .delay 1 (160000,160000,160000) L_0x18b04a0/d;
v0x1851110_0 .net "a", 0 0, L_0x18b0890;  1 drivers
v0x18511d0_0 .net "addSub", 0 0, L_0x18aec10;  1 drivers
v0x18512a0_0 .net "andRes", 0 0, L_0x18addc0;  1 drivers
v0x1851370_0 .net "b", 0 0, L_0x18b09f0;  1 drivers
v0x1851440_0 .net "carryIn", 0 0, L_0x18ae2b0;  1 drivers
v0x18514e0_0 .net "carryOut", 0 0, L_0x18af0f0;  1 drivers
v0x18515b0_0 .net "initialResult", 0 0, L_0x18b04a0;  1 drivers
v0x1851650_0 .net "isAdd", 0 0, L_0x18af6c0;  1 drivers
v0x18516f0_0 .net "isAnd", 0 0, L_0x18afd40;  1 drivers
v0x1851820_0 .net "isNand", 0 0, L_0x18affa0;  1 drivers
v0x18518c0_0 .net "isNor", 0 0, L_0x18afcd0;  1 drivers
v0x1851960_0 .net "isOr", 0 0, L_0x18b0300;  1 drivers
v0x1851a20_0 .net "isSLT", 0 0, L_0x18afc10;  1 drivers
v0x1851ae0_0 .net "isSub", 0 0, L_0x18af870;  1 drivers
v0x1851ba0_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1851c40_0 .net "isXor", 0 0, L_0x18afa20;  1 drivers
v0x1851d00_0 .net "nandRes", 0 0, L_0x18ae490;  1 drivers
v0x1851eb0_0 .net "norRes", 0 0, L_0x18ae780;  1 drivers
v0x1851f50_0 .net "orRes", 0 0, L_0x18ae5f0;  1 drivers
v0x1851ff0_0 .net "s0", 0 0, L_0x18ae350;  1 drivers
v0x1852090_0 .net "s0inv", 0 0, L_0x18af2f0;  1 drivers
v0x1852150_0 .net "s1", 0 0, L_0x18b0d50;  1 drivers
v0x1852210_0 .net "s1inv", 0 0, L_0x18af450;  1 drivers
v0x18522d0_0 .net "s2", 0 0, L_0x18b0df0;  1 drivers
v0x1852390_0 .net "s2inv", 0 0, L_0x18af510;  1 drivers
v0x1852450_0 .net "xorRes", 0 0, L_0x18ae840;  1 drivers
S_0x1850400 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1850100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18ae9a0/d .functor XOR 1, L_0x18b09f0, L_0x18f1d20, C4<0>, C4<0>;
L_0x18ae9a0 .delay 1 (40000,40000,40000) L_0x18ae9a0/d;
L_0x18aea60/d .functor XOR 1, L_0x18b0890, L_0x18ae9a0, C4<0>, C4<0>;
L_0x18aea60 .delay 1 (40000,40000,40000) L_0x18aea60/d;
L_0x18aec10/d .functor XOR 1, L_0x18aea60, L_0x18ae2b0, C4<0>, C4<0>;
L_0x18aec10 .delay 1 (40000,40000,40000) L_0x18aec10/d;
L_0x18aee10/d .functor AND 1, L_0x18b0890, L_0x18ae9a0, C4<1>, C4<1>;
L_0x18aee10 .delay 1 (40000,40000,40000) L_0x18aee10/d;
L_0x18af080/d .functor AND 1, L_0x18aea60, L_0x18ae2b0, C4<1>, C4<1>;
L_0x18af080 .delay 1 (40000,40000,40000) L_0x18af080/d;
L_0x18af0f0/d .functor OR 1, L_0x18aee10, L_0x18af080, C4<0>, C4<0>;
L_0x18af0f0 .delay 1 (40000,40000,40000) L_0x18af0f0/d;
v0x1850690_0 .net "AandB", 0 0, L_0x18aee10;  1 drivers
v0x1850770_0 .net "BxorSub", 0 0, L_0x18ae9a0;  1 drivers
v0x1850830_0 .net "a", 0 0, L_0x18b0890;  alias, 1 drivers
v0x1850900_0 .net "b", 0 0, L_0x18b09f0;  alias, 1 drivers
v0x18509c0_0 .net "carryin", 0 0, L_0x18ae2b0;  alias, 1 drivers
v0x1850ad0_0 .net "carryout", 0 0, L_0x18af0f0;  alias, 1 drivers
v0x1850b90_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x18470e0_0 .net "res", 0 0, L_0x18aec10;  alias, 1 drivers
v0x1850e40_0 .net "xAorB", 0 0, L_0x18aea60;  1 drivers
v0x1850f70_0 .net "xAorBandCin", 0 0, L_0x18af080;  1 drivers
S_0x1852630 .scope generate, "genblk1[9]" "genblk1[9]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x18527f0 .param/l "i" 0 3 165, +C4<01001>;
S_0x18528b0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1852630;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18b0930/d .functor AND 1, L_0x18b3380, L_0x18b34e0, C4<1>, C4<1>;
L_0x18b0930 .delay 1 (40000,40000,40000) L_0x18b0930/d;
L_0x18b0bf0/d .functor NAND 1, L_0x18b3380, L_0x18b34e0, C4<1>, C4<1>;
L_0x18b0bf0 .delay 1 (20000,20000,20000) L_0x18b0bf0/d;
L_0x18b1050/d .functor OR 1, L_0x18b3380, L_0x18b34e0, C4<0>, C4<0>;
L_0x18b1050 .delay 1 (40000,40000,40000) L_0x18b1050/d;
L_0x18b11e0/d .functor NOR 1, L_0x18b3380, L_0x18b34e0, C4<0>, C4<0>;
L_0x18b11e0 .delay 1 (20000,20000,20000) L_0x18b11e0/d;
L_0x18b12a0/d .functor XOR 1, L_0x18b3380, L_0x18b34e0, C4<0>, C4<0>;
L_0x18b12a0 .delay 1 (40000,40000,40000) L_0x18b12a0/d;
L_0x18b1d50/d .functor NOT 1, L_0x18b0f30, C4<0>, C4<0>, C4<0>;
L_0x18b1d50 .delay 1 (10000,10000,10000) L_0x18b1d50/d;
L_0x18b1eb0/d .functor NOT 1, L_0x18b3870, C4<0>, C4<0>, C4<0>;
L_0x18b1eb0 .delay 1 (10000,10000,10000) L_0x18b1eb0/d;
L_0x18b1f70/d .functor NOT 1, L_0x18b3910, C4<0>, C4<0>, C4<0>;
L_0x18b1f70 .delay 1 (10000,10000,10000) L_0x18b1f70/d;
L_0x18b2120/d .functor AND 1, L_0x18b1670, L_0x18b1d50, L_0x18b1eb0, L_0x18b1f70;
L_0x18b2120 .delay 1 (80000,80000,80000) L_0x18b2120/d;
L_0x18b22d0/d .functor AND 1, L_0x18b1670, L_0x18b0f30, L_0x18b1eb0, L_0x18b1f70;
L_0x18b22d0 .delay 1 (80000,80000,80000) L_0x18b22d0/d;
L_0x18b2480/d .functor AND 1, L_0x18b12a0, L_0x18b1d50, L_0x18b3870, L_0x18b1f70;
L_0x18b2480 .delay 1 (80000,80000,80000) L_0x18b2480/d;
L_0x18b2670/d .functor AND 1, L_0x18b1670, L_0x18b0f30, L_0x18b3870, L_0x18b1f70;
L_0x18b2670 .delay 1 (80000,80000,80000) L_0x18b2670/d;
L_0x18b27a0/d .functor AND 1, L_0x18b0930, L_0x18b1d50, L_0x18b1eb0, L_0x18b3910;
L_0x18b27a0 .delay 1 (80000,80000,80000) L_0x18b27a0/d;
L_0x18b2a30/d .functor AND 1, L_0x18b0bf0, L_0x18b0f30, L_0x18b1eb0, L_0x18b3910;
L_0x18b2a30 .delay 1 (80000,80000,80000) L_0x18b2a30/d;
L_0x18b2730/d .functor AND 1, L_0x18b11e0, L_0x18b1d50, L_0x18b3870, L_0x18b3910;
L_0x18b2730 .delay 1 (80000,80000,80000) L_0x18b2730/d;
L_0x18b2dc0/d .functor AND 1, L_0x18b1050, L_0x18b0f30, L_0x18b3870, L_0x18b3910;
L_0x18b2dc0 .delay 1 (80000,80000,80000) L_0x18b2dc0/d;
L_0x18b2f90/0/0 .functor OR 1, L_0x18b2120, L_0x18b22d0, L_0x18b2480, L_0x18b27a0;
L_0x18b2f90/0/4 .functor OR 1, L_0x18b2a30, L_0x18b2730, L_0x18b2dc0, L_0x18b2670;
L_0x18b2f90/d .functor OR 1, L_0x18b2f90/0/0, L_0x18b2f90/0/4, C4<0>, C4<0>;
L_0x18b2f90 .delay 1 (160000,160000,160000) L_0x18b2f90/d;
v0x18537b0_0 .net "a", 0 0, L_0x18b3380;  1 drivers
v0x1853870_0 .net "addSub", 0 0, L_0x18b1670;  1 drivers
v0x1853940_0 .net "andRes", 0 0, L_0x18b0930;  1 drivers
v0x1853a10_0 .net "b", 0 0, L_0x18b34e0;  1 drivers
v0x1853ae0_0 .net "carryIn", 0 0, L_0x18b0e90;  1 drivers
v0x1853b80_0 .net "carryOut", 0 0, L_0x18b1b50;  1 drivers
v0x1853c50_0 .net "initialResult", 0 0, L_0x18b2f90;  1 drivers
v0x1853cf0_0 .net "isAdd", 0 0, L_0x18b2120;  1 drivers
v0x1853d90_0 .net "isAnd", 0 0, L_0x18b27a0;  1 drivers
v0x1853ec0_0 .net "isNand", 0 0, L_0x18b2a30;  1 drivers
v0x1853f60_0 .net "isNor", 0 0, L_0x18b2730;  1 drivers
v0x1854000_0 .net "isOr", 0 0, L_0x18b2dc0;  1 drivers
v0x18540c0_0 .net "isSLT", 0 0, L_0x18b2670;  1 drivers
v0x1854180_0 .net "isSub", 0 0, L_0x18b22d0;  1 drivers
v0x1854240_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x18542e0_0 .net "isXor", 0 0, L_0x18b2480;  1 drivers
v0x18543a0_0 .net "nandRes", 0 0, L_0x18b0bf0;  1 drivers
v0x1854550_0 .net "norRes", 0 0, L_0x18b11e0;  1 drivers
v0x18545f0_0 .net "orRes", 0 0, L_0x18b1050;  1 drivers
v0x1854690_0 .net "s0", 0 0, L_0x18b0f30;  1 drivers
v0x1854730_0 .net "s0inv", 0 0, L_0x18b1d50;  1 drivers
v0x18547f0_0 .net "s1", 0 0, L_0x18b3870;  1 drivers
v0x18548b0_0 .net "s1inv", 0 0, L_0x18b1eb0;  1 drivers
v0x1854970_0 .net "s2", 0 0, L_0x18b3910;  1 drivers
v0x1854a30_0 .net "s2inv", 0 0, L_0x18b1f70;  1 drivers
v0x1854af0_0 .net "xorRes", 0 0, L_0x18b12a0;  1 drivers
S_0x1852bb0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x18528b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18b1400/d .functor XOR 1, L_0x18b34e0, L_0x18f1d20, C4<0>, C4<0>;
L_0x18b1400 .delay 1 (40000,40000,40000) L_0x18b1400/d;
L_0x18b14c0/d .functor XOR 1, L_0x18b3380, L_0x18b1400, C4<0>, C4<0>;
L_0x18b14c0 .delay 1 (40000,40000,40000) L_0x18b14c0/d;
L_0x18b1670/d .functor XOR 1, L_0x18b14c0, L_0x18b0e90, C4<0>, C4<0>;
L_0x18b1670 .delay 1 (40000,40000,40000) L_0x18b1670/d;
L_0x18b1870/d .functor AND 1, L_0x18b3380, L_0x18b1400, C4<1>, C4<1>;
L_0x18b1870 .delay 1 (40000,40000,40000) L_0x18b1870/d;
L_0x18b1ae0/d .functor AND 1, L_0x18b14c0, L_0x18b0e90, C4<1>, C4<1>;
L_0x18b1ae0 .delay 1 (40000,40000,40000) L_0x18b1ae0/d;
L_0x18b1b50/d .functor OR 1, L_0x18b1870, L_0x18b1ae0, C4<0>, C4<0>;
L_0x18b1b50 .delay 1 (40000,40000,40000) L_0x18b1b50/d;
v0x1852e40_0 .net "AandB", 0 0, L_0x18b1870;  1 drivers
v0x1852f20_0 .net "BxorSub", 0 0, L_0x18b1400;  1 drivers
v0x1852fe0_0 .net "a", 0 0, L_0x18b3380;  alias, 1 drivers
v0x18530b0_0 .net "b", 0 0, L_0x18b34e0;  alias, 1 drivers
v0x1853170_0 .net "carryin", 0 0, L_0x18b0e90;  alias, 1 drivers
v0x1853280_0 .net "carryout", 0 0, L_0x18b1b50;  alias, 1 drivers
v0x1853340_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x18533e0_0 .net "res", 0 0, L_0x18b1670;  alias, 1 drivers
v0x18534a0_0 .net "xAorB", 0 0, L_0x18b14c0;  1 drivers
v0x18535f0_0 .net "xAorBandCin", 0 0, L_0x18b1ae0;  1 drivers
S_0x1854cd0 .scope generate, "genblk1[10]" "genblk1[10]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x1854e90 .param/l "i" 0 3 165, +C4<01010>;
S_0x1854f50 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1854cd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18b3420/d .functor AND 1, L_0x18b5df0, L_0x18b5f50, C4<1>, C4<1>;
L_0x18b3420 .delay 1 (40000,40000,40000) L_0x18b3420/d;
L_0x18b36e0/d .functor NAND 1, L_0x18b5df0, L_0x18b5f50, C4<1>, C4<1>;
L_0x18b36e0 .delay 1 (20000,20000,20000) L_0x18b36e0/d;
L_0x18b3ba0/d .functor OR 1, L_0x18b5df0, L_0x18b5f50, C4<0>, C4<0>;
L_0x18b3ba0 .delay 1 (40000,40000,40000) L_0x18b3ba0/d;
L_0x18b3d30/d .functor NOR 1, L_0x18b5df0, L_0x18b5f50, C4<0>, C4<0>;
L_0x18b3d30 .delay 1 (20000,20000,20000) L_0x18b3d30/d;
L_0x18b3df0/d .functor XOR 1, L_0x18b5df0, L_0x18b5f50, C4<0>, C4<0>;
L_0x18b3df0 .delay 1 (40000,40000,40000) L_0x18b3df0/d;
L_0x18b4850/d .functor NOT 1, L_0x18b3a50, C4<0>, C4<0>, C4<0>;
L_0x18b4850 .delay 1 (10000,10000,10000) L_0x18b4850/d;
L_0x18b49b0/d .functor NOT 1, L_0x18b3af0, C4<0>, C4<0>, C4<0>;
L_0x18b49b0 .delay 1 (10000,10000,10000) L_0x18b49b0/d;
L_0x18b4a70/d .functor NOT 1, L_0x18b6100, C4<0>, C4<0>, C4<0>;
L_0x18b4a70 .delay 1 (10000,10000,10000) L_0x18b4a70/d;
L_0x18b4c20/d .functor AND 1, L_0x18b4170, L_0x18b4850, L_0x18b49b0, L_0x18b4a70;
L_0x18b4c20 .delay 1 (80000,80000,80000) L_0x18b4c20/d;
L_0x18b4dd0/d .functor AND 1, L_0x18b4170, L_0x18b3a50, L_0x18b49b0, L_0x18b4a70;
L_0x18b4dd0 .delay 1 (80000,80000,80000) L_0x18b4dd0/d;
L_0x18b4f80/d .functor AND 1, L_0x18b3df0, L_0x18b4850, L_0x18b3af0, L_0x18b4a70;
L_0x18b4f80 .delay 1 (80000,80000,80000) L_0x18b4f80/d;
L_0x18b5170/d .functor AND 1, L_0x18b4170, L_0x18b3a50, L_0x18b3af0, L_0x18b4a70;
L_0x18b5170 .delay 1 (80000,80000,80000) L_0x18b5170/d;
L_0x18b52a0/d .functor AND 1, L_0x18b3420, L_0x18b4850, L_0x18b49b0, L_0x18b6100;
L_0x18b52a0 .delay 1 (80000,80000,80000) L_0x18b52a0/d;
L_0x18b5500/d .functor AND 1, L_0x18b36e0, L_0x18b3a50, L_0x18b49b0, L_0x18b6100;
L_0x18b5500 .delay 1 (80000,80000,80000) L_0x18b5500/d;
L_0x18b5230/d .functor AND 1, L_0x18b3d30, L_0x18b4850, L_0x18b3af0, L_0x18b6100;
L_0x18b5230 .delay 1 (80000,80000,80000) L_0x18b5230/d;
L_0x18b5860/d .functor AND 1, L_0x18b3ba0, L_0x18b3a50, L_0x18b3af0, L_0x18b6100;
L_0x18b5860 .delay 1 (80000,80000,80000) L_0x18b5860/d;
L_0x18b5a00/0/0 .functor OR 1, L_0x18b4c20, L_0x18b4dd0, L_0x18b4f80, L_0x18b52a0;
L_0x18b5a00/0/4 .functor OR 1, L_0x18b5500, L_0x18b5230, L_0x18b5860, L_0x18b5170;
L_0x18b5a00/d .functor OR 1, L_0x18b5a00/0/0, L_0x18b5a00/0/4, C4<0>, C4<0>;
L_0x18b5a00 .delay 1 (160000,160000,160000) L_0x18b5a00/d;
v0x1855e50_0 .net "a", 0 0, L_0x18b5df0;  1 drivers
v0x1855f10_0 .net "addSub", 0 0, L_0x18b4170;  1 drivers
v0x1855fe0_0 .net "andRes", 0 0, L_0x18b3420;  1 drivers
v0x18560b0_0 .net "b", 0 0, L_0x18b5f50;  1 drivers
v0x1856180_0 .net "carryIn", 0 0, L_0x18b39b0;  1 drivers
v0x1856220_0 .net "carryOut", 0 0, L_0x18b4650;  1 drivers
v0x18562f0_0 .net "initialResult", 0 0, L_0x18b5a00;  1 drivers
v0x1856390_0 .net "isAdd", 0 0, L_0x18b4c20;  1 drivers
v0x1856430_0 .net "isAnd", 0 0, L_0x18b52a0;  1 drivers
v0x1856560_0 .net "isNand", 0 0, L_0x18b5500;  1 drivers
v0x1856600_0 .net "isNor", 0 0, L_0x18b5230;  1 drivers
v0x18566a0_0 .net "isOr", 0 0, L_0x18b5860;  1 drivers
v0x1856760_0 .net "isSLT", 0 0, L_0x18b5170;  1 drivers
v0x1856820_0 .net "isSub", 0 0, L_0x18b4dd0;  1 drivers
v0x18568e0_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1856980_0 .net "isXor", 0 0, L_0x18b4f80;  1 drivers
v0x1856a40_0 .net "nandRes", 0 0, L_0x18b36e0;  1 drivers
v0x1856bf0_0 .net "norRes", 0 0, L_0x18b3d30;  1 drivers
v0x1856c90_0 .net "orRes", 0 0, L_0x18b3ba0;  1 drivers
v0x1856d30_0 .net "s0", 0 0, L_0x18b3a50;  1 drivers
v0x1856dd0_0 .net "s0inv", 0 0, L_0x18b4850;  1 drivers
v0x1856e90_0 .net "s1", 0 0, L_0x18b3af0;  1 drivers
v0x1856f50_0 .net "s1inv", 0 0, L_0x18b49b0;  1 drivers
v0x1857010_0 .net "s2", 0 0, L_0x18b6100;  1 drivers
v0x18570d0_0 .net "s2inv", 0 0, L_0x18b4a70;  1 drivers
v0x1857190_0 .net "xorRes", 0 0, L_0x18b3df0;  1 drivers
S_0x1855250 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1854f50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18b3f50/d .functor XOR 1, L_0x18b5f50, L_0x18f1d20, C4<0>, C4<0>;
L_0x18b3f50 .delay 1 (40000,40000,40000) L_0x18b3f50/d;
L_0x18b4010/d .functor XOR 1, L_0x18b5df0, L_0x18b3f50, C4<0>, C4<0>;
L_0x18b4010 .delay 1 (40000,40000,40000) L_0x18b4010/d;
L_0x18b4170/d .functor XOR 1, L_0x18b4010, L_0x18b39b0, C4<0>, C4<0>;
L_0x18b4170 .delay 1 (40000,40000,40000) L_0x18b4170/d;
L_0x18b4370/d .functor AND 1, L_0x18b5df0, L_0x18b3f50, C4<1>, C4<1>;
L_0x18b4370 .delay 1 (40000,40000,40000) L_0x18b4370/d;
L_0x18b45e0/d .functor AND 1, L_0x18b4010, L_0x18b39b0, C4<1>, C4<1>;
L_0x18b45e0 .delay 1 (40000,40000,40000) L_0x18b45e0/d;
L_0x18b4650/d .functor OR 1, L_0x18b4370, L_0x18b45e0, C4<0>, C4<0>;
L_0x18b4650 .delay 1 (40000,40000,40000) L_0x18b4650/d;
v0x18554e0_0 .net "AandB", 0 0, L_0x18b4370;  1 drivers
v0x18555c0_0 .net "BxorSub", 0 0, L_0x18b3f50;  1 drivers
v0x1855680_0 .net "a", 0 0, L_0x18b5df0;  alias, 1 drivers
v0x1855750_0 .net "b", 0 0, L_0x18b5f50;  alias, 1 drivers
v0x1855810_0 .net "carryin", 0 0, L_0x18b39b0;  alias, 1 drivers
v0x1855920_0 .net "carryout", 0 0, L_0x18b4650;  alias, 1 drivers
v0x18559e0_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1855a80_0 .net "res", 0 0, L_0x18b4170;  alias, 1 drivers
v0x1855b40_0 .net "xAorB", 0 0, L_0x18b4010;  1 drivers
v0x1855c90_0 .net "xAorBandCin", 0 0, L_0x18b45e0;  1 drivers
S_0x1857370 .scope generate, "genblk1[11]" "genblk1[11]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x1857530 .param/l "i" 0 3 165, +C4<01011>;
S_0x18575f0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1857370;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18b5e90/d .functor AND 1, L_0x18b8a70, L_0x18b8bd0, C4<1>, C4<1>;
L_0x18b5e90 .delay 1 (40000,40000,40000) L_0x18b5e90/d;
L_0x18b61a0/d .functor NAND 1, L_0x18b8a70, L_0x18b8bd0, C4<1>, C4<1>;
L_0x18b61a0 .delay 1 (20000,20000,20000) L_0x18b61a0/d;
L_0x18a6190/d .functor OR 1, L_0x18b8a70, L_0x18b8bd0, C4<0>, C4<0>;
L_0x18a6190 .delay 1 (40000,40000,40000) L_0x18a6190/d;
L_0x18b6930/d .functor NOR 1, L_0x18b8a70, L_0x18b8bd0, C4<0>, C4<0>;
L_0x18b6930 .delay 1 (20000,20000,20000) L_0x18b6930/d;
L_0x18b69f0/d .functor XOR 1, L_0x18b8a70, L_0x18b8bd0, C4<0>, C4<0>;
L_0x18b69f0 .delay 1 (40000,40000,40000) L_0x18b69f0/d;
L_0x18b7450/d .functor NOT 1, L_0x18b67a0, C4<0>, C4<0>, C4<0>;
L_0x18b7450 .delay 1 (10000,10000,10000) L_0x18b7450/d;
L_0x18b75b0/d .functor NOT 1, L_0x18b6840, C4<0>, C4<0>, C4<0>;
L_0x18b75b0 .delay 1 (10000,10000,10000) L_0x18b75b0/d;
L_0x18b7670/d .functor NOT 1, L_0x18b8fc0, C4<0>, C4<0>, C4<0>;
L_0x18b7670 .delay 1 (10000,10000,10000) L_0x18b7670/d;
L_0x18b7820/d .functor AND 1, L_0x18b6d70, L_0x18b7450, L_0x18b75b0, L_0x18b7670;
L_0x18b7820 .delay 1 (80000,80000,80000) L_0x18b7820/d;
L_0x18b79d0/d .functor AND 1, L_0x18b6d70, L_0x18b67a0, L_0x18b75b0, L_0x18b7670;
L_0x18b79d0 .delay 1 (80000,80000,80000) L_0x18b79d0/d;
L_0x18b7b80/d .functor AND 1, L_0x18b69f0, L_0x18b7450, L_0x18b6840, L_0x18b7670;
L_0x18b7b80 .delay 1 (80000,80000,80000) L_0x18b7b80/d;
L_0x18b7d70/d .functor AND 1, L_0x18b6d70, L_0x18b67a0, L_0x18b6840, L_0x18b7670;
L_0x18b7d70 .delay 1 (80000,80000,80000) L_0x18b7d70/d;
L_0x18b7ea0/d .functor AND 1, L_0x18b5e90, L_0x18b7450, L_0x18b75b0, L_0x18b8fc0;
L_0x18b7ea0 .delay 1 (80000,80000,80000) L_0x18b7ea0/d;
L_0x18b8100/d .functor AND 1, L_0x18b61a0, L_0x18b67a0, L_0x18b75b0, L_0x18b8fc0;
L_0x18b8100 .delay 1 (80000,80000,80000) L_0x18b8100/d;
L_0x18b7e30/d .functor AND 1, L_0x18b6930, L_0x18b7450, L_0x18b6840, L_0x18b8fc0;
L_0x18b7e30 .delay 1 (80000,80000,80000) L_0x18b7e30/d;
L_0x18b84e0/d .functor AND 1, L_0x18a6190, L_0x18b67a0, L_0x18b6840, L_0x18b8fc0;
L_0x18b84e0 .delay 1 (80000,80000,80000) L_0x18b84e0/d;
L_0x18b8680/0/0 .functor OR 1, L_0x18b7820, L_0x18b79d0, L_0x18b7b80, L_0x18b7ea0;
L_0x18b8680/0/4 .functor OR 1, L_0x18b8100, L_0x18b7e30, L_0x18b84e0, L_0x18b7d70;
L_0x18b8680/d .functor OR 1, L_0x18b8680/0/0, L_0x18b8680/0/4, C4<0>, C4<0>;
L_0x18b8680 .delay 1 (160000,160000,160000) L_0x18b8680/d;
v0x18584f0_0 .net "a", 0 0, L_0x18b8a70;  1 drivers
v0x18585b0_0 .net "addSub", 0 0, L_0x18b6d70;  1 drivers
v0x1858680_0 .net "andRes", 0 0, L_0x18b5e90;  1 drivers
v0x1858750_0 .net "b", 0 0, L_0x18b8bd0;  1 drivers
v0x1858820_0 .net "carryIn", 0 0, L_0x18a6250;  1 drivers
v0x18588c0_0 .net "carryOut", 0 0, L_0x18b7250;  1 drivers
v0x1858990_0 .net "initialResult", 0 0, L_0x18b8680;  1 drivers
v0x1858a30_0 .net "isAdd", 0 0, L_0x18b7820;  1 drivers
v0x1858ad0_0 .net "isAnd", 0 0, L_0x18b7ea0;  1 drivers
v0x1858c00_0 .net "isNand", 0 0, L_0x18b8100;  1 drivers
v0x1858ca0_0 .net "isNor", 0 0, L_0x18b7e30;  1 drivers
v0x1858d40_0 .net "isOr", 0 0, L_0x18b84e0;  1 drivers
v0x1858e00_0 .net "isSLT", 0 0, L_0x18b7d70;  1 drivers
v0x1858ec0_0 .net "isSub", 0 0, L_0x18b79d0;  1 drivers
v0x1858f80_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1859020_0 .net "isXor", 0 0, L_0x18b7b80;  1 drivers
v0x18590e0_0 .net "nandRes", 0 0, L_0x18b61a0;  1 drivers
v0x1859290_0 .net "norRes", 0 0, L_0x18b6930;  1 drivers
v0x1859330_0 .net "orRes", 0 0, L_0x18a6190;  1 drivers
v0x18593d0_0 .net "s0", 0 0, L_0x18b67a0;  1 drivers
v0x1859470_0 .net "s0inv", 0 0, L_0x18b7450;  1 drivers
v0x1859530_0 .net "s1", 0 0, L_0x18b6840;  1 drivers
v0x18595f0_0 .net "s1inv", 0 0, L_0x18b75b0;  1 drivers
v0x18596b0_0 .net "s2", 0 0, L_0x18b8fc0;  1 drivers
v0x1859770_0 .net "s2inv", 0 0, L_0x18b7670;  1 drivers
v0x1859830_0 .net "xorRes", 0 0, L_0x18b69f0;  1 drivers
S_0x18578f0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x18575f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18b6b50/d .functor XOR 1, L_0x18b8bd0, L_0x18f1d20, C4<0>, C4<0>;
L_0x18b6b50 .delay 1 (40000,40000,40000) L_0x18b6b50/d;
L_0x18b6c10/d .functor XOR 1, L_0x18b8a70, L_0x18b6b50, C4<0>, C4<0>;
L_0x18b6c10 .delay 1 (40000,40000,40000) L_0x18b6c10/d;
L_0x18b6d70/d .functor XOR 1, L_0x18b6c10, L_0x18a6250, C4<0>, C4<0>;
L_0x18b6d70 .delay 1 (40000,40000,40000) L_0x18b6d70/d;
L_0x18b6f70/d .functor AND 1, L_0x18b8a70, L_0x18b6b50, C4<1>, C4<1>;
L_0x18b6f70 .delay 1 (40000,40000,40000) L_0x18b6f70/d;
L_0x18b71e0/d .functor AND 1, L_0x18b6c10, L_0x18a6250, C4<1>, C4<1>;
L_0x18b71e0 .delay 1 (40000,40000,40000) L_0x18b71e0/d;
L_0x18b7250/d .functor OR 1, L_0x18b6f70, L_0x18b71e0, C4<0>, C4<0>;
L_0x18b7250 .delay 1 (40000,40000,40000) L_0x18b7250/d;
v0x1857b80_0 .net "AandB", 0 0, L_0x18b6f70;  1 drivers
v0x1857c60_0 .net "BxorSub", 0 0, L_0x18b6b50;  1 drivers
v0x1857d20_0 .net "a", 0 0, L_0x18b8a70;  alias, 1 drivers
v0x1857df0_0 .net "b", 0 0, L_0x18b8bd0;  alias, 1 drivers
v0x1857eb0_0 .net "carryin", 0 0, L_0x18a6250;  alias, 1 drivers
v0x1857fc0_0 .net "carryout", 0 0, L_0x18b7250;  alias, 1 drivers
v0x1858080_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1858120_0 .net "res", 0 0, L_0x18b6d70;  alias, 1 drivers
v0x18581e0_0 .net "xAorB", 0 0, L_0x18b6c10;  1 drivers
v0x1858330_0 .net "xAorBandCin", 0 0, L_0x18b71e0;  1 drivers
S_0x1859a10 .scope generate, "genblk1[12]" "genblk1[12]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x1859bd0 .param/l "i" 0 3 165, +C4<01100>;
S_0x1859c90 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1859a10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18b8b10/d .functor AND 1, L_0x18bb490, L_0x18bb5f0, C4<1>, C4<1>;
L_0x18b8b10 .delay 1 (40000,40000,40000) L_0x18b8b10/d;
L_0x18b8f30/d .functor NAND 1, L_0x18bb490, L_0x18bb5f0, C4<1>, C4<1>;
L_0x18b8f30 .delay 1 (20000,20000,20000) L_0x18b8f30/d;
L_0x18b8e70/d .functor OR 1, L_0x18bb490, L_0x18bb5f0, C4<0>, C4<0>;
L_0x18b8e70 .delay 1 (40000,40000,40000) L_0x18b8e70/d;
L_0x18b93d0/d .functor NOR 1, L_0x18bb490, L_0x18bb5f0, C4<0>, C4<0>;
L_0x18b93d0 .delay 1 (20000,20000,20000) L_0x18b93d0/d;
L_0x18b9490/d .functor XOR 1, L_0x18bb490, L_0x18bb5f0, C4<0>, C4<0>;
L_0x18b9490 .delay 1 (40000,40000,40000) L_0x18b9490/d;
L_0x18b9ef0/d .functor NOT 1, L_0x18b90f0, C4<0>, C4<0>, C4<0>;
L_0x18b9ef0 .delay 1 (10000,10000,10000) L_0x18b9ef0/d;
L_0x18ba050/d .functor NOT 1, L_0x18b9190, C4<0>, C4<0>, C4<0>;
L_0x18ba050 .delay 1 (10000,10000,10000) L_0x18ba050/d;
L_0x18ba110/d .functor NOT 1, L_0x18bba10, C4<0>, C4<0>, C4<0>;
L_0x18ba110 .delay 1 (10000,10000,10000) L_0x18ba110/d;
L_0x18ba2c0/d .functor AND 1, L_0x18b9810, L_0x18b9ef0, L_0x18ba050, L_0x18ba110;
L_0x18ba2c0 .delay 1 (80000,80000,80000) L_0x18ba2c0/d;
L_0x18ba470/d .functor AND 1, L_0x18b9810, L_0x18b90f0, L_0x18ba050, L_0x18ba110;
L_0x18ba470 .delay 1 (80000,80000,80000) L_0x18ba470/d;
L_0x18ba620/d .functor AND 1, L_0x18b9490, L_0x18b9ef0, L_0x18b9190, L_0x18ba110;
L_0x18ba620 .delay 1 (80000,80000,80000) L_0x18ba620/d;
L_0x18ba810/d .functor AND 1, L_0x18b9810, L_0x18b90f0, L_0x18b9190, L_0x18ba110;
L_0x18ba810 .delay 1 (80000,80000,80000) L_0x18ba810/d;
L_0x18ba940/d .functor AND 1, L_0x18b8b10, L_0x18b9ef0, L_0x18ba050, L_0x18bba10;
L_0x18ba940 .delay 1 (80000,80000,80000) L_0x18ba940/d;
L_0x18baba0/d .functor AND 1, L_0x18b8f30, L_0x18b90f0, L_0x18ba050, L_0x18bba10;
L_0x18baba0 .delay 1 (80000,80000,80000) L_0x18baba0/d;
L_0x18ba8d0/d .functor AND 1, L_0x18b93d0, L_0x18b9ef0, L_0x18b9190, L_0x18bba10;
L_0x18ba8d0 .delay 1 (80000,80000,80000) L_0x18ba8d0/d;
L_0x18baf00/d .functor AND 1, L_0x18b8e70, L_0x18b90f0, L_0x18b9190, L_0x18bba10;
L_0x18baf00 .delay 1 (80000,80000,80000) L_0x18baf00/d;
L_0x18bb0a0/0/0 .functor OR 1, L_0x18ba2c0, L_0x18ba470, L_0x18ba620, L_0x18ba940;
L_0x18bb0a0/0/4 .functor OR 1, L_0x18baba0, L_0x18ba8d0, L_0x18baf00, L_0x18ba810;
L_0x18bb0a0/d .functor OR 1, L_0x18bb0a0/0/0, L_0x18bb0a0/0/4, C4<0>, C4<0>;
L_0x18bb0a0 .delay 1 (160000,160000,160000) L_0x18bb0a0/d;
v0x185ab90_0 .net "a", 0 0, L_0x18bb490;  1 drivers
v0x185ac50_0 .net "addSub", 0 0, L_0x18b9810;  1 drivers
v0x185ad20_0 .net "andRes", 0 0, L_0x18b8b10;  1 drivers
v0x185adf0_0 .net "b", 0 0, L_0x18bb5f0;  1 drivers
v0x185aec0_0 .net "carryIn", 0 0, L_0x18b9300;  1 drivers
v0x185af60_0 .net "carryOut", 0 0, L_0x18b9cf0;  1 drivers
v0x185b000_0 .net "initialResult", 0 0, L_0x18bb0a0;  1 drivers
v0x185b0a0_0 .net "isAdd", 0 0, L_0x18ba2c0;  1 drivers
v0x185b140_0 .net "isAnd", 0 0, L_0x18ba940;  1 drivers
v0x185b270_0 .net "isNand", 0 0, L_0x18baba0;  1 drivers
v0x185b310_0 .net "isNor", 0 0, L_0x18ba8d0;  1 drivers
v0x185b3b0_0 .net "isOr", 0 0, L_0x18baf00;  1 drivers
v0x185b470_0 .net "isSLT", 0 0, L_0x18ba810;  1 drivers
v0x185b530_0 .net "isSub", 0 0, L_0x18ba470;  1 drivers
v0x185b5f0_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x185b690_0 .net "isXor", 0 0, L_0x18ba620;  1 drivers
v0x185b750_0 .net "nandRes", 0 0, L_0x18b8f30;  1 drivers
v0x185b900_0 .net "norRes", 0 0, L_0x18b93d0;  1 drivers
v0x185b9a0_0 .net "orRes", 0 0, L_0x18b8e70;  1 drivers
v0x185ba40_0 .net "s0", 0 0, L_0x18b90f0;  1 drivers
v0x185bae0_0 .net "s0inv", 0 0, L_0x18b9ef0;  1 drivers
v0x185bba0_0 .net "s1", 0 0, L_0x18b9190;  1 drivers
v0x185bc60_0 .net "s1inv", 0 0, L_0x18ba050;  1 drivers
v0x185bd20_0 .net "s2", 0 0, L_0x18bba10;  1 drivers
v0x185bde0_0 .net "s2inv", 0 0, L_0x18ba110;  1 drivers
v0x185bea0_0 .net "xorRes", 0 0, L_0x18b9490;  1 drivers
S_0x1859f90 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1859c90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18b95f0/d .functor XOR 1, L_0x18bb5f0, L_0x18f1d20, C4<0>, C4<0>;
L_0x18b95f0 .delay 1 (40000,40000,40000) L_0x18b95f0/d;
L_0x18b96b0/d .functor XOR 1, L_0x18bb490, L_0x18b95f0, C4<0>, C4<0>;
L_0x18b96b0 .delay 1 (40000,40000,40000) L_0x18b96b0/d;
L_0x18b9810/d .functor XOR 1, L_0x18b96b0, L_0x18b9300, C4<0>, C4<0>;
L_0x18b9810 .delay 1 (40000,40000,40000) L_0x18b9810/d;
L_0x18b9a10/d .functor AND 1, L_0x18bb490, L_0x18b95f0, C4<1>, C4<1>;
L_0x18b9a10 .delay 1 (40000,40000,40000) L_0x18b9a10/d;
L_0x18b9c80/d .functor AND 1, L_0x18b96b0, L_0x18b9300, C4<1>, C4<1>;
L_0x18b9c80 .delay 1 (40000,40000,40000) L_0x18b9c80/d;
L_0x18b9cf0/d .functor OR 1, L_0x18b9a10, L_0x18b9c80, C4<0>, C4<0>;
L_0x18b9cf0 .delay 1 (40000,40000,40000) L_0x18b9cf0/d;
v0x185a220_0 .net "AandB", 0 0, L_0x18b9a10;  1 drivers
v0x185a300_0 .net "BxorSub", 0 0, L_0x18b95f0;  1 drivers
v0x185a3c0_0 .net "a", 0 0, L_0x18bb490;  alias, 1 drivers
v0x185a490_0 .net "b", 0 0, L_0x18bb5f0;  alias, 1 drivers
v0x185a550_0 .net "carryin", 0 0, L_0x18b9300;  alias, 1 drivers
v0x185a660_0 .net "carryout", 0 0, L_0x18b9cf0;  alias, 1 drivers
v0x185a720_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x185a7c0_0 .net "res", 0 0, L_0x18b9810;  alias, 1 drivers
v0x185a880_0 .net "xAorB", 0 0, L_0x18b96b0;  1 drivers
v0x185a9d0_0 .net "xAorBandCin", 0 0, L_0x18b9c80;  1 drivers
S_0x185c080 .scope generate, "genblk1[13]" "genblk1[13]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x185c240 .param/l "i" 0 3 165, +C4<01101>;
S_0x185c300 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x185c080;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18bb530/d .functor AND 1, L_0x18bde70, L_0x18bdfd0, C4<1>, C4<1>;
L_0x18bb530 .delay 1 (40000,40000,40000) L_0x18bb530/d;
L_0x18bb950/d .functor NAND 1, L_0x18bde70, L_0x18bdfd0, C4<1>, C4<1>;
L_0x18bb950 .delay 1 (20000,20000,20000) L_0x18bb950/d;
L_0x18bb7f0/d .functor OR 1, L_0x18bde70, L_0x18bdfd0, C4<0>, C4<0>;
L_0x18bb7f0 .delay 1 (40000,40000,40000) L_0x18bb7f0/d;
L_0x18bbe10/d .functor NOR 1, L_0x18bde70, L_0x18bdfd0, C4<0>, C4<0>;
L_0x18bbe10 .delay 1 (20000,20000,20000) L_0x18bbe10/d;
L_0x18bbed0/d .functor XOR 1, L_0x18bde70, L_0x18bdfd0, C4<0>, C4<0>;
L_0x18bbed0 .delay 1 (40000,40000,40000) L_0x18bbed0/d;
L_0x18bc910/d .functor NOT 1, L_0x18bbb50, C4<0>, C4<0>, C4<0>;
L_0x18bc910 .delay 1 (10000,10000,10000) L_0x18bc910/d;
L_0x18bca70/d .functor NOT 1, L_0x18bbbf0, C4<0>, C4<0>, C4<0>;
L_0x18bca70 .delay 1 (10000,10000,10000) L_0x18bca70/d;
L_0x18bcb30/d .functor NOT 1, L_0x18bbc90, C4<0>, C4<0>, C4<0>;
L_0x18bcb30 .delay 1 (10000,10000,10000) L_0x18bcb30/d;
L_0x18bcce0/d .functor AND 1, L_0x18bc250, L_0x18bc910, L_0x18bca70, L_0x18bcb30;
L_0x18bcce0 .delay 1 (80000,80000,80000) L_0x18bcce0/d;
L_0x18bce90/d .functor AND 1, L_0x18bc250, L_0x18bbb50, L_0x18bca70, L_0x18bcb30;
L_0x18bce90 .delay 1 (80000,80000,80000) L_0x18bce90/d;
L_0x18bd050/d .functor AND 1, L_0x18bbed0, L_0x18bc910, L_0x18bbbf0, L_0x18bcb30;
L_0x18bd050 .delay 1 (80000,80000,80000) L_0x18bd050/d;
L_0x18bd1a0/d .functor AND 1, L_0x18bc250, L_0x18bbb50, L_0x18bbbf0, L_0x18bcb30;
L_0x18bd1a0 .delay 1 (80000,80000,80000) L_0x18bd1a0/d;
L_0x18bd370/d .functor AND 1, L_0x18bb530, L_0x18bc910, L_0x18bca70, L_0x18bbc90;
L_0x18bd370 .delay 1 (80000,80000,80000) L_0x18bd370/d;
L_0x18bd550/d .functor AND 1, L_0x18bb950, L_0x18bbb50, L_0x18bca70, L_0x18bbc90;
L_0x18bd550 .delay 1 (80000,80000,80000) L_0x18bd550/d;
L_0x18bd300/d .functor AND 1, L_0x18bbe10, L_0x18bc910, L_0x18bbbf0, L_0x18bbc90;
L_0x18bd300 .delay 1 (80000,80000,80000) L_0x18bd300/d;
L_0x18bd8e0/d .functor AND 1, L_0x18bb7f0, L_0x18bbb50, L_0x18bbbf0, L_0x18bbc90;
L_0x18bd8e0 .delay 1 (80000,80000,80000) L_0x18bd8e0/d;
L_0x18bda80/0/0 .functor OR 1, L_0x18bcce0, L_0x18bce90, L_0x18bd050, L_0x18bd370;
L_0x18bda80/0/4 .functor OR 1, L_0x18bd550, L_0x18bd300, L_0x18bd8e0, L_0x18bd1a0;
L_0x18bda80/d .functor OR 1, L_0x18bda80/0/0, L_0x18bda80/0/4, C4<0>, C4<0>;
L_0x18bda80 .delay 1 (160000,160000,160000) L_0x18bda80/d;
v0x185d240_0 .net "a", 0 0, L_0x18bde70;  1 drivers
v0x185d300_0 .net "addSub", 0 0, L_0x18bc250;  1 drivers
v0x185d3d0_0 .net "andRes", 0 0, L_0x18bb530;  1 drivers
v0x185d4a0_0 .net "b", 0 0, L_0x18bdfd0;  1 drivers
v0x185d570_0 .net "carryIn", 0 0, L_0x18bbab0;  1 drivers
v0x185d610_0 .net "carryOut", 0 0, L_0x18bc710;  1 drivers
v0x185d6e0_0 .net "initialResult", 0 0, L_0x18bda80;  1 drivers
v0x185d780_0 .net "isAdd", 0 0, L_0x18bcce0;  1 drivers
v0x185d820_0 .net "isAnd", 0 0, L_0x18bd370;  1 drivers
v0x185d950_0 .net "isNand", 0 0, L_0x18bd550;  1 drivers
v0x185d9f0_0 .net "isNor", 0 0, L_0x18bd300;  1 drivers
v0x185da90_0 .net "isOr", 0 0, L_0x18bd8e0;  1 drivers
v0x185db50_0 .net "isSLT", 0 0, L_0x18bd1a0;  1 drivers
v0x185dc10_0 .net "isSub", 0 0, L_0x18bce90;  1 drivers
v0x185dcd0_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x185dd70_0 .net "isXor", 0 0, L_0x18bd050;  1 drivers
v0x185de30_0 .net "nandRes", 0 0, L_0x18bb950;  1 drivers
v0x185dfe0_0 .net "norRes", 0 0, L_0x18bbe10;  1 drivers
v0x185e080_0 .net "orRes", 0 0, L_0x18bb7f0;  1 drivers
v0x185e120_0 .net "s0", 0 0, L_0x18bbb50;  1 drivers
v0x185e1c0_0 .net "s0inv", 0 0, L_0x18bc910;  1 drivers
v0x185e280_0 .net "s1", 0 0, L_0x18bbbf0;  1 drivers
v0x185e340_0 .net "s1inv", 0 0, L_0x18bca70;  1 drivers
v0x185e400_0 .net "s2", 0 0, L_0x18bbc90;  1 drivers
v0x185e4c0_0 .net "s2inv", 0 0, L_0x18bcb30;  1 drivers
v0x185e580_0 .net "xorRes", 0 0, L_0x18bbed0;  1 drivers
S_0x185c600 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x185c300;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18bc030/d .functor XOR 1, L_0x18bdfd0, L_0x18f1d20, C4<0>, C4<0>;
L_0x18bc030 .delay 1 (40000,40000,40000) L_0x18bc030/d;
L_0x18bc0f0/d .functor XOR 1, L_0x18bde70, L_0x18bc030, C4<0>, C4<0>;
L_0x18bc0f0 .delay 1 (40000,40000,40000) L_0x18bc0f0/d;
L_0x18bc250/d .functor XOR 1, L_0x18bc0f0, L_0x18bbab0, C4<0>, C4<0>;
L_0x18bc250 .delay 1 (40000,40000,40000) L_0x18bc250/d;
L_0x18bc450/d .functor AND 1, L_0x18bde70, L_0x18bc030, C4<1>, C4<1>;
L_0x18bc450 .delay 1 (40000,40000,40000) L_0x18bc450/d;
L_0x18bb860/d .functor AND 1, L_0x18bc0f0, L_0x18bbab0, C4<1>, C4<1>;
L_0x18bb860 .delay 1 (40000,40000,40000) L_0x18bb860/d;
L_0x18bc710/d .functor OR 1, L_0x18bc450, L_0x18bb860, C4<0>, C4<0>;
L_0x18bc710 .delay 1 (40000,40000,40000) L_0x18bc710/d;
v0x185c8d0_0 .net "AandB", 0 0, L_0x18bc450;  1 drivers
v0x185c9b0_0 .net "BxorSub", 0 0, L_0x18bc030;  1 drivers
v0x185ca70_0 .net "a", 0 0, L_0x18bde70;  alias, 1 drivers
v0x185cb40_0 .net "b", 0 0, L_0x18bdfd0;  alias, 1 drivers
v0x185cc00_0 .net "carryin", 0 0, L_0x18bbab0;  alias, 1 drivers
v0x185cd10_0 .net "carryout", 0 0, L_0x18bc710;  alias, 1 drivers
v0x185cdd0_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x185ce70_0 .net "res", 0 0, L_0x18bc250;  alias, 1 drivers
v0x185cf30_0 .net "xAorB", 0 0, L_0x18bc0f0;  1 drivers
v0x185d080_0 .net "xAorBandCin", 0 0, L_0x18bb860;  1 drivers
S_0x185e760 .scope generate, "genblk1[14]" "genblk1[14]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x185e920 .param/l "i" 0 3 165, +C4<01110>;
S_0x185e9e0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x185e760;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18bdf10/d .functor AND 1, L_0x18c0860, L_0x18ab260, C4<1>, C4<1>;
L_0x18bdf10 .delay 1 (40000,40000,40000) L_0x18bdf10/d;
L_0x18be4d0/d .functor NAND 1, L_0x18c0860, L_0x18ab260, C4<1>, C4<1>;
L_0x18be4d0 .delay 1 (20000,20000,20000) L_0x18be4d0/d;
L_0x18bd740/d .functor OR 1, L_0x18c0860, L_0x18ab260, C4<0>, C4<0>;
L_0x18bd740 .delay 1 (40000,40000,40000) L_0x18bd740/d;
L_0x18be750/d .functor NOR 1, L_0x18c0860, L_0x18ab260, C4<0>, C4<0>;
L_0x18be750 .delay 1 (20000,20000,20000) L_0x18be750/d;
L_0x18be810/d .functor XOR 1, L_0x18c0860, L_0x18ab260, C4<0>, C4<0>;
L_0x18be810 .delay 1 (40000,40000,40000) L_0x18be810/d;
L_0x18bf220/d .functor NOT 1, L_0x18be180, C4<0>, C4<0>, C4<0>;
L_0x18bf220 .delay 1 (10000,10000,10000) L_0x18bf220/d;
L_0x18bf380/d .functor NOT 1, L_0x18be220, C4<0>, C4<0>, C4<0>;
L_0x18bf380 .delay 1 (10000,10000,10000) L_0x18bf380/d;
L_0x18bf440/d .functor NOT 1, L_0x18be2c0, C4<0>, C4<0>, C4<0>;
L_0x18bf440 .delay 1 (10000,10000,10000) L_0x18bf440/d;
L_0x18bf5f0/d .functor AND 1, L_0x18beb40, L_0x18bf220, L_0x18bf380, L_0x18bf440;
L_0x18bf5f0 .delay 1 (80000,80000,80000) L_0x18bf5f0/d;
L_0x18bf7a0/d .functor AND 1, L_0x18beb40, L_0x18be180, L_0x18bf380, L_0x18bf440;
L_0x18bf7a0 .delay 1 (80000,80000,80000) L_0x18bf7a0/d;
L_0x18bf9b0/d .functor AND 1, L_0x18be810, L_0x18bf220, L_0x18be220, L_0x18bf440;
L_0x18bf9b0 .delay 1 (80000,80000,80000) L_0x18bf9b0/d;
L_0x18bfb90/d .functor AND 1, L_0x18beb40, L_0x18be180, L_0x18be220, L_0x18bf440;
L_0x18bfb90 .delay 1 (80000,80000,80000) L_0x18bfb90/d;
L_0x18bfd60/d .functor AND 1, L_0x18bdf10, L_0x18bf220, L_0x18bf380, L_0x18be2c0;
L_0x18bfd60 .delay 1 (80000,80000,80000) L_0x18bfd60/d;
L_0x18bff40/d .functor AND 1, L_0x18be4d0, L_0x18be180, L_0x18bf380, L_0x18be2c0;
L_0x18bff40 .delay 1 (80000,80000,80000) L_0x18bff40/d;
L_0x18bfcf0/d .functor AND 1, L_0x18be750, L_0x18bf220, L_0x18be220, L_0x18be2c0;
L_0x18bfcf0 .delay 1 (80000,80000,80000) L_0x18bfcf0/d;
L_0x18c02d0/d .functor AND 1, L_0x18bd740, L_0x18be180, L_0x18be220, L_0x18be2c0;
L_0x18c02d0 .delay 1 (80000,80000,80000) L_0x18c02d0/d;
L_0x18c0470/0/0 .functor OR 1, L_0x18bf5f0, L_0x18bf7a0, L_0x18bf9b0, L_0x18bfd60;
L_0x18c0470/0/4 .functor OR 1, L_0x18bff40, L_0x18bfcf0, L_0x18c02d0, L_0x18bfb90;
L_0x18c0470/d .functor OR 1, L_0x18c0470/0/0, L_0x18c0470/0/4, C4<0>, C4<0>;
L_0x18c0470 .delay 1 (160000,160000,160000) L_0x18c0470/d;
v0x185f8e0_0 .net "a", 0 0, L_0x18c0860;  1 drivers
v0x185f9a0_0 .net "addSub", 0 0, L_0x18beb40;  1 drivers
v0x185fa70_0 .net "andRes", 0 0, L_0x18bdf10;  1 drivers
v0x185fb40_0 .net "b", 0 0, L_0x18ab260;  1 drivers
v0x185fc10_0 .net "carryIn", 0 0, L_0x18ab520;  1 drivers
v0x185fcb0_0 .net "carryOut", 0 0, L_0x18bf020;  1 drivers
v0x185fd80_0 .net "initialResult", 0 0, L_0x18c0470;  1 drivers
v0x185fe20_0 .net "isAdd", 0 0, L_0x18bf5f0;  1 drivers
v0x185fec0_0 .net "isAnd", 0 0, L_0x18bfd60;  1 drivers
v0x185fff0_0 .net "isNand", 0 0, L_0x18bff40;  1 drivers
v0x1860090_0 .net "isNor", 0 0, L_0x18bfcf0;  1 drivers
v0x1860130_0 .net "isOr", 0 0, L_0x18c02d0;  1 drivers
v0x18601f0_0 .net "isSLT", 0 0, L_0x18bfb90;  1 drivers
v0x18602b0_0 .net "isSub", 0 0, L_0x18bf7a0;  1 drivers
v0x1860370_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1860410_0 .net "isXor", 0 0, L_0x18bf9b0;  1 drivers
v0x18604d0_0 .net "nandRes", 0 0, L_0x18be4d0;  1 drivers
v0x1860680_0 .net "norRes", 0 0, L_0x18be750;  1 drivers
v0x1860720_0 .net "orRes", 0 0, L_0x18bd740;  1 drivers
v0x18607c0_0 .net "s0", 0 0, L_0x18be180;  1 drivers
v0x1860860_0 .net "s0inv", 0 0, L_0x18bf220;  1 drivers
v0x1860920_0 .net "s1", 0 0, L_0x18be220;  1 drivers
v0x18609e0_0 .net "s1inv", 0 0, L_0x18bf380;  1 drivers
v0x1860aa0_0 .net "s2", 0 0, L_0x18be2c0;  1 drivers
v0x1860b60_0 .net "s2inv", 0 0, L_0x18bf440;  1 drivers
v0x1860c20_0 .net "xorRes", 0 0, L_0x18be810;  1 drivers
S_0x185ece0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x185e9e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18be970/d .functor XOR 1, L_0x18ab260, L_0x18f1d20, C4<0>, C4<0>;
L_0x18be970 .delay 1 (40000,40000,40000) L_0x18be970/d;
L_0x18be9e0/d .functor XOR 1, L_0x18c0860, L_0x18be970, C4<0>, C4<0>;
L_0x18be9e0 .delay 1 (40000,40000,40000) L_0x18be9e0/d;
L_0x18beb40/d .functor XOR 1, L_0x18be9e0, L_0x18ab520, C4<0>, C4<0>;
L_0x18beb40 .delay 1 (40000,40000,40000) L_0x18beb40/d;
L_0x18bed40/d .functor AND 1, L_0x18c0860, L_0x18be970, C4<1>, C4<1>;
L_0x18bed40 .delay 1 (40000,40000,40000) L_0x18bed40/d;
L_0x18befb0/d .functor AND 1, L_0x18be9e0, L_0x18ab520, C4<1>, C4<1>;
L_0x18befb0 .delay 1 (40000,40000,40000) L_0x18befb0/d;
L_0x18bf020/d .functor OR 1, L_0x18bed40, L_0x18befb0, C4<0>, C4<0>;
L_0x18bf020 .delay 1 (40000,40000,40000) L_0x18bf020/d;
v0x185ef70_0 .net "AandB", 0 0, L_0x18bed40;  1 drivers
v0x185f050_0 .net "BxorSub", 0 0, L_0x18be970;  1 drivers
v0x185f110_0 .net "a", 0 0, L_0x18c0860;  alias, 1 drivers
v0x185f1e0_0 .net "b", 0 0, L_0x18ab260;  alias, 1 drivers
v0x185f2a0_0 .net "carryin", 0 0, L_0x18ab520;  alias, 1 drivers
v0x185f3b0_0 .net "carryout", 0 0, L_0x18bf020;  alias, 1 drivers
v0x185f470_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x185f510_0 .net "res", 0 0, L_0x18beb40;  alias, 1 drivers
v0x185f5d0_0 .net "xAorB", 0 0, L_0x18be9e0;  1 drivers
v0x185f720_0 .net "xAorBandCin", 0 0, L_0x18befb0;  1 drivers
S_0x1860e00 .scope generate, "genblk1[15]" "genblk1[15]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x1860fc0 .param/l "i" 0 3 165, +C4<01111>;
S_0x1861080 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1860e00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18c0900/d .functor AND 1, L_0x18c3490, L_0x18c35f0, C4<1>, C4<1>;
L_0x18c0900 .delay 1 (40000,40000,40000) L_0x18c0900/d;
L_0x18ab5c0/d .functor NAND 1, L_0x18c3490, L_0x18c35f0, C4<1>, C4<1>;
L_0x18ab5c0 .delay 1 (20000,20000,20000) L_0x18ab5c0/d;
L_0x18c11d0/d .functor OR 1, L_0x18c3490, L_0x18c35f0, C4<0>, C4<0>;
L_0x18c11d0 .delay 1 (40000,40000,40000) L_0x18c11d0/d;
L_0x18c13c0/d .functor NOR 1, L_0x18c3490, L_0x18c35f0, C4<0>, C4<0>;
L_0x18c13c0 .delay 1 (20000,20000,20000) L_0x18c13c0/d;
L_0x18c1480/d .functor XOR 1, L_0x18c3490, L_0x18c35f0, C4<0>, C4<0>;
L_0x18c1480 .delay 1 (40000,40000,40000) L_0x18c1480/d;
L_0x18c1ec0/d .functor NOT 1, L_0x18ae1a0, C4<0>, C4<0>, C4<0>;
L_0x18c1ec0 .delay 1 (10000,10000,10000) L_0x18c1ec0/d;
L_0x1862620/d .functor NOT 1, L_0x18c3aa0, C4<0>, C4<0>, C4<0>;
L_0x1862620 .delay 1 (10000,10000,10000) L_0x1862620/d;
L_0x18c2070/d .functor NOT 1, L_0x18c3b40, C4<0>, C4<0>, C4<0>;
L_0x18c2070 .delay 1 (10000,10000,10000) L_0x18c2070/d;
L_0x18c2220/d .functor AND 1, L_0x18c1800, L_0x18c1ec0, L_0x1862620, L_0x18c2070;
L_0x18c2220 .delay 1 (80000,80000,80000) L_0x18c2220/d;
L_0x18c23d0/d .functor AND 1, L_0x18c1800, L_0x18ae1a0, L_0x1862620, L_0x18c2070;
L_0x18c23d0 .delay 1 (80000,80000,80000) L_0x18c23d0/d;
L_0x18c25e0/d .functor AND 1, L_0x18c1480, L_0x18c1ec0, L_0x18c3aa0, L_0x18c2070;
L_0x18c25e0 .delay 1 (80000,80000,80000) L_0x18c25e0/d;
L_0x18c27c0/d .functor AND 1, L_0x18c1800, L_0x18ae1a0, L_0x18c3aa0, L_0x18c2070;
L_0x18c27c0 .delay 1 (80000,80000,80000) L_0x18c27c0/d;
L_0x18c2990/d .functor AND 1, L_0x18c0900, L_0x18c1ec0, L_0x1862620, L_0x18c3b40;
L_0x18c2990 .delay 1 (80000,80000,80000) L_0x18c2990/d;
L_0x18c2b70/d .functor AND 1, L_0x18ab5c0, L_0x18ae1a0, L_0x1862620, L_0x18c3b40;
L_0x18c2b70 .delay 1 (80000,80000,80000) L_0x18c2b70/d;
L_0x18c2920/d .functor AND 1, L_0x18c13c0, L_0x18c1ec0, L_0x18c3aa0, L_0x18c3b40;
L_0x18c2920 .delay 1 (80000,80000,80000) L_0x18c2920/d;
L_0x18c2f00/d .functor AND 1, L_0x18c11d0, L_0x18ae1a0, L_0x18c3aa0, L_0x18c3b40;
L_0x18c2f00 .delay 1 (80000,80000,80000) L_0x18c2f00/d;
L_0x18c30a0/0/0 .functor OR 1, L_0x18c2220, L_0x18c23d0, L_0x18c25e0, L_0x18c2990;
L_0x18c30a0/0/4 .functor OR 1, L_0x18c2b70, L_0x18c2920, L_0x18c2f00, L_0x18c27c0;
L_0x18c30a0/d .functor OR 1, L_0x18c30a0/0/0, L_0x18c30a0/0/4, C4<0>, C4<0>;
L_0x18c30a0 .delay 1 (160000,160000,160000) L_0x18c30a0/d;
v0x1861f80_0 .net "a", 0 0, L_0x18c3490;  1 drivers
v0x1862040_0 .net "addSub", 0 0, L_0x18c1800;  1 drivers
v0x1862110_0 .net "andRes", 0 0, L_0x18c0900;  1 drivers
v0x18621e0_0 .net "b", 0 0, L_0x18c35f0;  1 drivers
v0x18622b0_0 .net "carryIn", 0 0, L_0x18c0ef0;  1 drivers
v0x1862350_0 .net "carryOut", 0 0, L_0x18c1cc0;  1 drivers
v0x1862420_0 .net "initialResult", 0 0, L_0x18c30a0;  1 drivers
v0x18624c0_0 .net "isAdd", 0 0, L_0x18c2220;  1 drivers
v0x1862560_0 .net "isAnd", 0 0, L_0x18c2990;  1 drivers
v0x1862690_0 .net "isNand", 0 0, L_0x18c2b70;  1 drivers
v0x1862730_0 .net "isNor", 0 0, L_0x18c2920;  1 drivers
v0x18627d0_0 .net "isOr", 0 0, L_0x18c2f00;  1 drivers
v0x1862890_0 .net "isSLT", 0 0, L_0x18c27c0;  1 drivers
v0x1862950_0 .net "isSub", 0 0, L_0x18c23d0;  1 drivers
v0x1862a10_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1862ab0_0 .net "isXor", 0 0, L_0x18c25e0;  1 drivers
v0x1862b70_0 .net "nandRes", 0 0, L_0x18ab5c0;  1 drivers
v0x1862d20_0 .net "norRes", 0 0, L_0x18c13c0;  1 drivers
v0x1862dc0_0 .net "orRes", 0 0, L_0x18c11d0;  1 drivers
v0x1862e60_0 .net "s0", 0 0, L_0x18ae1a0;  1 drivers
v0x1862f00_0 .net "s0inv", 0 0, L_0x18c1ec0;  1 drivers
v0x1862fc0_0 .net "s1", 0 0, L_0x18c3aa0;  1 drivers
v0x1863080_0 .net "s1inv", 0 0, L_0x1862620;  1 drivers
v0x1863140_0 .net "s2", 0 0, L_0x18c3b40;  1 drivers
v0x1863200_0 .net "s2inv", 0 0, L_0x18c2070;  1 drivers
v0x18632c0_0 .net "xorRes", 0 0, L_0x18c1480;  1 drivers
S_0x1861380 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1861080;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18c15e0/d .functor XOR 1, L_0x18c35f0, L_0x18f1d20, C4<0>, C4<0>;
L_0x18c15e0 .delay 1 (40000,40000,40000) L_0x18c15e0/d;
L_0x18c16a0/d .functor XOR 1, L_0x18c3490, L_0x18c15e0, C4<0>, C4<0>;
L_0x18c16a0 .delay 1 (40000,40000,40000) L_0x18c16a0/d;
L_0x18c1800/d .functor XOR 1, L_0x18c16a0, L_0x18c0ef0, C4<0>, C4<0>;
L_0x18c1800 .delay 1 (40000,40000,40000) L_0x18c1800/d;
L_0x18c1a00/d .functor AND 1, L_0x18c3490, L_0x18c15e0, C4<1>, C4<1>;
L_0x18c1a00 .delay 1 (40000,40000,40000) L_0x18c1a00/d;
L_0x18c1240/d .functor AND 1, L_0x18c16a0, L_0x18c0ef0, C4<1>, C4<1>;
L_0x18c1240 .delay 1 (40000,40000,40000) L_0x18c1240/d;
L_0x18c1cc0/d .functor OR 1, L_0x18c1a00, L_0x18c1240, C4<0>, C4<0>;
L_0x18c1cc0 .delay 1 (40000,40000,40000) L_0x18c1cc0/d;
v0x1861610_0 .net "AandB", 0 0, L_0x18c1a00;  1 drivers
v0x18616f0_0 .net "BxorSub", 0 0, L_0x18c15e0;  1 drivers
v0x18617b0_0 .net "a", 0 0, L_0x18c3490;  alias, 1 drivers
v0x1861880_0 .net "b", 0 0, L_0x18c35f0;  alias, 1 drivers
v0x1861940_0 .net "carryin", 0 0, L_0x18c0ef0;  alias, 1 drivers
v0x1861a50_0 .net "carryout", 0 0, L_0x18c1cc0;  alias, 1 drivers
v0x1861b10_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1861bb0_0 .net "res", 0 0, L_0x18c1800;  alias, 1 drivers
v0x1861c70_0 .net "xAorB", 0 0, L_0x18c16a0;  1 drivers
v0x1861dc0_0 .net "xAorBandCin", 0 0, L_0x18c1240;  1 drivers
S_0x18634a0 .scope generate, "genblk1[16]" "genblk1[16]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x1850000 .param/l "i" 0 3 165, +C4<010000>;
S_0x18637c0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x18634a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18c3530/d .functor AND 1, L_0x18c6000, L_0x18c6160, C4<1>, C4<1>;
L_0x18c3530 .delay 1 (40000,40000,40000) L_0x18c3530/d;
L_0x18c37f0/d .functor NAND 1, L_0x18c6000, L_0x18c6160, C4<1>, C4<1>;
L_0x18c37f0 .delay 1 (20000,20000,20000) L_0x18c37f0/d;
L_0x18c3950/d .functor OR 1, L_0x18c6000, L_0x18c6160, C4<0>, C4<0>;
L_0x18c3950 .delay 1 (40000,40000,40000) L_0x18c3950/d;
L_0x18c2d60/d .functor NOR 1, L_0x18c6000, L_0x18c6160, C4<0>, C4<0>;
L_0x18c2d60 .delay 1 (20000,20000,20000) L_0x18c2d60/d;
L_0x18c3f80/d .functor XOR 1, L_0x18c6000, L_0x18c6160, C4<0>, C4<0>;
L_0x18c3f80 .delay 1 (40000,40000,40000) L_0x18c3f80/d;
L_0x18c4a30/d .functor NOT 1, L_0x18c6440, C4<0>, C4<0>, C4<0>;
L_0x18c4a30 .delay 1 (10000,10000,10000) L_0x18c4a30/d;
L_0x1864f50/d .functor NOT 1, L_0x18c3be0, C4<0>, C4<0>, C4<0>;
L_0x1864f50 .delay 1 (10000,10000,10000) L_0x1864f50/d;
L_0x18c4be0/d .functor NOT 1, L_0x18c3c80, C4<0>, C4<0>, C4<0>;
L_0x18c4be0 .delay 1 (10000,10000,10000) L_0x18c4be0/d;
L_0x18c4d90/d .functor AND 1, L_0x18c4350, L_0x18c4a30, L_0x1864f50, L_0x18c4be0;
L_0x18c4d90 .delay 1 (80000,80000,80000) L_0x18c4d90/d;
L_0x18c4f40/d .functor AND 1, L_0x18c4350, L_0x18c6440, L_0x1864f50, L_0x18c4be0;
L_0x18c4f40 .delay 1 (80000,80000,80000) L_0x18c4f40/d;
L_0x18c5150/d .functor AND 1, L_0x18c3f80, L_0x18c4a30, L_0x18c3be0, L_0x18c4be0;
L_0x18c5150 .delay 1 (80000,80000,80000) L_0x18c5150/d;
L_0x18c5330/d .functor AND 1, L_0x18c4350, L_0x18c6440, L_0x18c3be0, L_0x18c4be0;
L_0x18c5330 .delay 1 (80000,80000,80000) L_0x18c5330/d;
L_0x18c5500/d .functor AND 1, L_0x18c3530, L_0x18c4a30, L_0x1864f50, L_0x18c3c80;
L_0x18c5500 .delay 1 (80000,80000,80000) L_0x18c5500/d;
L_0x18c56e0/d .functor AND 1, L_0x18c37f0, L_0x18c6440, L_0x1864f50, L_0x18c3c80;
L_0x18c56e0 .delay 1 (80000,80000,80000) L_0x18c56e0/d;
L_0x18c5490/d .functor AND 1, L_0x18c2d60, L_0x18c4a30, L_0x18c3be0, L_0x18c3c80;
L_0x18c5490 .delay 1 (80000,80000,80000) L_0x18c5490/d;
L_0x18c5a70/d .functor AND 1, L_0x18c3950, L_0x18c6440, L_0x18c3be0, L_0x18c3c80;
L_0x18c5a70 .delay 1 (80000,80000,80000) L_0x18c5a70/d;
L_0x18c5c10/0/0 .functor OR 1, L_0x18c4d90, L_0x18c4f40, L_0x18c5150, L_0x18c5500;
L_0x18c5c10/0/4 .functor OR 1, L_0x18c56e0, L_0x18c5490, L_0x18c5a70, L_0x18c5330;
L_0x18c5c10/d .functor OR 1, L_0x18c5c10/0/0, L_0x18c5c10/0/4, C4<0>, C4<0>;
L_0x18c5c10 .delay 1 (160000,160000,160000) L_0x18c5c10/d;
v0x1864880_0 .net "a", 0 0, L_0x18c6000;  1 drivers
v0x1864970_0 .net "addSub", 0 0, L_0x18c4350;  1 drivers
v0x1864a40_0 .net "andRes", 0 0, L_0x18c3530;  1 drivers
v0x1864b10_0 .net "b", 0 0, L_0x18c6160;  1 drivers
v0x1864be0_0 .net "carryIn", 0 0, L_0x18c6310;  1 drivers
v0x1864c80_0 .net "carryOut", 0 0, L_0x18c4830;  1 drivers
v0x1864d50_0 .net "initialResult", 0 0, L_0x18c5c10;  1 drivers
v0x1864df0_0 .net "isAdd", 0 0, L_0x18c4d90;  1 drivers
v0x1864e90_0 .net "isAnd", 0 0, L_0x18c5500;  1 drivers
v0x1864fc0_0 .net "isNand", 0 0, L_0x18c56e0;  1 drivers
v0x1865060_0 .net "isNor", 0 0, L_0x18c5490;  1 drivers
v0x1865100_0 .net "isOr", 0 0, L_0x18c5a70;  1 drivers
v0x18651c0_0 .net "isSLT", 0 0, L_0x18c5330;  1 drivers
v0x1865280_0 .net "isSub", 0 0, L_0x18c4f40;  1 drivers
v0x1865340_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x18653e0_0 .net "isXor", 0 0, L_0x18c5150;  1 drivers
v0x18654a0_0 .net "nandRes", 0 0, L_0x18c37f0;  1 drivers
v0x1865650_0 .net "norRes", 0 0, L_0x18c2d60;  1 drivers
v0x18656f0_0 .net "orRes", 0 0, L_0x18c3950;  1 drivers
v0x1865790_0 .net "s0", 0 0, L_0x18c6440;  1 drivers
v0x1865830_0 .net "s0inv", 0 0, L_0x18c4a30;  1 drivers
v0x18658f0_0 .net "s1", 0 0, L_0x18c3be0;  1 drivers
v0x18659b0_0 .net "s1inv", 0 0, L_0x1864f50;  1 drivers
v0x1865a70_0 .net "s2", 0 0, L_0x18c3c80;  1 drivers
v0x1865b30_0 .net "s2inv", 0 0, L_0x18c4be0;  1 drivers
v0x1865bf0_0 .net "xorRes", 0 0, L_0x18c3f80;  1 drivers
S_0x1863ac0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x18637c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18c40e0/d .functor XOR 1, L_0x18c6160, L_0x18f1d20, C4<0>, C4<0>;
L_0x18c40e0 .delay 1 (40000,40000,40000) L_0x18c40e0/d;
L_0x18c41a0/d .functor XOR 1, L_0x18c6000, L_0x18c40e0, C4<0>, C4<0>;
L_0x18c41a0 .delay 1 (40000,40000,40000) L_0x18c41a0/d;
L_0x18c4350/d .functor XOR 1, L_0x18c41a0, L_0x18c6310, C4<0>, C4<0>;
L_0x18c4350 .delay 1 (40000,40000,40000) L_0x18c4350/d;
L_0x18c4550/d .functor AND 1, L_0x18c6000, L_0x18c40e0, C4<1>, C4<1>;
L_0x18c4550 .delay 1 (40000,40000,40000) L_0x18c4550/d;
L_0x18c47c0/d .functor AND 1, L_0x18c41a0, L_0x18c6310, C4<1>, C4<1>;
L_0x18c47c0 .delay 1 (40000,40000,40000) L_0x18c47c0/d;
L_0x18c4830/d .functor OR 1, L_0x18c4550, L_0x18c47c0, C4<0>, C4<0>;
L_0x18c4830 .delay 1 (40000,40000,40000) L_0x18c4830/d;
v0x1863d30_0 .net "AandB", 0 0, L_0x18c4550;  1 drivers
v0x1863e10_0 .net "BxorSub", 0 0, L_0x18c40e0;  1 drivers
v0x1863ed0_0 .net "a", 0 0, L_0x18c6000;  alias, 1 drivers
v0x1863fa0_0 .net "b", 0 0, L_0x18c6160;  alias, 1 drivers
v0x1864060_0 .net "carryin", 0 0, L_0x18c6310;  alias, 1 drivers
v0x1864170_0 .net "carryout", 0 0, L_0x18c4830;  alias, 1 drivers
v0x1864230_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1850c30_0 .net "res", 0 0, L_0x18c4350;  alias, 1 drivers
v0x1850cf0_0 .net "xAorB", 0 0, L_0x18c41a0;  1 drivers
v0x18646e0_0 .net "xAorBandCin", 0 0, L_0x18c47c0;  1 drivers
S_0x1865dd0 .scope generate, "genblk1[17]" "genblk1[17]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x1865f90 .param/l "i" 0 3 165, +C4<010001>;
S_0x1866050 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1865dd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18c60a0/d .functor AND 1, L_0x18c8a40, L_0x18c8ba0, C4<1>, C4<1>;
L_0x18c60a0 .delay 1 (40000,40000,40000) L_0x18c60a0/d;
L_0x18c3dc0/d .functor NAND 1, L_0x18c8a40, L_0x18c8ba0, C4<1>, C4<1>;
L_0x18c3dc0 .delay 1 (20000,20000,20000) L_0x18c3dc0/d;
L_0x18c58d0/d .functor OR 1, L_0x18c8a40, L_0x18c8ba0, C4<0>, C4<0>;
L_0x18c58d0 .delay 1 (40000,40000,40000) L_0x18c58d0/d;
L_0x18c6900/d .functor NOR 1, L_0x18c8a40, L_0x18c8ba0, C4<0>, C4<0>;
L_0x18c6900 .delay 1 (20000,20000,20000) L_0x18c6900/d;
L_0x18c69c0/d .functor XOR 1, L_0x18c8a40, L_0x18c8ba0, C4<0>, C4<0>;
L_0x18c69c0 .delay 1 (40000,40000,40000) L_0x18c69c0/d;
L_0x18c7400/d .functor NOT 1, L_0x18c6580, C4<0>, C4<0>, C4<0>;
L_0x18c7400 .delay 1 (10000,10000,10000) L_0x18c7400/d;
L_0x18c7560/d .functor NOT 1, L_0x18c6620, C4<0>, C4<0>, C4<0>;
L_0x18c7560 .delay 1 (10000,10000,10000) L_0x18c7560/d;
L_0x18c7620/d .functor NOT 1, L_0x18c66c0, C4<0>, C4<0>, C4<0>;
L_0x18c7620 .delay 1 (10000,10000,10000) L_0x18c7620/d;
L_0x18c77d0/d .functor AND 1, L_0x18c6d40, L_0x18c7400, L_0x18c7560, L_0x18c7620;
L_0x18c77d0 .delay 1 (80000,80000,80000) L_0x18c77d0/d;
L_0x18c7980/d .functor AND 1, L_0x18c6d40, L_0x18c6580, L_0x18c7560, L_0x18c7620;
L_0x18c7980 .delay 1 (80000,80000,80000) L_0x18c7980/d;
L_0x18c7b90/d .functor AND 1, L_0x18c69c0, L_0x18c7400, L_0x18c6620, L_0x18c7620;
L_0x18c7b90 .delay 1 (80000,80000,80000) L_0x18c7b90/d;
L_0x18c7d70/d .functor AND 1, L_0x18c6d40, L_0x18c6580, L_0x18c6620, L_0x18c7620;
L_0x18c7d70 .delay 1 (80000,80000,80000) L_0x18c7d70/d;
L_0x18c7f40/d .functor AND 1, L_0x18c60a0, L_0x18c7400, L_0x18c7560, L_0x18c66c0;
L_0x18c7f40 .delay 1 (80000,80000,80000) L_0x18c7f40/d;
L_0x18c8120/d .functor AND 1, L_0x18c3dc0, L_0x18c6580, L_0x18c7560, L_0x18c66c0;
L_0x18c8120 .delay 1 (80000,80000,80000) L_0x18c8120/d;
L_0x18c7ed0/d .functor AND 1, L_0x18c6900, L_0x18c7400, L_0x18c6620, L_0x18c66c0;
L_0x18c7ed0 .delay 1 (80000,80000,80000) L_0x18c7ed0/d;
L_0x18c84b0/d .functor AND 1, L_0x18c58d0, L_0x18c6580, L_0x18c6620, L_0x18c66c0;
L_0x18c84b0 .delay 1 (80000,80000,80000) L_0x18c84b0/d;
L_0x18c8650/0/0 .functor OR 1, L_0x18c77d0, L_0x18c7980, L_0x18c7b90, L_0x18c7f40;
L_0x18c8650/0/4 .functor OR 1, L_0x18c8120, L_0x18c7ed0, L_0x18c84b0, L_0x18c7d70;
L_0x18c8650/d .functor OR 1, L_0x18c8650/0/0, L_0x18c8650/0/4, C4<0>, C4<0>;
L_0x18c8650 .delay 1 (160000,160000,160000) L_0x18c8650/d;
v0x1866f50_0 .net "a", 0 0, L_0x18c8a40;  1 drivers
v0x1867010_0 .net "addSub", 0 0, L_0x18c6d40;  1 drivers
v0x18670e0_0 .net "andRes", 0 0, L_0x18c60a0;  1 drivers
v0x18671b0_0 .net "b", 0 0, L_0x18c8ba0;  1 drivers
v0x1867280_0 .net "carryIn", 0 0, L_0x18c64e0;  1 drivers
v0x1867320_0 .net "carryOut", 0 0, L_0x18c7200;  1 drivers
v0x18673f0_0 .net "initialResult", 0 0, L_0x18c8650;  1 drivers
v0x1867490_0 .net "isAdd", 0 0, L_0x18c77d0;  1 drivers
v0x1867530_0 .net "isAnd", 0 0, L_0x18c7f40;  1 drivers
v0x1867660_0 .net "isNand", 0 0, L_0x18c8120;  1 drivers
v0x1867700_0 .net "isNor", 0 0, L_0x18c7ed0;  1 drivers
v0x18677a0_0 .net "isOr", 0 0, L_0x18c84b0;  1 drivers
v0x1867860_0 .net "isSLT", 0 0, L_0x18c7d70;  1 drivers
v0x1867920_0 .net "isSub", 0 0, L_0x18c7980;  1 drivers
v0x18679e0_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1867a80_0 .net "isXor", 0 0, L_0x18c7b90;  1 drivers
v0x1867b40_0 .net "nandRes", 0 0, L_0x18c3dc0;  1 drivers
v0x1867cf0_0 .net "norRes", 0 0, L_0x18c6900;  1 drivers
v0x1867d90_0 .net "orRes", 0 0, L_0x18c58d0;  1 drivers
v0x1867e30_0 .net "s0", 0 0, L_0x18c6580;  1 drivers
v0x1867ed0_0 .net "s0inv", 0 0, L_0x18c7400;  1 drivers
v0x1867f90_0 .net "s1", 0 0, L_0x18c6620;  1 drivers
v0x1868050_0 .net "s1inv", 0 0, L_0x18c7560;  1 drivers
v0x1868110_0 .net "s2", 0 0, L_0x18c66c0;  1 drivers
v0x18681d0_0 .net "s2inv", 0 0, L_0x18c7620;  1 drivers
v0x1868290_0 .net "xorRes", 0 0, L_0x18c69c0;  1 drivers
S_0x1866350 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1866050;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18c6b20/d .functor XOR 1, L_0x18c8ba0, L_0x18f1d20, C4<0>, C4<0>;
L_0x18c6b20 .delay 1 (40000,40000,40000) L_0x18c6b20/d;
L_0x18c6b90/d .functor XOR 1, L_0x18c8a40, L_0x18c6b20, C4<0>, C4<0>;
L_0x18c6b90 .delay 1 (40000,40000,40000) L_0x18c6b90/d;
L_0x18c6d40/d .functor XOR 1, L_0x18c6b90, L_0x18c64e0, C4<0>, C4<0>;
L_0x18c6d40 .delay 1 (40000,40000,40000) L_0x18c6d40/d;
L_0x18c6f40/d .functor AND 1, L_0x18c8a40, L_0x18c6b20, C4<1>, C4<1>;
L_0x18c6f40 .delay 1 (40000,40000,40000) L_0x18c6f40/d;
L_0x18c3ed0/d .functor AND 1, L_0x18c6b90, L_0x18c64e0, C4<1>, C4<1>;
L_0x18c3ed0 .delay 1 (40000,40000,40000) L_0x18c3ed0/d;
L_0x18c7200/d .functor OR 1, L_0x18c6f40, L_0x18c3ed0, C4<0>, C4<0>;
L_0x18c7200 .delay 1 (40000,40000,40000) L_0x18c7200/d;
v0x18665e0_0 .net "AandB", 0 0, L_0x18c6f40;  1 drivers
v0x18666c0_0 .net "BxorSub", 0 0, L_0x18c6b20;  1 drivers
v0x1866780_0 .net "a", 0 0, L_0x18c8a40;  alias, 1 drivers
v0x1866850_0 .net "b", 0 0, L_0x18c8ba0;  alias, 1 drivers
v0x1866910_0 .net "carryin", 0 0, L_0x18c64e0;  alias, 1 drivers
v0x1866a20_0 .net "carryout", 0 0, L_0x18c7200;  alias, 1 drivers
v0x1866ae0_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1866b80_0 .net "res", 0 0, L_0x18c6d40;  alias, 1 drivers
v0x1866c40_0 .net "xAorB", 0 0, L_0x18c6b90;  1 drivers
v0x1866d90_0 .net "xAorBandCin", 0 0, L_0x18c3ed0;  1 drivers
S_0x1868470 .scope generate, "genblk1[18]" "genblk1[18]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x1868630 .param/l "i" 0 3 165, +C4<010010>;
S_0x18686f0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1868470;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18c8ae0/d .functor AND 1, L_0x18cb4a0, L_0x18cb600, C4<1>, C4<1>;
L_0x18c8ae0 .delay 1 (40000,40000,40000) L_0x18c8ae0/d;
L_0x18c90c0/d .functor NAND 1, L_0x18cb4a0, L_0x18cb600, C4<1>, C4<1>;
L_0x18c90c0 .delay 1 (20000,20000,20000) L_0x18c90c0/d;
L_0x18c8310/d .functor OR 1, L_0x18cb4a0, L_0x18cb600, C4<0>, C4<0>;
L_0x18c8310 .delay 1 (40000,40000,40000) L_0x18c8310/d;
L_0x18c9340/d .functor NOR 1, L_0x18cb4a0, L_0x18cb600, C4<0>, C4<0>;
L_0x18c9340 .delay 1 (20000,20000,20000) L_0x18c9340/d;
L_0x18c9400/d .functor XOR 1, L_0x18cb4a0, L_0x18cb600, C4<0>, C4<0>;
L_0x18c9400 .delay 1 (40000,40000,40000) L_0x18c9400/d;
L_0x18c9e60/d .functor NOT 1, L_0x18c8df0, C4<0>, C4<0>, C4<0>;
L_0x18c9e60 .delay 1 (10000,10000,10000) L_0x18c9e60/d;
L_0x18c9fc0/d .functor NOT 1, L_0x18c8e90, C4<0>, C4<0>, C4<0>;
L_0x18c9fc0 .delay 1 (10000,10000,10000) L_0x18c9fc0/d;
L_0x18ca080/d .functor NOT 1, L_0x18c8f30, C4<0>, C4<0>, C4<0>;
L_0x18ca080 .delay 1 (10000,10000,10000) L_0x18ca080/d;
L_0x18ca230/d .functor AND 1, L_0x18c9780, L_0x18c9e60, L_0x18c9fc0, L_0x18ca080;
L_0x18ca230 .delay 1 (80000,80000,80000) L_0x18ca230/d;
L_0x18ca3e0/d .functor AND 1, L_0x18c9780, L_0x18c8df0, L_0x18c9fc0, L_0x18ca080;
L_0x18ca3e0 .delay 1 (80000,80000,80000) L_0x18ca3e0/d;
L_0x18ca5f0/d .functor AND 1, L_0x18c9400, L_0x18c9e60, L_0x18c8e90, L_0x18ca080;
L_0x18ca5f0 .delay 1 (80000,80000,80000) L_0x18ca5f0/d;
L_0x18ca7d0/d .functor AND 1, L_0x18c9780, L_0x18c8df0, L_0x18c8e90, L_0x18ca080;
L_0x18ca7d0 .delay 1 (80000,80000,80000) L_0x18ca7d0/d;
L_0x18ca9a0/d .functor AND 1, L_0x18c8ae0, L_0x18c9e60, L_0x18c9fc0, L_0x18c8f30;
L_0x18ca9a0 .delay 1 (80000,80000,80000) L_0x18ca9a0/d;
L_0x18cab80/d .functor AND 1, L_0x18c90c0, L_0x18c8df0, L_0x18c9fc0, L_0x18c8f30;
L_0x18cab80 .delay 1 (80000,80000,80000) L_0x18cab80/d;
L_0x18ca930/d .functor AND 1, L_0x18c9340, L_0x18c9e60, L_0x18c8e90, L_0x18c8f30;
L_0x18ca930 .delay 1 (80000,80000,80000) L_0x18ca930/d;
L_0x18caf10/d .functor AND 1, L_0x18c8310, L_0x18c8df0, L_0x18c8e90, L_0x18c8f30;
L_0x18caf10 .delay 1 (80000,80000,80000) L_0x18caf10/d;
L_0x18cb0b0/0/0 .functor OR 1, L_0x18ca230, L_0x18ca3e0, L_0x18ca5f0, L_0x18ca9a0;
L_0x18cb0b0/0/4 .functor OR 1, L_0x18cab80, L_0x18ca930, L_0x18caf10, L_0x18ca7d0;
L_0x18cb0b0/d .functor OR 1, L_0x18cb0b0/0/0, L_0x18cb0b0/0/4, C4<0>, C4<0>;
L_0x18cb0b0 .delay 1 (160000,160000,160000) L_0x18cb0b0/d;
v0x18695f0_0 .net "a", 0 0, L_0x18cb4a0;  1 drivers
v0x18696b0_0 .net "addSub", 0 0, L_0x18c9780;  1 drivers
v0x1869780_0 .net "andRes", 0 0, L_0x18c8ae0;  1 drivers
v0x1869850_0 .net "b", 0 0, L_0x18cb600;  1 drivers
v0x1869920_0 .net "carryIn", 0 0, L_0x18c8d50;  1 drivers
v0x18699c0_0 .net "carryOut", 0 0, L_0x18c9c60;  1 drivers
v0x1869a90_0 .net "initialResult", 0 0, L_0x18cb0b0;  1 drivers
v0x1869b30_0 .net "isAdd", 0 0, L_0x18ca230;  1 drivers
v0x1869bd0_0 .net "isAnd", 0 0, L_0x18ca9a0;  1 drivers
v0x1869d00_0 .net "isNand", 0 0, L_0x18cab80;  1 drivers
v0x1869da0_0 .net "isNor", 0 0, L_0x18ca930;  1 drivers
v0x1869e40_0 .net "isOr", 0 0, L_0x18caf10;  1 drivers
v0x1869f00_0 .net "isSLT", 0 0, L_0x18ca7d0;  1 drivers
v0x1869fc0_0 .net "isSub", 0 0, L_0x18ca3e0;  1 drivers
v0x186a080_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x186a120_0 .net "isXor", 0 0, L_0x18ca5f0;  1 drivers
v0x186a1e0_0 .net "nandRes", 0 0, L_0x18c90c0;  1 drivers
v0x186a390_0 .net "norRes", 0 0, L_0x18c9340;  1 drivers
v0x186a430_0 .net "orRes", 0 0, L_0x18c8310;  1 drivers
v0x186a4d0_0 .net "s0", 0 0, L_0x18c8df0;  1 drivers
v0x186a570_0 .net "s0inv", 0 0, L_0x18c9e60;  1 drivers
v0x186a630_0 .net "s1", 0 0, L_0x18c8e90;  1 drivers
v0x186a6f0_0 .net "s1inv", 0 0, L_0x18c9fc0;  1 drivers
v0x186a7b0_0 .net "s2", 0 0, L_0x18c8f30;  1 drivers
v0x186a870_0 .net "s2inv", 0 0, L_0x18ca080;  1 drivers
v0x186a930_0 .net "xorRes", 0 0, L_0x18c9400;  1 drivers
S_0x18689f0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x18686f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18c9560/d .functor XOR 1, L_0x18cb600, L_0x18f1d20, C4<0>, C4<0>;
L_0x18c9560 .delay 1 (40000,40000,40000) L_0x18c9560/d;
L_0x18c95d0/d .functor XOR 1, L_0x18cb4a0, L_0x18c9560, C4<0>, C4<0>;
L_0x18c95d0 .delay 1 (40000,40000,40000) L_0x18c95d0/d;
L_0x18c9780/d .functor XOR 1, L_0x18c95d0, L_0x18c8d50, C4<0>, C4<0>;
L_0x18c9780 .delay 1 (40000,40000,40000) L_0x18c9780/d;
L_0x18c9980/d .functor AND 1, L_0x18cb4a0, L_0x18c9560, C4<1>, C4<1>;
L_0x18c9980 .delay 1 (40000,40000,40000) L_0x18c9980/d;
L_0x18c9bf0/d .functor AND 1, L_0x18c95d0, L_0x18c8d50, C4<1>, C4<1>;
L_0x18c9bf0 .delay 1 (40000,40000,40000) L_0x18c9bf0/d;
L_0x18c9c60/d .functor OR 1, L_0x18c9980, L_0x18c9bf0, C4<0>, C4<0>;
L_0x18c9c60 .delay 1 (40000,40000,40000) L_0x18c9c60/d;
v0x1868c80_0 .net "AandB", 0 0, L_0x18c9980;  1 drivers
v0x1868d60_0 .net "BxorSub", 0 0, L_0x18c9560;  1 drivers
v0x1868e20_0 .net "a", 0 0, L_0x18cb4a0;  alias, 1 drivers
v0x1868ef0_0 .net "b", 0 0, L_0x18cb600;  alias, 1 drivers
v0x1868fb0_0 .net "carryin", 0 0, L_0x18c8d50;  alias, 1 drivers
v0x18690c0_0 .net "carryout", 0 0, L_0x18c9c60;  alias, 1 drivers
v0x1869180_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1869220_0 .net "res", 0 0, L_0x18c9780;  alias, 1 drivers
v0x18692e0_0 .net "xAorB", 0 0, L_0x18c95d0;  1 drivers
v0x1869430_0 .net "xAorBandCin", 0 0, L_0x18c9bf0;  1 drivers
S_0x186ab10 .scope generate, "genblk1[19]" "genblk1[19]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x186acd0 .param/l "i" 0 3 165, +C4<010011>;
S_0x186ad90 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x186ab10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18cb540/d .functor AND 1, L_0x18cdeb0, L_0x18ce010, C4<1>, C4<1>;
L_0x18cb540 .delay 1 (40000,40000,40000) L_0x18cb540/d;
L_0x18cad70/d .functor NAND 1, L_0x18cdeb0, L_0x18ce010, C4<1>, C4<1>;
L_0x18cad70 .delay 1 (20000,20000,20000) L_0x18cad70/d;
L_0x18cbba0/d .functor OR 1, L_0x18cdeb0, L_0x18ce010, C4<0>, C4<0>;
L_0x18cbba0 .delay 1 (40000,40000,40000) L_0x18cbba0/d;
L_0x18cbd90/d .functor NOR 1, L_0x18cdeb0, L_0x18ce010, C4<0>, C4<0>;
L_0x18cbd90 .delay 1 (20000,20000,20000) L_0x18cbd90/d;
L_0x18cbe50/d .functor XOR 1, L_0x18cdeb0, L_0x18ce010, C4<0>, C4<0>;
L_0x18cbe50 .delay 1 (40000,40000,40000) L_0x18cbe50/d;
L_0x18cc8e0/d .functor NOT 1, L_0x18cb850, C4<0>, C4<0>, C4<0>;
L_0x18cc8e0 .delay 1 (10000,10000,10000) L_0x18cc8e0/d;
L_0x186c330/d .functor NOT 1, L_0x18cb8f0, C4<0>, C4<0>, C4<0>;
L_0x186c330 .delay 1 (10000,10000,10000) L_0x186c330/d;
L_0x18cca90/d .functor NOT 1, L_0x18cb990, C4<0>, C4<0>, C4<0>;
L_0x18cca90 .delay 1 (10000,10000,10000) L_0x18cca90/d;
L_0x18ccc40/d .functor AND 1, L_0x18cc220, L_0x18cc8e0, L_0x186c330, L_0x18cca90;
L_0x18ccc40 .delay 1 (80000,80000,80000) L_0x18ccc40/d;
L_0x18ccdf0/d .functor AND 1, L_0x18cc220, L_0x18cb850, L_0x186c330, L_0x18cca90;
L_0x18ccdf0 .delay 1 (80000,80000,80000) L_0x18ccdf0/d;
L_0x18cd000/d .functor AND 1, L_0x18cbe50, L_0x18cc8e0, L_0x18cb8f0, L_0x18cca90;
L_0x18cd000 .delay 1 (80000,80000,80000) L_0x18cd000/d;
L_0x18cd1e0/d .functor AND 1, L_0x18cc220, L_0x18cb850, L_0x18cb8f0, L_0x18cca90;
L_0x18cd1e0 .delay 1 (80000,80000,80000) L_0x18cd1e0/d;
L_0x18cd3b0/d .functor AND 1, L_0x18cb540, L_0x18cc8e0, L_0x186c330, L_0x18cb990;
L_0x18cd3b0 .delay 1 (80000,80000,80000) L_0x18cd3b0/d;
L_0x18cd590/d .functor AND 1, L_0x18cad70, L_0x18cb850, L_0x186c330, L_0x18cb990;
L_0x18cd590 .delay 1 (80000,80000,80000) L_0x18cd590/d;
L_0x18cd340/d .functor AND 1, L_0x18cbd90, L_0x18cc8e0, L_0x18cb8f0, L_0x18cb990;
L_0x18cd340 .delay 1 (80000,80000,80000) L_0x18cd340/d;
L_0x18cd920/d .functor AND 1, L_0x18cbba0, L_0x18cb850, L_0x18cb8f0, L_0x18cb990;
L_0x18cd920 .delay 1 (80000,80000,80000) L_0x18cd920/d;
L_0x18cdac0/0/0 .functor OR 1, L_0x18ccc40, L_0x18ccdf0, L_0x18cd000, L_0x18cd3b0;
L_0x18cdac0/0/4 .functor OR 1, L_0x18cd590, L_0x18cd340, L_0x18cd920, L_0x18cd1e0;
L_0x18cdac0/d .functor OR 1, L_0x18cdac0/0/0, L_0x18cdac0/0/4, C4<0>, C4<0>;
L_0x18cdac0 .delay 1 (160000,160000,160000) L_0x18cdac0/d;
v0x186bc90_0 .net "a", 0 0, L_0x18cdeb0;  1 drivers
v0x186bd50_0 .net "addSub", 0 0, L_0x18cc220;  1 drivers
v0x186be20_0 .net "andRes", 0 0, L_0x18cb540;  1 drivers
v0x186bef0_0 .net "b", 0 0, L_0x18ce010;  1 drivers
v0x186bfc0_0 .net "carryIn", 0 0, L_0x18cb7b0;  1 drivers
v0x186c060_0 .net "carryOut", 0 0, L_0x18cc6e0;  1 drivers
v0x186c130_0 .net "initialResult", 0 0, L_0x18cdac0;  1 drivers
v0x186c1d0_0 .net "isAdd", 0 0, L_0x18ccc40;  1 drivers
v0x186c270_0 .net "isAnd", 0 0, L_0x18cd3b0;  1 drivers
v0x186c3a0_0 .net "isNand", 0 0, L_0x18cd590;  1 drivers
v0x186c440_0 .net "isNor", 0 0, L_0x18cd340;  1 drivers
v0x186c4e0_0 .net "isOr", 0 0, L_0x18cd920;  1 drivers
v0x186c5a0_0 .net "isSLT", 0 0, L_0x18cd1e0;  1 drivers
v0x186c660_0 .net "isSub", 0 0, L_0x18ccdf0;  1 drivers
v0x186c720_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x186c7c0_0 .net "isXor", 0 0, L_0x18cd000;  1 drivers
v0x186c880_0 .net "nandRes", 0 0, L_0x18cad70;  1 drivers
v0x186ca30_0 .net "norRes", 0 0, L_0x18cbd90;  1 drivers
v0x186cad0_0 .net "orRes", 0 0, L_0x18cbba0;  1 drivers
v0x186cb70_0 .net "s0", 0 0, L_0x18cb850;  1 drivers
v0x186cc10_0 .net "s0inv", 0 0, L_0x18cc8e0;  1 drivers
v0x186ccd0_0 .net "s1", 0 0, L_0x18cb8f0;  1 drivers
v0x186cd90_0 .net "s1inv", 0 0, L_0x186c330;  1 drivers
v0x186ce50_0 .net "s2", 0 0, L_0x18cb990;  1 drivers
v0x186cf10_0 .net "s2inv", 0 0, L_0x18cca90;  1 drivers
v0x186cfd0_0 .net "xorRes", 0 0, L_0x18cbe50;  1 drivers
S_0x186b090 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x186ad90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18cbfb0/d .functor XOR 1, L_0x18ce010, L_0x18f1d20, C4<0>, C4<0>;
L_0x18cbfb0 .delay 1 (40000,40000,40000) L_0x18cbfb0/d;
L_0x18cc070/d .functor XOR 1, L_0x18cdeb0, L_0x18cbfb0, C4<0>, C4<0>;
L_0x18cc070 .delay 1 (40000,40000,40000) L_0x18cc070/d;
L_0x18cc220/d .functor XOR 1, L_0x18cc070, L_0x18cb7b0, C4<0>, C4<0>;
L_0x18cc220 .delay 1 (40000,40000,40000) L_0x18cc220/d;
L_0x18cc420/d .functor AND 1, L_0x18cdeb0, L_0x18cbfb0, C4<1>, C4<1>;
L_0x18cc420 .delay 1 (40000,40000,40000) L_0x18cc420/d;
L_0x18cbc10/d .functor AND 1, L_0x18cc070, L_0x18cb7b0, C4<1>, C4<1>;
L_0x18cbc10 .delay 1 (40000,40000,40000) L_0x18cbc10/d;
L_0x18cc6e0/d .functor OR 1, L_0x18cc420, L_0x18cbc10, C4<0>, C4<0>;
L_0x18cc6e0 .delay 1 (40000,40000,40000) L_0x18cc6e0/d;
v0x186b320_0 .net "AandB", 0 0, L_0x18cc420;  1 drivers
v0x186b400_0 .net "BxorSub", 0 0, L_0x18cbfb0;  1 drivers
v0x186b4c0_0 .net "a", 0 0, L_0x18cdeb0;  alias, 1 drivers
v0x186b590_0 .net "b", 0 0, L_0x18ce010;  alias, 1 drivers
v0x186b650_0 .net "carryin", 0 0, L_0x18cb7b0;  alias, 1 drivers
v0x186b760_0 .net "carryout", 0 0, L_0x18cc6e0;  alias, 1 drivers
v0x186b820_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x186b8c0_0 .net "res", 0 0, L_0x18cc220;  alias, 1 drivers
v0x186b980_0 .net "xAorB", 0 0, L_0x18cc070;  1 drivers
v0x186bad0_0 .net "xAorBandCin", 0 0, L_0x18cbc10;  1 drivers
S_0x186d1b0 .scope generate, "genblk1[20]" "genblk1[20]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x186d370 .param/l "i" 0 3 165, +C4<010100>;
S_0x186d430 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x186d1b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18cdf50/d .functor AND 1, L_0x18d09d0, L_0x18d0b30, C4<1>, C4<1>;
L_0x18cdf50 .delay 1 (40000,40000,40000) L_0x18cdf50/d;
L_0x18ce590/d .functor NAND 1, L_0x18d09d0, L_0x18d0b30, C4<1>, C4<1>;
L_0x18ce590 .delay 1 (20000,20000,20000) L_0x18ce590/d;
L_0x18ce650/d .functor OR 1, L_0x18d09d0, L_0x18d0b30, C4<0>, C4<0>;
L_0x18ce650 .delay 1 (40000,40000,40000) L_0x18ce650/d;
L_0x18ce840/d .functor NOR 1, L_0x18d09d0, L_0x18d0b30, C4<0>, C4<0>;
L_0x18ce840 .delay 1 (20000,20000,20000) L_0x18ce840/d;
L_0x18ce900/d .functor XOR 1, L_0x18d09d0, L_0x18d0b30, C4<0>, C4<0>;
L_0x18ce900 .delay 1 (40000,40000,40000) L_0x18ce900/d;
L_0x18cf390/d .functor NOT 1, L_0x18ce260, C4<0>, C4<0>, C4<0>;
L_0x18cf390 .delay 1 (10000,10000,10000) L_0x18cf390/d;
L_0x18cf4f0/d .functor NOT 1, L_0x18ce300, C4<0>, C4<0>, C4<0>;
L_0x18cf4f0 .delay 1 (10000,10000,10000) L_0x18cf4f0/d;
L_0x18cf5b0/d .functor NOT 1, L_0x18ce3a0, C4<0>, C4<0>, C4<0>;
L_0x18cf5b0 .delay 1 (10000,10000,10000) L_0x18cf5b0/d;
L_0x18cf760/d .functor AND 1, L_0x18cecd0, L_0x18cf390, L_0x18cf4f0, L_0x18cf5b0;
L_0x18cf760 .delay 1 (80000,80000,80000) L_0x18cf760/d;
L_0x18cf910/d .functor AND 1, L_0x18cecd0, L_0x18ce260, L_0x18cf4f0, L_0x18cf5b0;
L_0x18cf910 .delay 1 (80000,80000,80000) L_0x18cf910/d;
L_0x18cfb20/d .functor AND 1, L_0x18ce900, L_0x18cf390, L_0x18ce300, L_0x18cf5b0;
L_0x18cfb20 .delay 1 (80000,80000,80000) L_0x18cfb20/d;
L_0x18cfd00/d .functor AND 1, L_0x18cecd0, L_0x18ce260, L_0x18ce300, L_0x18cf5b0;
L_0x18cfd00 .delay 1 (80000,80000,80000) L_0x18cfd00/d;
L_0x18cfed0/d .functor AND 1, L_0x18cdf50, L_0x18cf390, L_0x18cf4f0, L_0x18ce3a0;
L_0x18cfed0 .delay 1 (80000,80000,80000) L_0x18cfed0/d;
L_0x18d00b0/d .functor AND 1, L_0x18ce590, L_0x18ce260, L_0x18cf4f0, L_0x18ce3a0;
L_0x18d00b0 .delay 1 (80000,80000,80000) L_0x18d00b0/d;
L_0x18cfe60/d .functor AND 1, L_0x18ce840, L_0x18cf390, L_0x18ce300, L_0x18ce3a0;
L_0x18cfe60 .delay 1 (80000,80000,80000) L_0x18cfe60/d;
L_0x18d0410/d .functor AND 1, L_0x18ce650, L_0x18ce260, L_0x18ce300, L_0x18ce3a0;
L_0x18d0410 .delay 1 (80000,80000,80000) L_0x18d0410/d;
L_0x18d05e0/0/0 .functor OR 1, L_0x18cf760, L_0x18cf910, L_0x18cfb20, L_0x18cfed0;
L_0x18d05e0/0/4 .functor OR 1, L_0x18d00b0, L_0x18cfe60, L_0x18d0410, L_0x18cfd00;
L_0x18d05e0/d .functor OR 1, L_0x18d05e0/0/0, L_0x18d05e0/0/4, C4<0>, C4<0>;
L_0x18d05e0 .delay 1 (160000,160000,160000) L_0x18d05e0/d;
v0x186e330_0 .net "a", 0 0, L_0x18d09d0;  1 drivers
v0x186e3f0_0 .net "addSub", 0 0, L_0x18cecd0;  1 drivers
v0x186e4c0_0 .net "andRes", 0 0, L_0x18cdf50;  1 drivers
v0x186e590_0 .net "b", 0 0, L_0x18d0b30;  1 drivers
v0x186e660_0 .net "carryIn", 0 0, L_0x18ce1c0;  1 drivers
v0x186e700_0 .net "carryOut", 0 0, L_0x18cf190;  1 drivers
v0x186e7d0_0 .net "initialResult", 0 0, L_0x18d05e0;  1 drivers
v0x186e870_0 .net "isAdd", 0 0, L_0x18cf760;  1 drivers
v0x186e910_0 .net "isAnd", 0 0, L_0x18cfed0;  1 drivers
v0x186ea40_0 .net "isNand", 0 0, L_0x18d00b0;  1 drivers
v0x186eae0_0 .net "isNor", 0 0, L_0x18cfe60;  1 drivers
v0x186eb80_0 .net "isOr", 0 0, L_0x18d0410;  1 drivers
v0x186ec40_0 .net "isSLT", 0 0, L_0x18cfd00;  1 drivers
v0x186ed00_0 .net "isSub", 0 0, L_0x18cf910;  1 drivers
v0x186edc0_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x186ee60_0 .net "isXor", 0 0, L_0x18cfb20;  1 drivers
v0x186ef20_0 .net "nandRes", 0 0, L_0x18ce590;  1 drivers
v0x186f0d0_0 .net "norRes", 0 0, L_0x18ce840;  1 drivers
v0x186f170_0 .net "orRes", 0 0, L_0x18ce650;  1 drivers
v0x186f210_0 .net "s0", 0 0, L_0x18ce260;  1 drivers
v0x186f2b0_0 .net "s0inv", 0 0, L_0x18cf390;  1 drivers
v0x186f370_0 .net "s1", 0 0, L_0x18ce300;  1 drivers
v0x186f430_0 .net "s1inv", 0 0, L_0x18cf4f0;  1 drivers
v0x186f4f0_0 .net "s2", 0 0, L_0x18ce3a0;  1 drivers
v0x186f5b0_0 .net "s2inv", 0 0, L_0x18cf5b0;  1 drivers
v0x186f670_0 .net "xorRes", 0 0, L_0x18ce900;  1 drivers
S_0x186d730 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x186d430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18cea60/d .functor XOR 1, L_0x18d0b30, L_0x18f1d20, C4<0>, C4<0>;
L_0x18cea60 .delay 1 (40000,40000,40000) L_0x18cea60/d;
L_0x18ceb20/d .functor XOR 1, L_0x18d09d0, L_0x18cea60, C4<0>, C4<0>;
L_0x18ceb20 .delay 1 (40000,40000,40000) L_0x18ceb20/d;
L_0x18cecd0/d .functor XOR 1, L_0x18ceb20, L_0x18ce1c0, C4<0>, C4<0>;
L_0x18cecd0 .delay 1 (40000,40000,40000) L_0x18cecd0/d;
L_0x18ceed0/d .functor AND 1, L_0x18d09d0, L_0x18cea60, C4<1>, C4<1>;
L_0x18ceed0 .delay 1 (40000,40000,40000) L_0x18ceed0/d;
L_0x18ce6c0/d .functor AND 1, L_0x18ceb20, L_0x18ce1c0, C4<1>, C4<1>;
L_0x18ce6c0 .delay 1 (40000,40000,40000) L_0x18ce6c0/d;
L_0x18cf190/d .functor OR 1, L_0x18ceed0, L_0x18ce6c0, C4<0>, C4<0>;
L_0x18cf190 .delay 1 (40000,40000,40000) L_0x18cf190/d;
v0x186d9c0_0 .net "AandB", 0 0, L_0x18ceed0;  1 drivers
v0x186daa0_0 .net "BxorSub", 0 0, L_0x18cea60;  1 drivers
v0x186db60_0 .net "a", 0 0, L_0x18d09d0;  alias, 1 drivers
v0x186dc30_0 .net "b", 0 0, L_0x18d0b30;  alias, 1 drivers
v0x186dcf0_0 .net "carryin", 0 0, L_0x18ce1c0;  alias, 1 drivers
v0x186de00_0 .net "carryout", 0 0, L_0x18cf190;  alias, 1 drivers
v0x186dec0_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x186df60_0 .net "res", 0 0, L_0x18cecd0;  alias, 1 drivers
v0x186e020_0 .net "xAorB", 0 0, L_0x18ceb20;  1 drivers
v0x186e170_0 .net "xAorBandCin", 0 0, L_0x18ce6c0;  1 drivers
S_0x186f850 .scope generate, "genblk1[21]" "genblk1[21]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x186fa10 .param/l "i" 0 3 165, +C4<010101>;
S_0x186fad0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x186f850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18d0a70/d .functor AND 1, L_0x18d3850, L_0x18d39b0, C4<1>, C4<1>;
L_0x18d0a70 .delay 1 (40000,40000,40000) L_0x18d0a70/d;
L_0x18ce440/d .functor NAND 1, L_0x18d3850, L_0x18d39b0, C4<1>, C4<1>;
L_0x18ce440 .delay 1 (20000,20000,20000) L_0x18ce440/d;
L_0x18ce500/d .functor OR 1, L_0x18d3850, L_0x18d39b0, C4<0>, C4<0>;
L_0x18ce500 .delay 1 (40000,40000,40000) L_0x18ce500/d;
L_0x18d0dc0/d .functor NOR 1, L_0x18d3850, L_0x18d39b0, C4<0>, C4<0>;
L_0x18d0dc0 .delay 1 (20000,20000,20000) L_0x18d0dc0/d;
L_0x18d0f20/d .functor XOR 1, L_0x18d3850, L_0x18d39b0, C4<0>, C4<0>;
L_0x18d0f20 .delay 1 (40000,40000,40000) L_0x18d0f20/d;
L_0x18d2230/d .functor NOT 1, L_0x18d3c00, C4<0>, C4<0>, C4<0>;
L_0x18d2230 .delay 1 (10000,10000,10000) L_0x18d2230/d;
L_0x18d2390/d .functor NOT 1, L_0x18b6300, C4<0>, C4<0>, C4<0>;
L_0x18d2390 .delay 1 (10000,10000,10000) L_0x18d2390/d;
L_0x18d2450/d .functor NOT 1, L_0x18b63a0, C4<0>, C4<0>, C4<0>;
L_0x18d2450 .delay 1 (10000,10000,10000) L_0x18d2450/d;
L_0x18d2600/d .functor AND 1, L_0x18d1b50, L_0x18d2230, L_0x18d2390, L_0x18d2450;
L_0x18d2600 .delay 1 (80000,80000,80000) L_0x18d2600/d;
L_0x18d27b0/d .functor AND 1, L_0x18d1b50, L_0x18d3c00, L_0x18d2390, L_0x18d2450;
L_0x18d27b0 .delay 1 (80000,80000,80000) L_0x18d27b0/d;
L_0x18d2960/d .functor AND 1, L_0x18d0f20, L_0x18d2230, L_0x18b6300, L_0x18d2450;
L_0x18d2960 .delay 1 (80000,80000,80000) L_0x18d2960/d;
L_0x18d2b50/d .functor AND 1, L_0x18d1b50, L_0x18d3c00, L_0x18b6300, L_0x18d2450;
L_0x18d2b50 .delay 1 (80000,80000,80000) L_0x18d2b50/d;
L_0x18d2c80/d .functor AND 1, L_0x18d0a70, L_0x18d2230, L_0x18d2390, L_0x18b63a0;
L_0x18d2c80 .delay 1 (80000,80000,80000) L_0x18d2c80/d;
L_0x18d2ee0/d .functor AND 1, L_0x18ce440, L_0x18d3c00, L_0x18d2390, L_0x18b63a0;
L_0x18d2ee0 .delay 1 (80000,80000,80000) L_0x18d2ee0/d;
L_0x18d2c10/d .functor AND 1, L_0x18d0dc0, L_0x18d2230, L_0x18b6300, L_0x18b63a0;
L_0x18d2c10 .delay 1 (80000,80000,80000) L_0x18d2c10/d;
L_0x18d32c0/d .functor AND 1, L_0x18ce500, L_0x18d3c00, L_0x18b6300, L_0x18b63a0;
L_0x18d32c0 .delay 1 (80000,80000,80000) L_0x18d32c0/d;
L_0x18d3460/0/0 .functor OR 1, L_0x18d2600, L_0x18d27b0, L_0x18d2960, L_0x18d2c80;
L_0x18d3460/0/4 .functor OR 1, L_0x18d2ee0, L_0x18d2c10, L_0x18d32c0, L_0x18d2b50;
L_0x18d3460/d .functor OR 1, L_0x18d3460/0/0, L_0x18d3460/0/4, C4<0>, C4<0>;
L_0x18d3460 .delay 1 (160000,160000,160000) L_0x18d3460/d;
v0x18709d0_0 .net "a", 0 0, L_0x18d3850;  1 drivers
v0x1870a90_0 .net "addSub", 0 0, L_0x18d1b50;  1 drivers
v0x1870b60_0 .net "andRes", 0 0, L_0x18d0a70;  1 drivers
v0x1870c30_0 .net "b", 0 0, L_0x18d39b0;  1 drivers
v0x1870d00_0 .net "carryIn", 0 0, L_0x18d3b60;  1 drivers
v0x1870da0_0 .net "carryOut", 0 0, L_0x18d2030;  1 drivers
v0x1870e70_0 .net "initialResult", 0 0, L_0x18d3460;  1 drivers
v0x1870f10_0 .net "isAdd", 0 0, L_0x18d2600;  1 drivers
v0x1870fb0_0 .net "isAnd", 0 0, L_0x18d2c80;  1 drivers
v0x18710e0_0 .net "isNand", 0 0, L_0x18d2ee0;  1 drivers
v0x1871180_0 .net "isNor", 0 0, L_0x18d2c10;  1 drivers
v0x1871220_0 .net "isOr", 0 0, L_0x18d32c0;  1 drivers
v0x18712e0_0 .net "isSLT", 0 0, L_0x18d2b50;  1 drivers
v0x18713a0_0 .net "isSub", 0 0, L_0x18d27b0;  1 drivers
v0x1871460_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1871500_0 .net "isXor", 0 0, L_0x18d2960;  1 drivers
v0x18715c0_0 .net "nandRes", 0 0, L_0x18ce440;  1 drivers
v0x1871770_0 .net "norRes", 0 0, L_0x18d0dc0;  1 drivers
v0x1871810_0 .net "orRes", 0 0, L_0x18ce500;  1 drivers
v0x18718b0_0 .net "s0", 0 0, L_0x18d3c00;  1 drivers
v0x1871950_0 .net "s0inv", 0 0, L_0x18d2230;  1 drivers
v0x1871a10_0 .net "s1", 0 0, L_0x18b6300;  1 drivers
v0x1871ad0_0 .net "s1inv", 0 0, L_0x18d2390;  1 drivers
v0x1871b90_0 .net "s2", 0 0, L_0x18b63a0;  1 drivers
v0x1871c50_0 .net "s2inv", 0 0, L_0x18d2450;  1 drivers
v0x1871d10_0 .net "xorRes", 0 0, L_0x18d0f20;  1 drivers
S_0x186fdd0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x186fad0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18d1930/d .functor XOR 1, L_0x18d39b0, L_0x18f1d20, C4<0>, C4<0>;
L_0x18d1930 .delay 1 (40000,40000,40000) L_0x18d1930/d;
L_0x18d19f0/d .functor XOR 1, L_0x18d3850, L_0x18d1930, C4<0>, C4<0>;
L_0x18d19f0 .delay 1 (40000,40000,40000) L_0x18d19f0/d;
L_0x18d1b50/d .functor XOR 1, L_0x18d19f0, L_0x18d3b60, C4<0>, C4<0>;
L_0x18d1b50 .delay 1 (40000,40000,40000) L_0x18d1b50/d;
L_0x18d1d50/d .functor AND 1, L_0x18d3850, L_0x18d1930, C4<1>, C4<1>;
L_0x18d1d50 .delay 1 (40000,40000,40000) L_0x18d1d50/d;
L_0x18d1fc0/d .functor AND 1, L_0x18d19f0, L_0x18d3b60, C4<1>, C4<1>;
L_0x18d1fc0 .delay 1 (40000,40000,40000) L_0x18d1fc0/d;
L_0x18d2030/d .functor OR 1, L_0x18d1d50, L_0x18d1fc0, C4<0>, C4<0>;
L_0x18d2030 .delay 1 (40000,40000,40000) L_0x18d2030/d;
v0x1870060_0 .net "AandB", 0 0, L_0x18d1d50;  1 drivers
v0x1870140_0 .net "BxorSub", 0 0, L_0x18d1930;  1 drivers
v0x1870200_0 .net "a", 0 0, L_0x18d3850;  alias, 1 drivers
v0x18702d0_0 .net "b", 0 0, L_0x18d39b0;  alias, 1 drivers
v0x1870390_0 .net "carryin", 0 0, L_0x18d3b60;  alias, 1 drivers
v0x18704a0_0 .net "carryout", 0 0, L_0x18d2030;  alias, 1 drivers
v0x1870560_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1870600_0 .net "res", 0 0, L_0x18d1b50;  alias, 1 drivers
v0x18706c0_0 .net "xAorB", 0 0, L_0x18d19f0;  1 drivers
v0x1870810_0 .net "xAorBandCin", 0 0, L_0x18d1fc0;  1 drivers
S_0x1871ef0 .scope generate, "genblk1[22]" "genblk1[22]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x18720b0 .param/l "i" 0 3 165, +C4<010110>;
S_0x1872170 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1871ef0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18d38f0/d .functor AND 1, L_0x18d62f0, L_0x18d6450, C4<1>, C4<1>;
L_0x18d38f0 .delay 1 (40000,40000,40000) L_0x18d38f0/d;
L_0x18d30d0/d .functor NAND 1, L_0x18d62f0, L_0x18d6450, C4<1>, C4<1>;
L_0x18d30d0 .delay 1 (20000,20000,20000) L_0x18d30d0/d;
L_0x18b6690/d .functor OR 1, L_0x18d62f0, L_0x18d6450, C4<0>, C4<0>;
L_0x18b6690 .delay 1 (40000,40000,40000) L_0x18b6690/d;
L_0x18b6570/d .functor NOR 1, L_0x18d62f0, L_0x18d6450, C4<0>, C4<0>;
L_0x18b6570 .delay 1 (20000,20000,20000) L_0x18b6570/d;
L_0x18d41b0/d .functor XOR 1, L_0x18d62f0, L_0x18d6450, C4<0>, C4<0>;
L_0x18d41b0 .delay 1 (40000,40000,40000) L_0x18d41b0/d;
L_0x18d4c60/d .functor NOT 1, L_0x18d6730, C4<0>, C4<0>, C4<0>;
L_0x18d4c60 .delay 1 (10000,10000,10000) L_0x18d4c60/d;
L_0x18d4dc0/d .functor NOT 1, L_0x18d3ca0, C4<0>, C4<0>, C4<0>;
L_0x18d4dc0 .delay 1 (10000,10000,10000) L_0x18d4dc0/d;
L_0x18d4e80/d .functor NOT 1, L_0x18d3d40, C4<0>, C4<0>, C4<0>;
L_0x18d4e80 .delay 1 (10000,10000,10000) L_0x18d4e80/d;
L_0x18d5030/d .functor AND 1, L_0x18d4580, L_0x18d4c60, L_0x18d4dc0, L_0x18d4e80;
L_0x18d5030 .delay 1 (80000,80000,80000) L_0x18d5030/d;
L_0x18d51e0/d .functor AND 1, L_0x18d4580, L_0x18d6730, L_0x18d4dc0, L_0x18d4e80;
L_0x18d51e0 .delay 1 (80000,80000,80000) L_0x18d51e0/d;
L_0x18d53f0/d .functor AND 1, L_0x18d41b0, L_0x18d4c60, L_0x18d3ca0, L_0x18d4e80;
L_0x18d53f0 .delay 1 (80000,80000,80000) L_0x18d53f0/d;
L_0x18d55d0/d .functor AND 1, L_0x18d4580, L_0x18d6730, L_0x18d3ca0, L_0x18d4e80;
L_0x18d55d0 .delay 1 (80000,80000,80000) L_0x18d55d0/d;
L_0x18d57a0/d .functor AND 1, L_0x18d38f0, L_0x18d4c60, L_0x18d4dc0, L_0x18d3d40;
L_0x18d57a0 .delay 1 (80000,80000,80000) L_0x18d57a0/d;
L_0x18d5980/d .functor AND 1, L_0x18d30d0, L_0x18d6730, L_0x18d4dc0, L_0x18d3d40;
L_0x18d5980 .delay 1 (80000,80000,80000) L_0x18d5980/d;
L_0x18d5730/d .functor AND 1, L_0x18b6570, L_0x18d4c60, L_0x18d3ca0, L_0x18d3d40;
L_0x18d5730 .delay 1 (80000,80000,80000) L_0x18d5730/d;
L_0x18d5d60/d .functor AND 1, L_0x18b6690, L_0x18d6730, L_0x18d3ca0, L_0x18d3d40;
L_0x18d5d60 .delay 1 (80000,80000,80000) L_0x18d5d60/d;
L_0x18d5f00/0/0 .functor OR 1, L_0x18d5030, L_0x18d51e0, L_0x18d53f0, L_0x18d57a0;
L_0x18d5f00/0/4 .functor OR 1, L_0x18d5980, L_0x18d5730, L_0x18d5d60, L_0x18d55d0;
L_0x18d5f00/d .functor OR 1, L_0x18d5f00/0/0, L_0x18d5f00/0/4, C4<0>, C4<0>;
L_0x18d5f00 .delay 1 (160000,160000,160000) L_0x18d5f00/d;
v0x1873070_0 .net "a", 0 0, L_0x18d62f0;  1 drivers
v0x1873130_0 .net "addSub", 0 0, L_0x18d4580;  1 drivers
v0x1873200_0 .net "andRes", 0 0, L_0x18d38f0;  1 drivers
v0x18732d0_0 .net "b", 0 0, L_0x18d6450;  1 drivers
v0x18733a0_0 .net "carryIn", 0 0, L_0x18d6600;  1 drivers
v0x1873440_0 .net "carryOut", 0 0, L_0x18d4a60;  1 drivers
v0x1873510_0 .net "initialResult", 0 0, L_0x18d5f00;  1 drivers
v0x18735b0_0 .net "isAdd", 0 0, L_0x18d5030;  1 drivers
v0x1873650_0 .net "isAnd", 0 0, L_0x18d57a0;  1 drivers
v0x1873780_0 .net "isNand", 0 0, L_0x18d5980;  1 drivers
v0x1873820_0 .net "isNor", 0 0, L_0x18d5730;  1 drivers
v0x18738c0_0 .net "isOr", 0 0, L_0x18d5d60;  1 drivers
v0x1873980_0 .net "isSLT", 0 0, L_0x18d55d0;  1 drivers
v0x1873a40_0 .net "isSub", 0 0, L_0x18d51e0;  1 drivers
v0x1873b00_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1873ba0_0 .net "isXor", 0 0, L_0x18d53f0;  1 drivers
v0x1873c60_0 .net "nandRes", 0 0, L_0x18d30d0;  1 drivers
v0x1873e10_0 .net "norRes", 0 0, L_0x18b6570;  1 drivers
v0x1873eb0_0 .net "orRes", 0 0, L_0x18b6690;  1 drivers
v0x1873f50_0 .net "s0", 0 0, L_0x18d6730;  1 drivers
v0x1873ff0_0 .net "s0inv", 0 0, L_0x18d4c60;  1 drivers
v0x18740b0_0 .net "s1", 0 0, L_0x18d3ca0;  1 drivers
v0x1874170_0 .net "s1inv", 0 0, L_0x18d4dc0;  1 drivers
v0x1874230_0 .net "s2", 0 0, L_0x18d3d40;  1 drivers
v0x18742f0_0 .net "s2inv", 0 0, L_0x18d4e80;  1 drivers
v0x18743b0_0 .net "xorRes", 0 0, L_0x18d41b0;  1 drivers
S_0x1872470 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1872170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18d4310/d .functor XOR 1, L_0x18d6450, L_0x18f1d20, C4<0>, C4<0>;
L_0x18d4310 .delay 1 (40000,40000,40000) L_0x18d4310/d;
L_0x18d43d0/d .functor XOR 1, L_0x18d62f0, L_0x18d4310, C4<0>, C4<0>;
L_0x18d43d0 .delay 1 (40000,40000,40000) L_0x18d43d0/d;
L_0x18d4580/d .functor XOR 1, L_0x18d43d0, L_0x18d6600, C4<0>, C4<0>;
L_0x18d4580 .delay 1 (40000,40000,40000) L_0x18d4580/d;
L_0x18d4780/d .functor AND 1, L_0x18d62f0, L_0x18d4310, C4<1>, C4<1>;
L_0x18d4780 .delay 1 (40000,40000,40000) L_0x18d4780/d;
L_0x18d49f0/d .functor AND 1, L_0x18d43d0, L_0x18d6600, C4<1>, C4<1>;
L_0x18d49f0 .delay 1 (40000,40000,40000) L_0x18d49f0/d;
L_0x18d4a60/d .functor OR 1, L_0x18d4780, L_0x18d49f0, C4<0>, C4<0>;
L_0x18d4a60 .delay 1 (40000,40000,40000) L_0x18d4a60/d;
v0x1872700_0 .net "AandB", 0 0, L_0x18d4780;  1 drivers
v0x18727e0_0 .net "BxorSub", 0 0, L_0x18d4310;  1 drivers
v0x18728a0_0 .net "a", 0 0, L_0x18d62f0;  alias, 1 drivers
v0x1872970_0 .net "b", 0 0, L_0x18d6450;  alias, 1 drivers
v0x1872a30_0 .net "carryin", 0 0, L_0x18d6600;  alias, 1 drivers
v0x1872b40_0 .net "carryout", 0 0, L_0x18d4a60;  alias, 1 drivers
v0x1872c00_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1872ca0_0 .net "res", 0 0, L_0x18d4580;  alias, 1 drivers
v0x1872d60_0 .net "xAorB", 0 0, L_0x18d43d0;  1 drivers
v0x1872eb0_0 .net "xAorBandCin", 0 0, L_0x18d49f0;  1 drivers
S_0x1874590 .scope generate, "genblk1[23]" "genblk1[23]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x1874750 .param/l "i" 0 3 165, +C4<010111>;
S_0x1874810 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1874590;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18d6390/d .functor AND 1, L_0x18d8da0, L_0x18d8f00, C4<1>, C4<1>;
L_0x18d6390 .delay 1 (40000,40000,40000) L_0x18d6390/d;
L_0x18d5b70/d .functor NAND 1, L_0x18d8da0, L_0x18d8f00, C4<1>, C4<1>;
L_0x18d5b70 .delay 1 (20000,20000,20000) L_0x18d5b70/d;
L_0x18d3e80/d .functor OR 1, L_0x18d8da0, L_0x18d8f00, C4<0>, C4<0>;
L_0x18d3e80 .delay 1 (40000,40000,40000) L_0x18d3e80/d;
L_0x18d40c0/d .functor NOR 1, L_0x18d8da0, L_0x18d8f00, C4<0>, C4<0>;
L_0x18d40c0 .delay 1 (20000,20000,20000) L_0x18d40c0/d;
L_0x18d6c80/d .functor XOR 1, L_0x18d8da0, L_0x18d8f00, C4<0>, C4<0>;
L_0x18d6c80 .delay 1 (40000,40000,40000) L_0x18d6c80/d;
L_0x18d7710/d .functor NOT 1, L_0x18d6870, C4<0>, C4<0>, C4<0>;
L_0x18d7710 .delay 1 (10000,10000,10000) L_0x18d7710/d;
L_0x18d7870/d .functor NOT 1, L_0x18d6910, C4<0>, C4<0>, C4<0>;
L_0x18d7870 .delay 1 (10000,10000,10000) L_0x18d7870/d;
L_0x18d7930/d .functor NOT 1, L_0x18d69b0, C4<0>, C4<0>, C4<0>;
L_0x18d7930 .delay 1 (10000,10000,10000) L_0x18d7930/d;
L_0x18d7ae0/d .functor AND 1, L_0x18d7050, L_0x18d7710, L_0x18d7870, L_0x18d7930;
L_0x18d7ae0 .delay 1 (80000,80000,80000) L_0x18d7ae0/d;
L_0x18d7c90/d .functor AND 1, L_0x18d7050, L_0x18d6870, L_0x18d7870, L_0x18d7930;
L_0x18d7c90 .delay 1 (80000,80000,80000) L_0x18d7c90/d;
L_0x18d7ea0/d .functor AND 1, L_0x18d6c80, L_0x18d7710, L_0x18d6910, L_0x18d7930;
L_0x18d7ea0 .delay 1 (80000,80000,80000) L_0x18d7ea0/d;
L_0x18d8080/d .functor AND 1, L_0x18d7050, L_0x18d6870, L_0x18d6910, L_0x18d7930;
L_0x18d8080 .delay 1 (80000,80000,80000) L_0x18d8080/d;
L_0x18d8250/d .functor AND 1, L_0x18d6390, L_0x18d7710, L_0x18d7870, L_0x18d69b0;
L_0x18d8250 .delay 1 (80000,80000,80000) L_0x18d8250/d;
L_0x18d8430/d .functor AND 1, L_0x18d5b70, L_0x18d6870, L_0x18d7870, L_0x18d69b0;
L_0x18d8430 .delay 1 (80000,80000,80000) L_0x18d8430/d;
L_0x18d81e0/d .functor AND 1, L_0x18d40c0, L_0x18d7710, L_0x18d6910, L_0x18d69b0;
L_0x18d81e0 .delay 1 (80000,80000,80000) L_0x18d81e0/d;
L_0x18d8810/d .functor AND 1, L_0x18d3e80, L_0x18d6870, L_0x18d6910, L_0x18d69b0;
L_0x18d8810 .delay 1 (80000,80000,80000) L_0x18d8810/d;
L_0x18d89b0/0/0 .functor OR 1, L_0x18d7ae0, L_0x18d7c90, L_0x18d7ea0, L_0x18d8250;
L_0x18d89b0/0/4 .functor OR 1, L_0x18d8430, L_0x18d81e0, L_0x18d8810, L_0x18d8080;
L_0x18d89b0/d .functor OR 1, L_0x18d89b0/0/0, L_0x18d89b0/0/4, C4<0>, C4<0>;
L_0x18d89b0 .delay 1 (160000,160000,160000) L_0x18d89b0/d;
v0x1875710_0 .net "a", 0 0, L_0x18d8da0;  1 drivers
v0x18757d0_0 .net "addSub", 0 0, L_0x18d7050;  1 drivers
v0x18758a0_0 .net "andRes", 0 0, L_0x18d6390;  1 drivers
v0x1875970_0 .net "b", 0 0, L_0x18d8f00;  1 drivers
v0x1875a40_0 .net "carryIn", 0 0, L_0x18d67d0;  1 drivers
v0x1875ae0_0 .net "carryOut", 0 0, L_0x18d7510;  1 drivers
v0x1875bb0_0 .net "initialResult", 0 0, L_0x18d89b0;  1 drivers
v0x1875c50_0 .net "isAdd", 0 0, L_0x18d7ae0;  1 drivers
v0x1875cf0_0 .net "isAnd", 0 0, L_0x18d8250;  1 drivers
v0x1875e20_0 .net "isNand", 0 0, L_0x18d8430;  1 drivers
v0x1875ec0_0 .net "isNor", 0 0, L_0x18d81e0;  1 drivers
v0x1875f60_0 .net "isOr", 0 0, L_0x18d8810;  1 drivers
v0x1876020_0 .net "isSLT", 0 0, L_0x18d8080;  1 drivers
v0x18760e0_0 .net "isSub", 0 0, L_0x18d7c90;  1 drivers
v0x18761a0_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1876240_0 .net "isXor", 0 0, L_0x18d7ea0;  1 drivers
v0x1876300_0 .net "nandRes", 0 0, L_0x18d5b70;  1 drivers
v0x18764b0_0 .net "norRes", 0 0, L_0x18d40c0;  1 drivers
v0x1876550_0 .net "orRes", 0 0, L_0x18d3e80;  1 drivers
v0x18765f0_0 .net "s0", 0 0, L_0x18d6870;  1 drivers
v0x1876690_0 .net "s0inv", 0 0, L_0x18d7710;  1 drivers
v0x1876750_0 .net "s1", 0 0, L_0x18d6910;  1 drivers
v0x1876810_0 .net "s1inv", 0 0, L_0x18d7870;  1 drivers
v0x18768d0_0 .net "s2", 0 0, L_0x18d69b0;  1 drivers
v0x1876990_0 .net "s2inv", 0 0, L_0x18d7930;  1 drivers
v0x1876a50_0 .net "xorRes", 0 0, L_0x18d6c80;  1 drivers
S_0x1874b10 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1874810;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18d6de0/d .functor XOR 1, L_0x18d8f00, L_0x18f1d20, C4<0>, C4<0>;
L_0x18d6de0 .delay 1 (40000,40000,40000) L_0x18d6de0/d;
L_0x18d6ea0/d .functor XOR 1, L_0x18d8da0, L_0x18d6de0, C4<0>, C4<0>;
L_0x18d6ea0 .delay 1 (40000,40000,40000) L_0x18d6ea0/d;
L_0x18d7050/d .functor XOR 1, L_0x18d6ea0, L_0x18d67d0, C4<0>, C4<0>;
L_0x18d7050 .delay 1 (40000,40000,40000) L_0x18d7050/d;
L_0x18d7250/d .functor AND 1, L_0x18d8da0, L_0x18d6de0, C4<1>, C4<1>;
L_0x18d7250 .delay 1 (40000,40000,40000) L_0x18d7250/d;
L_0x18d3ef0/d .functor AND 1, L_0x18d6ea0, L_0x18d67d0, C4<1>, C4<1>;
L_0x18d3ef0 .delay 1 (40000,40000,40000) L_0x18d3ef0/d;
L_0x18d7510/d .functor OR 1, L_0x18d7250, L_0x18d3ef0, C4<0>, C4<0>;
L_0x18d7510 .delay 1 (40000,40000,40000) L_0x18d7510/d;
v0x1874da0_0 .net "AandB", 0 0, L_0x18d7250;  1 drivers
v0x1874e80_0 .net "BxorSub", 0 0, L_0x18d6de0;  1 drivers
v0x1874f40_0 .net "a", 0 0, L_0x18d8da0;  alias, 1 drivers
v0x1875010_0 .net "b", 0 0, L_0x18d8f00;  alias, 1 drivers
v0x18750d0_0 .net "carryin", 0 0, L_0x18d67d0;  alias, 1 drivers
v0x18751e0_0 .net "carryout", 0 0, L_0x18d7510;  alias, 1 drivers
v0x18752a0_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1875340_0 .net "res", 0 0, L_0x18d7050;  alias, 1 drivers
v0x1875400_0 .net "xAorB", 0 0, L_0x18d6ea0;  1 drivers
v0x1875550_0 .net "xAorBandCin", 0 0, L_0x18d3ef0;  1 drivers
S_0x1876c30 .scope generate, "genblk1[24]" "genblk1[24]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x1876df0 .param/l "i" 0 3 165, +C4<011000>;
S_0x1876eb0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1876c30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18d8e40/d .functor AND 1, L_0x18db840, L_0x18db9a0, C4<1>, C4<1>;
L_0x18d8e40 .delay 1 (40000,40000,40000) L_0x18d8e40/d;
L_0x18d8620/d .functor NAND 1, L_0x18db840, L_0x18db9a0, C4<1>, C4<1>;
L_0x18d8620 .delay 1 (20000,20000,20000) L_0x18d8620/d;
L_0x18d6b90/d .functor OR 1, L_0x18db840, L_0x18db9a0, C4<0>, C4<0>;
L_0x18d6b90 .delay 1 (40000,40000,40000) L_0x18d6b90/d;
L_0x18d9660/d .functor NOR 1, L_0x18db840, L_0x18db9a0, C4<0>, C4<0>;
L_0x18d9660 .delay 1 (20000,20000,20000) L_0x18d9660/d;
L_0x18d9720/d .functor XOR 1, L_0x18db840, L_0x18db9a0, C4<0>, C4<0>;
L_0x18d9720 .delay 1 (40000,40000,40000) L_0x18d9720/d;
L_0x18da180/d .functor NOT 1, L_0x18d9140, C4<0>, C4<0>, C4<0>;
L_0x18da180 .delay 1 (10000,10000,10000) L_0x18da180/d;
L_0x18da2e0/d .functor NOT 1, L_0x18d91e0, C4<0>, C4<0>, C4<0>;
L_0x18da2e0 .delay 1 (10000,10000,10000) L_0x18da2e0/d;
L_0x18da3a0/d .functor NOT 1, L_0x18d9280, C4<0>, C4<0>, C4<0>;
L_0x18da3a0 .delay 1 (10000,10000,10000) L_0x18da3a0/d;
L_0x18da550/d .functor AND 1, L_0x18d9aa0, L_0x18da180, L_0x18da2e0, L_0x18da3a0;
L_0x18da550 .delay 1 (80000,80000,80000) L_0x18da550/d;
L_0x18da700/d .functor AND 1, L_0x18d9aa0, L_0x18d9140, L_0x18da2e0, L_0x18da3a0;
L_0x18da700 .delay 1 (80000,80000,80000) L_0x18da700/d;
L_0x18da910/d .functor AND 1, L_0x18d9720, L_0x18da180, L_0x18d91e0, L_0x18da3a0;
L_0x18da910 .delay 1 (80000,80000,80000) L_0x18da910/d;
L_0x18daaf0/d .functor AND 1, L_0x18d9aa0, L_0x18d9140, L_0x18d91e0, L_0x18da3a0;
L_0x18daaf0 .delay 1 (80000,80000,80000) L_0x18daaf0/d;
L_0x18dacc0/d .functor AND 1, L_0x18d8e40, L_0x18da180, L_0x18da2e0, L_0x18d9280;
L_0x18dacc0 .delay 1 (80000,80000,80000) L_0x18dacc0/d;
L_0x18daea0/d .functor AND 1, L_0x18d8620, L_0x18d9140, L_0x18da2e0, L_0x18d9280;
L_0x18daea0 .delay 1 (80000,80000,80000) L_0x18daea0/d;
L_0x18dac50/d .functor AND 1, L_0x18d9660, L_0x18da180, L_0x18d91e0, L_0x18d9280;
L_0x18dac50 .delay 1 (80000,80000,80000) L_0x18dac50/d;
L_0x18db280/d .functor AND 1, L_0x18d6b90, L_0x18d9140, L_0x18d91e0, L_0x18d9280;
L_0x18db280 .delay 1 (80000,80000,80000) L_0x18db280/d;
L_0x18db450/0/0 .functor OR 1, L_0x18da550, L_0x18da700, L_0x18da910, L_0x18dacc0;
L_0x18db450/0/4 .functor OR 1, L_0x18daea0, L_0x18dac50, L_0x18db280, L_0x18daaf0;
L_0x18db450/d .functor OR 1, L_0x18db450/0/0, L_0x18db450/0/4, C4<0>, C4<0>;
L_0x18db450 .delay 1 (160000,160000,160000) L_0x18db450/d;
v0x1877db0_0 .net "a", 0 0, L_0x18db840;  1 drivers
v0x1877e70_0 .net "addSub", 0 0, L_0x18d9aa0;  1 drivers
v0x1877f40_0 .net "andRes", 0 0, L_0x18d8e40;  1 drivers
v0x1878010_0 .net "b", 0 0, L_0x18db9a0;  1 drivers
v0x18780e0_0 .net "carryIn", 0 0, L_0x18d9590;  1 drivers
v0x1878180_0 .net "carryOut", 0 0, L_0x18d9f80;  1 drivers
v0x1878250_0 .net "initialResult", 0 0, L_0x18db450;  1 drivers
v0x18782f0_0 .net "isAdd", 0 0, L_0x18da550;  1 drivers
v0x1878390_0 .net "isAnd", 0 0, L_0x18dacc0;  1 drivers
v0x18784c0_0 .net "isNand", 0 0, L_0x18daea0;  1 drivers
v0x1878560_0 .net "isNor", 0 0, L_0x18dac50;  1 drivers
v0x1878600_0 .net "isOr", 0 0, L_0x18db280;  1 drivers
v0x18786c0_0 .net "isSLT", 0 0, L_0x18daaf0;  1 drivers
v0x1878780_0 .net "isSub", 0 0, L_0x18da700;  1 drivers
v0x1878840_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x18788e0_0 .net "isXor", 0 0, L_0x18da910;  1 drivers
v0x18789a0_0 .net "nandRes", 0 0, L_0x18d8620;  1 drivers
v0x1878b50_0 .net "norRes", 0 0, L_0x18d9660;  1 drivers
v0x1878bf0_0 .net "orRes", 0 0, L_0x18d6b90;  1 drivers
v0x1878c90_0 .net "s0", 0 0, L_0x18d9140;  1 drivers
v0x1878d30_0 .net "s0inv", 0 0, L_0x18da180;  1 drivers
v0x1878df0_0 .net "s1", 0 0, L_0x18d91e0;  1 drivers
v0x1878eb0_0 .net "s1inv", 0 0, L_0x18da2e0;  1 drivers
v0x1878f70_0 .net "s2", 0 0, L_0x18d9280;  1 drivers
v0x1879030_0 .net "s2inv", 0 0, L_0x18da3a0;  1 drivers
v0x18790f0_0 .net "xorRes", 0 0, L_0x18d9720;  1 drivers
S_0x18771b0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1876eb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18d9880/d .functor XOR 1, L_0x18db9a0, L_0x18f1d20, C4<0>, C4<0>;
L_0x18d9880 .delay 1 (40000,40000,40000) L_0x18d9880/d;
L_0x18d9940/d .functor XOR 1, L_0x18db840, L_0x18d9880, C4<0>, C4<0>;
L_0x18d9940 .delay 1 (40000,40000,40000) L_0x18d9940/d;
L_0x18d9aa0/d .functor XOR 1, L_0x18d9940, L_0x18d9590, C4<0>, C4<0>;
L_0x18d9aa0 .delay 1 (40000,40000,40000) L_0x18d9aa0/d;
L_0x18d9ca0/d .functor AND 1, L_0x18db840, L_0x18d9880, C4<1>, C4<1>;
L_0x18d9ca0 .delay 1 (40000,40000,40000) L_0x18d9ca0/d;
L_0x18d9f10/d .functor AND 1, L_0x18d9940, L_0x18d9590, C4<1>, C4<1>;
L_0x18d9f10 .delay 1 (40000,40000,40000) L_0x18d9f10/d;
L_0x18d9f80/d .functor OR 1, L_0x18d9ca0, L_0x18d9f10, C4<0>, C4<0>;
L_0x18d9f80 .delay 1 (40000,40000,40000) L_0x18d9f80/d;
v0x1877440_0 .net "AandB", 0 0, L_0x18d9ca0;  1 drivers
v0x1877520_0 .net "BxorSub", 0 0, L_0x18d9880;  1 drivers
v0x18775e0_0 .net "a", 0 0, L_0x18db840;  alias, 1 drivers
v0x18776b0_0 .net "b", 0 0, L_0x18db9a0;  alias, 1 drivers
v0x1877770_0 .net "carryin", 0 0, L_0x18d9590;  alias, 1 drivers
v0x1877880_0 .net "carryout", 0 0, L_0x18d9f80;  alias, 1 drivers
v0x1877940_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x18779e0_0 .net "res", 0 0, L_0x18d9aa0;  alias, 1 drivers
v0x1877aa0_0 .net "xAorB", 0 0, L_0x18d9940;  1 drivers
v0x1877bf0_0 .net "xAorBandCin", 0 0, L_0x18d9f10;  1 drivers
S_0x18792d0 .scope generate, "genblk1[25]" "genblk1[25]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x1879490 .param/l "i" 0 3 165, +C4<011001>;
S_0x1879550 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x18792d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18db8e0/d .functor AND 1, L_0x18de220, L_0x18de380, C4<1>, C4<1>;
L_0x18db8e0 .delay 1 (40000,40000,40000) L_0x18db8e0/d;
L_0x18db090/d .functor NAND 1, L_0x18de220, L_0x18de380, C4<1>, C4<1>;
L_0x18db090 .delay 1 (20000,20000,20000) L_0x18db090/d;
L_0x18d9410/d .functor OR 1, L_0x18de220, L_0x18de380, C4<0>, C4<0>;
L_0x18d9410 .delay 1 (40000,40000,40000) L_0x18d9410/d;
L_0x18dc0f0/d .functor NOR 1, L_0x18de220, L_0x18de380, C4<0>, C4<0>;
L_0x18dc0f0 .delay 1 (20000,20000,20000) L_0x18dc0f0/d;
L_0x18dc1b0/d .functor XOR 1, L_0x18de220, L_0x18de380, C4<0>, C4<0>;
L_0x18dc1b0 .delay 1 (40000,40000,40000) L_0x18dc1b0/d;
L_0x18dcba0/d .functor NOT 1, L_0x18dbbf0, C4<0>, C4<0>, C4<0>;
L_0x18dcba0 .delay 1 (10000,10000,10000) L_0x18dcba0/d;
L_0x18dcd00/d .functor NOT 1, L_0x18dbc90, C4<0>, C4<0>, C4<0>;
L_0x18dcd00 .delay 1 (10000,10000,10000) L_0x18dcd00/d;
L_0x18dcdc0/d .functor NOT 1, L_0x18dbd30, C4<0>, C4<0>, C4<0>;
L_0x18dcdc0 .delay 1 (10000,10000,10000) L_0x18dcdc0/d;
L_0x18dcf70/d .functor AND 1, L_0x18dc530, L_0x18dcba0, L_0x18dcd00, L_0x18dcdc0;
L_0x18dcf70 .delay 1 (80000,80000,80000) L_0x18dcf70/d;
L_0x18dd120/d .functor AND 1, L_0x18dc530, L_0x18dbbf0, L_0x18dcd00, L_0x18dcdc0;
L_0x18dd120 .delay 1 (80000,80000,80000) L_0x18dd120/d;
L_0x18dd330/d .functor AND 1, L_0x18dc1b0, L_0x18dcba0, L_0x18dbc90, L_0x18dcdc0;
L_0x18dd330 .delay 1 (80000,80000,80000) L_0x18dd330/d;
L_0x18dd510/d .functor AND 1, L_0x18dc530, L_0x18dbbf0, L_0x18dbc90, L_0x18dcdc0;
L_0x18dd510 .delay 1 (80000,80000,80000) L_0x18dd510/d;
L_0x18dd6e0/d .functor AND 1, L_0x18db8e0, L_0x18dcba0, L_0x18dcd00, L_0x18dbd30;
L_0x18dd6e0 .delay 1 (80000,80000,80000) L_0x18dd6e0/d;
L_0x18dd8f0/d .functor AND 1, L_0x18db090, L_0x18dbbf0, L_0x18dcd00, L_0x18dbd30;
L_0x18dd8f0 .delay 1 (80000,80000,80000) L_0x18dd8f0/d;
L_0x18dd670/d .functor AND 1, L_0x18dc0f0, L_0x18dcba0, L_0x18dbc90, L_0x18dbd30;
L_0x18dd670 .delay 1 (80000,80000,80000) L_0x18dd670/d;
L_0x18ddd00/d .functor AND 1, L_0x18d9410, L_0x18dbbf0, L_0x18dbc90, L_0x18dbd30;
L_0x18ddd00 .delay 1 (80000,80000,80000) L_0x18ddd00/d;
L_0x18dded0/0/0 .functor OR 1, L_0x18dcf70, L_0x18dd120, L_0x18dd330, L_0x18dd6e0;
L_0x18dded0/0/4 .functor OR 1, L_0x18dd8f0, L_0x18dd670, L_0x18ddd00, L_0x18dd510;
L_0x18dded0/d .functor OR 1, L_0x18dded0/0/0, L_0x18dded0/0/4, C4<0>, C4<0>;
L_0x18dded0 .delay 1 (160000,160000,160000) L_0x18dded0/d;
v0x187a450_0 .net "a", 0 0, L_0x18de220;  1 drivers
v0x187a510_0 .net "addSub", 0 0, L_0x18dc530;  1 drivers
v0x187a5e0_0 .net "andRes", 0 0, L_0x18db8e0;  1 drivers
v0x187a6b0_0 .net "b", 0 0, L_0x18de380;  1 drivers
v0x187a780_0 .net "carryIn", 0 0, L_0x18dbb50;  1 drivers
v0x187a820_0 .net "carryOut", 0 0, L_0x18dc9a0;  1 drivers
v0x187a8f0_0 .net "initialResult", 0 0, L_0x18dded0;  1 drivers
v0x187a990_0 .net "isAdd", 0 0, L_0x18dcf70;  1 drivers
v0x187aa30_0 .net "isAnd", 0 0, L_0x18dd6e0;  1 drivers
v0x187ab60_0 .net "isNand", 0 0, L_0x18dd8f0;  1 drivers
v0x187ac00_0 .net "isNor", 0 0, L_0x18dd670;  1 drivers
v0x187aca0_0 .net "isOr", 0 0, L_0x18ddd00;  1 drivers
v0x187ad60_0 .net "isSLT", 0 0, L_0x18dd510;  1 drivers
v0x187ae20_0 .net "isSub", 0 0, L_0x18dd120;  1 drivers
v0x187aee0_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x187af80_0 .net "isXor", 0 0, L_0x18dd330;  1 drivers
v0x187b040_0 .net "nandRes", 0 0, L_0x18db090;  1 drivers
v0x187b1f0_0 .net "norRes", 0 0, L_0x18dc0f0;  1 drivers
v0x187b290_0 .net "orRes", 0 0, L_0x18d9410;  1 drivers
v0x187b330_0 .net "s0", 0 0, L_0x18dbbf0;  1 drivers
v0x187b3d0_0 .net "s0inv", 0 0, L_0x18dcba0;  1 drivers
v0x187b490_0 .net "s1", 0 0, L_0x18dbc90;  1 drivers
v0x187b550_0 .net "s1inv", 0 0, L_0x18dcd00;  1 drivers
v0x187b610_0 .net "s2", 0 0, L_0x18dbd30;  1 drivers
v0x187b6d0_0 .net "s2inv", 0 0, L_0x18dcdc0;  1 drivers
v0x187b790_0 .net "xorRes", 0 0, L_0x18dc1b0;  1 drivers
S_0x1879850 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1879550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18dc310/d .functor XOR 1, L_0x18de380, L_0x18f1d20, C4<0>, C4<0>;
L_0x18dc310 .delay 1 (40000,40000,40000) L_0x18dc310/d;
L_0x18dc3d0/d .functor XOR 1, L_0x18de220, L_0x18dc310, C4<0>, C4<0>;
L_0x18dc3d0 .delay 1 (40000,40000,40000) L_0x18dc3d0/d;
L_0x18dc530/d .functor XOR 1, L_0x18dc3d0, L_0x18dbb50, C4<0>, C4<0>;
L_0x18dc530 .delay 1 (40000,40000,40000) L_0x18dc530/d;
L_0x18dc730/d .functor AND 1, L_0x18de220, L_0x18dc310, C4<1>, C4<1>;
L_0x18dc730 .delay 1 (40000,40000,40000) L_0x18dc730/d;
L_0x18d9480/d .functor AND 1, L_0x18dc3d0, L_0x18dbb50, C4<1>, C4<1>;
L_0x18d9480 .delay 1 (40000,40000,40000) L_0x18d9480/d;
L_0x18dc9a0/d .functor OR 1, L_0x18dc730, L_0x18d9480, C4<0>, C4<0>;
L_0x18dc9a0 .delay 1 (40000,40000,40000) L_0x18dc9a0/d;
v0x1879ae0_0 .net "AandB", 0 0, L_0x18dc730;  1 drivers
v0x1879bc0_0 .net "BxorSub", 0 0, L_0x18dc310;  1 drivers
v0x1879c80_0 .net "a", 0 0, L_0x18de220;  alias, 1 drivers
v0x1879d50_0 .net "b", 0 0, L_0x18de380;  alias, 1 drivers
v0x1879e10_0 .net "carryin", 0 0, L_0x18dbb50;  alias, 1 drivers
v0x1879f20_0 .net "carryout", 0 0, L_0x18dc9a0;  alias, 1 drivers
v0x1879fe0_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x187a080_0 .net "res", 0 0, L_0x18dc530;  alias, 1 drivers
v0x187a140_0 .net "xAorB", 0 0, L_0x18dc3d0;  1 drivers
v0x187a290_0 .net "xAorBandCin", 0 0, L_0x18d9480;  1 drivers
S_0x187b970 .scope generate, "genblk1[26]" "genblk1[26]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x187bb30 .param/l "i" 0 3 165, +C4<011010>;
S_0x187bbf0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x187b970;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18de2c0/d .functor AND 1, L_0x18e0ca0, L_0x18e0e00, C4<1>, C4<1>;
L_0x18de2c0 .delay 1 (40000,40000,40000) L_0x18de2c0/d;
L_0x18dbe70/d .functor NAND 1, L_0x18e0ca0, L_0x18e0e00, C4<1>, C4<1>;
L_0x18dbe70 .delay 1 (20000,20000,20000) L_0x18dbe70/d;
L_0x18dea20/d .functor OR 1, L_0x18e0ca0, L_0x18e0e00, C4<0>, C4<0>;
L_0x18dea20 .delay 1 (40000,40000,40000) L_0x18dea20/d;
L_0x18debb0/d .functor NOR 1, L_0x18e0ca0, L_0x18e0e00, C4<0>, C4<0>;
L_0x18debb0 .delay 1 (20000,20000,20000) L_0x18debb0/d;
L_0x18dec20/d .functor XOR 1, L_0x18e0ca0, L_0x18e0e00, C4<0>, C4<0>;
L_0x18dec20 .delay 1 (40000,40000,40000) L_0x18dec20/d;
L_0x18df630/d .functor NOT 1, L_0x18de5d0, C4<0>, C4<0>, C4<0>;
L_0x18df630 .delay 1 (10000,10000,10000) L_0x18df630/d;
L_0x18df790/d .functor NOT 1, L_0x18de670, C4<0>, C4<0>, C4<0>;
L_0x18df790 .delay 1 (10000,10000,10000) L_0x18df790/d;
L_0x18df850/d .functor NOT 1, L_0x18de710, C4<0>, C4<0>, C4<0>;
L_0x18df850 .delay 1 (10000,10000,10000) L_0x18df850/d;
L_0x18dfa00/d .functor AND 1, L_0x18def50, L_0x18df630, L_0x18df790, L_0x18df850;
L_0x18dfa00 .delay 1 (80000,80000,80000) L_0x18dfa00/d;
L_0x18dfbb0/d .functor AND 1, L_0x18def50, L_0x18de5d0, L_0x18df790, L_0x18df850;
L_0x18dfbb0 .delay 1 (80000,80000,80000) L_0x18dfbb0/d;
L_0x18dfdc0/d .functor AND 1, L_0x18dec20, L_0x18df630, L_0x18de670, L_0x18df850;
L_0x18dfdc0 .delay 1 (80000,80000,80000) L_0x18dfdc0/d;
L_0x18dffa0/d .functor AND 1, L_0x18def50, L_0x18de5d0, L_0x18de670, L_0x18df850;
L_0x18dffa0 .delay 1 (80000,80000,80000) L_0x18dffa0/d;
L_0x18e0170/d .functor AND 1, L_0x18de2c0, L_0x18df630, L_0x18df790, L_0x18de710;
L_0x18e0170 .delay 1 (80000,80000,80000) L_0x18e0170/d;
L_0x18e0350/d .functor AND 1, L_0x18dbe70, L_0x18de5d0, L_0x18df790, L_0x18de710;
L_0x18e0350 .delay 1 (80000,80000,80000) L_0x18e0350/d;
L_0x18e0100/d .functor AND 1, L_0x18debb0, L_0x18df630, L_0x18de670, L_0x18de710;
L_0x18e0100 .delay 1 (80000,80000,80000) L_0x18e0100/d;
L_0x18e06e0/d .functor AND 1, L_0x18dea20, L_0x18de5d0, L_0x18de670, L_0x18de710;
L_0x18e06e0 .delay 1 (80000,80000,80000) L_0x18e06e0/d;
L_0x18e08b0/0/0 .functor OR 1, L_0x18dfa00, L_0x18dfbb0, L_0x18dfdc0, L_0x18e0170;
L_0x18e08b0/0/4 .functor OR 1, L_0x18e0350, L_0x18e0100, L_0x18e06e0, L_0x18dffa0;
L_0x18e08b0/d .functor OR 1, L_0x18e08b0/0/0, L_0x18e08b0/0/4, C4<0>, C4<0>;
L_0x18e08b0 .delay 1 (160000,160000,160000) L_0x18e08b0/d;
v0x187caf0_0 .net "a", 0 0, L_0x18e0ca0;  1 drivers
v0x187cbb0_0 .net "addSub", 0 0, L_0x18def50;  1 drivers
v0x187cc80_0 .net "andRes", 0 0, L_0x18de2c0;  1 drivers
v0x187cd50_0 .net "b", 0 0, L_0x18e0e00;  1 drivers
v0x187ce20_0 .net "carryIn", 0 0, L_0x18de530;  1 drivers
v0x187cec0_0 .net "carryOut", 0 0, L_0x18df430;  1 drivers
v0x187cf90_0 .net "initialResult", 0 0, L_0x18e08b0;  1 drivers
v0x187d030_0 .net "isAdd", 0 0, L_0x18dfa00;  1 drivers
v0x187d0d0_0 .net "isAnd", 0 0, L_0x18e0170;  1 drivers
v0x187d200_0 .net "isNand", 0 0, L_0x18e0350;  1 drivers
v0x187d2a0_0 .net "isNor", 0 0, L_0x18e0100;  1 drivers
v0x187d340_0 .net "isOr", 0 0, L_0x18e06e0;  1 drivers
v0x187d400_0 .net "isSLT", 0 0, L_0x18dffa0;  1 drivers
v0x187d4c0_0 .net "isSub", 0 0, L_0x18dfbb0;  1 drivers
v0x187d580_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x187d620_0 .net "isXor", 0 0, L_0x18dfdc0;  1 drivers
v0x187d6e0_0 .net "nandRes", 0 0, L_0x18dbe70;  1 drivers
v0x187d890_0 .net "norRes", 0 0, L_0x18debb0;  1 drivers
v0x187d930_0 .net "orRes", 0 0, L_0x18dea20;  1 drivers
v0x187d9d0_0 .net "s0", 0 0, L_0x18de5d0;  1 drivers
v0x187da70_0 .net "s0inv", 0 0, L_0x18df630;  1 drivers
v0x187db30_0 .net "s1", 0 0, L_0x18de670;  1 drivers
v0x187dbf0_0 .net "s1inv", 0 0, L_0x18df790;  1 drivers
v0x187dcb0_0 .net "s2", 0 0, L_0x18de710;  1 drivers
v0x187dd70_0 .net "s2inv", 0 0, L_0x18df850;  1 drivers
v0x187de30_0 .net "xorRes", 0 0, L_0x18dec20;  1 drivers
S_0x187bef0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x187bbf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18ded80/d .functor XOR 1, L_0x18e0e00, L_0x18f1d20, C4<0>, C4<0>;
L_0x18ded80 .delay 1 (40000,40000,40000) L_0x18ded80/d;
L_0x18dedf0/d .functor XOR 1, L_0x18e0ca0, L_0x18ded80, C4<0>, C4<0>;
L_0x18dedf0 .delay 1 (40000,40000,40000) L_0x18dedf0/d;
L_0x18def50/d .functor XOR 1, L_0x18dedf0, L_0x18de530, C4<0>, C4<0>;
L_0x18def50 .delay 1 (40000,40000,40000) L_0x18def50/d;
L_0x18df150/d .functor AND 1, L_0x18e0ca0, L_0x18ded80, C4<1>, C4<1>;
L_0x18df150 .delay 1 (40000,40000,40000) L_0x18df150/d;
L_0x18df3c0/d .functor AND 1, L_0x18dedf0, L_0x18de530, C4<1>, C4<1>;
L_0x18df3c0 .delay 1 (40000,40000,40000) L_0x18df3c0/d;
L_0x18df430/d .functor OR 1, L_0x18df150, L_0x18df3c0, C4<0>, C4<0>;
L_0x18df430 .delay 1 (40000,40000,40000) L_0x18df430/d;
v0x187c1a0_0 .net "AandB", 0 0, L_0x18df150;  1 drivers
v0x187c260_0 .net "BxorSub", 0 0, L_0x18ded80;  1 drivers
v0x187c320_0 .net "a", 0 0, L_0x18e0ca0;  alias, 1 drivers
v0x187c3f0_0 .net "b", 0 0, L_0x18e0e00;  alias, 1 drivers
v0x187c4b0_0 .net "carryin", 0 0, L_0x18de530;  alias, 1 drivers
v0x187c5c0_0 .net "carryout", 0 0, L_0x18df430;  alias, 1 drivers
v0x187c680_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x187c720_0 .net "res", 0 0, L_0x18def50;  alias, 1 drivers
v0x187c7e0_0 .net "xAorB", 0 0, L_0x18dedf0;  1 drivers
v0x187c930_0 .net "xAorBandCin", 0 0, L_0x18df3c0;  1 drivers
S_0x187e010 .scope generate, "genblk1[27]" "genblk1[27]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x187e1d0 .param/l "i" 0 3 165, +C4<011011>;
S_0x187e290 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x187e010;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18e0d40/d .functor AND 1, L_0x18e36b0, L_0x18e3810, C4<1>, C4<1>;
L_0x18e0d40 .delay 1 (40000,40000,40000) L_0x18e0d40/d;
L_0x18de9b0/d .functor NAND 1, L_0x18e36b0, L_0x18e3810, C4<1>, C4<1>;
L_0x18de9b0 .delay 1 (20000,20000,20000) L_0x18de9b0/d;
L_0x18de850/d .functor OR 1, L_0x18e36b0, L_0x18e3810, C4<0>, C4<0>;
L_0x18de850 .delay 1 (40000,40000,40000) L_0x18de850/d;
L_0x18e15b0/d .functor NOR 1, L_0x18e36b0, L_0x18e3810, C4<0>, C4<0>;
L_0x18e15b0 .delay 1 (20000,20000,20000) L_0x18e15b0/d;
L_0x18e1670/d .functor XOR 1, L_0x18e36b0, L_0x18e3810, C4<0>, C4<0>;
L_0x18e1670 .delay 1 (40000,40000,40000) L_0x18e1670/d;
L_0x18e20b0/d .functor NOT 1, L_0x18e1050, C4<0>, C4<0>, C4<0>;
L_0x18e20b0 .delay 1 (10000,10000,10000) L_0x18e20b0/d;
L_0x187f830/d .functor NOT 1, L_0x18e10f0, C4<0>, C4<0>, C4<0>;
L_0x187f830 .delay 1 (10000,10000,10000) L_0x187f830/d;
L_0x18e2260/d .functor NOT 1, L_0x18e1190, C4<0>, C4<0>, C4<0>;
L_0x18e2260 .delay 1 (10000,10000,10000) L_0x18e2260/d;
L_0x18e2410/d .functor AND 1, L_0x18e19f0, L_0x18e20b0, L_0x187f830, L_0x18e2260;
L_0x18e2410 .delay 1 (80000,80000,80000) L_0x18e2410/d;
L_0x18e25c0/d .functor AND 1, L_0x18e19f0, L_0x18e1050, L_0x187f830, L_0x18e2260;
L_0x18e25c0 .delay 1 (80000,80000,80000) L_0x18e25c0/d;
L_0x18e27d0/d .functor AND 1, L_0x18e1670, L_0x18e20b0, L_0x18e10f0, L_0x18e2260;
L_0x18e27d0 .delay 1 (80000,80000,80000) L_0x18e27d0/d;
L_0x18e29b0/d .functor AND 1, L_0x18e19f0, L_0x18e1050, L_0x18e10f0, L_0x18e2260;
L_0x18e29b0 .delay 1 (80000,80000,80000) L_0x18e29b0/d;
L_0x18e2b80/d .functor AND 1, L_0x18e0d40, L_0x18e20b0, L_0x187f830, L_0x18e1190;
L_0x18e2b80 .delay 1 (80000,80000,80000) L_0x18e2b80/d;
L_0x18e2d60/d .functor AND 1, L_0x18de9b0, L_0x18e1050, L_0x187f830, L_0x18e1190;
L_0x18e2d60 .delay 1 (80000,80000,80000) L_0x18e2d60/d;
L_0x18e2b10/d .functor AND 1, L_0x18e15b0, L_0x18e20b0, L_0x18e10f0, L_0x18e1190;
L_0x18e2b10 .delay 1 (80000,80000,80000) L_0x18e2b10/d;
L_0x18e30f0/d .functor AND 1, L_0x18de850, L_0x18e1050, L_0x18e10f0, L_0x18e1190;
L_0x18e30f0 .delay 1 (80000,80000,80000) L_0x18e30f0/d;
L_0x18e32c0/0/0 .functor OR 1, L_0x18e2410, L_0x18e25c0, L_0x18e27d0, L_0x18e2b80;
L_0x18e32c0/0/4 .functor OR 1, L_0x18e2d60, L_0x18e2b10, L_0x18e30f0, L_0x18e29b0;
L_0x18e32c0/d .functor OR 1, L_0x18e32c0/0/0, L_0x18e32c0/0/4, C4<0>, C4<0>;
L_0x18e32c0 .delay 1 (160000,160000,160000) L_0x18e32c0/d;
v0x187f190_0 .net "a", 0 0, L_0x18e36b0;  1 drivers
v0x187f250_0 .net "addSub", 0 0, L_0x18e19f0;  1 drivers
v0x187f320_0 .net "andRes", 0 0, L_0x18e0d40;  1 drivers
v0x187f3f0_0 .net "b", 0 0, L_0x18e3810;  1 drivers
v0x187f4c0_0 .net "carryIn", 0 0, L_0x18e0fb0;  1 drivers
v0x187f560_0 .net "carryOut", 0 0, L_0x18e1eb0;  1 drivers
v0x187f630_0 .net "initialResult", 0 0, L_0x18e32c0;  1 drivers
v0x187f6d0_0 .net "isAdd", 0 0, L_0x18e2410;  1 drivers
v0x187f770_0 .net "isAnd", 0 0, L_0x18e2b80;  1 drivers
v0x187f8a0_0 .net "isNand", 0 0, L_0x18e2d60;  1 drivers
v0x187f940_0 .net "isNor", 0 0, L_0x18e2b10;  1 drivers
v0x187f9e0_0 .net "isOr", 0 0, L_0x18e30f0;  1 drivers
v0x187faa0_0 .net "isSLT", 0 0, L_0x18e29b0;  1 drivers
v0x187fb60_0 .net "isSub", 0 0, L_0x18e25c0;  1 drivers
v0x187fc20_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x187fcc0_0 .net "isXor", 0 0, L_0x18e27d0;  1 drivers
v0x187fd80_0 .net "nandRes", 0 0, L_0x18de9b0;  1 drivers
v0x187ff30_0 .net "norRes", 0 0, L_0x18e15b0;  1 drivers
v0x187ffd0_0 .net "orRes", 0 0, L_0x18de850;  1 drivers
v0x1880070_0 .net "s0", 0 0, L_0x18e1050;  1 drivers
v0x1880110_0 .net "s0inv", 0 0, L_0x18e20b0;  1 drivers
v0x18801d0_0 .net "s1", 0 0, L_0x18e10f0;  1 drivers
v0x1880290_0 .net "s1inv", 0 0, L_0x187f830;  1 drivers
v0x1880350_0 .net "s2", 0 0, L_0x18e1190;  1 drivers
v0x1880410_0 .net "s2inv", 0 0, L_0x18e2260;  1 drivers
v0x18804d0_0 .net "xorRes", 0 0, L_0x18e1670;  1 drivers
S_0x187e590 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x187e290;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18e17d0/d .functor XOR 1, L_0x18e3810, L_0x18f1d20, C4<0>, C4<0>;
L_0x18e17d0 .delay 1 (40000,40000,40000) L_0x18e17d0/d;
L_0x18e1890/d .functor XOR 1, L_0x18e36b0, L_0x18e17d0, C4<0>, C4<0>;
L_0x18e1890 .delay 1 (40000,40000,40000) L_0x18e1890/d;
L_0x18e19f0/d .functor XOR 1, L_0x18e1890, L_0x18e0fb0, C4<0>, C4<0>;
L_0x18e19f0 .delay 1 (40000,40000,40000) L_0x18e19f0/d;
L_0x18e1bf0/d .functor AND 1, L_0x18e36b0, L_0x18e17d0, C4<1>, C4<1>;
L_0x18e1bf0 .delay 1 (40000,40000,40000) L_0x18e1bf0/d;
L_0x18de8c0/d .functor AND 1, L_0x18e1890, L_0x18e0fb0, C4<1>, C4<1>;
L_0x18de8c0 .delay 1 (40000,40000,40000) L_0x18de8c0/d;
L_0x18e1eb0/d .functor OR 1, L_0x18e1bf0, L_0x18de8c0, C4<0>, C4<0>;
L_0x18e1eb0 .delay 1 (40000,40000,40000) L_0x18e1eb0/d;
v0x187e820_0 .net "AandB", 0 0, L_0x18e1bf0;  1 drivers
v0x187e900_0 .net "BxorSub", 0 0, L_0x18e17d0;  1 drivers
v0x187e9c0_0 .net "a", 0 0, L_0x18e36b0;  alias, 1 drivers
v0x187ea90_0 .net "b", 0 0, L_0x18e3810;  alias, 1 drivers
v0x187eb50_0 .net "carryin", 0 0, L_0x18e0fb0;  alias, 1 drivers
v0x187ec60_0 .net "carryout", 0 0, L_0x18e1eb0;  alias, 1 drivers
v0x187ed20_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x187edc0_0 .net "res", 0 0, L_0x18e19f0;  alias, 1 drivers
v0x187ee80_0 .net "xAorB", 0 0, L_0x18e1890;  1 drivers
v0x187efd0_0 .net "xAorBandCin", 0 0, L_0x18de8c0;  1 drivers
S_0x18806b0 .scope generate, "genblk1[28]" "genblk1[28]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x1880870 .param/l "i" 0 3 165, +C4<011100>;
S_0x1880930 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x18806b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18e3750/d .functor AND 1, L_0x18e60f0, L_0x18e6250, C4<1>, C4<1>;
L_0x18e3750 .delay 1 (40000,40000,40000) L_0x18e3750/d;
L_0x18e2f50/d .functor NAND 1, L_0x18e60f0, L_0x18e6250, C4<1>, C4<1>;
L_0x18e2f50 .delay 1 (20000,20000,20000) L_0x18e2f50/d;
L_0x18e12d0/d .functor OR 1, L_0x18e60f0, L_0x18e6250, C4<0>, C4<0>;
L_0x18e12d0 .delay 1 (40000,40000,40000) L_0x18e12d0/d;
L_0x18e3fa0/d .functor NOR 1, L_0x18e60f0, L_0x18e6250, C4<0>, C4<0>;
L_0x18e3fa0 .delay 1 (20000,20000,20000) L_0x18e3fa0/d;
L_0x18e4060/d .functor XOR 1, L_0x18e60f0, L_0x18e6250, C4<0>, C4<0>;
L_0x18e4060 .delay 1 (40000,40000,40000) L_0x18e4060/d;
L_0x18e4af0/d .functor NOT 1, L_0x18e6530, C4<0>, C4<0>, C4<0>;
L_0x18e4af0 .delay 1 (10000,10000,10000) L_0x18e4af0/d;
L_0x1881ed0/d .functor NOT 1, L_0x18e39c0, C4<0>, C4<0>, C4<0>;
L_0x1881ed0 .delay 1 (10000,10000,10000) L_0x1881ed0/d;
L_0x18e4ca0/d .functor NOT 1, L_0x18e3a60, C4<0>, C4<0>, C4<0>;
L_0x18e4ca0 .delay 1 (10000,10000,10000) L_0x18e4ca0/d;
L_0x18e4e50/d .functor AND 1, L_0x18e4430, L_0x18e4af0, L_0x1881ed0, L_0x18e4ca0;
L_0x18e4e50 .delay 1 (80000,80000,80000) L_0x18e4e50/d;
L_0x18e5000/d .functor AND 1, L_0x18e4430, L_0x18e6530, L_0x1881ed0, L_0x18e4ca0;
L_0x18e5000 .delay 1 (80000,80000,80000) L_0x18e5000/d;
L_0x18e5210/d .functor AND 1, L_0x18e4060, L_0x18e4af0, L_0x18e39c0, L_0x18e4ca0;
L_0x18e5210 .delay 1 (80000,80000,80000) L_0x18e5210/d;
L_0x18e53f0/d .functor AND 1, L_0x18e4430, L_0x18e6530, L_0x18e39c0, L_0x18e4ca0;
L_0x18e53f0 .delay 1 (80000,80000,80000) L_0x18e53f0/d;
L_0x18e55c0/d .functor AND 1, L_0x18e3750, L_0x18e4af0, L_0x1881ed0, L_0x18e3a60;
L_0x18e55c0 .delay 1 (80000,80000,80000) L_0x18e55c0/d;
L_0x18e57a0/d .functor AND 1, L_0x18e2f50, L_0x18e6530, L_0x1881ed0, L_0x18e3a60;
L_0x18e57a0 .delay 1 (80000,80000,80000) L_0x18e57a0/d;
L_0x18e5550/d .functor AND 1, L_0x18e3fa0, L_0x18e4af0, L_0x18e39c0, L_0x18e3a60;
L_0x18e5550 .delay 1 (80000,80000,80000) L_0x18e5550/d;
L_0x18e5b30/d .functor AND 1, L_0x18e12d0, L_0x18e6530, L_0x18e39c0, L_0x18e3a60;
L_0x18e5b30 .delay 1 (80000,80000,80000) L_0x18e5b30/d;
L_0x18e5d00/0/0 .functor OR 1, L_0x18e4e50, L_0x18e5000, L_0x18e5210, L_0x18e55c0;
L_0x18e5d00/0/4 .functor OR 1, L_0x18e57a0, L_0x18e5550, L_0x18e5b30, L_0x18e53f0;
L_0x18e5d00/d .functor OR 1, L_0x18e5d00/0/0, L_0x18e5d00/0/4, C4<0>, C4<0>;
L_0x18e5d00 .delay 1 (160000,160000,160000) L_0x18e5d00/d;
v0x1881830_0 .net "a", 0 0, L_0x18e60f0;  1 drivers
v0x18818f0_0 .net "addSub", 0 0, L_0x18e4430;  1 drivers
v0x18819c0_0 .net "andRes", 0 0, L_0x18e3750;  1 drivers
v0x1881a90_0 .net "b", 0 0, L_0x18e6250;  1 drivers
v0x1881b60_0 .net "carryIn", 0 0, L_0x18e6400;  1 drivers
v0x1881c00_0 .net "carryOut", 0 0, L_0x18e48f0;  1 drivers
v0x1881cd0_0 .net "initialResult", 0 0, L_0x18e5d00;  1 drivers
v0x1881d70_0 .net "isAdd", 0 0, L_0x18e4e50;  1 drivers
v0x1881e10_0 .net "isAnd", 0 0, L_0x18e55c0;  1 drivers
v0x1881f40_0 .net "isNand", 0 0, L_0x18e57a0;  1 drivers
v0x1881fe0_0 .net "isNor", 0 0, L_0x18e5550;  1 drivers
v0x1882080_0 .net "isOr", 0 0, L_0x18e5b30;  1 drivers
v0x1882140_0 .net "isSLT", 0 0, L_0x18e53f0;  1 drivers
v0x1882200_0 .net "isSub", 0 0, L_0x18e5000;  1 drivers
v0x18822c0_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1882360_0 .net "isXor", 0 0, L_0x18e5210;  1 drivers
v0x1882420_0 .net "nandRes", 0 0, L_0x18e2f50;  1 drivers
v0x18825d0_0 .net "norRes", 0 0, L_0x18e3fa0;  1 drivers
v0x1882670_0 .net "orRes", 0 0, L_0x18e12d0;  1 drivers
v0x1882710_0 .net "s0", 0 0, L_0x18e6530;  1 drivers
v0x18827b0_0 .net "s0inv", 0 0, L_0x18e4af0;  1 drivers
v0x1882870_0 .net "s1", 0 0, L_0x18e39c0;  1 drivers
v0x1882930_0 .net "s1inv", 0 0, L_0x1881ed0;  1 drivers
v0x18829f0_0 .net "s2", 0 0, L_0x18e3a60;  1 drivers
v0x1882ab0_0 .net "s2inv", 0 0, L_0x18e4ca0;  1 drivers
v0x1882b70_0 .net "xorRes", 0 0, L_0x18e4060;  1 drivers
S_0x1880c30 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1880930;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18e41c0/d .functor XOR 1, L_0x18e6250, L_0x18f1d20, C4<0>, C4<0>;
L_0x18e41c0 .delay 1 (40000,40000,40000) L_0x18e41c0/d;
L_0x18e4280/d .functor XOR 1, L_0x18e60f0, L_0x18e41c0, C4<0>, C4<0>;
L_0x18e4280 .delay 1 (40000,40000,40000) L_0x18e4280/d;
L_0x18e4430/d .functor XOR 1, L_0x18e4280, L_0x18e6400, C4<0>, C4<0>;
L_0x18e4430 .delay 1 (40000,40000,40000) L_0x18e4430/d;
L_0x18e4630/d .functor AND 1, L_0x18e60f0, L_0x18e41c0, C4<1>, C4<1>;
L_0x18e4630 .delay 1 (40000,40000,40000) L_0x18e4630/d;
L_0x18e1340/d .functor AND 1, L_0x18e4280, L_0x18e6400, C4<1>, C4<1>;
L_0x18e1340 .delay 1 (40000,40000,40000) L_0x18e1340/d;
L_0x18e48f0/d .functor OR 1, L_0x18e4630, L_0x18e1340, C4<0>, C4<0>;
L_0x18e48f0 .delay 1 (40000,40000,40000) L_0x18e48f0/d;
v0x1880ec0_0 .net "AandB", 0 0, L_0x18e4630;  1 drivers
v0x1880fa0_0 .net "BxorSub", 0 0, L_0x18e41c0;  1 drivers
v0x1881060_0 .net "a", 0 0, L_0x18e60f0;  alias, 1 drivers
v0x1881130_0 .net "b", 0 0, L_0x18e6250;  alias, 1 drivers
v0x18811f0_0 .net "carryin", 0 0, L_0x18e6400;  alias, 1 drivers
v0x1881300_0 .net "carryout", 0 0, L_0x18e48f0;  alias, 1 drivers
v0x18813c0_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1881460_0 .net "res", 0 0, L_0x18e4430;  alias, 1 drivers
v0x1881520_0 .net "xAorB", 0 0, L_0x18e4280;  1 drivers
v0x1881670_0 .net "xAorBandCin", 0 0, L_0x18e1340;  1 drivers
S_0x1882d50 .scope generate, "genblk1[29]" "genblk1[29]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x1882f10 .param/l "i" 0 3 165, +C4<011101>;
S_0x1882fd0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1882d50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18e6190/d .functor AND 1, L_0x18e8b60, L_0x18e8cc0, C4<1>, C4<1>;
L_0x18e6190 .delay 1 (40000,40000,40000) L_0x18e6190/d;
L_0x18e5990/d .functor NAND 1, L_0x18e8b60, L_0x18e8cc0, C4<1>, C4<1>;
L_0x18e5990 .delay 1 (20000,20000,20000) L_0x18e5990/d;
L_0x18e3bf0/d .functor OR 1, L_0x18e8b60, L_0x18e8cc0, C4<0>, C4<0>;
L_0x18e3bf0 .delay 1 (40000,40000,40000) L_0x18e3bf0/d;
L_0x18e3d90/d .functor NOR 1, L_0x18e8b60, L_0x18e8cc0, C4<0>, C4<0>;
L_0x18e3d90 .delay 1 (20000,20000,20000) L_0x18e3d90/d;
L_0x18e6b50/d .functor XOR 1, L_0x18e8b60, L_0x18e8cc0, C4<0>, C4<0>;
L_0x18e6b50 .delay 1 (40000,40000,40000) L_0x18e6b50/d;
L_0x18e7510/d .functor NOT 1, L_0x18e6670, C4<0>, C4<0>, C4<0>;
L_0x18e7510 .delay 1 (10000,10000,10000) L_0x18e7510/d;
L_0x1884570/d .functor NOT 1, L_0x18e6710, C4<0>, C4<0>, C4<0>;
L_0x1884570 .delay 1 (10000,10000,10000) L_0x1884570/d;
L_0x18e76c0/d .functor NOT 1, L_0x18e67b0, C4<0>, C4<0>, C4<0>;
L_0x18e76c0 .delay 1 (10000,10000,10000) L_0x18e76c0/d;
L_0x18e7870/d .functor AND 1, L_0x18e6e30, L_0x18e7510, L_0x1884570, L_0x18e76c0;
L_0x18e7870 .delay 1 (80000,80000,80000) L_0x18e7870/d;
L_0x18e7a70/d .functor AND 1, L_0x18e6e30, L_0x18e6670, L_0x1884570, L_0x18e76c0;
L_0x18e7a70 .delay 1 (80000,80000,80000) L_0x18e7a70/d;
L_0x18e7c80/d .functor AND 1, L_0x18e6b50, L_0x18e7510, L_0x18e6710, L_0x18e76c0;
L_0x18e7c80 .delay 1 (80000,80000,80000) L_0x18e7c80/d;
L_0x18e7e60/d .functor AND 1, L_0x18e6e30, L_0x18e6670, L_0x18e6710, L_0x18e76c0;
L_0x18e7e60 .delay 1 (80000,80000,80000) L_0x18e7e60/d;
L_0x18e8030/d .functor AND 1, L_0x18e6190, L_0x18e7510, L_0x1884570, L_0x18e67b0;
L_0x18e8030 .delay 1 (80000,80000,80000) L_0x18e8030/d;
L_0x18e8210/d .functor AND 1, L_0x18e5990, L_0x18e6670, L_0x1884570, L_0x18e67b0;
L_0x18e8210 .delay 1 (80000,80000,80000) L_0x18e8210/d;
L_0x18e7fc0/d .functor AND 1, L_0x18e3d90, L_0x18e7510, L_0x18e6710, L_0x18e67b0;
L_0x18e7fc0 .delay 1 (80000,80000,80000) L_0x18e7fc0/d;
L_0x18e85a0/d .functor AND 1, L_0x18e3bf0, L_0x18e6670, L_0x18e6710, L_0x18e67b0;
L_0x18e85a0 .delay 1 (80000,80000,80000) L_0x18e85a0/d;
L_0x18e8770/0/0 .functor OR 1, L_0x18e7870, L_0x18e7a70, L_0x18e7c80, L_0x18e8030;
L_0x18e8770/0/4 .functor OR 1, L_0x18e8210, L_0x18e7fc0, L_0x18e85a0, L_0x18e7e60;
L_0x18e8770/d .functor OR 1, L_0x18e8770/0/0, L_0x18e8770/0/4, C4<0>, C4<0>;
L_0x18e8770 .delay 1 (160000,160000,160000) L_0x18e8770/d;
v0x1883ed0_0 .net "a", 0 0, L_0x18e8b60;  1 drivers
v0x1883f90_0 .net "addSub", 0 0, L_0x18e6e30;  1 drivers
v0x1884060_0 .net "andRes", 0 0, L_0x18e6190;  1 drivers
v0x1884130_0 .net "b", 0 0, L_0x18e8cc0;  1 drivers
v0x1884200_0 .net "carryIn", 0 0, L_0x18e65d0;  1 drivers
v0x18842a0_0 .net "carryOut", 0 0, L_0x18e7310;  1 drivers
v0x1884370_0 .net "initialResult", 0 0, L_0x18e8770;  1 drivers
v0x1884410_0 .net "isAdd", 0 0, L_0x18e7870;  1 drivers
v0x18844b0_0 .net "isAnd", 0 0, L_0x18e8030;  1 drivers
v0x18845e0_0 .net "isNand", 0 0, L_0x18e8210;  1 drivers
v0x1884680_0 .net "isNor", 0 0, L_0x18e7fc0;  1 drivers
v0x1884720_0 .net "isOr", 0 0, L_0x18e85a0;  1 drivers
v0x18847e0_0 .net "isSLT", 0 0, L_0x18e7e60;  1 drivers
v0x18848a0_0 .net "isSub", 0 0, L_0x18e7a70;  1 drivers
v0x1884960_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1884a00_0 .net "isXor", 0 0, L_0x18e7c80;  1 drivers
v0x1884ac0_0 .net "nandRes", 0 0, L_0x18e5990;  1 drivers
v0x1884c70_0 .net "norRes", 0 0, L_0x18e3d90;  1 drivers
v0x1884d10_0 .net "orRes", 0 0, L_0x18e3bf0;  1 drivers
v0x1884db0_0 .net "s0", 0 0, L_0x18e6670;  1 drivers
v0x1884e50_0 .net "s0inv", 0 0, L_0x18e7510;  1 drivers
v0x1884f10_0 .net "s1", 0 0, L_0x18e6710;  1 drivers
v0x1884fd0_0 .net "s1inv", 0 0, L_0x1884570;  1 drivers
v0x1885090_0 .net "s2", 0 0, L_0x18e67b0;  1 drivers
v0x1885150_0 .net "s2inv", 0 0, L_0x18e76c0;  1 drivers
v0x1885210_0 .net "xorRes", 0 0, L_0x18e6b50;  1 drivers
S_0x18832d0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1882fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18e6bc0/d .functor XOR 1, L_0x18e8cc0, L_0x18f1d20, C4<0>, C4<0>;
L_0x18e6bc0 .delay 1 (40000,40000,40000) L_0x18e6bc0/d;
L_0x18e6d20/d .functor XOR 1, L_0x18e8b60, L_0x18e6bc0, C4<0>, C4<0>;
L_0x18e6d20 .delay 1 (40000,40000,40000) L_0x18e6d20/d;
L_0x18e6e30/d .functor XOR 1, L_0x18e6d20, L_0x18e65d0, C4<0>, C4<0>;
L_0x18e6e30 .delay 1 (40000,40000,40000) L_0x18e6e30/d;
L_0x18e7030/d .functor AND 1, L_0x18e8b60, L_0x18e6bc0, C4<1>, C4<1>;
L_0x18e7030 .delay 1 (40000,40000,40000) L_0x18e7030/d;
L_0x18e72a0/d .functor AND 1, L_0x18e6d20, L_0x18e65d0, C4<1>, C4<1>;
L_0x18e72a0 .delay 1 (40000,40000,40000) L_0x18e72a0/d;
L_0x18e7310/d .functor OR 1, L_0x18e7030, L_0x18e72a0, C4<0>, C4<0>;
L_0x18e7310 .delay 1 (40000,40000,40000) L_0x18e7310/d;
v0x1883560_0 .net "AandB", 0 0, L_0x18e7030;  1 drivers
v0x1883640_0 .net "BxorSub", 0 0, L_0x18e6bc0;  1 drivers
v0x1883700_0 .net "a", 0 0, L_0x18e8b60;  alias, 1 drivers
v0x18837d0_0 .net "b", 0 0, L_0x18e8cc0;  alias, 1 drivers
v0x1883890_0 .net "carryin", 0 0, L_0x18e65d0;  alias, 1 drivers
v0x18839a0_0 .net "carryout", 0 0, L_0x18e7310;  alias, 1 drivers
v0x1883a60_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1883b00_0 .net "res", 0 0, L_0x18e6e30;  alias, 1 drivers
v0x1883bc0_0 .net "xAorB", 0 0, L_0x18e6d20;  1 drivers
v0x1883d10_0 .net "xAorBandCin", 0 0, L_0x18e72a0;  1 drivers
S_0x18853f0 .scope generate, "genblk1[30]" "genblk1[30]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x18855b0 .param/l "i" 0 3 165, +C4<011110>;
S_0x1885670 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x18853f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18e8c00/d .functor AND 1, L_0x18eb5b0, L_0x18c09c0, C4<1>, C4<1>;
L_0x18e8c00 .delay 1 (40000,40000,40000) L_0x18e8c00/d;
L_0x18e8400/d .functor NAND 1, L_0x18eb5b0, L_0x18c09c0, C4<1>, C4<1>;
L_0x18e8400 .delay 1 (20000,20000,20000) L_0x18e8400/d;
L_0x18e68f0/d .functor OR 1, L_0x18eb5b0, L_0x18c09c0, C4<0>, C4<0>;
L_0x18e68f0 .delay 1 (40000,40000,40000) L_0x18e68f0/d;
L_0x18e94b0/d .functor NOR 1, L_0x18eb5b0, L_0x18c09c0, C4<0>, C4<0>;
L_0x18e94b0 .delay 1 (20000,20000,20000) L_0x18e94b0/d;
L_0x18e9520/d .functor XOR 1, L_0x18eb5b0, L_0x18c09c0, C4<0>, C4<0>;
L_0x18e9520 .delay 1 (40000,40000,40000) L_0x18e9520/d;
L_0x18e9fb0/d .functor NOT 1, L_0x18c0e10, C4<0>, C4<0>, C4<0>;
L_0x18e9fb0 .delay 1 (10000,10000,10000) L_0x18e9fb0/d;
L_0x1886c10/d .functor NOT 1, L_0x18e8e70, C4<0>, C4<0>, C4<0>;
L_0x1886c10 .delay 1 (10000,10000,10000) L_0x1886c10/d;
L_0x18ea160/d .functor NOT 1, L_0x18e8f10, C4<0>, C4<0>, C4<0>;
L_0x18ea160 .delay 1 (10000,10000,10000) L_0x18ea160/d;
L_0x18ea310/d .functor AND 1, L_0x18e98f0, L_0x18e9fb0, L_0x1886c10, L_0x18ea160;
L_0x18ea310 .delay 1 (80000,80000,80000) L_0x18ea310/d;
L_0x18ea4c0/d .functor AND 1, L_0x18e98f0, L_0x18c0e10, L_0x1886c10, L_0x18ea160;
L_0x18ea4c0 .delay 1 (80000,80000,80000) L_0x18ea4c0/d;
L_0x18ea6d0/d .functor AND 1, L_0x18e9520, L_0x18e9fb0, L_0x18e8e70, L_0x18ea160;
L_0x18ea6d0 .delay 1 (80000,80000,80000) L_0x18ea6d0/d;
L_0x18ea8b0/d .functor AND 1, L_0x18e98f0, L_0x18c0e10, L_0x18e8e70, L_0x18ea160;
L_0x18ea8b0 .delay 1 (80000,80000,80000) L_0x18ea8b0/d;
L_0x18eaa80/d .functor AND 1, L_0x18e8c00, L_0x18e9fb0, L_0x1886c10, L_0x18e8f10;
L_0x18eaa80 .delay 1 (80000,80000,80000) L_0x18eaa80/d;
L_0x18eac60/d .functor AND 1, L_0x18e8400, L_0x18c0e10, L_0x1886c10, L_0x18e8f10;
L_0x18eac60 .delay 1 (80000,80000,80000) L_0x18eac60/d;
L_0x18eaa10/d .functor AND 1, L_0x18e94b0, L_0x18e9fb0, L_0x18e8e70, L_0x18e8f10;
L_0x18eaa10 .delay 1 (80000,80000,80000) L_0x18eaa10/d;
L_0x18eaff0/d .functor AND 1, L_0x18e68f0, L_0x18c0e10, L_0x18e8e70, L_0x18e8f10;
L_0x18eaff0 .delay 1 (80000,80000,80000) L_0x18eaff0/d;
L_0x18eb1c0/0/0 .functor OR 1, L_0x18ea310, L_0x18ea4c0, L_0x18ea6d0, L_0x18eaa80;
L_0x18eb1c0/0/4 .functor OR 1, L_0x18eac60, L_0x18eaa10, L_0x18eaff0, L_0x18ea8b0;
L_0x18eb1c0/d .functor OR 1, L_0x18eb1c0/0/0, L_0x18eb1c0/0/4, C4<0>, C4<0>;
L_0x18eb1c0 .delay 1 (160000,160000,160000) L_0x18eb1c0/d;
v0x1886570_0 .net "a", 0 0, L_0x18eb5b0;  1 drivers
v0x1886630_0 .net "addSub", 0 0, L_0x18e98f0;  1 drivers
v0x1886700_0 .net "andRes", 0 0, L_0x18e8c00;  1 drivers
v0x18867d0_0 .net "b", 0 0, L_0x18c09c0;  1 drivers
v0x18868a0_0 .net "carryIn", 0 0, L_0x18c0ce0;  1 drivers
v0x1886940_0 .net "carryOut", 0 0, L_0x18e9db0;  1 drivers
v0x1886a10_0 .net "initialResult", 0 0, L_0x18eb1c0;  1 drivers
v0x1886ab0_0 .net "isAdd", 0 0, L_0x18ea310;  1 drivers
v0x1886b50_0 .net "isAnd", 0 0, L_0x18eaa80;  1 drivers
v0x1886c80_0 .net "isNand", 0 0, L_0x18eac60;  1 drivers
v0x1886d20_0 .net "isNor", 0 0, L_0x18eaa10;  1 drivers
v0x1886dc0_0 .net "isOr", 0 0, L_0x18eaff0;  1 drivers
v0x1886e80_0 .net "isSLT", 0 0, L_0x18ea8b0;  1 drivers
v0x1886f40_0 .net "isSub", 0 0, L_0x18ea4c0;  1 drivers
v0x1887000_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x18870a0_0 .net "isXor", 0 0, L_0x18ea6d0;  1 drivers
v0x1887160_0 .net "nandRes", 0 0, L_0x18e8400;  1 drivers
v0x1887310_0 .net "norRes", 0 0, L_0x18e94b0;  1 drivers
v0x18873b0_0 .net "orRes", 0 0, L_0x18e68f0;  1 drivers
v0x1887450_0 .net "s0", 0 0, L_0x18c0e10;  1 drivers
v0x18874f0_0 .net "s0inv", 0 0, L_0x18e9fb0;  1 drivers
v0x18875b0_0 .net "s1", 0 0, L_0x18e8e70;  1 drivers
v0x1887670_0 .net "s1inv", 0 0, L_0x1886c10;  1 drivers
v0x1887730_0 .net "s2", 0 0, L_0x18e8f10;  1 drivers
v0x18877f0_0 .net "s2inv", 0 0, L_0x18ea160;  1 drivers
v0x18878b0_0 .net "xorRes", 0 0, L_0x18e9520;  1 drivers
S_0x1885970 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1885670;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18e9680/d .functor XOR 1, L_0x18c09c0, L_0x18f1d20, C4<0>, C4<0>;
L_0x18e9680 .delay 1 (40000,40000,40000) L_0x18e9680/d;
L_0x18e9740/d .functor XOR 1, L_0x18eb5b0, L_0x18e9680, C4<0>, C4<0>;
L_0x18e9740 .delay 1 (40000,40000,40000) L_0x18e9740/d;
L_0x18e98f0/d .functor XOR 1, L_0x18e9740, L_0x18c0ce0, C4<0>, C4<0>;
L_0x18e98f0 .delay 1 (40000,40000,40000) L_0x18e98f0/d;
L_0x18e9af0/d .functor AND 1, L_0x18eb5b0, L_0x18e9680, C4<1>, C4<1>;
L_0x18e9af0 .delay 1 (40000,40000,40000) L_0x18e9af0/d;
L_0x18e6960/d .functor AND 1, L_0x18e9740, L_0x18c0ce0, C4<1>, C4<1>;
L_0x18e6960 .delay 1 (40000,40000,40000) L_0x18e6960/d;
L_0x18e9db0/d .functor OR 1, L_0x18e9af0, L_0x18e6960, C4<0>, C4<0>;
L_0x18e9db0 .delay 1 (40000,40000,40000) L_0x18e9db0/d;
v0x1885c00_0 .net "AandB", 0 0, L_0x18e9af0;  1 drivers
v0x1885ce0_0 .net "BxorSub", 0 0, L_0x18e9680;  1 drivers
v0x1885da0_0 .net "a", 0 0, L_0x18eb5b0;  alias, 1 drivers
v0x1885e70_0 .net "b", 0 0, L_0x18c09c0;  alias, 1 drivers
v0x1885f30_0 .net "carryin", 0 0, L_0x18c0ce0;  alias, 1 drivers
v0x1886040_0 .net "carryout", 0 0, L_0x18e9db0;  alias, 1 drivers
v0x1886100_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x18861a0_0 .net "res", 0 0, L_0x18e98f0;  alias, 1 drivers
v0x1886260_0 .net "xAorB", 0 0, L_0x18e9740;  1 drivers
v0x18863b0_0 .net "xAorBandCin", 0 0, L_0x18e6960;  1 drivers
S_0x1887a90 .scope generate, "genblk1[31]" "genblk1[31]" 3 165, 3 165 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x1887c50 .param/l "i" 0 3 165, +C4<011111>;
S_0x1887d10 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1887a90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x18eb650/d .functor AND 1, L_0x18ef0a0, L_0x18ebf30, C4<1>, C4<1>;
L_0x18eb650 .delay 1 (40000,40000,40000) L_0x18eb650/d;
L_0x18eae50/d .functor NAND 1, L_0x18ef0a0, L_0x18ebf30, C4<1>, C4<1>;
L_0x18eae50 .delay 1 (20000,20000,20000) L_0x18eae50/d;
L_0x18e9050/d .functor OR 1, L_0x18ef0a0, L_0x18ebf30, C4<0>, C4<0>;
L_0x18e9050 .delay 1 (40000,40000,40000) L_0x18e9050/d;
L_0x18e9290/d .functor NOR 1, L_0x18ef0a0, L_0x18ebf30, C4<0>, C4<0>;
L_0x18e9290 .delay 1 (20000,20000,20000) L_0x18e9290/d;
L_0x18e9350/d .functor XOR 1, L_0x18ef0a0, L_0x18ebf30, C4<0>, C4<0>;
L_0x18e9350 .delay 1 (40000,40000,40000) L_0x18e9350/d;
L_0x18ece40/d .functor NOT 1, L_0x18c0f90, C4<0>, C4<0>, C4<0>;
L_0x18ece40 .delay 1 (10000,10000,10000) L_0x18ece40/d;
L_0x18ecfa0/d .functor NOT 1, L_0x18c1030, C4<0>, C4<0>, C4<0>;
L_0x18ecfa0 .delay 1 (10000,10000,10000) L_0x18ecfa0/d;
L_0x18ed060/d .functor NOT 1, L_0x18c10d0, C4<0>, C4<0>, C4<0>;
L_0x18ed060 .delay 1 (10000,10000,10000) L_0x18ed060/d;
L_0x18ed210/d .functor AND 1, L_0x18ec780, L_0x18ece40, L_0x18ecfa0, L_0x18ed060;
L_0x18ed210 .delay 1 (80000,80000,80000) L_0x18ed210/d;
L_0x18ed3c0/d .functor AND 1, L_0x18ec780, L_0x18c0f90, L_0x18ecfa0, L_0x18ed060;
L_0x18ed3c0 .delay 1 (80000,80000,80000) L_0x18ed3c0/d;
L_0x18ed5d0/d .functor AND 1, L_0x18e9350, L_0x18ece40, L_0x18c1030, L_0x18ed060;
L_0x18ed5d0 .delay 1 (80000,80000,80000) L_0x18ed5d0/d;
L_0x18ed7b0/d .functor AND 1, L_0x18ec780, L_0x18c0f90, L_0x18c1030, L_0x18ed060;
L_0x18ed7b0 .delay 1 (80000,80000,80000) L_0x18ed7b0/d;
L_0x18ed980/d .functor AND 1, L_0x18eb650, L_0x18ece40, L_0x18ecfa0, L_0x18c10d0;
L_0x18ed980 .delay 1 (80000,80000,80000) L_0x18ed980/d;
L_0x18edb60/d .functor AND 1, L_0x18eae50, L_0x18c0f90, L_0x18ecfa0, L_0x18c10d0;
L_0x18edb60 .delay 1 (80000,80000,80000) L_0x18edb60/d;
L_0x18ed910/d .functor AND 1, L_0x18e9290, L_0x18ece40, L_0x18c1030, L_0x18c10d0;
L_0x18ed910 .delay 1 (80000,80000,80000) L_0x18ed910/d;
L_0x18edef0/d .functor AND 1, L_0x18e9050, L_0x18c0f90, L_0x18c1030, L_0x18c10d0;
L_0x18edef0 .delay 1 (80000,80000,80000) L_0x18edef0/d;
L_0x18ee090/0/0 .functor OR 1, L_0x18ed210, L_0x18ed3c0, L_0x18ed5d0, L_0x18ed980;
L_0x18ee090/0/4 .functor OR 1, L_0x18edb60, L_0x18ed910, L_0x18edef0, L_0x18ed7b0;
L_0x18ee090/d .functor OR 1, L_0x18ee090/0/0, L_0x18ee090/0/4, C4<0>, C4<0>;
L_0x18ee090 .delay 1 (160000,160000,160000) L_0x18ee090/d;
v0x1888c10_0 .net "a", 0 0, L_0x18ef0a0;  1 drivers
v0x1888cd0_0 .net "addSub", 0 0, L_0x18ec780;  1 drivers
v0x1888da0_0 .net "andRes", 0 0, L_0x18eb650;  1 drivers
v0x1888e70_0 .net "b", 0 0, L_0x18ebf30;  1 drivers
v0x1888f40_0 .net "carryIn", 0 0, L_0x18ec0e0;  1 drivers
v0x1888fe0_0 .net "carryOut", 0 0, L_0x18ecc40;  1 drivers
v0x18890b0_0 .net "initialResult", 0 0, L_0x18ee090;  1 drivers
v0x1889150_0 .net "isAdd", 0 0, L_0x18ed210;  1 drivers
v0x18891f0_0 .net "isAnd", 0 0, L_0x18ed980;  1 drivers
v0x1889320_0 .net "isNand", 0 0, L_0x18edb60;  1 drivers
v0x18893c0_0 .net "isNor", 0 0, L_0x18ed910;  1 drivers
v0x1889460_0 .net "isOr", 0 0, L_0x18edef0;  1 drivers
v0x1889520_0 .net "isSLT", 0 0, L_0x18ed7b0;  1 drivers
v0x18895e0_0 .net "isSub", 0 0, L_0x18ed3c0;  1 drivers
v0x18896a0_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1889740_0 .net "isXor", 0 0, L_0x18ed5d0;  1 drivers
v0x1889800_0 .net "nandRes", 0 0, L_0x18eae50;  1 drivers
v0x18899b0_0 .net "norRes", 0 0, L_0x18e9290;  1 drivers
v0x1889a50_0 .net "orRes", 0 0, L_0x18e9050;  1 drivers
v0x1889af0_0 .net "s0", 0 0, L_0x18c0f90;  1 drivers
v0x1889b90_0 .net "s0inv", 0 0, L_0x18ece40;  1 drivers
v0x1889c50_0 .net "s1", 0 0, L_0x18c1030;  1 drivers
v0x1889d10_0 .net "s1inv", 0 0, L_0x18ecfa0;  1 drivers
v0x1889dd0_0 .net "s2", 0 0, L_0x18c10d0;  1 drivers
v0x1889e90_0 .net "s2inv", 0 0, L_0x18ed060;  1 drivers
v0x1889f50_0 .net "xorRes", 0 0, L_0x18e9350;  1 drivers
S_0x1888010 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1887d10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x18ec510/d .functor XOR 1, L_0x18ebf30, L_0x18f1d20, C4<0>, C4<0>;
L_0x18ec510 .delay 1 (40000,40000,40000) L_0x18ec510/d;
L_0x18ec5d0/d .functor XOR 1, L_0x18ef0a0, L_0x18ec510, C4<0>, C4<0>;
L_0x18ec5d0 .delay 1 (40000,40000,40000) L_0x18ec5d0/d;
L_0x18ec780/d .functor XOR 1, L_0x18ec5d0, L_0x18ec0e0, C4<0>, C4<0>;
L_0x18ec780 .delay 1 (40000,40000,40000) L_0x18ec780/d;
L_0x18ec980/d .functor AND 1, L_0x18ef0a0, L_0x18ec510, C4<1>, C4<1>;
L_0x18ec980 .delay 1 (40000,40000,40000) L_0x18ec980/d;
L_0x18e90c0/d .functor AND 1, L_0x18ec5d0, L_0x18ec0e0, C4<1>, C4<1>;
L_0x18e90c0 .delay 1 (40000,40000,40000) L_0x18e90c0/d;
L_0x18ecc40/d .functor OR 1, L_0x18ec980, L_0x18e90c0, C4<0>, C4<0>;
L_0x18ecc40 .delay 1 (40000,40000,40000) L_0x18ecc40/d;
v0x18882a0_0 .net "AandB", 0 0, L_0x18ec980;  1 drivers
v0x1888380_0 .net "BxorSub", 0 0, L_0x18ec510;  1 drivers
v0x1888440_0 .net "a", 0 0, L_0x18ef0a0;  alias, 1 drivers
v0x1888510_0 .net "b", 0 0, L_0x18ebf30;  alias, 1 drivers
v0x18885d0_0 .net "carryin", 0 0, L_0x18ec0e0;  alias, 1 drivers
v0x18886e0_0 .net "carryout", 0 0, L_0x18ecc40;  alias, 1 drivers
v0x18887a0_0 .net "isSubtract", 0 0, L_0x18f1d20;  alias, 1 drivers
v0x1888840_0 .net "res", 0 0, L_0x18ec780;  alias, 1 drivers
v0x1888900_0 .net "xAorB", 0 0, L_0x18ec5d0;  1 drivers
v0x1888a50_0 .net "xAorBandCin", 0 0, L_0x18e90c0;  1 drivers
S_0x188a130 .scope generate, "genblk2[0]" "genblk2[0]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x1863660 .param/l "j" 0 3 207, +C4<00>;
L_0x18edd50/d .functor AND 1, L_0x18ec180, L_0x18f70b0, C4<1>, C4<1>;
L_0x18edd50 .delay 1 (40000,40000,40000) L_0x18edd50/d;
v0x188a500_0 .net *"_s1", 0 0, L_0x18ec180;  1 drivers
S_0x188a5a0 .scope generate, "genblk2[1]" "genblk2[1]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x188a7b0 .param/l "j" 0 3 207, +C4<01>;
L_0x18ec2c0/d .functor AND 1, L_0x18ec3d0, L_0x18f70b0, C4<1>, C4<1>;
L_0x18ec2c0 .delay 1 (40000,40000,40000) L_0x18ec2c0/d;
v0x188a870_0 .net *"_s1", 0 0, L_0x18ec3d0;  1 drivers
S_0x188a950 .scope generate, "genblk2[2]" "genblk2[2]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x188ab60 .param/l "j" 0 3 207, +C4<010>;
L_0x18ef190/d .functor AND 1, L_0x18ef200, L_0x18f70b0, C4<1>, C4<1>;
L_0x18ef190 .delay 1 (40000,40000,40000) L_0x18ef190/d;
v0x188ac20_0 .net *"_s1", 0 0, L_0x18ef200;  1 drivers
S_0x188ad00 .scope generate, "genblk2[3]" "genblk2[3]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x188af10 .param/l "j" 0 3 207, +C4<011>;
L_0x18ef3f0/d .functor AND 1, L_0x18ef4f0, L_0x18f70b0, C4<1>, C4<1>;
L_0x18ef3f0 .delay 1 (40000,40000,40000) L_0x18ef3f0/d;
v0x188afd0_0 .net *"_s1", 0 0, L_0x18ef4f0;  1 drivers
S_0x188b0b0 .scope generate, "genblk2[4]" "genblk2[4]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x188b2c0 .param/l "j" 0 3 207, +C4<0100>;
L_0x18ef5e0/d .functor AND 1, L_0x18f0170, L_0x18f70b0, C4<1>, C4<1>;
L_0x18ef5e0 .delay 1 (40000,40000,40000) L_0x18ef5e0/d;
v0x188b380_0 .net *"_s1", 0 0, L_0x18f0170;  1 drivers
S_0x188b460 .scope generate, "genblk2[5]" "genblk2[5]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x188b670 .param/l "j" 0 3 207, +C4<0101>;
L_0x18efb40/d .functor AND 1, L_0x18efc00, L_0x18f70b0, C4<1>, C4<1>;
L_0x18efb40 .delay 1 (40000,40000,40000) L_0x18efb40/d;
v0x188b730_0 .net *"_s1", 0 0, L_0x18efc00;  1 drivers
S_0x188b810 .scope generate, "genblk2[6]" "genblk2[6]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x188ba20 .param/l "j" 0 3 207, +C4<0110>;
L_0x18efd60/d .functor AND 1, L_0x18efe20, L_0x18f70b0, C4<1>, C4<1>;
L_0x18efd60 .delay 1 (40000,40000,40000) L_0x18efd60/d;
v0x188bae0_0 .net *"_s1", 0 0, L_0x18efe20;  1 drivers
S_0x188bbc0 .scope generate, "genblk2[7]" "genblk2[7]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x188bdd0 .param/l "j" 0 3 207, +C4<0111>;
L_0x18ef360/d .functor AND 1, L_0x18f09c0, L_0x18f70b0, C4<1>, C4<1>;
L_0x18ef360 .delay 1 (40000,40000,40000) L_0x18ef360/d;
v0x188be90_0 .net *"_s1", 0 0, L_0x18f09c0;  1 drivers
S_0x188bf70 .scope generate, "genblk2[8]" "genblk2[8]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x188c180 .param/l "j" 0 3 207, +C4<01000>;
L_0x18f0a60/d .functor AND 1, L_0x18f0b20, L_0x18f70b0, C4<1>, C4<1>;
L_0x18f0a60 .delay 1 (40000,40000,40000) L_0x18f0a60/d;
v0x188c240_0 .net *"_s1", 0 0, L_0x18f0b20;  1 drivers
S_0x188c320 .scope generate, "genblk2[9]" "genblk2[9]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x188c530 .param/l "j" 0 3 207, +C4<01001>;
L_0x18f0260/d .functor AND 1, L_0x18f0320, L_0x18f70b0, C4<1>, C4<1>;
L_0x18f0260 .delay 1 (40000,40000,40000) L_0x18f0260/d;
v0x188c5f0_0 .net *"_s1", 0 0, L_0x18f0320;  1 drivers
S_0x188c6d0 .scope generate, "genblk2[10]" "genblk2[10]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x188c8e0 .param/l "j" 0 3 207, +C4<01010>;
L_0x18f0480/d .functor AND 1, L_0x18f0540, L_0x18f70b0, C4<1>, C4<1>;
L_0x18f0480 .delay 1 (40000,40000,40000) L_0x18f0480/d;
v0x188c9a0_0 .net *"_s1", 0 0, L_0x18f0540;  1 drivers
S_0x188ca80 .scope generate, "genblk2[11]" "genblk2[11]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x188cc90 .param/l "j" 0 3 207, +C4<01011>;
L_0x18f06a0/d .functor AND 1, L_0x18f0760, L_0x18f70b0, C4<1>, C4<1>;
L_0x18f06a0 .delay 1 (40000,40000,40000) L_0x18f06a0/d;
v0x188cd50_0 .net *"_s1", 0 0, L_0x18f0760;  1 drivers
S_0x188ce30 .scope generate, "genblk2[12]" "genblk2[12]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x188d040 .param/l "j" 0 3 207, +C4<01100>;
L_0x18f1340/d .functor AND 1, L_0x18f13b0, L_0x18f70b0, C4<1>, C4<1>;
L_0x18f1340 .delay 1 (40000,40000,40000) L_0x18f1340/d;
v0x188d100_0 .net *"_s1", 0 0, L_0x18f13b0;  1 drivers
S_0x188d1e0 .scope generate, "genblk2[13]" "genblk2[13]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x188d3f0 .param/l "j" 0 3 207, +C4<01101>;
L_0x18f0c80/d .functor AND 1, L_0x18f0d40, L_0x18f70b0, C4<1>, C4<1>;
L_0x18f0c80 .delay 1 (40000,40000,40000) L_0x18f0c80/d;
v0x188d4b0_0 .net *"_s1", 0 0, L_0x18f0d40;  1 drivers
S_0x188d590 .scope generate, "genblk2[14]" "genblk2[14]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x188d7a0 .param/l "j" 0 3 207, +C4<01110>;
L_0x18f0ea0/d .functor AND 1, L_0x18f0f60, L_0x18f70b0, C4<1>, C4<1>;
L_0x18f0ea0 .delay 1 (40000,40000,40000) L_0x18f0ea0/d;
v0x188d860_0 .net *"_s1", 0 0, L_0x18f0f60;  1 drivers
S_0x188d940 .scope generate, "genblk2[15]" "genblk2[15]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x188db50 .param/l "j" 0 3 207, +C4<01111>;
L_0x18eff80/d .functor AND 1, L_0x18f08b0, L_0x18f70b0, C4<1>, C4<1>;
L_0x18eff80 .delay 1 (40000,40000,40000) L_0x18eff80/d;
v0x188dc10_0 .net *"_s1", 0 0, L_0x18f08b0;  1 drivers
S_0x188dcf0 .scope generate, "genblk2[16]" "genblk2[16]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x188df00 .param/l "j" 0 3 207, +C4<010000>;
L_0x18f1db0/d .functor AND 1, L_0x18f1e70, L_0x18f70b0, C4<1>, C4<1>;
L_0x18f1db0 .delay 1 (40000,40000,40000) L_0x18f1db0/d;
v0x188dfc0_0 .net *"_s1", 0 0, L_0x18f1e70;  1 drivers
S_0x188e0a0 .scope generate, "genblk2[17]" "genblk2[17]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x188e2b0 .param/l "j" 0 3 207, +C4<010001>;
L_0x18f1510/d .functor AND 1, L_0x18f15d0, L_0x18f70b0, C4<1>, C4<1>;
L_0x18f1510 .delay 1 (40000,40000,40000) L_0x18f1510/d;
v0x188e370_0 .net *"_s1", 0 0, L_0x18f15d0;  1 drivers
S_0x188e450 .scope generate, "genblk2[18]" "genblk2[18]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x188e660 .param/l "j" 0 3 207, +C4<010010>;
L_0x18f1730/d .functor AND 1, L_0x18f17f0, L_0x18f70b0, C4<1>, C4<1>;
L_0x18f1730 .delay 1 (40000,40000,40000) L_0x18f1730/d;
v0x188e720_0 .net *"_s1", 0 0, L_0x18f17f0;  1 drivers
S_0x188e800 .scope generate, "genblk2[19]" "genblk2[19]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x188ea10 .param/l "j" 0 3 207, +C4<010011>;
L_0x18f1950/d .functor AND 1, L_0x18f1a10, L_0x18f70b0, C4<1>, C4<1>;
L_0x18f1950 .delay 1 (40000,40000,40000) L_0x18f1950/d;
v0x188ead0_0 .net *"_s1", 0 0, L_0x18f1a10;  1 drivers
S_0x188ebb0 .scope generate, "genblk2[20]" "genblk2[20]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x188edc0 .param/l "j" 0 3 207, +C4<010100>;
L_0x18f2680/d .functor AND 1, L_0x18f2740, L_0x18f70b0, C4<1>, C4<1>;
L_0x18f2680 .delay 1 (40000,40000,40000) L_0x18f2680/d;
v0x188ee80_0 .net *"_s1", 0 0, L_0x18f2740;  1 drivers
S_0x188ef60 .scope generate, "genblk2[21]" "genblk2[21]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x188f170 .param/l "j" 0 3 207, +C4<010101>;
L_0x18f1fd0/d .functor AND 1, L_0x18f2090, L_0x18f70b0, C4<1>, C4<1>;
L_0x18f1fd0 .delay 1 (40000,40000,40000) L_0x18f1fd0/d;
v0x188f230_0 .net *"_s1", 0 0, L_0x18f2090;  1 drivers
S_0x188f310 .scope generate, "genblk2[22]" "genblk2[22]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x188f520 .param/l "j" 0 3 207, +C4<010110>;
L_0x18f21f0/d .functor AND 1, L_0x18f22b0, L_0x18f70b0, C4<1>, C4<1>;
L_0x18f21f0 .delay 1 (40000,40000,40000) L_0x18f21f0/d;
v0x188f5e0_0 .net *"_s1", 0 0, L_0x18f22b0;  1 drivers
S_0x188f6c0 .scope generate, "genblk2[23]" "genblk2[23]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x188f8d0 .param/l "j" 0 3 207, +C4<010111>;
L_0x18f2410/d .functor AND 1, L_0x18f24d0, L_0x18f70b0, C4<1>, C4<1>;
L_0x18f2410 .delay 1 (40000,40000,40000) L_0x18f2410/d;
v0x188f990_0 .net *"_s1", 0 0, L_0x18f24d0;  1 drivers
S_0x188fa70 .scope generate, "genblk2[24]" "genblk2[24]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x188fc80 .param/l "j" 0 3 207, +C4<011000>;
L_0x18f2570/d .functor AND 1, L_0x18f2fc0, L_0x18f70b0, C4<1>, C4<1>;
L_0x18f2570 .delay 1 (40000,40000,40000) L_0x18f2570/d;
v0x188fd40_0 .net *"_s1", 0 0, L_0x18f2fc0;  1 drivers
S_0x188fe20 .scope generate, "genblk2[25]" "genblk2[25]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x1890030 .param/l "j" 0 3 207, +C4<011001>;
L_0x18f28a0/d .functor AND 1, L_0x18f2960, L_0x18f70b0, C4<1>, C4<1>;
L_0x18f28a0 .delay 1 (40000,40000,40000) L_0x18f28a0/d;
v0x18900f0_0 .net *"_s1", 0 0, L_0x18f2960;  1 drivers
S_0x18901d0 .scope generate, "genblk2[26]" "genblk2[26]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x18903e0 .param/l "j" 0 3 207, +C4<011010>;
L_0x18f2ac0/d .functor AND 1, L_0x18f2b80, L_0x18f70b0, C4<1>, C4<1>;
L_0x18f2ac0 .delay 1 (40000,40000,40000) L_0x18f2ac0/d;
v0x18904a0_0 .net *"_s1", 0 0, L_0x18f2b80;  1 drivers
S_0x1890580 .scope generate, "genblk2[27]" "genblk2[27]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x1890790 .param/l "j" 0 3 207, +C4<011011>;
L_0x18f2ce0/d .functor AND 1, L_0x18f2da0, L_0x18f70b0, C4<1>, C4<1>;
L_0x18f2ce0 .delay 1 (40000,40000,40000) L_0x18f2ce0/d;
v0x1890850_0 .net *"_s1", 0 0, L_0x18f2da0;  1 drivers
S_0x1890930 .scope generate, "genblk2[28]" "genblk2[28]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x1890b40 .param/l "j" 0 3 207, +C4<011100>;
L_0x18f2e40/d .functor AND 1, L_0x18f3860, L_0x18f70b0, C4<1>, C4<1>;
L_0x18f2e40 .delay 1 (40000,40000,40000) L_0x18f2e40/d;
v0x1890c00_0 .net *"_s1", 0 0, L_0x18f3860;  1 drivers
S_0x1890ce0 .scope generate, "genblk2[29]" "genblk2[29]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x1890ef0 .param/l "j" 0 3 207, +C4<011101>;
L_0x18f3120/d .functor AND 1, L_0x18f31e0, L_0x18f70b0, C4<1>, C4<1>;
L_0x18f3120 .delay 1 (40000,40000,40000) L_0x18f3120/d;
v0x1890fb0_0 .net *"_s1", 0 0, L_0x18f31e0;  1 drivers
S_0x1891090 .scope generate, "genblk2[30]" "genblk2[30]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x18912a0 .param/l "j" 0 3 207, +C4<011110>;
L_0x18f3340/d .functor AND 1, L_0x18f3400, L_0x18f70b0, C4<1>, C4<1>;
L_0x18f3340 .delay 1 (40000,40000,40000) L_0x18f3340/d;
v0x1891360_0 .net *"_s1", 0 0, L_0x18f3400;  1 drivers
S_0x1891440 .scope generate, "genblk2[31]" "genblk2[31]" 3 207, 3 207 0, S_0x17ec0d0;
 .timescale -9 -12;
P_0x1891650 .param/l "j" 0 3 207, +C4<011111>;
L_0x18f4be0/d .functor AND 1, L_0x18f1bc0, L_0x18f70b0, C4<1>, C4<1>;
L_0x18f4be0 .delay 1 (40000,40000,40000) L_0x18f4be0/d;
v0x1891710_0 .net *"_s1", 0 0, L_0x18f1bc0;  1 drivers
S_0x18917f0 .scope module, "overflowCalc" "didOverflow" 3 184, 3 12 0, S_0x17ec0d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x18f51a0/d .functor XOR 1, L_0x18f5940, L_0x18f1d20, C4<0>, C4<0>;
L_0x18f51a0 .delay 1 (40000,40000,40000) L_0x18f51a0/d;
L_0x18f5260/d .functor NOT 1, L_0x18f66f0, C4<0>, C4<0>, C4<0>;
L_0x18f5260 .delay 1 (10000,10000,10000) L_0x18f5260/d;
L_0x18f53c0/d .functor NOT 1, L_0x18f51a0, C4<0>, C4<0>, C4<0>;
L_0x18f53c0 .delay 1 (10000,10000,10000) L_0x18f53c0/d;
L_0x18f54d0/d .functor NOT 1, L_0x18f5a30, C4<0>, C4<0>, C4<0>;
L_0x18f54d0 .delay 1 (10000,10000,10000) L_0x18f54d0/d;
L_0x18f5630/d .functor AND 1, L_0x18f66f0, L_0x18f51a0, C4<1>, C4<1>;
L_0x18f5630 .delay 1 (40000,40000,40000) L_0x18f5630/d;
L_0x18f6080/d .functor AND 1, L_0x18f5260, L_0x18f53c0, C4<1>, C4<1>;
L_0x18f6080 .delay 1 (40000,40000,40000) L_0x18f6080/d;
L_0x18f6190/d .functor AND 1, L_0x18f5630, L_0x18f54d0, C4<1>, C4<1>;
L_0x18f6190 .delay 1 (40000,40000,40000) L_0x18f6190/d;
L_0x18f6340/d .functor AND 1, L_0x18f6080, L_0x18f5a30, C4<1>, C4<1>;
L_0x18f6340 .delay 1 (40000,40000,40000) L_0x18f6340/d;
L_0x18f6540/d .functor OR 1, L_0x18f6190, L_0x18f6340, C4<0>, C4<0>;
L_0x18f6540 .delay 1 (40000,40000,40000) L_0x18f6540/d;
v0x188a370_0 .net "BxorSub", 0 0, L_0x18f51a0;  1 drivers
v0x188a450_0 .net "a", 0 0, L_0x18f66f0;  1 drivers
v0x1891df0_0 .net "aAndB", 0 0, L_0x18f5630;  1 drivers
v0x1891ec0_0 .net "b", 0 0, L_0x18f5940;  1 drivers
v0x1891f80_0 .net "negToPos", 0 0, L_0x18f6190;  1 drivers
v0x1892090_0 .net "notA", 0 0, L_0x18f5260;  1 drivers
v0x1892150_0 .net "notB", 0 0, L_0x18f53c0;  1 drivers
v0x1892210_0 .net "notS", 0 0, L_0x18f54d0;  1 drivers
v0x18922d0_0 .net "notaAndNotb", 0 0, L_0x18f6080;  1 drivers
v0x1892420_0 .net "overflow", 0 0, L_0x18f6540;  alias, 1 drivers
v0x18924e0_0 .net "posToNeg", 0 0, L_0x18f6340;  1 drivers
v0x18925a0_0 .net "s", 0 0, L_0x18f5a30;  1 drivers
v0x1892660_0 .net "sub", 0 0, L_0x18f1d20;  alias, 1 drivers
S_0x1864330 .scope module, "zeroCalc" "isZero" 3 216, 3 134 0, S_0x17ec0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "bitt"
    .port_info 1 /OUTPUT 1 "out"
L_0x18f6bf0/0/0 .functor OR 1, L_0x18f6f20, L_0x18f6e10, L_0x18f7cb0, L_0x18f7da0;
L_0x18f6bf0/0/4 .functor OR 1, L_0x18f7fa0, L_0x18f8040, L_0x18f8130, L_0x18f8220;
L_0x18f6bf0/0/8 .functor OR 1, L_0x18f8360, L_0x18f8450, L_0x18f85a0, L_0x18f8640;
L_0x18f6bf0/0/12 .functor OR 1, L_0x18f7f00, L_0x18f8990, L_0x18f8b00, L_0x18f8bf0;
L_0x18f6bf0/0/16 .functor OR 1, L_0x18f8d70, L_0x18f8e60, L_0x18f8ff0, L_0x18f9090;
L_0x18f6bf0/0/20 .functor OR 1, L_0x18f8f50, L_0x18f9280, L_0x18f9180, L_0x18f9480;
L_0x18f6bf0/0/24 .functor OR 1, L_0x18f9370, L_0x18f9690, L_0x18f9570, L_0x18f98b0;
L_0x18f6bf0/0/28 .functor OR 1, L_0x18f9780, L_0x18f8820, L_0x18f8730, L_0x18f9eb0;
L_0x18f6bf0/1/0 .functor OR 1, L_0x18f6bf0/0/0, L_0x18f6bf0/0/4, L_0x18f6bf0/0/8, L_0x18f6bf0/0/12;
L_0x18f6bf0/1/4 .functor OR 1, L_0x18f6bf0/0/16, L_0x18f6bf0/0/20, L_0x18f6bf0/0/24, L_0x18f6bf0/0/28;
L_0x18f6bf0/d .functor NOR 1, L_0x18f6bf0/1/0, L_0x18f6bf0/1/4, C4<0>, C4<0>;
L_0x18f6bf0 .delay 1 (320000,320000,320000) L_0x18f6bf0/d;
v0x1864520_0 .net *"_s10", 0 0, L_0x18f7fa0;  1 drivers
v0x1864620_0 .net *"_s12", 0 0, L_0x18f8040;  1 drivers
v0x1892f30_0 .net *"_s14", 0 0, L_0x18f8130;  1 drivers
v0x1893020_0 .net *"_s16", 0 0, L_0x18f8220;  1 drivers
v0x1893100_0 .net *"_s18", 0 0, L_0x18f8360;  1 drivers
v0x1893230_0 .net *"_s2", 0 0, L_0x18f6f20;  1 drivers
v0x1893310_0 .net *"_s20", 0 0, L_0x18f8450;  1 drivers
v0x18933f0_0 .net *"_s22", 0 0, L_0x18f85a0;  1 drivers
v0x18934d0_0 .net *"_s24", 0 0, L_0x18f8640;  1 drivers
v0x1893640_0 .net *"_s26", 0 0, L_0x18f7f00;  1 drivers
v0x1893720_0 .net *"_s28", 0 0, L_0x18f8990;  1 drivers
v0x1893800_0 .net *"_s30", 0 0, L_0x18f8b00;  1 drivers
v0x18938e0_0 .net *"_s32", 0 0, L_0x18f8bf0;  1 drivers
v0x18939c0_0 .net *"_s34", 0 0, L_0x18f8d70;  1 drivers
v0x1893aa0_0 .net *"_s36", 0 0, L_0x18f8e60;  1 drivers
v0x1893b80_0 .net *"_s38", 0 0, L_0x18f8ff0;  1 drivers
v0x1893c60_0 .net *"_s4", 0 0, L_0x18f6e10;  1 drivers
v0x1893e10_0 .net *"_s40", 0 0, L_0x18f9090;  1 drivers
v0x1893eb0_0 .net *"_s42", 0 0, L_0x18f8f50;  1 drivers
v0x1893f90_0 .net *"_s44", 0 0, L_0x18f9280;  1 drivers
v0x1894070_0 .net *"_s46", 0 0, L_0x18f9180;  1 drivers
v0x1894150_0 .net *"_s48", 0 0, L_0x18f9480;  1 drivers
v0x1894230_0 .net *"_s50", 0 0, L_0x18f9370;  1 drivers
v0x1894310_0 .net *"_s52", 0 0, L_0x18f9690;  1 drivers
v0x18943f0_0 .net *"_s54", 0 0, L_0x18f9570;  1 drivers
v0x18944d0_0 .net *"_s56", 0 0, L_0x18f98b0;  1 drivers
v0x18945b0_0 .net *"_s58", 0 0, L_0x18f9780;  1 drivers
v0x1894690_0 .net *"_s6", 0 0, L_0x18f7cb0;  1 drivers
v0x1894770_0 .net *"_s60", 0 0, L_0x18f8820;  1 drivers
v0x1894850_0 .net *"_s62", 0 0, L_0x18f8730;  1 drivers
v0x1894930_0 .net *"_s64", 0 0, L_0x18f9eb0;  1 drivers
v0x1894a10_0 .net *"_s8", 0 0, L_0x18f7da0;  1 drivers
v0x1894af0_0 .net8 "bitt", 31 0, RS_0x7fa0caab4778;  alias, 2 drivers
v0x1893d40_0 .net "out", 0 0, L_0x18f6bf0;  alias, 1 drivers
L_0x18f6f20 .part RS_0x7fa0caab4778, 0, 1;
L_0x18f6e10 .part RS_0x7fa0caab4778, 1, 1;
L_0x18f7cb0 .part RS_0x7fa0caab4778, 2, 1;
L_0x18f7da0 .part RS_0x7fa0caab4778, 3, 1;
L_0x18f7fa0 .part RS_0x7fa0caab4778, 4, 1;
L_0x18f8040 .part RS_0x7fa0caab4778, 5, 1;
L_0x18f8130 .part RS_0x7fa0caab4778, 6, 1;
L_0x18f8220 .part RS_0x7fa0caab4778, 7, 1;
L_0x18f8360 .part RS_0x7fa0caab4778, 8, 1;
L_0x18f8450 .part RS_0x7fa0caab4778, 9, 1;
L_0x18f85a0 .part RS_0x7fa0caab4778, 10, 1;
L_0x18f8640 .part RS_0x7fa0caab4778, 11, 1;
L_0x18f7f00 .part RS_0x7fa0caab4778, 12, 1;
L_0x18f8990 .part RS_0x7fa0caab4778, 13, 1;
L_0x18f8b00 .part RS_0x7fa0caab4778, 14, 1;
L_0x18f8bf0 .part RS_0x7fa0caab4778, 15, 1;
L_0x18f8d70 .part RS_0x7fa0caab4778, 16, 1;
L_0x18f8e60 .part RS_0x7fa0caab4778, 17, 1;
L_0x18f8ff0 .part RS_0x7fa0caab4778, 18, 1;
L_0x18f9090 .part RS_0x7fa0caab4778, 19, 1;
L_0x18f8f50 .part RS_0x7fa0caab4778, 20, 1;
L_0x18f9280 .part RS_0x7fa0caab4778, 21, 1;
L_0x18f9180 .part RS_0x7fa0caab4778, 22, 1;
L_0x18f9480 .part RS_0x7fa0caab4778, 23, 1;
L_0x18f9370 .part RS_0x7fa0caab4778, 24, 1;
L_0x18f9690 .part RS_0x7fa0caab4778, 25, 1;
L_0x18f9570 .part RS_0x7fa0caab4778, 26, 1;
L_0x18f98b0 .part RS_0x7fa0caab4778, 27, 1;
L_0x18f9780 .part RS_0x7fa0caab4778, 28, 1;
L_0x18f8820 .part RS_0x7fa0caab4778, 29, 1;
L_0x18f8730 .part RS_0x7fa0caab4778, 30, 1;
L_0x18f9eb0 .part RS_0x7fa0caab4778, 31, 1;
    .scope S_0x17ec4b0;
T_0 ;
    %vpi_call 2 17 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x17ec0d0 {0 0 0};
    %vpi_call 2 20 "$display", "TESTING BASIC GATES" {0 0 0};
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1898330_0, 0, 3;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 24 "$display", "OR Test Failed - result: %b%b%b%b", &PV<v0x18986c0_0, 3, 1>, &PV<v0x18986c0_0, 2, 1>, &PV<v0x18986c0_0, 1, 1>, &PV<v0x18986c0_0, 0, 1> {0 0 0};
T_0.0 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1898330_0, 0, 3;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 4294967281, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 28 "$display", "NOR Test Failed - result: %b%b%b%b", &PV<v0x18986c0_0, 3, 1>, &PV<v0x18986c0_0, 2, 1>, &PV<v0x18986c0_0, 1, 1>, &PV<v0x18986c0_0, 0, 1> {0 0 0};
T_0.2 ;
    %load/vec4 v0x18987b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %vpi_call 2 29 "$display", "ZERO FAILED - was not 0" {0 0 0};
T_0.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1898330_0, 0, 3;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 6, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call 2 33 "$display", "XOR Test Failed - result: %b%b%b%b", &PV<v0x18986c0_0, 3, 1>, &PV<v0x18986c0_0, 2, 1>, &PV<v0x18986c0_0, 1, 1>, &PV<v0x18986c0_0, 0, 1> {0 0 0};
T_0.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1898330_0, 0, 3;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %vpi_call 2 37 "$display", "AND Test Failed - result: %b%b%b%b", &PV<v0x18986c0_0, 3, 1>, &PV<v0x18986c0_0, 2, 1>, &PV<v0x18986c0_0, 1, 1>, &PV<v0x18986c0_0, 0, 1> {0 0 0};
T_0.8 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1898330_0, 0, 3;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 4294967287, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %vpi_call 2 41 "$display", "NAND Test Failed - result: %b%b%b%b %b", &PV<v0x18986c0_0, 3, 1>, &PV<v0x18986c0_0, 2, 1>, &PV<v0x18986c0_0, 1, 1>, &PV<v0x18986c0_0, 0, 1> {0 0 0};
T_0.10 ;
    %vpi_call 2 43 "$display", "TESTING ADD" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1898330_0, 0, 3;
    %pushi/vec4 7000, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 14000, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 21000, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %vpi_call 2 46 "$display", "p + p = p TEST FAILED - result: %d", v0x18986c0_0 {0 0 0};
T_0.12 ;
    %load/vec4 v0x18985d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %vpi_call 2 47 "$display", "p + p = p OVERFLOW FAILED" {0 0 0};
T_0.14 ;
    %load/vec4 v0x1898270_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %vpi_call 2 48 "$display", "p + p = p CARRYOUT FAILED" {0 0 0};
T_0.16 ;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 14000, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 2147497647, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %vpi_call 2 50 "$display", "p + p = n TEST FAILED - result: %d", v0x18986c0_0 {0 0 0};
T_0.18 ;
    %load/vec4 v0x18985d0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.20, 4;
    %vpi_call 2 51 "$display", "p + p = n OVERFLOW FAILED" {0 0 0};
T_0.20 ;
    %load/vec4 v0x1898270_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.22, 4;
    %vpi_call 2 52 "$display", "p + p = n CARRYOUT FAILED" {0 0 0};
T_0.22 ;
    %load/vec4 v0x18987b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.24, 4;
    %vpi_call 2 53 "$display", "ZERO FAILED - was not 0 part 1" {0 0 0};
T_0.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 87000, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 87000, 0, 32;
    %jmp/0xz  T_0.26, 4;
    %vpi_call 2 55 "$display", "0 + p = p TEST FAILED - result: %d", v0x18986c0_0 {0 0 0};
T_0.26 ;
    %load/vec4 v0x18985d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.28, 4;
    %vpi_call 2 56 "$display", "0 + p = p OVERFLOW FAILED" {0 0 0};
T_0.28 ;
    %load/vec4 v0x1898270_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.30, 4;
    %vpi_call 2 57 "$display", "0 + p = p CARRYOUT FAILED" {0 0 0};
T_0.30 ;
    %load/vec4 v0x18987b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.32, 4;
    %vpi_call 2 58 "$display", "ZERO FAILED - was not 0 part 2" {0 0 0};
T_0.32 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 2997483652, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 2360000008, 0, 32;
    %jmp/0xz  T_0.34, 4;
    %vpi_call 2 60 "$display", "n + n = n TEST FAILED - result: %d", v0x18986c0_0 {0 0 0};
T_0.34 ;
    %load/vec4 v0x18985d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.36, 4;
    %vpi_call 2 61 "$display", "n + n = n OVERFLOW FAILED" {0 0 0};
T_0.36 ;
    %load/vec4 v0x1898270_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.38, 4;
    %vpi_call 2 62 "$display", "n + n = n CARRYOUT FAILED" {0 0 0};
T_0.38 ;
    %load/vec4 v0x18987b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.40, 4;
    %vpi_call 2 63 "$display", "ZERO FAILED - was not 0 part 3" {0 0 0};
T_0.40 ;
    %pushi/vec4 2147483652, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 2147483652, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_0.42, 4;
    %vpi_call 2 65 "$display", "n + n = p TEST FAILED - result: %d", v0x18986c0_0 {0 0 0};
T_0.42 ;
    %load/vec4 v0x18985d0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.44, 4;
    %vpi_call 2 66 "$display", "n + n = p OVERFLOW FAILED" {0 0 0};
T_0.44 ;
    %load/vec4 v0x1898270_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.46, 4;
    %vpi_call 2 67 "$display", "n + n = p CARRYOUT FAILED" {0 0 0};
T_0.46 ;
    %load/vec4 v0x18987b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.48, 4;
    %vpi_call 2 68 "$display", "ZERO FAILED - was not 0 part 4" {0 0 0};
T_0.48 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.50, 4;
    %vpi_call 2 70 "$display", "n + p = 0 TEST FAILED - result: %d", v0x18986c0_0 {0 0 0};
T_0.50 ;
    %load/vec4 v0x18985d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.52, 4;
    %vpi_call 2 71 "$display", "n + p = 0 OVERFLOW FAILED" {0 0 0};
T_0.52 ;
    %load/vec4 v0x1898270_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.54, 4;
    %vpi_call 2 72 "$display", "n + p = 0 CARRYOUT FAILED" {0 0 0};
T_0.54 ;
    %load/vec4 v0x18987b0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.56, 4;
    %vpi_call 2 73 "$display", "ZERO FAILED - was 0" {0 0 0};
T_0.56 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 637483645, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.58, 4;
    %vpi_call 2 75 "$display", "n + p = p TEST FAILED - result: %d", v0x18986c0_0 {0 0 0};
T_0.58 ;
    %load/vec4 v0x18985d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.60, 4;
    %vpi_call 2 76 "$display", "n + p = p OVERFLOW FAILED" {0 0 0};
T_0.60 ;
    %load/vec4 v0x1898270_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.62, 4;
    %vpi_call 2 77 "$display", "n + p = p CARRYOUT FAILED" {0 0 0};
T_0.62 ;
    %load/vec4 v0x18987b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.64, 4;
    %vpi_call 2 78 "$display", "ZERO FAILED - was not 0 part 5" {0 0 0};
T_0.64 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 637483643, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_0.66, 4;
    %vpi_call 2 80 "$display", "n + p = n TEST FAILED - result: %d", v0x18986c0_0 {0 0 0};
T_0.66 ;
    %load/vec4 v0x18985d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.68, 4;
    %vpi_call 2 81 "$display", "n + p = n OVERFLOW FAILED" {0 0 0};
T_0.68 ;
    %load/vec4 v0x1898270_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.70, 4;
    %vpi_call 2 82 "$display", "n + p = n CARRYOUT FAILED" {0 0 0};
T_0.70 ;
    %vpi_call 2 85 "$display", "TESTING SUBTRACT" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1898330_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 3657483652, 0, 32;
    %jmp/0xz  T_0.72, 4;
    %vpi_call 2 88 "$display", "0 - p = n TEST FAILED - result: %d", v0x18986c0_0 {0 0 0};
T_0.72 ;
    %load/vec4 v0x18985d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.74, 4;
    %vpi_call 2 89 "$display", "0 - p = n OVERFLOW FAILED" {0 0 0};
T_0.74 ;
    %load/vec4 v0x1898270_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.76, 4;
    %vpi_call 2 90 "$display", "0 - p = n CARRYOUT FAILED" {0 0 0};
T_0.76 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 637483644, 0, 32;
    %jmp/0xz  T_0.78, 4;
    %vpi_call 2 92 "$display", "0 - n = p TEST FAILED - result: %d", v0x18986c0_0 {0 0 0};
T_0.78 ;
    %load/vec4 v0x18985d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.80, 4;
    %vpi_call 2 93 "$display", "0 - n = p OVERFLOW FAILED" {0 0 0};
T_0.80 ;
    %load/vec4 v0x1898270_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.82, 4;
    %vpi_call 2 94 "$display", "0 - n = p CARRYOUT FAILED" {0 0 0};
T_0.82 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.84, 4;
    %vpi_call 2 96 "$display", "n - n = 0 TEST FAILED - result: %d", v0x18986c0_0 {0 0 0};
T_0.84 ;
    %load/vec4 v0x18985d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.86, 4;
    %vpi_call 2 97 "$display", "n - n = 0 OVERFLOW FAILED" {0 0 0};
T_0.86 ;
    %load/vec4 v0x1898270_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.88, 4;
    %vpi_call 2 98 "$display", "n - n = 0 CARRYOUT FAILED" {0 0 0};
T_0.88 ;
    %load/vec4 v0x18987b0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.90, 4;
    %vpi_call 2 99 "$display", "ZERO FAILED - was 0 part 1" {0 0 0};
T_0.90 ;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.92, 4;
    %vpi_call 2 101 "$display", "p - p = 0 TEST FAILED - result: %d", v0x18986c0_0 {0 0 0};
T_0.92 ;
    %load/vec4 v0x18985d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.94, 4;
    %vpi_call 2 102 "$display", "p - p = 0 OVERFLOW FAILED" {0 0 0};
T_0.94 ;
    %load/vec4 v0x1898270_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.96, 4;
    %vpi_call 2 103 "$display", "p - p = 0 CARRYOUT FAILED" {0 0 0};
T_0.96 ;
    %load/vec4 v0x18987b0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.98, 4;
    %vpi_call 2 104 "$display", "ZERO FAILED - was 0 part 2" {0 0 0};
T_0.98 ;
    %pushi/vec4 436258181, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 236258181, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 200000000, 0, 32;
    %jmp/0xz  T_0.100, 4;
    %vpi_call 2 106 "$display", "p - p = p TEST FAILED - result: %d", v0x18986c0_0 {0 0 0};
T_0.100 ;
    %load/vec4 v0x18985d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.102, 4;
    %vpi_call 2 107 "$display", "p - p = p OVERFLOW FAILED" {0 0 0};
T_0.102 ;
    %load/vec4 v0x1898270_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.104, 4;
    %vpi_call 2 108 "$display", "p - p = p CARRYOUT FAILED" {0 0 0};
T_0.104 ;
    %load/vec4 v0x18987b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.106, 4;
    %vpi_call 2 109 "$display", "ZERO FAILED - was not 0" {0 0 0};
T_0.106 ;
    %pushi/vec4 436258181, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 2013265920, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 2717959557, 0, 32;
    %jmp/0xz  T_0.108, 4;
    %vpi_call 2 111 "$display", "p - p = n TEST FAILED - result: %d", v0x18986c0_0 {0 0 0};
T_0.108 ;
    %load/vec4 v0x18985d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.110, 4;
    %vpi_call 2 112 "$display", "p - p = n OVERFLOW FAILED" {0 0 0};
T_0.110 ;
    %load/vec4 v0x1898270_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.112, 4;
    %vpi_call 2 113 "$display", "p - p = n CARRYOUT FAILED" {0 0 0};
T_0.112 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 3657483653, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_0.114, 4;
    %vpi_call 2 115 "$display", "n - n = n TEST FAILED - result: %d", v0x18986c0_0 {0 0 0};
T_0.114 ;
    %load/vec4 v0x18985d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.116, 4;
    %vpi_call 2 116 "$display", "n - n = n OVERFLOW FAILED" {0 0 0};
T_0.116 ;
    %load/vec4 v0x1898270_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.118, 4;
    %vpi_call 2 117 "$display", "n - n = n CARRYOUT FAILED" {0 0 0};
T_0.118 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 3657483651, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.120, 4;
    %vpi_call 2 119 "$display", "n - n = p TEST FAILED - result: %d", v0x18986c0_0 {0 0 0};
T_0.120 ;
    %load/vec4 v0x18985d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.122, 4;
    %vpi_call 2 120 "$display", "n - n = p OVERFLOW FAILED" {0 0 0};
T_0.122 ;
    %load/vec4 v0x1898270_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.124, 4;
    %vpi_call 2 121 "$display", "n - n = p CARRYOUT FAILED" {0 0 0};
T_0.124 ;
    %pushi/vec4 7000, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 4294953296, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 21000, 0, 32;
    %jmp/0xz  T_0.126, 4;
    %vpi_call 2 123 "$display", "p - n = p TEST FAILED - result: %d", v0x18986c0_0 {0 0 0};
T_0.126 ;
    %load/vec4 v0x18985d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.128, 4;
    %vpi_call 2 124 "$display", "p - n = p OVERFLOW FAILED" {0 0 0};
T_0.128 ;
    %load/vec4 v0x1898270_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.130, 4;
    %vpi_call 2 125 "$display", "p - n = p CARRYOUT FAILED" {0 0 0};
T_0.130 ;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 4294953296, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 2147497647, 0, 32;
    %jmp/0xz  T_0.132, 4;
    %vpi_call 2 127 "$display", "p - n = n TEST FAILED - result: %d", v0x18986c0_0 {0 0 0};
T_0.132 ;
    %load/vec4 v0x18985d0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.134, 4;
    %vpi_call 2 128 "$display", "p - n = n OVERFLOW FAILED" {0 0 0};
T_0.134 ;
    %load/vec4 v0x1898270_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.136, 4;
    %vpi_call 2 129 "$display", "p - n = n CARRYOUT FAILED" {0 0 0};
T_0.136 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 1297483644, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 2360000008, 0, 32;
    %jmp/0xz  T_0.138, 4;
    %vpi_call 2 131 "$display", "n - p = n TEST FAILED - result: %d", v0x18986c0_0 {0 0 0};
T_0.138 ;
    %load/vec4 v0x18985d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.140, 4;
    %vpi_call 2 132 "$display", "n - p = n OVERFLOW FAILED" {0 0 0};
T_0.140 ;
    %load/vec4 v0x1898270_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.142, 4;
    %vpi_call 2 133 "$display", "n - p = n CARRYOUT FAILED" {0 0 0};
T_0.142 ;
    %pushi/vec4 2147483652, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 2147483644, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_0.144, 4;
    %vpi_call 2 135 "$display", "n - p = p TEST FAILED - result: %d", v0x18986c0_0 {0 0 0};
T_0.144 ;
    %load/vec4 v0x18985d0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.146, 4;
    %vpi_call 2 136 "$display", "n - p = p OVERFLOW FAILED" {0 0 0};
T_0.146 ;
    %load/vec4 v0x1898270_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.148, 4;
    %vpi_call 2 137 "$display", "n - p = p CARRYOUT FAILED" {0 0 0};
T_0.148 ;
    %vpi_call 2 139 "$display", "TESTING SLT" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1898330_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.150, 4;
    %vpi_call 2 142 "$display", "0 < p TEST FAILED - result: %b", v0x18986c0_0 {0 0 0};
T_0.150 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 10000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.152, 4;
    %vpi_call 2 144 "$display", "p not < 0 TEST FAILED" {0 0 0};
T_0.152 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.154, 4;
    %vpi_call 2 146 "$display", "0 not < n TEST FAILED" {0 0 0};
T_0.154 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.156, 4;
    %vpi_call 2 148 "$display", "n < 0 TEST FAILED" {0 0 0};
T_0.156 ;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 2000, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.158, 4;
    %vpi_call 2 150 "$display", "p < p TEST FAILED" {0 0 0};
T_0.158 ;
    %pushi/vec4 2000, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.160, 4;
    %vpi_call 2 152 "$display", "p not < p TEST FAILED" {0 0 0};
T_0.160 ;
    %pushi/vec4 2360000008, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.162, 4;
    %vpi_call 2 154 "$display", "n < n TEST FAILED" {0 0 0};
T_0.162 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 2360000008, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.164, 4;
    %vpi_call 2 156 "$display", "n not < n TEST FAILED %b", v0x18986c0_0 {0 0 0};
T_0.164 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.166, 4;
    %vpi_call 2 158 "$display", "n < p TEST FAILED" {0 0 0};
T_0.166 ;
    %load/vec4 v0x18987b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.168, 4;
    %vpi_call 2 159 "$display", "ZERO FAILED - was not 1" {0 0 0};
T_0.168 ;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1898400_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1898500_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x18986c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.170, 4;
    %vpi_call 2 161 "$display", "p not < n TEST FAILED" {0 0 0};
T_0.170 ;
    %load/vec4 v0x18987b0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.172, 4;
    %vpi_call 2 162 "$display", "ZERO FAILED - was 0 %b   %b ", v0x18987b0_0, v0x18986c0_0 {0 0 0};
T_0.172 ;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu.t.v";
    "./alu.v";
