{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1578765270741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578765270741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 18:54:30 2020 " "Processing started: Sat Jan 11 18:54:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578765270741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1578765270741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_test1 -c UART_test1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_test1 -c UART_test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1578765270742 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1578765271048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_embedded_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_embedded_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_embedded_system-rtl " "Found design unit 1: UART_embedded_system-rtl" {  } { { "UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765271805 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system " "Found entity 1: UART_embedded_system" {  } { { "UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765271805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765271805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_embedded_system " "Elaborating entity \"UART_embedded_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1578765271845 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd 2 1 " "Using design file uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_embedded_system_nios2_qsys_0_instruction_master_translator-rtl " "Found design unit 1: uart_embedded_system_nios2_qsys_0_instruction_master_translator-rtl" {  } { { "uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765272284 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_embedded_system_nios2_qsys_0_instruction_master_translator " "Found entity 1: uart_embedded_system_nios2_qsys_0_instruction_master_translator" {  } { { "uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765272284 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1578765272284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_embedded_system_nios2_qsys_0_instruction_master_translator uart_embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"uart_embedded_system_nios2_qsys_0_instruction_master_translator\" for hierarchy \"uart_embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "UART_embedded_system.vhd" "nios2_qsys_0_instruction_master_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765272287 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272318 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272318 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272319 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272319 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272320 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WSGN_SEARCH_FILE" "uart_embedded_system_nios2_qsys_0_data_master_translator.vhd 2 1 " "Using design file uart_embedded_system_nios2_qsys_0_data_master_translator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_embedded_system_nios2_qsys_0_data_master_translator-rtl " "Found design unit 1: uart_embedded_system_nios2_qsys_0_data_master_translator-rtl" {  } { { "uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765272455 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_embedded_system_nios2_qsys_0_data_master_translator " "Found entity 1: uart_embedded_system_nios2_qsys_0_data_master_translator" {  } { { "uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765272455 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1578765272455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_embedded_system_nios2_qsys_0_data_master_translator uart_embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"uart_embedded_system_nios2_qsys_0_data_master_translator\" for hierarchy \"uart_embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "UART_embedded_system.vhd" "nios2_qsys_0_data_master_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765272457 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272459 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272459 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272459 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272460 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272460 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WSGN_SEARCH_FILE" "uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd 2 1 " "Using design file uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator-rtl " "Found design unit 1: uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator-rtl" {  } { { "uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765272509 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator " "Found entity 1: uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator" {  } { { "uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765272509 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1578765272509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator\" for hierarchy \"uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "UART_embedded_system.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765272510 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272512 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272512 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272512 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272512 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272513 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272513 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272513 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272513 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272513 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272513 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272514 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WSGN_SEARCH_FILE" "uart_embedded_system_onchip_memory2_0_s1_translator.vhd 2 1 " "Using design file uart_embedded_system_onchip_memory2_0_s1_translator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_embedded_system_onchip_memory2_0_s1_translator-rtl " "Found design unit 1: uart_embedded_system_onchip_memory2_0_s1_translator-rtl" {  } { { "uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765272643 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_embedded_system_onchip_memory2_0_s1_translator " "Found entity 1: uart_embedded_system_onchip_memory2_0_s1_translator" {  } { { "uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765272643 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1578765272643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_embedded_system_onchip_memory2_0_s1_translator uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"uart_embedded_system_onchip_memory2_0_s1_translator\" for hierarchy \"uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\"" {  } { { "UART_embedded_system.vhd" "onchip_memory2_0_s1_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765272645 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_embedded_system_onchip_memory2_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272647 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_embedded_system_onchip_memory2_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272647 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_embedded_system_onchip_memory2_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272647 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_embedded_system_onchip_memory2_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272647 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_embedded_system_onchip_memory2_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272647 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_embedded_system_onchip_memory2_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272647 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read uart_embedded_system_onchip_memory2_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272648 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_embedded_system_onchip_memory2_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272648 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_embedded_system_onchip_memory2_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272648 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_embedded_system_onchip_memory2_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272648 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_embedded_system_onchip_memory2_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272648 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WSGN_SEARCH_FILE" "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd 2 1 " "Using design file uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator-rtl " "Found design unit 1: uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator-rtl" {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765272698 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator " "Found entity 1: uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator" {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765272698 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1578765272698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator " "Elaborating entity \"uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator\" for hierarchy \"uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator\"" {  } { { "UART_embedded_system.vhd" "reg32_avalon_interface_0_avalon_slave_0_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765272700 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_address uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(57) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(57): used implicit default value for signal \"av_address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272703 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(58) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272703 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(59) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272703 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(60) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272704 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(61) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272704 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(62) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272704 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(63) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272704 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(64) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272705 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(68) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272705 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(69) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272706 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(72) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272706 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(74) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272706 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WSGN_SEARCH_FILE" "uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd 2 1 " "Using design file uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator-rtl " "Found design unit 1: uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator-rtl" {  } { { "uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765272759 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator " "Found entity 1: uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator" {  } { { "uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765272759 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1578765272759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator\" for hierarchy \"uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "UART_embedded_system.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765272761 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272764 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272764 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272764 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272765 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272765 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272765 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272765 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272766 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272766 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272766 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272767 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272767 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator " "Elaborating entity \"uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator\" for hierarchy \"uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator\"" {  } { { "UART_embedded_system.vhd" "uart_0_avalon_slave_0_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765272847 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_address uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(57) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(57): used implicit default value for signal \"av_address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272848 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(58) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272848 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(59) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272849 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(60) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272849 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(61) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272849 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(62) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272849 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(63) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272849 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(64) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272849 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(68) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272850 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(69) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272850 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(72) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272850 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(74) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765272850 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WSGN_SEARCH_FILE" "uart_embedded_system_rst_controller.vhd 2 1 " "Using design file uart_embedded_system_rst_controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_embedded_system_rst_controller-rtl " "Found design unit 1: uart_embedded_system_rst_controller-rtl" {  } { { "uart_embedded_system_rst_controller.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_rst_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765273109 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_embedded_system_rst_controller " "Found entity 1: uart_embedded_system_rst_controller" {  } { { "uart_embedded_system_rst_controller.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765273109 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1578765273109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_embedded_system_rst_controller uart_embedded_system_rst_controller:rst_controller " "Elaborating entity \"uart_embedded_system_rst_controller\" for hierarchy \"uart_embedded_system_rst_controller:rst_controller\"" {  } { { "UART_embedded_system.vhd" "rst_controller" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273110 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart_embedded_system_rst_controller_001.vhd 2 1 " "Using design file uart_embedded_system_rst_controller_001.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_embedded_system_rst_controller_001-rtl " "Found design unit 1: uart_embedded_system_rst_controller_001-rtl" {  } { { "uart_embedded_system_rst_controller_001.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_rst_controller_001.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765273153 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_embedded_system_rst_controller_001 " "Found entity 1: uart_embedded_system_rst_controller_001" {  } { { "uart_embedded_system_rst_controller_001.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765273153 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1578765273153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_embedded_system_rst_controller_001 uart_embedded_system_rst_controller_001:rst_controller_001 " "Elaborating entity \"uart_embedded_system_rst_controller_001\" for hierarchy \"uart_embedded_system_rst_controller_001:rst_controller_001\"" {  } { { "UART_embedded_system.vhd" "rst_controller_001" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273155 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req uart_embedded_system_rst_controller_001.vhd(35) " "VHDL Signal Declaration warning at uart_embedded_system_rst_controller_001.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_embedded_system_rst_controller_001.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_rst_controller_001.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765273156 "|UART_embedded_system|uart_embedded_system_rst_controller_001:rst_controller_001"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "nios2_qsys_0 UART_embedded_system_nios2_qsys_0 " "Node instance \"nios2_qsys_0\" instantiates undefined entity \"UART_embedded_system_nios2_qsys_0\"" {  } { { "UART_embedded_system.vhd" "nios2_qsys_0" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1419 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273321 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "onchip_memory2_0 UART_embedded_system_onchip_memory2_0 " "Node instance \"onchip_memory2_0\" instantiates undefined entity \"UART_embedded_system_onchip_memory2_0\"" {  } { { "UART_embedded_system.vhd" "onchip_memory2_0" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1448 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273321 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg32_avalon_interface_0 reg32_avalon_interface " "Node instance \"reg32_avalon_interface_0\" instantiates undefined entity \"reg32_avalon_interface\"" {  } { { "UART_embedded_system.vhd" "reg32_avalon_interface_0" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1462 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273321 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "jtag_uart_0 UART_embedded_system_jtag_uart_0 " "Node instance \"jtag_uart_0\" instantiates undefined entity \"UART_embedded_system_jtag_uart_0\"" {  } { { "UART_embedded_system.vhd" "jtag_uart_0" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1475 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273321 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "uart_0 reg32_avalon_interface " "Node instance \"uart_0\" instantiates undefined entity \"reg32_avalon_interface\"" {  } { { "UART_embedded_system.vhd" "uart_0" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1489 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273321 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "nios2_qsys_0_instruction_master_translator altera_merlin_master_translator " "Node instance \"nios2_qsys_0_instruction_master_translator\" instantiates undefined entity \"altera_merlin_master_translator\"" {  } { { "uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "nios2_qsys_0_instruction_master_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 142 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273321 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "nios2_qsys_0_data_master_translator altera_merlin_master_translator " "Node instance \"nios2_qsys_0_data_master_translator\" instantiates undefined entity \"altera_merlin_master_translator\"" {  } { { "uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" "nios2_qsys_0_data_master_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" 142 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273321 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "nios2_qsys_0_jtag_debug_module_translator altera_merlin_slave_translator " "Node instance \"nios2_qsys_0_jtag_debug_module_translator\" instantiates undefined entity \"altera_merlin_slave_translator\"" {  } { { "uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273322 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "onchip_memory2_0_s1_translator altera_merlin_slave_translator " "Node instance \"onchip_memory2_0_s1_translator\" instantiates undefined entity \"altera_merlin_slave_translator\"" {  } { { "uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "onchip_memory2_0_s1_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 150 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273322 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg32_avalon_interface_0_avalon_slave_0_translator altera_merlin_slave_translator " "Node instance \"reg32_avalon_interface_0_avalon_slave_0_translator\" instantiates undefined entity \"altera_merlin_slave_translator\"" {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "reg32_avalon_interface_0_avalon_slave_0_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 150 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273322 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "jtag_uart_0_avalon_jtag_slave_translator altera_merlin_slave_translator " "Node instance \"jtag_uart_0_avalon_jtag_slave_translator\" instantiates undefined entity \"altera_merlin_slave_translator\"" {  } { { "uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273322 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg32_avalon_interface_0_avalon_slave_0_translator altera_merlin_slave_translator " "Node instance \"reg32_avalon_interface_0_avalon_slave_0_translator\" instantiates undefined entity \"altera_merlin_slave_translator\"" {  } { { "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "reg32_avalon_interface_0_avalon_slave_0_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 150 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273322 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent altera_merlin_master_agent " "Node instance \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\" instantiates undefined entity \"altera_merlin_master_agent\"" {  } { { "UART_embedded_system.vhd" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1970 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273322 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent altera_merlin_master_agent " "Node instance \"nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\" instantiates undefined entity \"altera_merlin_master_agent\"" {  } { { "UART_embedded_system.vhd" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2052 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273322 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent altera_merlin_slave_agent " "Node instance \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" instantiates undefined entity \"altera_merlin_slave_agent\"" {  } { { "UART_embedded_system.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2134 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273322 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo altera_avalon_sc_fifo " "Node instance \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" instantiates undefined entity \"altera_avalon_sc_fifo\"" {  } { { "UART_embedded_system.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2217 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273322 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent altera_merlin_slave_agent " "Node instance \"onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\" instantiates undefined entity \"altera_merlin_slave_agent\"" {  } { { "UART_embedded_system.vhd" "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2260 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273322 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo altera_avalon_sc_fifo " "Node instance \"onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" instantiates undefined entity \"altera_avalon_sc_fifo\"" {  } { { "UART_embedded_system.vhd" "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2343 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273322 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg32_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent altera_merlin_slave_agent " "Node instance \"reg32_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\" instantiates undefined entity \"altera_merlin_slave_agent\"" {  } { { "UART_embedded_system.vhd" "reg32_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2386 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273322 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg32_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo altera_avalon_sc_fifo " "Node instance \"reg32_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\" instantiates undefined entity \"altera_avalon_sc_fifo\"" {  } { { "UART_embedded_system.vhd" "reg32_avalon_interface_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2469 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273322 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent altera_merlin_slave_agent " "Node instance \"jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\" instantiates undefined entity \"altera_merlin_slave_agent\"" {  } { { "UART_embedded_system.vhd" "jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2512 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273322 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo altera_avalon_sc_fifo " "Node instance \"jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\" instantiates undefined entity \"altera_avalon_sc_fifo\"" {  } { { "UART_embedded_system.vhd" "jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2595 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273323 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "uart_0_avalon_slave_0_translator_avalon_universal_slave_0_agent altera_merlin_slave_agent " "Node instance \"uart_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\" instantiates undefined entity \"altera_merlin_slave_agent\"" {  } { { "UART_embedded_system.vhd" "uart_0_avalon_slave_0_translator_avalon_universal_slave_0_agent" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2638 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273323 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "uart_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo altera_avalon_sc_fifo " "Node instance \"uart_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\" instantiates undefined entity \"altera_avalon_sc_fifo\"" {  } { { "UART_embedded_system.vhd" "uart_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2721 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273323 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "addr_router UART_embedded_system_addr_router " "Node instance \"addr_router\" instantiates undefined entity \"UART_embedded_system_addr_router\"" {  } { { "UART_embedded_system.vhd" "addr_router" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2764 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273323 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "addr_router_001 UART_embedded_system_addr_router_001 " "Node instance \"addr_router_001\" instantiates undefined entity \"UART_embedded_system_addr_router_001\"" {  } { { "UART_embedded_system.vhd" "addr_router_001" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2781 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273323 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "id_router UART_embedded_system_id_router " "Node instance \"id_router\" instantiates undefined entity \"UART_embedded_system_id_router\"" {  } { { "UART_embedded_system.vhd" "id_router" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2798 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273323 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "id_router_001 UART_embedded_system_id_router " "Node instance \"id_router_001\" instantiates undefined entity \"UART_embedded_system_id_router\"" {  } { { "UART_embedded_system.vhd" "id_router_001" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2815 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273323 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "id_router_002 UART_embedded_system_id_router_002 " "Node instance \"id_router_002\" instantiates undefined entity \"UART_embedded_system_id_router_002\"" {  } { { "UART_embedded_system.vhd" "id_router_002" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2832 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273323 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "id_router_003 UART_embedded_system_id_router_002 " "Node instance \"id_router_003\" instantiates undefined entity \"UART_embedded_system_id_router_002\"" {  } { { "UART_embedded_system.vhd" "id_router_003" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2849 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273323 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "id_router_004 UART_embedded_system_id_router_002 " "Node instance \"id_router_004\" instantiates undefined entity \"UART_embedded_system_id_router_002\"" {  } { { "UART_embedded_system.vhd" "id_router_004" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2866 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273323 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rst_controller altera_reset_controller " "Node instance \"rst_controller\" instantiates undefined entity \"altera_reset_controller\"" {  } { { "uart_embedded_system_rst_controller.vhd" "rst_controller" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_rst_controller.vhd" 72 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273323 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rst_controller_001 altera_reset_controller " "Node instance \"rst_controller_001\" instantiates undefined entity \"altera_reset_controller\"" {  } { { "uart_embedded_system_rst_controller_001.vhd" "rst_controller_001" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_rst_controller_001.vhd" 72 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273323 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "cmd_xbar_demux UART_embedded_system_cmd_xbar_demux " "Node instance \"cmd_xbar_demux\" instantiates undefined entity \"UART_embedded_system_cmd_xbar_demux\"" {  } { { "UART_embedded_system.vhd" "cmd_xbar_demux" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2941 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273323 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "cmd_xbar_demux_001 UART_embedded_system_cmd_xbar_demux_001 " "Node instance \"cmd_xbar_demux_001\" instantiates undefined entity \"UART_embedded_system_cmd_xbar_demux_001\"" {  } { { "UART_embedded_system.vhd" "cmd_xbar_demux_001" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2965 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273323 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "cmd_xbar_mux UART_embedded_system_cmd_xbar_mux " "Node instance \"cmd_xbar_mux\" instantiates undefined entity \"UART_embedded_system_cmd_xbar_mux\"" {  } { { "UART_embedded_system.vhd" "cmd_xbar_mux" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 3007 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273323 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "cmd_xbar_mux_001 UART_embedded_system_cmd_xbar_mux " "Node instance \"cmd_xbar_mux_001\" instantiates undefined entity \"UART_embedded_system_cmd_xbar_mux\"" {  } { { "UART_embedded_system.vhd" "cmd_xbar_mux_001" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 3031 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273323 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rsp_xbar_demux UART_embedded_system_cmd_xbar_demux " "Node instance \"rsp_xbar_demux\" instantiates undefined entity \"UART_embedded_system_cmd_xbar_demux\"" {  } { { "UART_embedded_system.vhd" "rsp_xbar_demux" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 3055 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273323 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rsp_xbar_demux_001 UART_embedded_system_cmd_xbar_demux " "Node instance \"rsp_xbar_demux_001\" instantiates undefined entity \"UART_embedded_system_cmd_xbar_demux\"" {  } { { "UART_embedded_system.vhd" "rsp_xbar_demux_001" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 3079 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273323 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rsp_xbar_demux_002 UART_embedded_system_rsp_xbar_demux_002 " "Node instance \"rsp_xbar_demux_002\" instantiates undefined entity \"UART_embedded_system_rsp_xbar_demux_002\"" {  } { { "UART_embedded_system.vhd" "rsp_xbar_demux_002" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 3103 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273323 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rsp_xbar_demux_003 UART_embedded_system_rsp_xbar_demux_002 " "Node instance \"rsp_xbar_demux_003\" instantiates undefined entity \"UART_embedded_system_rsp_xbar_demux_002\"" {  } { { "UART_embedded_system.vhd" "rsp_xbar_demux_003" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 3121 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273323 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rsp_xbar_demux_004 UART_embedded_system_rsp_xbar_demux_002 " "Node instance \"rsp_xbar_demux_004\" instantiates undefined entity \"UART_embedded_system_rsp_xbar_demux_002\"" {  } { { "UART_embedded_system.vhd" "rsp_xbar_demux_004" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 3139 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273324 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rsp_xbar_mux UART_embedded_system_rsp_xbar_mux " "Node instance \"rsp_xbar_mux\" instantiates undefined entity \"UART_embedded_system_rsp_xbar_mux\"" {  } { { "UART_embedded_system.vhd" "rsp_xbar_mux" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 3157 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273324 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rsp_xbar_mux_001 UART_embedded_system_rsp_xbar_mux_001 " "Node instance \"rsp_xbar_mux_001\" instantiates undefined entity \"UART_embedded_system_rsp_xbar_mux_001\"" {  } { { "UART_embedded_system.vhd" "rsp_xbar_mux_001" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 3181 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273324 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "irq_mapper UART_embedded_system_irq_mapper " "Node instance \"irq_mapper\" instantiates undefined entity \"UART_embedded_system_irq_mapper\"" {  } { { "UART_embedded_system.vhd" "irq_mapper" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 3223 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765273324 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 45 s 78 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 45 errors, 78 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578765273538 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan 11 18:54:33 2020 " "Processing ended: Sat Jan 11 18:54:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578765273538 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578765273538 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578765273538 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1578765273538 ""}
