
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024816    0.000690    0.126407 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006592    0.029447    0.170850    0.297257 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029447    0.000181    0.297439 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009256    0.054878    0.393508    0.690946 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054878    0.000389    0.691335 v fanout76/A (sg13g2_buf_8)
     8    0.043546    0.031693    0.094006    0.785341 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.032301    0.003168    0.788509 v _216_/A_N (sg13g2_nand2b_1)
     3    0.011138    0.076397    0.111449    0.899958 v _216_/Y (sg13g2_nand2b_1)
                                                         _042_ (net)
                      0.076404    0.000593    0.900551 v _250_/B (sg13g2_nand2_1)
     2    0.010692    0.063845    0.078412    0.978964 ^ _250_/Y (sg13g2_nand2_1)
                                                         _075_ (net)
                      0.063854    0.000581    0.979544 ^ _252_/A (sg13g2_nand2_1)
     2    0.010834    0.077540    0.088925    1.068469 v _252_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.077556    0.000902    1.069371 v _253_/A (sg13g2_nor2b_1)
     2    0.010761    0.111122    0.113785    1.183156 ^ _253_/Y (sg13g2_nor2b_1)
                                                         _078_ (net)
                      0.111147    0.001349    1.184505 ^ _254_/C (sg13g2_nor3_1)
     1    0.005257    0.049921    0.064123    1.248628 v _254_/Y (sg13g2_nor3_1)
                                                         _079_ (net)
                      0.049922    0.000337    1.248965 v _255_/D (sg13g2_nor4_1)
     1    0.003961    0.128442    0.116721    1.365686 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.128442    0.000158    1.365844 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.007399    0.084271    0.099615    1.465459 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.084279    0.000877    1.466336 v output4/A (sg13g2_buf_2)
     1    0.052931    0.090591    0.158463    1.624798 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.090881    0.003901    1.628699 v sine_out[0] (out)
                                              1.628699   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.628699   data arrival time
---------------------------------------------------------------------------------------------
                                              2.221301   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
