Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Microprocessor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Microprocessor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Microprocessor"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : Microprocessor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\programs\vhdl examples\Mips_microprocessor_f\Stack.vhd" into library work
Parsing entity <Stack>.
Parsing architecture <Behavioral> of entity <stack>.
Parsing VHDL file "E:\programs\vhdl examples\Mips_microprocessor_f\Signextended.vhd" into library work
Parsing entity <signextension>.
Parsing architecture <Behavioral> of entity <signextension>.
Parsing VHDL file "E:\programs\vhdl examples\Mips_microprocessor_f\RF_WA_mux.vhd" into library work
Parsing entity <RF_WA_mux>.
Parsing architecture <Behavioral> of entity <rf_wa_mux>.
Parsing VHDL file "E:\programs\vhdl examples\Mips_microprocessor_f\Register_file.vhd" into library work
Parsing entity <REG_FILE>.
Parsing architecture <reg_arch> of entity <reg_file>.
Parsing VHDL file "E:\programs\vhdl examples\Mips_microprocessor_f\PC.vhd" into library work
Parsing entity <PC>.
Parsing architecture <Behavioral> of entity <pc>.
Parsing VHDL file "E:\programs\vhdl examples\Mips_microprocessor_f\OUTPUT.vhd" into library work
Parsing entity <OUTPUT>.
Parsing architecture <Behavioral> of entity <output>.
Parsing VHDL file "E:\programs\vhdl examples\Mips_microprocessor_f\MUX.vhd" into library work
Parsing entity <MUX>.
Parsing architecture <Behavioral> of entity <mux>.
Parsing VHDL file "E:\programs\vhdl examples\Mips_microprocessor_f\Memory.vhd" into library work
Parsing entity <datamemory>.
Parsing architecture <Behavioral> of entity <datamemory>.
Parsing VHDL file "E:\programs\vhdl examples\Mips_microprocessor_f\IR_MEMORY.vhd" into library work
Parsing entity <instructionmemory>.
Parsing architecture <Behavioral> of entity <instructionmemory>.
Parsing VHDL file "E:\programs\vhdl examples\Mips_microprocessor_f\IN_RF_MUX.vhd" into library work
Parsing entity <IN_RF_MUX>.
Parsing architecture <Behavioral> of entity <in_rf_mux>.
Parsing VHDL file "E:\programs\vhdl examples\Mips_microprocessor_f\Control_unit.vhd" into library work
Parsing entity <Control_unit>.
Parsing architecture <Behavioral> of entity <control_unit>.
Parsing VHDL file "E:\programs\vhdl examples\Mips_microprocessor_f\ALU_SIGNALS_MUX.vhd" into library work
Parsing entity <ALU_SIGNALS_MUX>.
Parsing architecture <Behavioral> of entity <alu_signals_mux>.
Parsing VHDL file "E:\programs\vhdl examples\Mips_microprocessor_f\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <ALUARC> of entity <alu>.
Parsing VHDL file "E:\programs\vhdl examples\Mips_microprocessor_f\Microprocessor.vhd" into library work
Parsing entity <Microprocessor>.
Parsing architecture <Behavioral> of entity <microprocessor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Microprocessor> (architecture <Behavioral>) from library <work>.

Elaborating entity <Control_unit> (architecture <Behavioral>) from library <work>.

Elaborating entity <OUTPUT> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <ALUARC>) from library <work>.

Elaborating entity <REG_FILE> (architecture <reg_arch>) from library <work>.

Elaborating entity <PC> (architecture <Behavioral>) from library <work>.

Elaborating entity <signextension> (architecture <Behavioral>) from library <work>.

Elaborating entity <instructionmemory> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU_SIGNALS_MUX> (architecture <Behavioral>) from library <work>.

Elaborating entity <IN_RF_MUX> (architecture <Behavioral>) from library <work>.

Elaborating entity <RF_WA_mux> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX> (architecture <Behavioral>) from library <work>.

Elaborating entity <datamemory> (architecture <Behavioral>) from library <work>.

Elaborating entity <Stack> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Microprocessor>.
    Related source file is "E:\programs\vhdl examples\Mips_microprocessor_f\Microprocessor.vhd".
INFO:Xst:3210 - "E:\programs\vhdl examples\Mips_microprocessor_f\Microprocessor.vhd" line 296: Output port <CarryFlag> of the instance <Inst_ALU> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\programs\vhdl examples\Mips_microprocessor_f\Microprocessor.vhd" line 392: Output port <full_f> of the instance <Inst_Stack> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\programs\vhdl examples\Mips_microprocessor_f\Microprocessor.vhd" line 392: Output port <empty_f> of the instance <Inst_Stack> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Microprocessor> synthesized.

Synthesizing Unit <Control_unit>.
    Related source file is "E:\programs\vhdl examples\Mips_microprocessor_f\Control_unit.vhd".
WARNING:Xst:647 - Input <OV_F> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <DFF_zf>.
    Found 32x1-bit Read Only RAM for signal <MEM_IN_MUX>
    Found 64x16-bit Read Only RAM for signal <_n0102>
    Summary:
	inferred   2 RAM(s).
	inferred   1 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <Control_unit> synthesized.

Synthesizing Unit <OUTPUT>.
    Related source file is "E:\programs\vhdl examples\Mips_microprocessor_f\OUTPUT.vhd".
    Found 32-bit register for signal <output_reg>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <OUTPUT> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "E:\programs\vhdl examples\Mips_microprocessor_f\ALU.vhd".
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_0_OUT> created at line 28.
    Found 33-bit adder for signal <GND_10_o_GND_10_o_add_1_OUT> created at line 29.
    Found 32-bit adder for signal <INPUT1[31]_INPUT2[31]_add_3_OUT> created at line 30.
    Found 32-bit adder for signal <INPUT1[31]_GND_10_o_add_25_OUT> created at line 52.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_26_OUT> created at line 53.
    Found 33-bit adder for signal <GND_10_o_GND_10_o_add_27_OUT> created at line 54.
    Found 32-bit subtractor for signal <GND_10_o_GND_10_o_sub_9_OUT<31:0>> created at line 34.
    Found 33-bit subtractor for signal <GND_10_o_GND_10_o_sub_10_OUT<32:0>> created at line 35.
    Found 32-bit subtractor for signal <GND_10_o_GND_10_o_sub_22_OUT<31:0>> created at line 47.
    Found 32-bit subtractor for signal <GND_10_o_GND_10_o_sub_23_OUT<31:0>> created at line 48.
    Found 33-bit subtractor for signal <GND_10_o_GND_10_o_sub_24_OUT<32:0>> created at line 49.
    Found 32-bit subtractor for signal <GND_10_o_GND_10_o_sub_32_OUT<31:0>> created at line 68.
    Found 32-bit 15-to-1 multiplexer for signal <Result> created at line 19.
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred  13 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <REG_FILE>.
    Related source file is "E:\programs\vhdl examples\Mips_microprocessor_f\Register_file.vhd".
    Found 32-bit register for signal <regs<1>>.
    Found 32-bit register for signal <regs<2>>.
    Found 32-bit register for signal <regs<3>>.
    Found 32-bit register for signal <regs<4>>.
    Found 32-bit register for signal <regs<5>>.
    Found 32-bit register for signal <regs<6>>.
    Found 32-bit register for signal <regs<7>>.
    Found 32-bit register for signal <regs<8>>.
    Found 32-bit register for signal <regs<9>>.
    Found 32-bit register for signal <regs<10>>.
    Found 32-bit register for signal <regs<11>>.
    Found 32-bit register for signal <regs<12>>.
    Found 32-bit register for signal <regs<13>>.
    Found 32-bit register for signal <regs<14>>.
    Found 32-bit register for signal <regs<15>>.
    Found 32-bit register for signal <regs<16>>.
    Found 32-bit register for signal <regs<17>>.
    Found 32-bit register for signal <regs<18>>.
    Found 32-bit register for signal <regs<19>>.
    Found 32-bit register for signal <regs<20>>.
    Found 32-bit register for signal <regs<21>>.
    Found 32-bit register for signal <regs<22>>.
    Found 32-bit register for signal <regs<23>>.
    Found 32-bit register for signal <regs<24>>.
    Found 32-bit register for signal <regs<25>>.
    Found 32-bit register for signal <regs<26>>.
    Found 32-bit register for signal <regs<27>>.
    Found 32-bit register for signal <regs<28>>.
    Found 32-bit register for signal <regs<29>>.
    Found 32-bit register for signal <regs<30>>.
    Found 32-bit register for signal <regs<31>>.
    Found 32-bit register for signal <regs<0>>.
INFO:Xst:3019 - HDL ADVISOR - 1024 flip-flops were inferred for signal <regs>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 1024 flip-flops were inferred for signal <regs>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 32-bit 32-to-1 multiplexer for signal <out1> created at line 67.
    Found 32-bit 32-to-1 multiplexer for signal <out2> created at line 68.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <REG_FILE> synthesized.

Synthesizing Unit <PC>.
    Related source file is "E:\programs\vhdl examples\Mips_microprocessor_f\PC.vhd".
    Found 1-bit register for signal <flag>.
    Found 32-bit register for signal <pc_reg>.
    Found 32-bit adder for signal <n0022> created at line 1241.
    Found 32-bit adder for signal <pc_reg[31]_SIGN_EXTENDED[31]_add_5_OUT> created at line 64.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <PC> synthesized.

Synthesizing Unit <signextension>.
    Related source file is "E:\programs\vhdl examples\Mips_microprocessor_f\Signextended.vhd".
    Summary:
	no macro.
Unit <signextension> synthesized.

Synthesizing Unit <instructionmemory>.
    Related source file is "E:\programs\vhdl examples\Mips_microprocessor_f\IR_MEMORY.vhd".
WARNING:Xst:647 - Input <pc<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'im', unconnected in block 'instructionmemory', is tied to its initial value.
    Found 64x32-bit single-port Read Only RAM <Mram_im> for signal <im>.
    Summary:
	inferred   1 RAM(s).
Unit <instructionmemory> synthesized.

Synthesizing Unit <ALU_SIGNALS_MUX>.
    Related source file is "E:\programs\vhdl examples\Mips_microprocessor_f\ALU_SIGNALS_MUX.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <ALU_SIGNALS_MUX> synthesized.

Synthesizing Unit <IN_RF_MUX>.
    Related source file is "E:\programs\vhdl examples\Mips_microprocessor_f\IN_RF_MUX.vhd".
    Found 32-bit adder for signal <PC[31]_GND_17_o_add_0_OUT> created at line 1241.
    Found 32-bit 8-to-1 multiplexer for signal <IN_RF> created at line 47.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <IN_RF_MUX> synthesized.

Synthesizing Unit <RF_WA_mux>.
    Related source file is "E:\programs\vhdl examples\Mips_microprocessor_f\RF_WA_mux.vhd".
    Found 5-bit 4-to-1 multiplexer for signal <WA> created at line 42.
    Summary:
	inferred   1 Multiplexer(s).
Unit <RF_WA_mux> synthesized.

Synthesizing Unit <MUX>.
    Related source file is "E:\programs\vhdl examples\Mips_microprocessor_f\MUX.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX> synthesized.

Synthesizing Unit <datamemory>.
    Related source file is "E:\programs\vhdl examples\Mips_microprocessor_f\Memory.vhd".
WARNING:Xst:647 - Input <address<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x32-bit single-port RAM <Mram_dm> for signal <dm>.
    Summary:
	inferred   1 RAM(s).
Unit <datamemory> synthesized.

Synthesizing Unit <Stack>.
    Related source file is "E:\programs\vhdl examples\Mips_microprocessor_f\Stack.vhd".
    Found 1024x32-bit dual-port RAM <Mram_ourStack> for signal <ourStack>.
    Found 1-bit register for signal <empty>.
    Found 10-bit register for signal <SP>.
    Found 1-bit register for signal <full>.
    Found 32-bit register for signal <dataOut>.
    Found 10-bit adder for signal <SP[9]_GND_21_o_add_2_OUT> created at line 45.
    Found 10-bit subtractor for signal <GND_21_o_GND_21_o_sub_6_OUT<9:0>> created at line 59.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Stack> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 1024x32-bit dual-port RAM                             : 1
 256x32-bit single-port RAM                            : 1
 32x1-bit single-port Read Only RAM                    : 1
 64x16-bit single-port Read Only RAM                   : 1
 64x32-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 15
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 1
 32-bit adder                                          : 6
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 3
 33-bit adder                                          : 1
 33-bit addsub                                         : 1
 33-bit subtractor                                     : 1
# Registers                                            : 40
 1-bit register                                        : 4
 10-bit register                                       : 1
 32-bit register                                       : 35
# Multiplexers                                         : 37
 1-bit 2-to-1 multiplexer                              : 3
 3-bit 2-to-1 multiplexer                              : 10
 32-bit 15-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 12
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Control_unit>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_MEM_IN_MUX> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <op_code<5:1>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <MEM_IN_MUX>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0102> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <op_code>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Control_unit> synthesized (advanced).

Synthesizing (advanced) Unit <Stack>.
The following registers are absorbed into counter <SP>: 1 register on signal <SP>.
INFO:Xst:3226 - The RAM <Mram_ourStack> will be implemented as a BLOCK RAM, absorbing the following register(s): <dataOut>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <SP>            |          |
    |     diA            | connected to signal <dataIn>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to internal node          | low      |
    |     addrB          | connected to signal <GND_21_o_GND_21_o_sub_6_OUT> |          |
    |     doB            | connected to signal <dataOut>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <Stack> synthesized (advanced).

Synthesizing (advanced) Unit <datamemory>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_dm> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <memwrite>      | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <writedata>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <datamemory> synthesized (advanced).

Synthesizing (advanced) Unit <instructionmemory>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_im> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pc>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <instructionmemory> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 1024x32-bit dual-port block RAM                       : 1
 256x32-bit single-port distributed RAM                : 1
 32x1-bit single-port distributed Read Only RAM        : 1
 64x16-bit single-port distributed Read Only RAM       : 1
 64x32-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 14
 10-bit subtractor                                     : 1
 32-bit adder                                          : 6
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 3
 33-bit adder                                          : 1
 33-bit addsub                                         : 1
 33-bit subtractor                                     : 1
# Counters                                             : 1
 10-bit updown counter                                 : 1
# Registers                                            : 1092
 Flip-Flops                                            : 1092
# Multiplexers                                         : 99
 1-bit 2-to-1 multiplexer                              : 3
 1-bit 32-to-1 multiplexer                             : 64
 3-bit 2-to-1 multiplexer                              : 10
 32-bit 15-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 12
 32-bit 8-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <OUTPUT> ...

Optimizing unit <Microprocessor> ...

Optimizing unit <Control_unit> ...

Optimizing unit <REG_FILE> ...

Optimizing unit <PC> ...

Optimizing unit <Stack> ...

Optimizing unit <ALU> ...
WARNING:Xst:2677 - Node <Inst_Stack/full> of sequential type is unconnected in block <Microprocessor>.
WARNING:Xst:2677 - Node <Inst_Stack/empty> of sequential type is unconnected in block <Microprocessor>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Microprocessor, actual ratio is 99.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1100
 Flip-Flops                                            : 1100

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Microprocessor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1954
#      GND                         : 1
#      INV                         : 36
#      LUT1                        : 94
#      LUT2                        : 47
#      LUT3                        : 82
#      LUT4                        : 124
#      LUT5                        : 54
#      LUT6                        : 972
#      MUXCY                       : 226
#      MUXF7                       : 83
#      VCC                         : 1
#      XORCY                       : 234
# FlipFlops/Latches                : 1100
#      FDC                         : 1
#      FDCE                        : 1098
#      FDP                         : 1
# RAMS                             : 34
#      RAM256X1S                   : 32
#      RAMB16BWER                  : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 65
#      IBUF                        : 33
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1100  out of   4800    22%  
 Number of Slice LUTs:                 1537  out of   2400    64%  
    Number used as Logic:              1409  out of   2400    58%  
    Number used as Memory:              128  out of   1200    10%  
       Number used as RAM:              128

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2463
   Number with an unused Flip Flop:    1363  out of   2463    55%  
   Number with an unused LUT:           926  out of   2463    37%  
   Number of fully used LUT-FF pairs:   174  out of   2463     7%  
   Number of unique control sets:        36

IO Utilization: 
 Number of IOs:                          66
 Number of bonded IOBs:                  66  out of    102    64%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of     12    16%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1134  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 13.763ns (Maximum Frequency: 72.660MHz)
   Minimum input arrival time before clock: 4.863ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.763ns (frequency: 72.660MHz)
  Total number of paths / destination ports: 99163884 / 2599
-------------------------------------------------------------------------
Delay:               13.763ns (Levels of Logic = 22)
  Source:            Inst_PC/pc_reg_5 (FF)
  Destination:       Inst_PC/pc_reg_24 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_PC/pc_reg_5 to Inst_PC/pc_reg_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            26   0.447   1.571  Inst_PC/pc_reg_5 (Inst_PC/pc_reg_5)
     LUT6:I0->O          257   0.203   2.171  Inst_instructionmemory/Mram_im211 (instruction<21>)
     LUT6:I4->O            1   0.203   0.827  Inst_REGFILE/mux11_81 (Inst_REGFILE/mux11_81)
     LUT6:I2->O            1   0.203   0.000  Inst_REGFILE/mux11_3 (Inst_REGFILE/mux11_3)
     MUXF7:I1->O          15   0.140   0.982  Inst_REGFILE/mux11_2_f7 (out1<1>)
     LUT4:I3->O            1   0.205   0.000  Inst_ALU/Madd_INPUT1[31]_INPUT2[31]_add_3_OUT_lut<1>1 (Inst_ALU/Madd_INPUT1[31]_INPUT2[31]_add_3_OUT_lut<1>1)
     MUXCY:S->O            1   0.172   0.000  Inst_ALU/Madd_INPUT1[31]_INPUT2[31]_add_3_OUT_cy<1> (Inst_ALU/Madd_INPUT1[31]_INPUT2[31]_add_3_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Inst_ALU/Madd_INPUT1[31]_INPUT2[31]_add_3_OUT_cy<2> (Inst_ALU/Madd_INPUT1[31]_INPUT2[31]_add_3_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Inst_ALU/Madd_INPUT1[31]_INPUT2[31]_add_3_OUT_cy<3> (Inst_ALU/Madd_INPUT1[31]_INPUT2[31]_add_3_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Inst_ALU/Madd_INPUT1[31]_INPUT2[31]_add_3_OUT_cy<4> (Inst_ALU/Madd_INPUT1[31]_INPUT2[31]_add_3_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Inst_ALU/Madd_INPUT1[31]_INPUT2[31]_add_3_OUT_cy<5> (Inst_ALU/Madd_INPUT1[31]_INPUT2[31]_add_3_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Inst_ALU/Madd_INPUT1[31]_INPUT2[31]_add_3_OUT_cy<6> (Inst_ALU/Madd_INPUT1[31]_INPUT2[31]_add_3_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Inst_ALU/Madd_INPUT1[31]_INPUT2[31]_add_3_OUT_cy<7> (Inst_ALU/Madd_INPUT1[31]_INPUT2[31]_add_3_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Inst_ALU/Madd_INPUT1[31]_INPUT2[31]_add_3_OUT_cy<8> (Inst_ALU/Madd_INPUT1[31]_INPUT2[31]_add_3_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Inst_ALU/Madd_INPUT1[31]_INPUT2[31]_add_3_OUT_cy<9> (Inst_ALU/Madd_INPUT1[31]_INPUT2[31]_add_3_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Inst_ALU/Madd_INPUT1[31]_INPUT2[31]_add_3_OUT_cy<10> (Inst_ALU/Madd_INPUT1[31]_INPUT2[31]_add_3_OUT_cy<10>)
     XORCY:CI->O           1   0.180   0.684  Inst_ALU/Madd_INPUT1[31]_INPUT2[31]_add_3_OUT_xor<11> (Inst_ALU/INPUT1[31]_INPUT2[31]_add_3_OUT<11>)
     LUT6:I4->O            2   0.203   0.981  Inst_ALU/Mmux_Result_62 (Inst_ALU/Mmux_Result_62)
     LUT6:I0->O            1   0.203   0.808  Inst_ALU/zeroFlag9_SW0 (N73)
     LUT6:I3->O            1   0.205   0.808  Inst_ALU/zeroFlag14_SW0 (N87)
     LUT6:I3->O            3   0.205   0.651  Inst_ALU/zeroFlag29 (zeroFlag)
     LUT4:I3->O           17   0.205   1.028  Inst_Control_unit/Mmux_PC_MUX22 (PC_MUX<0>)
     LUT6:I5->O            1   0.205   0.000  Inst_PC/Mmux_pc_next[31]_GND_12_o_mux_1_OUT1 (Inst_PC/pc_next[31]_GND_12_o_mux_1_OUT<0>)
     FDCE:D                    0.102          Inst_PC/pc_reg_0
    ----------------------------------------
    Total                     13.763ns (3.252ns logic, 10.511ns route)
                                       (23.6% logic, 76.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2390 / 2390
-------------------------------------------------------------------------
Offset:              4.863ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Inst_Stack/Mram_ourStack2 (RAM)
  Destination Clock: clk rising

  Data Path: reset to Inst_Stack/Mram_ourStack2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1102   1.222   2.336  reset_IBUF (reset_IBUF)
     LUT2:I0->O            8   0.203   0.802  Inst_Stack/Mmux_BUS_003311 (Inst_Stack/BUS_0033)
     RAMB16BWER:WEA2           0.300          Inst_Stack/Mram_ourStack2
    ----------------------------------------
    Total                      4.863ns (1.725ns logic, 3.138ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            Inst_OUTPUT/output_reg_31 (FF)
  Destination:       M_output<31> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_OUTPUT/output_reg_31 to M_output<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.447   0.579  Inst_OUTPUT/output_reg_31 (Inst_OUTPUT/output_reg_31)
     OBUF:I->O                 2.571          M_output_31_OBUF (M_output<31>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.763|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.14 secs
 
--> 

Total memory usage is 4544336 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :   11 (   0 filtered)

