
****** PlanAhead v14.4 (64-bit)
  **** Build 222254 by xbuild on Tue Dec 18 05:21:09 MST 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from G:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [G:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [G:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source G:/Dropbox/Hobby/Programme/FPGA/Vier_Bit_Addier_Subtrahier_Werk/pa.fromNetlist.tcl
# create_project -name Vier_Bit_Addier_Subtrahier_Werk -dir "G:/Dropbox/Hobby/Programme/FPGA/Vier_Bit_Addier_Subtrahier_Werk/planAhead_run_3" -part xc3s250evq100-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "G:/Dropbox/Hobby/Programme/FPGA/Vier_Bit_Addier_Subtrahier_Werk/Addier_Subtrahier_Werk.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {G:/Dropbox/Hobby/Programme/FPGA/Vier_Bit_Addier_Subtrahier_Werk} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Addier_Subtrahier_Werk.ucf" [current_fileset -constrset]
Adding file 'G:/Dropbox/Hobby/Programme/FPGA/Vier_Bit_Addier_Subtrahier_Werk/Addier_Subtrahier_Werk.ucf' to fileset 'constrs_1'
# add_files [list {Addier_Subtrahier_Werk.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s250evq100-4
Release 14.4 - ngc2edif P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design Addier_Subtrahier_Werk.ngc ...
WARNING:NetListWriters:298 - No output is written to
   Addier_Subtrahier_Werk.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Addier_Subtrahier_Werk.edif ...
ngc2edif: Total memory usage is 79512 kilobytes

Parsing EDIF File [./planAhead_run_3/Vier_Bit_Addier_Subtrahier_Werk.data/cache/Addier_Subtrahier_Werk_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/Vier_Bit_Addier_Subtrahier_Werk.data/cache/Addier_Subtrahier_Werk_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library G:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [G:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [G:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from G:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/ClockRegion.xml
Loading clock buffers from G:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/ClockBuffers.xml
Loading package from G:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/vq100/Package.xml
Loading io standards from G:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from G:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/vq100/SSORules.xml
Loading list of drcs for the architecture : G:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library G:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library G:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [G:/Dropbox/Hobby/Programme/FPGA/Vier_Bit_Addier_Subtrahier_Werk/Addier_Subtrahier_Werk.ucf]
Finished Parsing UCF File [G:/Dropbox/Hobby/Programme/FPGA/Vier_Bit_Addier_Subtrahier_Werk/Addier_Subtrahier_Werk.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 51231a61
link_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 544.207 ; gain = 138.699
set_property iostandard LVCMOS33 [get_ports [list {Q[4]}]]
startgroup
set_property package_pin P4 [get_ports {Q[4]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Mar 01 16:54:54 2013...
INFO: [Common 17-83] Releasing license: PlanAhead
