/**
* Copyright 2015 - 2021 Analog Devices Inc.
* Released under the ADRV903X API license, for more information
* see the "LICENSE.pdf" file in this zip file.
*/

/**
 * \file fpgagen6_drp_qpll_channel.c
 * \brief Contains FPGAGEN6 DRP related private function implementations
 *
 * File AutoGenerated via FpgaDrpFileGenerator.py
 *
 * ADRV903X API Version: 2.9.0.4
 */
#include "../../private/include/fpgagen6_drp.h"
#include "adi_fpgagen6_core.h"

#define ADI_FILE    ADI_FPGAGEN6_FILE_PRIVATE_DRP_QPLL_CHANNEL

typedef struct
{
    uint16_t addr;
    uint16_t wrWord;
    uint16_t wrMask;
} DrpFieldWriteArgs_t;

#ifdef ADI_FPGAGEN6_DRP_QPLL_CH_WR_COMMON_TABLE
static const DrpFieldWriteArgs_t scenario_common_ch_args[] =
{
    {0x0002U, 0x0000U, 0x0001U}, /* CDR_SWAP_MODE_EN */
    {0x0004U, 0x081eU, 0xffffU}, /* RXCDRPHRESET_TIME(0x1), PCI3_RX_ELECIDLE_H2L_DISABLE(0x0),
                                  * RXDFELPMRESET_TIME(0xf), RX_FABINT_USRCLK_FLOP(0x0) */
    {0x0005U, 0x181bU, 0xffffU}, /* RXPMARESET_TIME(0x3), PCI3_RX_ELECIDLE_LP4_DISABLE(0x0),
                                  * PCI3_RX_FIFO_DISABLE(0x0), PCI3_RX_ELECIDLE_EI2_ENABLE(0x0),
                                  * RXPCSRESET_TIME(0x3), RXELECIDLE_CFG(0x3) */
    {0x0006U, 0x8002U, 0xffffU}, /* RXDFE_HB_CFG1 */
    {0x0009U, 0x0303U, 0xfff8U}, /* TXPMARESET_TIME(0x3), TXPCSRESET_TIME(0x3), RX_PMA_POWER_SAVE(0x0),
                                  * TX_PMA_POWER_SAVE(0x0), SRSTMODE(0x0) */
    {0x000aU, 0x0000U, 0x0008U}, /* TX_FIFO_BYP_EN */
    {0x000bU, 0x0000U, 0x0310U}, /* TX_FABINT_USRCLK_FLOP(0x0), RXPMACLK_SEL(0x0) */
    {0x000cU, 0x0021U, 0x0fe0U}, /* TX_PROGCLK_SEL(0x1), RXISCANRESET_TIME(0x1) */
    {0x000eU, 0x0003U, 0xffffU}, /* RXCDR_CFG0 */
    {0x000fU, 0x0000U, 0xffffU}, /* RXCDR_CFG1 */
    {0x0012U, 0x5cf6U, 0xffffU}, /* RXCDR_CFG4 */
    {0x0013U, 0x01e8U, 0xffffU}, /* CPLL_LOCK_CFG */
    {0x0014U, 0x1000U, 0xffffU}, /* CHAN_BOND_MAX_SKEW(0x1), CHAN_BOND_SEQ_LEN(0x0), CHAN_BOND_SEQ_1_1(0x0) */
    {0x0015U, 0x0000U, 0xffffU}, /* PCI3_RX_ELECIDLE_HI_COUNT(0x0), CHAN_BOND_SEQ_1_3(0x0) */
    {0x0016U, 0x0000U, 0xffffU}, /* PCI3_RX_ELECIDLE_H2L_COUNT(0x0), CHAN_BOND_SEQ_1_4(0x0) */
    {0x0017U, 0x0026U, 0xfff0U}, /* RX_BUFFER_CFG(0x0), RX_DEFER_RESET_BUF_EN(0x1), OOBDIVCTL(0x0),
                                  * PCI3_AUTO_REALIGN(0x3), PCI3_PIPE_RX_ELECIDLE(0x0) */
    {0x0018U, 0xf000U, 0xffffU}, /* CHAN_BOND_SEQ_1_ENABLE(0xf), PCI3_RX_ASYNC_EBUF_BYPASS(0x0),
                                  * CHAN_BOND_SEQ_2_1(0x0) */
    {0x0019U, 0x0000U, 0x03ffU}, /* CHAN_BOND_SEQ_2_2 */
    {0x001aU, 0x0000U, 0x03ffU}, /* CHAN_BOND_SEQ_2_3 */
    {0x001bU, 0x0000U, 0x03ffU}, /* CHAN_BOND_SEQ_2_4 */
    {0x001eU, 0x0000U, 0x03ffU}, /* CLK_COR_SEQ_1_1 */
    {0x001fU, 0x0000U, 0x03ffU}, /* CLK_COR_SEQ_1_2 */
    {0x0020U, 0x0000U, 0x03ffU}, /* CLK_COR_SEQ_1_3 */
    {0x0021U, 0x0000U, 0x03ffU}, /* CLK_COR_SEQ_1_4 */
    {0x0022U, 0xf000U, 0xf3ffU}, /* CLK_COR_SEQ_1_ENABLE(0xf), CLK_COR_SEQ_2_1(0x0) */
    {0x0023U, 0x0000U, 0x03ffU}, /* CLK_COR_SEQ_2_2 */
    {0x0024U, 0xf000U, 0xffffU}, /* CLK_COR_SEQ_2_ENABLE(0xf), CLK_COR_SEQ_2_USE(0x0), CLK_CORRECT_USE(0x0),
                                  * CLK_COR_SEQ_2_3(0x0) */
    {0x0025U, 0x0000U, 0x03ffU}, /* CLK_COR_SEQ_2_4 */
    {0x0026U, 0x0000U, 0xffffU}, /* RXDFE_HE_CFG0 */
    {0x0028U, 0x0001U, 0xff80U}, /* CPLL_FBDIV(0x0), CPLL_FBDIV_45(0x1) */
    {0x0029U, 0x2201U, 0xffffU}, /* RXCDR_LOCK_CFG0 */
    {0x002aU, 0x800cU, 0xf87fU}, /* CPLL_REFCLK_DIV(0x10), SATA_CPLL_CFG(0x0), A_TXDIFFCTRL(0xc) */
    {0x002bU, 0x02b2U, 0xffffU}, /* CPLL_INIT_CFG0 */
    {0x002cU, 0x0084U, 0x8fffU}, /* DEC_PCOMMA_DETECT(0x0), TX_DIVRESET_TIME(0x1), RX_DIVRESET_TIME(0x1),
                                  * A_TXPROGDIVRESET(0x0), A_RXPROGDIVRESET(0x0) */
    {0x002dU, 0x9fffU, 0xffffU}, /* RXCDR_LOCK_CFG1 */
    {0x002eU, 0x8015U, 0xffffU}, /* RXCFOK_CFG1 */
    {0x002fU, 0x0000U, 0xffffU}, /* RXDFE_H2_CFG0 */
    {0x0030U, 0x0002U, 0xffffU}, /* RXDFE_H2_CFG1 */
    {0x0031U, 0x02aeU, 0xffffU}, /* RXCFOK_CFG2 */
    {0x0032U, 0x0000U, 0xffffU}, /* RXLPM_CFG */
    {0x0033U, 0x0000U, 0xffffU}, /* RXLPM_KH_CFG0 */
    {0x0034U, 0xa002U, 0xffffU}, /* RXLPM_KH_CFG1 */
    {0x0035U, 0x0000U, 0xffffU}, /* RXDFELPM_KL_CFG0 */
    {0x0036U, 0xa082U, 0xffffU}, /* RXDFELPM_KL_CFG1 */
    {0x0037U, 0x0000U, 0xffffU}, /* RXLPM_OS_CFG0 */
    {0x0038U, 0x8002U, 0xffffU}, /* RXLPM_OS_CFG1 */
    {0x0039U, 0xf800U, 0xffffU}, /* RXLPM_GC_CFG */
    {0x003aU, 0x0000U, 0xff00U}, /* DMONITOR_CFG1 */
    {0x003cU, 0x0000U, 0xff1fU}, /* ES_CONTROL(0x0), ES_PRESCALE(0x0), ES_EYE_SCAN_EN(0x0), ES_ERRDET_EN(0x0) */
    {0x003eU, 0x0030U, 0xffffU}, /* TXDLY_LCFG */
    {0x003fU, 0x0000U, 0xffffU}, /* ES_QUALIFIER0 */
    {0x0040U, 0x0000U, 0xffffU}, /* ES_QUALIFIER1 */
    {0x0041U, 0x0000U, 0xffffU}, /* ES_QUALIFIER2 */
    {0x0042U, 0x0000U, 0xffffU}, /* ES_QUALIFIER3 */
    {0x0043U, 0x0000U, 0xffffU}, /* ES_QUALIFIER4 */
    {0x0044U, 0x0000U, 0xffffU}, /* ES_QUAL_MASK0 */
    {0x0045U, 0x0000U, 0xffffU}, /* ES_QUAL_MASK1 */
    {0x0046U, 0x0000U, 0xffffU}, /* ES_QUAL_MASK2 */
    {0x0047U, 0x0000U, 0xffffU}, /* ES_QUAL_MASK3 */
    {0x0048U, 0x0000U, 0xffffU}, /* ES_QUAL_MASK4 */
    {0x0049U, 0x0000U, 0xffffU}, /* ES_SDATA_MASK0 */
    {0x004aU, 0x0000U, 0xffffU}, /* ES_SDATA_MASK1 */
    {0x004bU, 0x0000U, 0xffffU}, /* ES_SDATA_MASK2 */
    {0x004cU, 0x0000U, 0xffffU}, /* ES_SDATA_MASK3 */
    {0x004dU, 0x0000U, 0xffffU}, /* ES_SDATA_MASK4 */
    {0x004eU, 0x000fU, 0x001fU}, /* FTS_LANE_DESKEW_EN(0x0), FTS_DESKEW_SEQ_ENABLE(0xf) */
    {0x004fU, 0x000fU, 0xffffU}, /* ES_HORZ_OFFSET(0x0), FTS_LANE_DESKEW_CFG(0xf) */
    {0x0050U, 0x8002U, 0xffffU}, /* RXDFE_HC_CFG1 */
    {0x0055U, 0x2283U, 0x7fffU}, /* PCIE_64B_DYN_CLKSW_DIS(0x0), LOCAL_MASTER(0x1), PCS_PCIE_EN(0x0),
                                  * PCIE_GEN4_64BIT_INT_EN(0x0), ALIGN_MCOMMA_DET(0x0), ALIGN_MCOMMA_VALUE(0x283) */
    {0x0056U, 0x017cU, 0x07ffU}, /* ALIGN_PCOMMA_DET(0x0), ALIGN_PCOMMA_VALUE(0x17c) */
    {0x0058U, 0x2000U, 0xffffU}, /* RXDFE_OS_CFG0 */
    {0x0059U, 0x2070U, 0xffffU}, /* RXPHDLY_CFG */
    {0x005aU, 0x8000U, 0xffffU}, /* RXDFE_OS_CFG1 */
    {0x005bU, 0x0010U, 0xffffU}, /* RXDLY_CFG */
    {0x005cU, 0x0030U, 0xffffU}, /* RXDLY_LCFG */
    {0x005dU, 0x0000U, 0xffffU}, /* RXDFE_HF_CFG0 */
    {0x005eU, 0x0000U, 0xffffU}, /* RXDFE_HD_CFG0 */
    {0x005fU, 0x12b0U, 0xffffU}, /* RX_BIAS_CFG0 */
    {0x0060U, 0x0000U, 0xffffU}, /* PCS_RSVD0 */
    {0x0061U, 0x02abU, 0xffffU}, /* RXPH_MONITOR_SEL(0x0), RX_CM_BUF_PD(0x0), RX_CM_BUF_CFG(0xa), RX_CM_TRIM(0xa),
                                  * RX_CM_SEL(0x3) */
    {0x0067U, 0x8001U, 0xffffU}, /* RXBUF_EIDLE_HI_CNT(0x8), RXCDR_HOLD_DURING_EIDLE(0x0),
                                  * RX_DFE_LPM_HOLD_DURING_EIDLE(0x0), RX_WIDEMODE_CDR_GEN3(0x0),
                                  * RXBUF_EIDLE_LO_CNT(0x0), RXBUF_RESET_ON_EIDLE(0x0),
                                  * RXCDR_FR_RESET_ON_EIDLE(0x0), RXCDR_PH_RESET_ON_EIDLE(0x0), RXBUF_ADDR_MODE(0x1) */
    {0x0068U, 0x83f4U, 0xe7f7U}, /* SATA_BURST_VAL(0x4), SAS_12G_MODE(0x0), USB_TXIDLE_TUNE_ENABLE(0x1),
                                  * USB_RXIDLE_P0_CTRL(0x1), SATA_BURST_SEQ_LEN(0xf), SATA_EIDLE_VAL(0x4) */
    {0x0069U, 0x08a4U, 0xffffU}, /* USB_POLL_SATA_MIN_BURST(0x4), RX_WIDEMODE_CDR_GEN4(0x1),
                                  * USB_U2_SAS_MIN_COM(0x24) */
    {0x006aU, 0x1804U, 0xfe7fU}, /* USB_PING_SATA_MIN_INIT(0xc), USB_U1_SATA_MIN_WAKE(0x4) */
    {0x006bU, 0x1040U, 0xfe7fU}, /* USB_POLL_SATA_MAX_BURST(0x8), USB_U2_SAS_MAX_COM(0x40) */
    {0x006cU, 0x2a07U, 0xfe7fU}, /* USB_PING_SATA_MAX_INIT(0x15), USB_U1_SATA_MAX_WAKE(0x7) */
    {0x006eU, 0x0003U, 0xffffU}, /* RXDFE_UT_CFG1 */
    {0x0070U, 0x0000U, 0xffffU}, /* RXDFE_VP_CFG0 */
    {0x0071U, 0x0000U, 0x007fU}, /* TXPH_MONITOR_SEL(0x0), TAPDLY_SET_TX(0x0) */
    {0x0072U, 0x0000U, 0xffffU}, /* ADAPT_CFG2 */
    {0x0073U, 0x0033U, 0xffffU}, /* RXDFE_VP_CFG1 */
    {0x0074U, 0x4202U, 0x7fffU}, /* TERM_RCAL_CFG */
    {0x0076U, 0x01e1U, 0xfffeU}, /* PD_TRANS_TIME_FROM_P2(0x3c), TERM_RCAL_OVRD(0x1) */
    {0x0077U, 0x1964U, 0xffffU}, /* PD_TRANS_TIME_NONE_P2(0x19), PD_TRANS_TIME_TO_P2(0x64) */
    {0x0078U, 0x000eU, 0xff00U}, /* TRANS_TIME_RATE */
    {0x0079U, 0x0000U, 0xffffU}, /* TST_RSV0(0x0), TST_RSV1(0x0) */
    {0x007bU, 0x0000U, 0xfcfcU}, /* TX_DEEMPH0(0x0), TX_DEEMPH1(0x0) */
    {0x007dU, 0x0032U, 0xfffcU}, /* TX_RXDETECT_CFG */
    {0x007eU, 0x2023U, 0xdffcU}, /* TX_CLKMUX_EN(0x1), TX_LOOPBACK_DRIVE_HIZ(0x0), TX_DRIVE_MODE(0x0),
                                  * TX_EIDLE_ASSERT_DELAY(0x4), TX_EIDLE_DEASSERT_DELAY(0x3) */
    {0x007fU, 0x5857U, 0xfefeU}, /* TX_MARGIN_FULL_0(0x58), TX_MARGIN_FULL_1(0x57) */
    {0x0080U, 0x5553U, 0xfefeU}, /* TX_MARGIN_FULL_2(0x55), TX_MARGIN_FULL_3(0x53) */
    {0x0081U, 0x514cU, 0xfefeU}, /* TX_MARGIN_FULL_4(0x51), TX_MARGIN_LOW_0(0x4c) */
    {0x0082U, 0x4b48U, 0xfefeU}, /* TX_MARGIN_LOW_1(0x4b), TX_MARGIN_LOW_2(0x48) */
    {0x0083U, 0x4240U, 0xfefeU}, /* TX_MARGIN_LOW_3(0x42), TX_MARGIN_LOW_4(0x40) */
    {0x0084U, 0x0000U, 0xffffU}, /* RXDFE_H3_CFG0 */
    {0x0085U, 0x0002U, 0x0c00U}, /* TX_INT_DATAWIDTH */
    {0x0089U, 0x000fU, 0x00ffU}, /* RXPRBS_LINKACQ_CNT */
    {0x008aU, 0x0003U, 0xff1fU}, /* TX_PMADATA_OPT(0x0), RXSYNC_OVRD(0x0), TXSYNC_OVRD(0x0), TX_IDLE_DATA_ZERO(0x0),
                                  * A_RXOSCALRESET(0x0), RXOOB_CLK_CFG(0x0), TXSYNC_SKIP_DA(0x0),
                                  * RXSYNC_SKIP_DA(0x0), RXOSCALRESET_TIME(0x3) */
    {0x008bU, 0x0003U, 0x0600U}, /* TXSYNC_MULTILANE(0x1), RXSYNC_MULTILANE(0x1) */
    {0x008dU, 0x0100U, 0xffffU}, /* RXDFELPM_KL_CFG2 */
    {0x008eU, 0x8010U, 0xffffU}, /* TXDLY_CFG */
    {0x008fU, 0x0723U, 0xffffU}, /* TXPH_CFG */
    {0x0090U, 0x6070U, 0xffffU}, /* TXPHDLY_CFG0 */
    {0x0091U, 0x0000U, 0xffffU}, /* ADAPT_CFG0 */
    {0x0093U, 0x0000U, 0xffffU}, /* RXCFOK_CFG0 */
    {0x0094U, 0x0000U, 0x0e00U}, /* ES_CLK_PHASE_SEL(0x0), USE_PCS_CLK_PHASE_SEL(0x0), SAMPLE_CLK_PHASE(0x0) */
    {0x0095U, 0x0000U, 0xffffU}, /* TX_PMA_RSV0 */
    {0x0097U, 0x0002U, 0x1fffU}, /* RX_AFE_CM_EN(0x0), RX_CAPFF_SARC_ENB(0x0), RX_EYESCAN_VS_NEG_DIR(0x0),
                                  * RX_EYESCAN_VS_UT_SIGN(0x0), RX_EYESCAN_VS_CODE(0x0), RX_EYESCAN_VS_RANGE(0x2) */
    {0x0098U, 0x8002U, 0xffffU}, /* RXDFE_H5_CFG1 */
    {0x009aU, 0x0000U, 0x00ffU}, /* TXPI_PPM_CFG */
    {0x009eU, 0x0000U, 0xffffU}, /* RXDFE_UT_CFG0 */
    {0x009fU, 0x01faU, 0xffffU}, /* CPLL_CFG0 */
    {0x00a0U, 0x002bU, 0xffffU}, /* CPLL_CFG1 */
    {0x00a2U, 0x0003U, 0xffffU}, /* RXCDR_CFG0_GEN3 */
    {0x00a3U, 0x0000U, 0xffffU}, /* RXCDR_CFG1_GEN3 */
    {0x00a6U, 0x5cf6U, 0xffffU}, /* RXCDR_CFG4_GEN3 */
    {0x00a9U, 0x280aU, 0xffffU}, /* PCIE_RXPMA_CFG */
    {0x00aaU, 0x24a4U, 0xffffU}, /* PCIE_TXPCS_CFG_GEN3 */
    {0x00abU, 0x280aU, 0xffffU}, /* PCIE_TXPMA_CFG */
    {0x00acU, 0x0000U, 0x00f9U}, /* RX_CLK_SLIP_OVRD(0x0), TXPI_PPM(0x0) */
    {0x00aeU, 0x8002U, 0xffffU}, /* RXDFE_HD_CFG1 */
    {0x00afU, 0x146bU, 0xffffU}, /* RXCDR_CFG5_GEN3 */
    {0x00b2U, 0xfe00U, 0xffffU}, /* RXDFE_KH_CFG1 */
    {0x00b3U, 0x0000U, 0xffffU}, /* RXDFE_H5_CFG0 */
    {0x00b4U, 0xb46bU, 0xffffU}, /* RXCDR_CFG5 */
    {0x00b5U, 0x8002U, 0xffffU}, /* RXDFE_HE_CFG1 */
    {0x00b6U, 0x0000U, 0xffffU}, /* CPLL_CFG3 */
    {0x00b7U, 0x0000U, 0xffffU}, /* RXDFE_H6_CFG0 */
    {0x00b8U, 0x8002U, 0xffffU}, /* RXDFE_H6_CFG1 */
    {0x00b9U, 0x0000U, 0xffffU}, /* RXDFE_H7_CFG0 */
    {0x00baU, 0x003cU, 0x007fU}, /* DDI_REALIGN_WAIT(0xf), DDI_CTRL(0x0) */
    {0x00bbU, 0x09dfU, 0x0fffU}, /* TXGBOX_FIFO_INIT_RD_ADDR(0x4), TX_SAMPLE_PERIOD(0x7),
                                  * RXGBOX_FIFO_INIT_RD_ADDR(0x3), RX_SAMPLE_PERIOD(0x7) */
    {0x00bcU, 0x0002U, 0xffffU}, /* CPLL_CFG2 */
    {0x00bdU, 0x2100U, 0xffffU}, /* RXPHSAMP_CFG */
    {0x00beU, 0x9933U, 0xffffU}, /* RXPHSLIP_CFG */
    {0x00bfU, 0x0000U, 0xffffU}, /* RXPHBEACON_CFG */
    {0x00c0U, 0x8002U, 0xffffU}, /* RXDFE_H7_CFG1 */
    {0x00c1U, 0x0000U, 0xffffU}, /* RXDFE_H8_CFG0 */
    {0x00c2U, 0x8002U, 0xffffU}, /* RXDFE_H8_CFG1 */
    {0x00c4U, 0x0aa5U, 0xffffU}, /* PCIE_RXPCS_CFG_GEN3 */
    {0x00c5U, 0x0000U, 0xffffU}, /* RXDFE_H9_CFG0 */
    {0x00c7U, 0x8002U, 0xffffU}, /* RXDFE_H9_CFG1 */
    {0x00c8U, 0x0000U, 0xffffU}, /* RXDFE_HA_CFG0 */
    {0x00caU, 0x0000U, 0x03ffU}, /* CHAN_BOND_SEQ_1_2 */
    {0x00cbU, 0x0000U, 0xffffU}, /* RXDFE_GC_CFG0 */
    {0x00ccU, 0x8000U, 0xffffU}, /* RXDFE_GC_CFG1 */
    {0x00cdU, 0x0000U, 0x00ffU}, /* RX_DDI_SEL(0x0), DEC_VALID_COMMA_ONLY(0x0), DEC_MCOMMA_DETECT(0x0) */
    {0x00ceU, 0x0a00U, 0xffffU}, /* RXDFE_CFG0 */
    {0x00cfU, 0x0000U, 0xffffU}, /* RXDFE_CFG1 */
    {0x00d1U, 0x0000U, 0x1f0fU}, /* RX_EN_CTLE_RCAL_B(0x0), RX_CTLE_RES_CTRL(0x0), RX_SUM_RES_CTRL(0x0) */
    {0x00d4U, 0x2905U, 0x3f87U}, /* LPBK_IND_CTRL1(0x5), LPBK_RG_CTRL(0x2), LPBK_IND_CTRL0(0x5) */
    {0x00d5U, 0x0000U, 0xffffU}, /* CKCAL1_CFG_3 */
    {0x00d6U, 0x0000U, 0xffffU}, /* CKCAL2_CFG_3 */
    {0x00d7U, 0x0000U, 0xffffU}, /* CKCAL2_CFG_4 */
    {0x00d8U, 0x002fU, 0xffffU}, /* RX_PMA_RSV0 */
    {0x00d9U, 0x1000U, 0xffffU}, /* CKCAL2_CFG_2 */
    {0x00daU, 0x0000U, 0xffffU}, /* RXCDR_LOCK_CFG2 */
    {0x00dbU, 0x2008U, 0xffffU}, /* CKCAL1_CFG_2 */
    {0x00deU, 0x0000U, 0xffffU}, /* TXPH_CFG2 */
    {0x00dfU, 0x0000U, 0xffffU}, /* RXCDR_LOCK_CFG4 */
    {0x00e0U, 0x0000U, 0x01e0U}, /* CTLE3_OCAP_EXT_CTRL(0x0), CTLE3_OCAP_EXT_EN(0x0) */
    {0x00e2U, 0x0027U, 0x3f00U}, /* TX_VREG_VREFSEL(0x2), TX_VREG_CTRL(0x3), TX_VREG_PDB(0x1) */
    {0x00e7U, 0x0000U, 0xffffU}, /* ES_QUALIFIER5 */
    {0x00e8U, 0x0000U, 0xffffU}, /* ES_QUALIFIER6 */
    {0x00e9U, 0x0000U, 0xffffU}, /* ES_QUALIFIER7 */
    {0x00eaU, 0x0000U, 0xffffU}, /* ES_QUALIFIER8 */
    {0x00ebU, 0x0000U, 0xffffU}, /* ES_QUALIFIER9 */
    {0x00ecU, 0x0000U, 0xffffU}, /* ES_QUAL_MASK5 */
    {0x00edU, 0x0000U, 0xffffU}, /* ES_QUAL_MASK6 */
    {0x00eeU, 0x0000U, 0xffffU}, /* ES_QUAL_MASK7 */
    {0x00efU, 0x0000U, 0xffffU}, /* ES_QUAL_MASK8 */
    {0x00f0U, 0x0000U, 0xffffU}, /* ES_QUAL_MASK9 */
    {0x00f1U, 0x0000U, 0xffffU}, /* ES_SDATA_MASK5 */
    {0x00f2U, 0x0000U, 0xffffU}, /* ES_SDATA_MASK6 */
    {0x00f3U, 0x0000U, 0xffffU}, /* ES_SDATA_MASK7 */
    {0x00f4U, 0x0000U, 0xffffU}, /* ES_SDATA_MASK8 */
    {0x00f5U, 0x0000U, 0xffffU}, /* ES_SDATA_MASK9 */
    {0x00f6U, 0x0000U, 0xffffU}, /* TX_PMA_RSV1 */
    {0x00fcU, 0x0020U, 0xffffU}, /* TX_PHICAL_CFG0 */
    {0x00fdU, 0x0040U, 0xffffU}, /* TX_PHICAL_CFG1 */
    {0x00feU, 0x0000U, 0xffffU}, /* RXCDR_LOCK_CFG3 */
    {0x0100U, 0x0000U, 0xffffU}, /* RXDFE_UT_CFG2 */
    {0x0102U, 0x0000U, 0x0007U}, /* Y_ALL_MODE(0x0), RCLK_SIPO_DLY_ENB(0x0), RCLK_SIPO_INV_EN(0x0) */
    {0x0104U, 0x8002U, 0xffffU}, /* RXDFE_HF_CFG1 */
    {0x0106U, 0x0004U, 0xffffU}, /* TX_DCC_LOOP_RST_CFG */
    {0x0107U, 0x0000U, 0xffffU}, /* RXDFE_HC_CFG0 */
    {0x0110U, 0x8000U, 0xffffU}, /* RXDFE_KH_CFG0 */
    {0x0111U, 0x8002U, 0xffffU}, /* RXDFE_H4_CFG1 */
    {0x0112U, 0x0000U, 0xffffU}, /* RXDFE_H4_CFG0 */
    {0x0113U, 0x8002U, 0xffffU}, /* RXDFE_H3_CFG1 */
    {0x0117U, 0x0108U, 0xffffU}, /* PCIE3_CLK_COR_MIN_LAT(0x0), PCIE3_CLK_COR_MAX_LAT(0x4),
                                  * PCIE3_CLK_COR_THRSH_TIMER(0x8) */
    {0x0118U, 0x4400U, 0xffdfU}, /* USB_MODE(0x0), USB_EXT_CNTL(0x1), USB_CLK_COR_EQ_EN(0x0),
                                  * USB_PCIE_ERR_REP_DIS(0x0), PCIE3_CLK_COR_FULL_THRSH(0x10),
                                  * PCIE3_CLK_COR_EMPTY_THRSH(0x0) */
    {0x0119U, 0x0000U, 0xffffU}, /* USB_RAW_ELEC(0x0), DELAY_ELEC(0x0), USB_BOTH_BURST_IDLE(0x0),
                                  * TXREFCLKDIV2_SEL(0x0), TX_DEEMPH2(0x0), TX_DEEMPH3(0x0) */
    {0x011aU, 0x0027U, 0x007fU}, /* RXREFCLKDIV2_SEL(0x0), A_RXTERMINATION(0x1), USB_LFPS_TPERIOD(0x3),
                                  * USB_LFPS_TPERIOD_ACCURATE(0x1) */
    {0x011bU, 0x0164U, 0xffffU}, /* RXCDR_CFG2_GEN4 */
    {0x011dU, 0x637fU, 0x7f7fU}, /* USB_BURSTMIN_U3WAKE(0x63), USB_BURSTMAX_U3WAKE(0x7f) */
    {0x011eU, 0x012bU, 0x03ffU}, /* USB_IDLEMIN_POLLING */
    {0x011fU, 0x02bbU, 0x03ffU}, /* USB_IDLEMAX_POLLING */
    {0x0120U, 0x0031U, 0x01ffU}, /* USB_LFPSPOLLING_BURST */
    {0x0121U, 0x0005U, 0x01ffU}, /* USB_LFPSPING_BURST */
    {0x0122U, 0x001dU, 0x01ffU}, /* USB_LFPSU1EXIT_BURST */
    {0x0123U, 0x0063U, 0x01ffU}, /* USB_LFPSU2LPEXIT_BURST_MS */
    {0x0124U, 0x01f3U, 0x01ffU}, /* USB_LFPSU3WAKE_BURST_MS */
    {0x0125U, 0x0004U, 0x01ffU}, /* USB_LFPSPOLLING_IDLE_MS */
    {0x0126U, 0x8002U, 0xffffU}, /* RXDFE_HA_CFG1 */
    {0x0127U, 0x0000U, 0xffffU}  /* RXDFE_HB_CFG0 */
};
#endif /* ADI_FPGAGEN6_DRP_QPLL_CH_WR_COMMON_TABLE */ 

static const DrpFieldWriteArgs_t scenario0_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario1_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario2_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario3_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario4_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario5_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario6_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario7_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario8_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario9_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario10_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario11_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario12_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario13_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario14_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario15_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario16_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario17_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario18_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario19_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario20_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario21_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario22_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0010U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xffe0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0004U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x804cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x9),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x0654U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x1),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x1),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xfb1cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06aaU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x1), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0070U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x7),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4269U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x10), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario23_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario24_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0010U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xffe0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0004U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x804cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x9),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x0654U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x1),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x1),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xfb1cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06aaU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x1), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0070U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x7),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4269U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x10), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario25_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0239U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c3U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x3) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0239U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe206U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a39U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x239) */
};

static const DrpFieldWriteArgs_t scenario26_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario27_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0010U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xffe0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0004U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe206U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x804cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x9),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2368U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x3), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x0654U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x1),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x1),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xfb1cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06aaU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x1), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0070U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x7),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4269U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x10), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario28_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0010U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xffe0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0004U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x804cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x9),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x0654U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x1),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x1),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xfb1cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06aaU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x1), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0070U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x7),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4269U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x10), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario29_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario30_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe206U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario31_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario32_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario33_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe206U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario34_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario35_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario36_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe206U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario37_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario38_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe062U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe062U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario39_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe062U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario40_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe062U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario41_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe062U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario42_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe062U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario43_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario44_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario45_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario46_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario47_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario48_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario49_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario50_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario51_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario52_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe062U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario53_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe062U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario54_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe062U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe062U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario55_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe062U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario56_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe062U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario57_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario58_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario59_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario60_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario61_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario62_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario63_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario64_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario65_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2007U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario66_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x005fU, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x3), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario67_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0059U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario68_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x005fU, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x3), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario69_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x005fU, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x3), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario70_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x005fU, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x3), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario71_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0059U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe206U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario72_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0059U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario73_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x005fU, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x3), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario74_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0059U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe206U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario75_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0059U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario76_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x005fU, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x3), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario77_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0059U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe206U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario78_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0059U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario79_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0004U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x2006U, 0xfc0fU}, /* TX_CLK25_DIV(0x4), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x005fU, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x3), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario80_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0006U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3006U, 0xfc0fU}, /* TX_CLK25_DIV(0x6), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario81_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0006U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3006U, 0xfc0fU}, /* TX_CLK25_DIV(0x6), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario82_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0006U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3006U, 0xfc0fU}, /* TX_CLK25_DIV(0x6), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario83_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0006U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3006U, 0xfc0fU}, /* TX_CLK25_DIV(0x6), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario84_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0006U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3007U, 0xfc0fU}, /* TX_CLK25_DIV(0x6), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario85_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0006U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3007U, 0xfc0fU}, /* TX_CLK25_DIV(0x6), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario86_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0006U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3007U, 0xfc0fU}, /* TX_CLK25_DIV(0x6), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario87_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0006U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3007U, 0xfc0fU}, /* TX_CLK25_DIV(0x6), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario88_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0006U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3007U, 0xfc0fU}, /* TX_CLK25_DIV(0x6), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario89_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0006U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3007U, 0xfc0fU}, /* TX_CLK25_DIV(0x6), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario90_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0006U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3007U, 0xfc0fU}, /* TX_CLK25_DIV(0x6), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario91_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0006U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3007U, 0xfc0fU}, /* TX_CLK25_DIV(0x6), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario92_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0006U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3007U, 0xfc0fU}, /* TX_CLK25_DIV(0x6), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario93_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0007U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3806U, 0xfc0fU}, /* TX_CLK25_DIV(0x7), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario94_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0007U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3807U, 0xfc0fU}, /* TX_CLK25_DIV(0x7), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario95_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0007U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3806U, 0xfc0fU}, /* TX_CLK25_DIV(0x7), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x005fU, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x3), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario96_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0007U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3806U, 0xfc0fU}, /* TX_CLK25_DIV(0x7), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario97_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0007U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3806U, 0xfc0fU}, /* TX_CLK25_DIV(0x7), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario98_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0007U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3806U, 0xfc0fU}, /* TX_CLK25_DIV(0x7), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario99_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0007U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3806U, 0xfc0fU}, /* TX_CLK25_DIV(0x7), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario100_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0007U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3807U, 0xfc0fU}, /* TX_CLK25_DIV(0x7), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario101_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0007U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3807U, 0xfc0fU}, /* TX_CLK25_DIV(0x7), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario102_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0007U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3807U, 0xfc0fU}, /* TX_CLK25_DIV(0x7), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario103_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0007U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3807U, 0xfc0fU}, /* TX_CLK25_DIV(0x7), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario104_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0007U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3807U, 0xfc0fU}, /* TX_CLK25_DIV(0x7), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario105_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0007U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3807U, 0xfc0fU}, /* TX_CLK25_DIV(0x7), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario106_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0007U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3807U, 0xfc0fU}, /* TX_CLK25_DIV(0x7), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario107_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0007U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3807U, 0xfc0fU}, /* TX_CLK25_DIV(0x7), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario108_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0007U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3807U, 0xfc0fU}, /* TX_CLK25_DIV(0x7), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario109_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0010U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xffe0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0004U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x804cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x9),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0007U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3806U, 0xfc0fU}, /* TX_CLK25_DIV(0x7), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x0654U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x1),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x1),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xfb1cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06aaU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x1), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0070U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x7),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4269U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x10), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario110_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0007U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3806U, 0xfc0fU}, /* TX_CLK25_DIV(0x7), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario111_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0010U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xffe0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0004U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x804cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x9),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0007U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3806U, 0xfc0fU}, /* TX_CLK25_DIV(0x7), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x0654U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x1),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x1),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xfb1cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06aaU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x1), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0070U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x7),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4269U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x10), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario112_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0239U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c3U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x3) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0007U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3806U, 0xfc0fU}, /* TX_CLK25_DIV(0x7), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0239U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe206U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a39U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x239) */
};

static const DrpFieldWriteArgs_t scenario113_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0007U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3806U, 0xfc0fU}, /* TX_CLK25_DIV(0x7), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario114_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0010U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xffe0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0004U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe206U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x804cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x9),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0007U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3806U, 0xfc0fU}, /* TX_CLK25_DIV(0x7), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2368U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x3), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x0654U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x1),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x1),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xfb1cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06aaU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x1), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0070U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x7),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4269U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x10), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario115_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0010U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xffe0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0004U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x804cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x9),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0007U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3806U, 0xfc0fU}, /* TX_CLK25_DIV(0x7), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x0654U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x1),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x1),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xfb1cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06aaU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x1), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0070U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x7),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4269U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x10), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario116_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0007U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3806U, 0xfc0fU}, /* TX_CLK25_DIV(0x7), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario117_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0007U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3806U, 0xfc0fU}, /* TX_CLK25_DIV(0x7), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe206U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario118_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0007U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x3806U, 0xfc0fU}, /* TX_CLK25_DIV(0x7), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario119_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario120_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario121_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario122_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario123_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario124_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario125_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario126_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario127_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario128_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario129_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario130_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario131_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario132_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario133_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario134_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario135_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario136_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario137_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario138_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario139_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0010U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xffe0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0004U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x804cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x9),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x0654U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x1),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x1),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xfb1cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06aaU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x1), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0070U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x7),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4269U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x10), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario140_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario141_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0010U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xffe0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0004U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x804cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x9),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x0654U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x1),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x1),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xfb1cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06aaU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x1), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0070U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x7),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4269U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x10), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario142_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0239U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c3U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x3) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0239U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe206U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a39U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x239) */
};

static const DrpFieldWriteArgs_t scenario143_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario144_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0010U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xffe0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0004U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe206U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x804cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x9),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2368U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x3), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x0654U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x1),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x1),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xfb1cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06aaU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x1), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0070U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x7),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4269U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x10), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario145_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0010U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xffe0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0004U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x804cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x9),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x0654U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x1),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x1),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xfb1cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06aaU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x1), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0070U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x7),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4269U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x10), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario146_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario147_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe206U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario148_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario149_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario150_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe206U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario151_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario152_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario153_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe206U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario154_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario155_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe062U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe062U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario156_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe062U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario157_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe062U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario158_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe062U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario159_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe062U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario160_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario161_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario162_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario163_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario164_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario165_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario166_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario167_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario168_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario169_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe062U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario170_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe062U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario171_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe062U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe062U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario172_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe062U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario173_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe062U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario174_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario175_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario176_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario177_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario178_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario179_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario180_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario181_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario182_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4807U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario183_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x005fU, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x3), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario184_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0059U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario185_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x005fU, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x3), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario186_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x005fU, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x3), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario187_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x005fU, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x3), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario188_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0059U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe206U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario189_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0059U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario190_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x005fU, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x3), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario191_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0059U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe206U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario192_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0059U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario193_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x005fU, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x3), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario194_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0059U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe206U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario195_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0059U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario196_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0009U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x4806U, 0xfc0fU}, /* TX_CLK25_DIV(0x9), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x005fU, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x3), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario197_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000cU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x6006U, 0xfc0fU}, /* TX_CLK25_DIV(0xc), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario198_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000cU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x6006U, 0xfc0fU}, /* TX_CLK25_DIV(0xc), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario199_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000cU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x6006U, 0xfc0fU}, /* TX_CLK25_DIV(0xc), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario200_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000cU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x6006U, 0xfc0fU}, /* TX_CLK25_DIV(0xc), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario201_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000cU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x6007U, 0xfc0fU}, /* TX_CLK25_DIV(0xc), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario202_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000cU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x6007U, 0xfc0fU}, /* TX_CLK25_DIV(0xc), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario203_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000cU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x6007U, 0xfc0fU}, /* TX_CLK25_DIV(0xc), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario204_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000cU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x6007U, 0xfc0fU}, /* TX_CLK25_DIV(0xc), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario205_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000cU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x6007U, 0xfc0fU}, /* TX_CLK25_DIV(0xc), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario206_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000cU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x6007U, 0xfc0fU}, /* TX_CLK25_DIV(0xc), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario207_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000cU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x6007U, 0xfc0fU}, /* TX_CLK25_DIV(0xc), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario208_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000cU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x6007U, 0xfc0fU}, /* TX_CLK25_DIV(0xc), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario209_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000cU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x6007U, 0xfc0fU}, /* TX_CLK25_DIV(0xc), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario210_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000eU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x7007U, 0xfc0fU}, /* TX_CLK25_DIV(0xe), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario211_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000eU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x7006U, 0xfc0fU}, /* TX_CLK25_DIV(0xe), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario212_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000eU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x7006U, 0xfc0fU}, /* TX_CLK25_DIV(0xe), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario213_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000eU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x7006U, 0xfc0fU}, /* TX_CLK25_DIV(0xe), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario214_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000eU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x7006U, 0xfc0fU}, /* TX_CLK25_DIV(0xe), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario215_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000eU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x7007U, 0xfc0fU}, /* TX_CLK25_DIV(0xe), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario216_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000eU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x7007U, 0xfc0fU}, /* TX_CLK25_DIV(0xe), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario217_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000eU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x7007U, 0xfc0fU}, /* TX_CLK25_DIV(0xe), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario218_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000eU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x7007U, 0xfc0fU}, /* TX_CLK25_DIV(0xe), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario219_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000eU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x7007U, 0xfc0fU}, /* TX_CLK25_DIV(0xe), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario220_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000eU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x7007U, 0xfc0fU}, /* TX_CLK25_DIV(0xe), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario221_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000eU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x7007U, 0xfc0fU}, /* TX_CLK25_DIV(0xe), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario222_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000eU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x7007U, 0xfc0fU}, /* TX_CLK25_DIV(0xe), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario223_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000eU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x7007U, 0xfc0fU}, /* TX_CLK25_DIV(0xe), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario224_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0010U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xffe0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0004U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x804cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x9),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000eU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x7006U, 0xfc0fU}, /* TX_CLK25_DIV(0xe), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x0654U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x1),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x1),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xfb1cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06aaU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x1), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0070U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x7),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4269U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x10), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario225_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000eU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x7006U, 0xfc0fU}, /* TX_CLK25_DIV(0xe), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario226_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0010U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xffe0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0004U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x804cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x9),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000eU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x7006U, 0xfc0fU}, /* TX_CLK25_DIV(0xe), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x0654U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x1),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x1),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xfb1cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06aaU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x1), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0070U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x7),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4269U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x10), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario227_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0239U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c3U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x3) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000eU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x7006U, 0xfc0fU}, /* TX_CLK25_DIV(0xe), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0239U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe206U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a39U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x239) */
};

static const DrpFieldWriteArgs_t scenario228_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000eU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x7006U, 0xfc0fU}, /* TX_CLK25_DIV(0xe), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario229_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0010U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xffe0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0004U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe206U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x804cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x9),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000eU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x7006U, 0xfc0fU}, /* TX_CLK25_DIV(0xe), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2368U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x3), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x0654U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x1),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x1),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xfb1cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06aaU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x1), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0070U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x7),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4269U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x10), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario230_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0010U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xffe0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0004U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x804cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x9),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000eU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x7006U, 0xfc0fU}, /* TX_CLK25_DIV(0xe), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x0654U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x1),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x1),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xfb1cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06aaU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x1), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0070U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x7),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4269U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x10), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario231_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000eU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x7006U, 0xfc0fU}, /* TX_CLK25_DIV(0xe), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario232_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000eU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x7006U, 0xfc0fU}, /* TX_CLK25_DIV(0xe), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario233_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000eU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x7006U, 0xfc0fU}, /* TX_CLK25_DIV(0xe), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe206U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario234_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x000eU, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x7006U, 0xfc0fU}, /* TX_CLK25_DIV(0xe), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario235_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9806U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario236_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9806U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario237_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9806U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario238_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9806U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario239_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9806U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario240_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9806U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario241_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9806U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario242_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9806U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario243_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9806U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario244_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario245_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario246_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario247_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario248_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario249_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario250_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario251_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario252_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario253_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario254_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario255_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario256_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario257_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario258_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario259_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario260_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario261_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario262_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0010U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xffe0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0004U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x804cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x9),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9806U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x0654U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x1),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x1),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xfb1cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06aaU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x1), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0070U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x7),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4269U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x10), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario263_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9806U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario264_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0010U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xffe0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0004U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x804cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x9),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9806U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x0654U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x1),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x1),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xfb1cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06aaU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x1), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0070U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x7),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4269U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x10), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario265_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0239U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c3U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x3) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9806U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0239U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe206U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a39U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x239) */
};

static const DrpFieldWriteArgs_t scenario266_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9806U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario267_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0010U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xffe0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0004U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe206U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x804cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x9),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9806U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2368U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x3), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x0654U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x1),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x1),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xfb1cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06aaU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x1), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0070U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x7),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4269U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x10), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario268_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0010U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xffe0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0004U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x804cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x9),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0xb806U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9806U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x0654U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x1),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x1),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xfb1cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06aaU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x1), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0xb8b0U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0070U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x7),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0xc000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x001fU, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x3), RTX_BUF_CML_CTRL(0x7) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x011bU, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x3), TX_PI_BIASSET(0x3) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0xd0d0U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0010U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4269U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x10), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario269_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9806U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario270_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9806U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe206U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario271_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9806U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario272_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9806U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario273_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9806U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe206U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario274_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9806U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario275_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9806U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario276_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9806U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe206U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario277_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9806U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario278_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe062U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe062U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario279_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe062U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario280_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe062U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario281_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe062U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario282_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe062U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario283_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario284_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario285_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario286_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario287_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario288_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario289_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario290_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario291_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0013U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x9807U, 0xfc0fU}, /* TX_CLK25_DIV(0x13), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario292_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe062U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe062U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario293_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe062U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario294_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe062U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario295_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe062U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario296_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe062U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario297_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario298_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario299_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario300_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario301_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario302_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario303_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario304_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario305_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario306_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe062U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario307_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe062U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario308_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe062U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe062U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario309_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe062U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario310_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe062U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario311_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario312_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario313_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe047U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x00e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x0), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario314_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario315_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario316_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x02e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x2), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario317_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe047U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario318_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01c9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario319_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1007U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario320_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1006U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x005fU, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x3), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario321_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1006U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0059U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario322_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xaa00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xaa00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1006U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xaa00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x005fU, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x3), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8285U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x1), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario323_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1006U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x005fU, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x3), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario324_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0104U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1006U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x005fU, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x3), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0005U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x5) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario325_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1006U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0059U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe206U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario326_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1006U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0059U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario327_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1006U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2268U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x2), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x005fU, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x3), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario328_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1006U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0059U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe206U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario329_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1006U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0059U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario330_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe202U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1006U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x005fU, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x3), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario331_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0249U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c2U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x2) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1006U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0249U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0059U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe206U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a49U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x249) */
};

static const DrpFieldWriteArgs_t scenario332_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1006U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0059U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe202U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario333_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0002U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0100U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1006U, 0xfc0fU}, /* TX_CLK25_DIV(0x2), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0300U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x005fU, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x3),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x3), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0003U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x3) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0100U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x0), TX_PI_BIASSET(0x0) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x2020U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario334_ch_args[] =
{
    {0x0003U, 0x1ce1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x7), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01d9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf010U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x10) */
    {0x001dU, 0x6200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x18), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2800U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x1),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe04fU, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5078U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x0), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x1), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x0) */
    {0x0065U, 0xc400U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x31), DMONITOR_CFG0(0x0) */
    {0x0066U, 0xb1faU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x1), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x7), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0003U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3002U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1807U, 0xfc0fU}, /* TX_CLK25_DIV(0x3), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x7) */
    {0x007cU, 0x01e8U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x0), TXOUT_DIV(0x1), TXBUF_EN(0x1),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0008U, 0xff60U}, /* GEARBOX_MODE(0x0), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0051U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x0), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x1000U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe04fU, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b2U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x1), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario335_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0003U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000fU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1806U, 0xfc0fU}, /* TX_CLK25_DIV(0x3), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2168U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x1), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario336_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0259U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c1U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x1) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0003U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1806U, 0xfc0fU}, /* TX_CLK25_DIV(0x3), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0259U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a59U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x259) */
};

static const DrpFieldWriteArgs_t scenario337_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x01e9U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0xf800U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0xf800U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe218U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x313aU, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x2), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0003U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x3004U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1806U, 0xfc0fU}, /* TX_CLK25_DIV(0x3), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c6U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0xf800U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x3000U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x0000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4120U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x281cU, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe218U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0000U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0006U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x6) */
    {0x00f7U, 0x4040U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x1040U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0x4040U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x86c5U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x3), TXSWBST_BST(0x1), TXSWBST_EN(0x1),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0112U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x2), TX_PI_BIASSET(0x2) */
    {0x0101U, 0x0040U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0000U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0000U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0004U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0004U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0004U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0004U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0004U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0004U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0004U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x6060U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

static const DrpFieldWriteArgs_t scenario338_ch_args[] =
{
    {0x0003U, 0x1cc1U, 0xffffU}, /* RXBUFRESET_TIME(0x3), CFOK_PWRSVE_EN(0x1), EYE_SCAN_SWAP_EN(0x0),
                                  * RX_DATA_WIDTH(0x6), RXCDRFREQRESET_TIME(0x1) */
    {0x0010U, 0x0269U, 0xffffU}, /* RXCDR_CFG2 */
    {0x0011U, 0x0012U, 0xffffU}, /* RXCDR_CFG3 */
    {0x001cU, 0xf012U, 0xf87fU}, /* CHAN_BOND_SEQ_2_ENABLE(0xf), CHAN_BOND_SEQ_2_USE(0x0), CLK_COR_KEEP_IDLE(0x0),
                                  * CLK_COR_MIN_LAT(0x12) */
    {0x001dU, 0x5200U, 0xfffdU}, /* CLK_COR_MAX_LAT(0x14), CLK_COR_PRECEDENCE(0x1), CLK_COR_REPEAT_WAIT(0x0),
                                  * CLK_COR_SEQ_LEN(0x0), CHAN_BOND_KEEP_ALIGN(0x0) */
    {0x0027U, 0x2000U, 0xfbffU}, /* ALIGN_COMMA_WORD(0x1), ALIGN_COMMA_DOUBLE(0x0), SHOW_REALIGN_COMMA(0x0),
                                  * ALIGN_COMMA_ENABLE(0x0) */
    {0x003dU, 0xfff0U, 0xffffU}, /* RXDFE_GC_CFG2 */
    {0x0052U, 0x0002U, 0x001cU}, /* RX_DFE_AGC_CFG1 */
    {0x0053U, 0x6c00U, 0xffffU}, /* TXFE_CFG2 */
    {0x0054U, 0x6c00U, 0xffffU}, /* TXFE_CFG3 */
    {0x0057U, 0xe200U, 0xffffU}, /* TX_PROGDIV_CFG */
    {0x0062U, 0x801cU, 0xffffU}, /* RX_I2V_FILTER_EN(0x1), RX_SUM_DFETAPREP_EN(0x0), RX_SUM_VCM_OVWR(0x0),
                                  * RX_SUM_IREF_TUNE(0x0), EYESCAN_VP_RANGE(0x0), RX_SUM_VCMTUNE(0x3),
                                  * RX_SUM_VREF_TUNE(0x4) */
    {0x0063U, 0x00c0U, 0xffe7U}, /* CBCC_DATA_SOURCE_SEL(0x0), OOB_PWRUP(0x0), RXOOB_CFG(0x6), RXOUT_DIV(0x0) */
    {0x0064U, 0x5471U, 0xffffU}, /* RX_SIG_VALID_DLY(0xa), RXSLIDE_MODE(0x2), RXPRBS_ERR_LOOPBACK(0x0),
                                  * RXSLIDE_AUTO_WAIT(0x7), RXBUF_EN(0x0), RX_XCLK_SEL(0x0), RXGEARBOX_EN(0x1) */
    {0x0065U, 0x0000U, 0xffffU}, /* RXBUF_THRESH_OVFLW(0x0), DMONITOR_CFG0(0x0) */
    {0x0066U, 0x3136U, 0xffffU}, /* RXBUF_THRESH_OVRD(0x0), RXBUF_RESET_ON_COMMAALIGN(0x0),
                                  * RXBUF_RESET_ON_RATE_CHANGE(0x1), RXBUF_RESET_ON_CB_CHANGE(0x1),
                                  * RXBUF_THRESH_UNDFLW(0x4), RX_CLKMUX_EN(0x1), RX_DISPERR_SEQ_MATCH(0x1),
                                  * RX_WIDEMODE_CDR(0x1), RX_INT_DATAWIDTH(0x2) */
    {0x006dU, 0x0003U, 0x00f8U}, /* RX_CLK25_DIV */
    {0x006fU, 0x000eU, 0xffffU}, /* TXPHDLY_CFG1 */
    {0x0075U, 0x0102U, 0xffffU}, /* RXPI_CFG0 */
    {0x007aU, 0x1806U, 0xfc0fU}, /* TX_CLK25_DIV(0x3), TX_XCLK_SEL(0x0), TX_DATA_WIDTH(0x6) */
    {0x007cU, 0x2068U, 0x67ffU}, /* TX_MAINCURSOR_SEL(0x0), TXGEARBOX_EN(0x1), TXOUT_DIV(0x0), TXBUF_EN(0x0),
                                  * TXBUF_RESET_ON_RATE_CHANGE(0x1), TX_RXDETECT_REF(0x5), TXFIFO_ADDR_CFG(0x0),
                                  * TX_SW_MEAS(0x0) */
    {0x008cU, 0x06d0U, 0xfffcU}, /* ACJTAG_MODE(0x0), ACJTAG_DEBUG_MODE(0x0), ACJTAG_RESET(0x0),
                                  * RX_SUM_VCM_BIAS_TUNE_EN(0x1), RX_TUNE_AFE_OS(0x2), RX_DFE_KL_LPM_KL_CFG0(0x3),
                                  * RX_DFE_KL_LPM_KL_CFG1(0x2), RX_SUM_DEGEN_AVTT_OVERITE(0x0),
                                  * RX_SUM_PWR_SAVING(0x0), RX_EN_SUM_RCAL_B(0x0) */
    {0x0092U, 0xf81cU, 0xffffU}, /* ADAPT_CFG1 */
    {0x0099U, 0x0448U, 0xff60U}, /* GEARBOX_MODE(0x11), TXPI_SYNFREQ_PPM(0x1), TXPI_INVSTROBE_SEL(0x0),
                                  * TXPI_GRAY_SEL(0x0) */
    {0x009bU, 0x06baU, 0xffe0U}, /* RX_DFELPM_KLKH_AGC_STUP_EN(0x1), RX_DFELPM_CFG0(0xa), RX_DFELPM_CFG1(0x1),
                                  * RX_DFE_KL_LPM_KH_CFG0(0x3), RX_DFE_KL_LPM_KH_CFG1(0x2) */
    {0x009dU, 0x03c2U, 0xffffU}, /* TXFE_CFG0 */
    {0x00a1U, 0x6c00U, 0xffffU}, /* TXFE_CFG1 */
    {0x00a4U, 0x0269U, 0xffffU}, /* RXCDR_CFG2_GEN3 */
    {0x00a5U, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN3 */
    {0x00a7U, 0x0100U, 0xffffU}, /* TXPI_CFG0 */
    {0x00a8U, 0x1000U, 0xffffU}, /* TXPI_CFG1 */
    {0x00adU, 0x0055U, 0x7f00U}, /* PCIE_PLL_SEL_MODE_GEN4(0x2), PCIE_PLL_SEL_MODE_GEN3(0x2),
                                  * PCIE_PLL_SEL_MODE_GEN12(0x2), RATE_SW_USE_DRP(0x1) */
    {0x00b0U, 0x4101U, 0xffffU}, /* RXDFE_KH_CFG3 */
    {0x00b1U, 0x0200U, 0xffffU}, /* RXDFE_KH_CFG2 */
    {0x00c3U, 0x3500U, 0xffffU}, /* PCIE_BUFG_DIV_CTRL */
    {0x00c6U, 0xe200U, 0xffffU}, /* RX_PROGDIV_CFG */
    {0x00d0U, 0x0040U, 0x01ffU}, /* RX_RESLOAD_OVRD(0x0), RX_CTLE_PWR_SAVING(0x0), RX_DEGEN_CTRL(0x4),
                                  * RX_RESLOAD_CTRL(0x0) */
    {0x00d2U, 0x0054U, 0xffffU}, /* RXPI_CFG1 */
    {0x00d3U, 0x00b0U, 0x20ffU}, /* LPBK_EN_RCAL_B(0x0), LPBK_IND_CTRL2(0x5), LPBK_BIAS_CTRL(0x4),
                                  * RX_XMODE_SEL(0x0), ISCAN_CK_PH_SEL2(0x0) */
    {0x00ddU, 0x0004U, 0x001fU}, /* RTX_BUF_TERM_CTRL(0x0), RTX_BUF_CML_CTRL(0x4) */
    {0x00f7U, 0xc0c0U, 0xffffU}, /* CKCAL1_CFG_0 */
    {0x00f8U, 0x10c0U, 0xffffU}, /* CKCAL1_CFG_1 */
    {0x00f9U, 0xc0c0U, 0xffffU}, /* CKCAL2_CFG_0 */
    {0x00faU, 0x8085U, 0xe7cfU}, /* TXSWBST_MAG(0x4), TXDRV_FREQBAND(0x0), TXSWBST_BST(0x1), TXSWBST_EN(0x0),
                                  * RX_VREG_CTRL(0x2), RX_VREG_PDB(0x1) */
    {0x00fbU, 0x0109U, 0x03f6U}, /* LPBK_EXT_RCAL(0x8), PREIQ_FREQ_BST(0x1), TX_PI_BIASSET(0x1) */
    {0x0101U, 0x80c0U, 0xffffU}, /* CKCAL2_CFG_1 */
    {0x0103U, 0x0001U, 0xffffU}, /* RX_PROGDIV_RATE */
    {0x0105U, 0x0001U, 0xffffU}, /* TX_PROGDIV_RATE */
    {0x0108U, 0x0000U, 0xffffU}, /* RXCKCAL1_I_LOOP_RST_CFG */
    {0x0109U, 0x0000U, 0xffffU}, /* RXCKCAL1_Q_LOOP_RST_CFG */
    {0x010aU, 0x0000U, 0xffffU}, /* RXCKCAL1_IQ_LOOP_RST_CFG */
    {0x010bU, 0x0000U, 0xffffU}, /* RXCKCAL2_D_LOOP_RST_CFG */
    {0x010cU, 0x0000U, 0xffffU}, /* RXCKCAL2_X_LOOP_RST_CFG */
    {0x010dU, 0x0000U, 0xffffU}, /* RXCKCAL2_S_LOOP_RST_CFG */
    {0x010eU, 0x0000U, 0xffffU}, /* RXCKCAL2_DX_LOOP_RST_CFG */
    {0x0116U, 0x4040U, 0xffffU}, /* CH_HSPMUX */
    {0x011cU, 0x0012U, 0xffffU}, /* RXCDR_CFG3_GEN4 */
    {0x0135U, 0x4a69U, 0xffffU}  /* RXCDR_CFG3_GEN2(0x12), RXCDR_CFG2_GEN2(0x269) */
};

ADI_API adi_fpgagen6_ErrAction_e adi_fpgagen6_DrpQpllChannelCfgSet( adi_fpgagen6_Device_t* const        device,
                                                                    const uint32_t                      refClk_kHz,
                                                                    const uint32_t                      txLaneRate_kHz,
                                                                    const uint32_t                      rxLaneRate_kHz,
                                                                    const adi_fpgagen6_DrpInterface_e   drpInterface)
{
    adi_fpgagen6_ErrAction_e recoveryAction = ADI_FPGAGEN6_ERR_ACT_CHECK_PARAM;
    const DrpFieldWriteArgs_t *args = NULL;
    const DrpFieldWriteArgs_t *args_end = NULL;

    ADI_FPGAGEN6_NULL_DEVICE_PTR_RETURN(device);

    ADI_FUNCTION_ENTRY_LOG(&device->common, ADI_HAL_LOG_API_PRIV);

    if (drpInterface > ADI_FPGAGEN6_DRP_INTERFACE_CH7)
    {
        recoveryAction = ADI_FPGAGEN6_ERR_ACT_CHECK_PARAM;
        ADI_PARAM_ERROR_REPORT(&device->common,
                               recoveryAction,
                               drpInterface,
                               "Invalid Drp Interface (i.e. Choose Channel Not Quad)");
        return recoveryAction;
    }

    if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 12165120U) && (rxLaneRate_kHz == 24330240U))
    {
        args = scenario0_ch_args;
        args_end = args + sizeof(scenario0_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 24330240U) && (rxLaneRate_kHz == 12165120U))
    {
        args = scenario1_ch_args;
        args_end = args + sizeof(scenario1_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 24330240U) && (rxLaneRate_kHz == 24330240U))
    {
        args = scenario2_ch_args;
        args_end = args + sizeof(scenario2_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 12165120U) && (rxLaneRate_kHz == 12165120U))
    {
        args = scenario3_ch_args;
        args_end = args + sizeof(scenario3_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 12288000U) && (rxLaneRate_kHz == 12288000U))
    {
        args = scenario4_ch_args;
        args_end = args + sizeof(scenario4_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 12288000U) && (rxLaneRate_kHz == 3072000U))
    {
        args = scenario5_ch_args;
        args_end = args + sizeof(scenario5_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 12288000U) && (rxLaneRate_kHz == 6144000U))
    {
        args = scenario6_ch_args;
        args_end = args + sizeof(scenario6_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 3072000U) && (rxLaneRate_kHz == 12288000U))
    {
        args = scenario7_ch_args;
        args_end = args + sizeof(scenario7_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 3072000U) && (rxLaneRate_kHz == 3072000U))
    {
        args = scenario8_ch_args;
        args_end = args + sizeof(scenario8_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 3072000U) && (rxLaneRate_kHz == 6144000U))
    {
        args = scenario9_ch_args;
        args_end = args + sizeof(scenario9_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 6144000U) && (rxLaneRate_kHz == 12288000U))
    {
        args = scenario10_ch_args;
        args_end = args + sizeof(scenario10_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 6144000U) && (rxLaneRate_kHz == 3072000U))
    {
        args = scenario11_ch_args;
        args_end = args + sizeof(scenario11_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 6144000U) && (rxLaneRate_kHz == 6144000U))
    {
        args = scenario12_ch_args;
        args_end = args + sizeof(scenario12_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 14745600U) && (rxLaneRate_kHz == 14745600U))
    {
        args = scenario13_ch_args;
        args_end = args + sizeof(scenario13_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 14745600U) && (rxLaneRate_kHz == 3686400U))
    {
        args = scenario14_ch_args;
        args_end = args + sizeof(scenario14_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 14745600U) && (rxLaneRate_kHz == 7372800U))
    {
        args = scenario15_ch_args;
        args_end = args + sizeof(scenario15_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 3686400U) && (rxLaneRate_kHz == 14745600U))
    {
        args = scenario16_ch_args;
        args_end = args + sizeof(scenario16_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 3686400U) && (rxLaneRate_kHz == 3686400U))
    {
        args = scenario17_ch_args;
        args_end = args + sizeof(scenario17_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 3686400U) && (rxLaneRate_kHz == 7372800U))
    {
        args = scenario18_ch_args;
        args_end = args + sizeof(scenario18_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 7372800U) && (rxLaneRate_kHz == 14745600U))
    {
        args = scenario19_ch_args;
        args_end = args + sizeof(scenario19_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 7372800U) && (rxLaneRate_kHz == 3686400U))
    {
        args = scenario20_ch_args;
        args_end = args + sizeof(scenario20_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 7372800U) && (rxLaneRate_kHz == 7372800U))
    {
        args = scenario21_ch_args;
        args_end = args + sizeof(scenario21_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 16220160U) && (rxLaneRate_kHz == 32440320U))
    {
        args = scenario22_ch_args;
        args_end = args + sizeof(scenario22_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 32440320U) && (rxLaneRate_kHz == 16220160U))
    {
        args = scenario23_ch_args;
        args_end = args + sizeof(scenario23_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 32440320U) && (rxLaneRate_kHz == 32440320U))
    {
        args = scenario24_ch_args;
        args_end = args + sizeof(scenario24_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 32440320U) && (rxLaneRate_kHz == 4055040U))
    {
        args = scenario25_ch_args;
        args_end = args + sizeof(scenario25_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 32440320U) && (rxLaneRate_kHz == 8110080U))
    {
        args = scenario26_ch_args;
        args_end = args + sizeof(scenario26_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 4055040U) && (rxLaneRate_kHz == 32440320U))
    {
        args = scenario27_ch_args;
        args_end = args + sizeof(scenario27_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 8110080U) && (rxLaneRate_kHz == 32440320U))
    {
        args = scenario28_ch_args;
        args_end = args + sizeof(scenario28_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 16220160U) && (rxLaneRate_kHz == 16220160U))
    {
        args = scenario29_ch_args;
        args_end = args + sizeof(scenario29_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 16220160U) && (rxLaneRate_kHz == 4055040U))
    {
        args = scenario30_ch_args;
        args_end = args + sizeof(scenario30_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 16220160U) && (rxLaneRate_kHz == 8110080U))
    {
        args = scenario31_ch_args;
        args_end = args + sizeof(scenario31_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 4055040U) && (rxLaneRate_kHz == 16220160U))
    {
        args = scenario32_ch_args;
        args_end = args + sizeof(scenario32_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 4055040U) && (rxLaneRate_kHz == 4055040U))
    {
        args = scenario33_ch_args;
        args_end = args + sizeof(scenario33_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 4055040U) && (rxLaneRate_kHz == 8110080U))
    {
        args = scenario34_ch_args;
        args_end = args + sizeof(scenario34_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 8110080U) && (rxLaneRate_kHz == 16220160U))
    {
        args = scenario35_ch_args;
        args_end = args + sizeof(scenario35_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 8110080U) && (rxLaneRate_kHz == 4055040U))
    {
        args = scenario36_ch_args;
        args_end = args + sizeof(scenario36_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 8110080U) && (rxLaneRate_kHz == 8110080U))
    {
        args = scenario37_ch_args;
        args_end = args + sizeof(scenario37_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 19660800U) && (rxLaneRate_kHz == 19660800U))
    {
        args = scenario38_ch_args;
        args_end = args + sizeof(scenario38_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 19660800U) && (rxLaneRate_kHz == 4915200U))
    {
        args = scenario39_ch_args;
        args_end = args + sizeof(scenario39_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 19660800U) && (rxLaneRate_kHz == 9830400U))
    {
        args = scenario40_ch_args;
        args_end = args + sizeof(scenario40_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 4915200U) && (rxLaneRate_kHz == 19660800U))
    {
        args = scenario41_ch_args;
        args_end = args + sizeof(scenario41_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 9830400U) && (rxLaneRate_kHz == 19660800U))
    {
        args = scenario42_ch_args;
        args_end = args + sizeof(scenario42_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 2457600U) && (rxLaneRate_kHz == 2457600U))
    {
        args = scenario43_ch_args;
        args_end = args + sizeof(scenario43_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 2457600U) && (rxLaneRate_kHz == 4915200U))
    {
        args = scenario44_ch_args;
        args_end = args + sizeof(scenario44_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 2457600U) && (rxLaneRate_kHz == 9830400U))
    {
        args = scenario45_ch_args;
        args_end = args + sizeof(scenario45_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 4915200U) && (rxLaneRate_kHz == 2457600U))
    {
        args = scenario46_ch_args;
        args_end = args + sizeof(scenario46_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 4915200U) && (rxLaneRate_kHz == 4915200U))
    {
        args = scenario47_ch_args;
        args_end = args + sizeof(scenario47_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 4915200U) && (rxLaneRate_kHz == 9830400U))
    {
        args = scenario48_ch_args;
        args_end = args + sizeof(scenario48_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 9830400U) && (rxLaneRate_kHz == 2457600U))
    {
        args = scenario49_ch_args;
        args_end = args + sizeof(scenario49_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 9830400U) && (rxLaneRate_kHz == 4915200U))
    {
        args = scenario50_ch_args;
        args_end = args + sizeof(scenario50_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 122880U) && (txLaneRate_kHz == 9830400U) && (rxLaneRate_kHz == 9830400U))
    {
        args = scenario51_ch_args;
        args_end = args + sizeof(scenario51_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 10000000U) && (rxLaneRate_kHz == 20000000U))
    {
        args = scenario52_ch_args;
        args_end = args + sizeof(scenario52_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 20000000U) && (rxLaneRate_kHz == 10000000U))
    {
        args = scenario53_ch_args;
        args_end = args + sizeof(scenario53_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 20000000U) && (rxLaneRate_kHz == 20000000U))
    {
        args = scenario54_ch_args;
        args_end = args + sizeof(scenario54_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 20000000U) && (rxLaneRate_kHz == 5000000U))
    {
        args = scenario55_ch_args;
        args_end = args + sizeof(scenario55_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 5000000U) && (rxLaneRate_kHz == 20000000U))
    {
        args = scenario56_ch_args;
        args_end = args + sizeof(scenario56_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 10000000U) && (rxLaneRate_kHz == 10000000U))
    {
        args = scenario57_ch_args;
        args_end = args + sizeof(scenario57_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 10000000U) && (rxLaneRate_kHz == 2500000U))
    {
        args = scenario58_ch_args;
        args_end = args + sizeof(scenario58_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 10000000U) && (rxLaneRate_kHz == 5000000U))
    {
        args = scenario59_ch_args;
        args_end = args + sizeof(scenario59_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 2500000U) && (rxLaneRate_kHz == 10000000U))
    {
        args = scenario60_ch_args;
        args_end = args + sizeof(scenario60_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 2500000U) && (rxLaneRate_kHz == 2500000U))
    {
        args = scenario61_ch_args;
        args_end = args + sizeof(scenario61_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 2500000U) && (rxLaneRate_kHz == 5000000U))
    {
        args = scenario62_ch_args;
        args_end = args + sizeof(scenario62_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 5000000U) && (rxLaneRate_kHz == 10000000U))
    {
        args = scenario63_ch_args;
        args_end = args + sizeof(scenario63_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 5000000U) && (rxLaneRate_kHz == 2500000U))
    {
        args = scenario64_ch_args;
        args_end = args + sizeof(scenario64_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 5000000U) && (rxLaneRate_kHz == 5000000U))
    {
        args = scenario65_ch_args;
        args_end = args + sizeof(scenario65_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 16500000U) && (rxLaneRate_kHz == 16500000U))
    {
        args = scenario66_ch_args;
        args_end = args + sizeof(scenario66_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 16500000U) && (rxLaneRate_kHz == 4125000U))
    {
        args = scenario67_ch_args;
        args_end = args + sizeof(scenario67_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 16500000U) && (rxLaneRate_kHz == 8250000U))
    {
        args = scenario68_ch_args;
        args_end = args + sizeof(scenario68_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 4125000U) && (rxLaneRate_kHz == 16500000U))
    {
        args = scenario69_ch_args;
        args_end = args + sizeof(scenario69_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 8250000U) && (rxLaneRate_kHz == 16500000U))
    {
        args = scenario70_ch_args;
        args_end = args + sizeof(scenario70_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 2062500U) && (rxLaneRate_kHz == 2062500U))
    {
        args = scenario71_ch_args;
        args_end = args + sizeof(scenario71_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 2062500U) && (rxLaneRate_kHz == 4125000U))
    {
        args = scenario72_ch_args;
        args_end = args + sizeof(scenario72_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 2062500U) && (rxLaneRate_kHz == 8250000U))
    {
        args = scenario73_ch_args;
        args_end = args + sizeof(scenario73_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 4125000U) && (rxLaneRate_kHz == 2062500U))
    {
        args = scenario74_ch_args;
        args_end = args + sizeof(scenario74_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 4125000U) && (rxLaneRate_kHz == 4125000U))
    {
        args = scenario75_ch_args;
        args_end = args + sizeof(scenario75_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 4125000U) && (rxLaneRate_kHz == 8250000U))
    {
        args = scenario76_ch_args;
        args_end = args + sizeof(scenario76_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 8250000U) && (rxLaneRate_kHz == 2062500U))
    {
        args = scenario77_ch_args;
        args_end = args + sizeof(scenario77_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 8250000U) && (rxLaneRate_kHz == 4125000U))
    {
        args = scenario78_ch_args;
        args_end = args + sizeof(scenario78_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 125000U) && (txLaneRate_kHz == 8250000U) && (rxLaneRate_kHz == 8250000U))
    {
        args = scenario79_ch_args;
        args_end = args + sizeof(scenario79_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 153600U) && (txLaneRate_kHz == 10137600U) && (rxLaneRate_kHz == 20275200U))
    {
        args = scenario80_ch_args;
        args_end = args + sizeof(scenario80_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 153600U) && (txLaneRate_kHz == 20275200U) && (rxLaneRate_kHz == 10137600U))
    {
        args = scenario81_ch_args;
        args_end = args + sizeof(scenario81_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 153600U) && (txLaneRate_kHz == 20275200U) && (rxLaneRate_kHz == 20275200U))
    {
        args = scenario82_ch_args;
        args_end = args + sizeof(scenario82_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 153600U) && (txLaneRate_kHz == 10137600U) && (rxLaneRate_kHz == 10137600U))
    {
        args = scenario83_ch_args;
        args_end = args + sizeof(scenario83_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 153600U) && (txLaneRate_kHz == 12288000U) && (rxLaneRate_kHz == 12288000U))
    {
        args = scenario84_ch_args;
        args_end = args + sizeof(scenario84_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 153600U) && (txLaneRate_kHz == 12288000U) && (rxLaneRate_kHz == 3072000U))
    {
        args = scenario85_ch_args;
        args_end = args + sizeof(scenario85_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 153600U) && (txLaneRate_kHz == 12288000U) && (rxLaneRate_kHz == 6144000U))
    {
        args = scenario86_ch_args;
        args_end = args + sizeof(scenario86_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 153600U) && (txLaneRate_kHz == 3072000U) && (rxLaneRate_kHz == 12288000U))
    {
        args = scenario87_ch_args;
        args_end = args + sizeof(scenario87_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 153600U) && (txLaneRate_kHz == 3072000U) && (rxLaneRate_kHz == 3072000U))
    {
        args = scenario88_ch_args;
        args_end = args + sizeof(scenario88_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 153600U) && (txLaneRate_kHz == 3072000U) && (rxLaneRate_kHz == 6144000U))
    {
        args = scenario89_ch_args;
        args_end = args + sizeof(scenario89_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 153600U) && (txLaneRate_kHz == 6144000U) && (rxLaneRate_kHz == 12288000U))
    {
        args = scenario90_ch_args;
        args_end = args + sizeof(scenario90_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 153600U) && (txLaneRate_kHz == 6144000U) && (rxLaneRate_kHz == 3072000U))
    {
        args = scenario91_ch_args;
        args_end = args + sizeof(scenario91_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 153600U) && (txLaneRate_kHz == 6144000U) && (rxLaneRate_kHz == 6144000U))
    {
        args = scenario92_ch_args;
        args_end = args + sizeof(scenario92_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 179200U) && (txLaneRate_kHz == 11827200U) && (rxLaneRate_kHz == 11827200U))
    {
        args = scenario93_ch_args;
        args_end = args + sizeof(scenario93_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 179200U) && (txLaneRate_kHz == 7168000U) && (rxLaneRate_kHz == 7168000U))
    {
        args = scenario94_ch_args;
        args_end = args + sizeof(scenario94_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 179200U) && (txLaneRate_kHz == 8870400U) && (rxLaneRate_kHz == 8870400U))
    {
        args = scenario95_ch_args;
        args_end = args + sizeof(scenario95_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 184320U) && (txLaneRate_kHz == 12165120U) && (rxLaneRate_kHz == 24330240U))
    {
        args = scenario96_ch_args;
        args_end = args + sizeof(scenario96_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 184320U) && (txLaneRate_kHz == 24330240U) && (rxLaneRate_kHz == 12165120U))
    {
        args = scenario97_ch_args;
        args_end = args + sizeof(scenario97_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 184320U) && (txLaneRate_kHz == 24330240U) && (rxLaneRate_kHz == 24330240U))
    {
        args = scenario98_ch_args;
        args_end = args + sizeof(scenario98_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 184320U) && (txLaneRate_kHz == 12165120U) && (rxLaneRate_kHz == 12165120U))
    {
        args = scenario99_ch_args;
        args_end = args + sizeof(scenario99_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 184320U) && (txLaneRate_kHz == 14745600U) && (rxLaneRate_kHz == 14745600U))
    {
        args = scenario100_ch_args;
        args_end = args + sizeof(scenario100_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 184320U) && (txLaneRate_kHz == 14745600U) && (rxLaneRate_kHz == 3686400U))
    {
        args = scenario101_ch_args;
        args_end = args + sizeof(scenario101_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 184320U) && (txLaneRate_kHz == 14745600U) && (rxLaneRate_kHz == 7372800U))
    {
        args = scenario102_ch_args;
        args_end = args + sizeof(scenario102_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 184320U) && (txLaneRate_kHz == 3686400U) && (rxLaneRate_kHz == 14745600U))
    {
        args = scenario103_ch_args;
        args_end = args + sizeof(scenario103_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 184320U) && (txLaneRate_kHz == 3686400U) && (rxLaneRate_kHz == 3686400U))
    {
        args = scenario104_ch_args;
        args_end = args + sizeof(scenario104_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 184320U) && (txLaneRate_kHz == 3686400U) && (rxLaneRate_kHz == 7372800U))
    {
        args = scenario105_ch_args;
        args_end = args + sizeof(scenario105_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 184320U) && (txLaneRate_kHz == 7372800U) && (rxLaneRate_kHz == 14745600U))
    {
        args = scenario106_ch_args;
        args_end = args + sizeof(scenario106_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 184320U) && (txLaneRate_kHz == 7372800U) && (rxLaneRate_kHz == 3686400U))
    {
        args = scenario107_ch_args;
        args_end = args + sizeof(scenario107_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 184320U) && (txLaneRate_kHz == 7372800U) && (rxLaneRate_kHz == 7372800U))
    {
        args = scenario108_ch_args;
        args_end = args + sizeof(scenario108_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 184320U) && (txLaneRate_kHz == 16220160U) && (rxLaneRate_kHz == 32440320U))
    {
        args = scenario109_ch_args;
        args_end = args + sizeof(scenario109_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 184320U) && (txLaneRate_kHz == 32440320U) && (rxLaneRate_kHz == 16220160U))
    {
        args = scenario110_ch_args;
        args_end = args + sizeof(scenario110_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 184320U) && (txLaneRate_kHz == 32440320U) && (rxLaneRate_kHz == 32440320U))
    {
        args = scenario111_ch_args;
        args_end = args + sizeof(scenario111_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 184320U) && (txLaneRate_kHz == 32440320U) && (rxLaneRate_kHz == 4055040U))
    {
        args = scenario112_ch_args;
        args_end = args + sizeof(scenario112_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 184320U) && (txLaneRate_kHz == 32440320U) && (rxLaneRate_kHz == 8110080U))
    {
        args = scenario113_ch_args;
        args_end = args + sizeof(scenario113_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 184320U) && (txLaneRate_kHz == 4055040U) && (rxLaneRate_kHz == 32440320U))
    {
        args = scenario114_ch_args;
        args_end = args + sizeof(scenario114_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 184320U) && (txLaneRate_kHz == 8110080U) && (rxLaneRate_kHz == 32440320U))
    {
        args = scenario115_ch_args;
        args_end = args + sizeof(scenario115_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 184320U) && (txLaneRate_kHz == 16220160U) && (rxLaneRate_kHz == 16220160U))
    {
        args = scenario116_ch_args;
        args_end = args + sizeof(scenario116_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 184320U) && (txLaneRate_kHz == 4055040U) && (rxLaneRate_kHz == 4055040U))
    {
        args = scenario117_ch_args;
        args_end = args + sizeof(scenario117_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 184320U) && (txLaneRate_kHz == 8110080U) && (rxLaneRate_kHz == 8110080U))
    {
        args = scenario118_ch_args;
        args_end = args + sizeof(scenario118_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 24330240U) && (rxLaneRate_kHz == 24330240U))
    {
        args = scenario119_ch_args;
        args_end = args + sizeof(scenario119_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 12165120U) && (rxLaneRate_kHz == 12165120U))
    {
        args = scenario120_ch_args;
        args_end = args + sizeof(scenario120_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 12288000U) && (rxLaneRate_kHz == 12288000U))
    {
        args = scenario121_ch_args;
        args_end = args + sizeof(scenario121_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 12288000U) && (rxLaneRate_kHz == 3072000U))
    {
        args = scenario122_ch_args;
        args_end = args + sizeof(scenario122_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 12288000U) && (rxLaneRate_kHz == 6144000U))
    {
        args = scenario123_ch_args;
        args_end = args + sizeof(scenario123_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 3072000U) && (rxLaneRate_kHz == 12288000U))
    {
        args = scenario124_ch_args;
        args_end = args + sizeof(scenario124_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 3072000U) && (rxLaneRate_kHz == 3072000U))
    {
        args = scenario125_ch_args;
        args_end = args + sizeof(scenario125_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 3072000U) && (rxLaneRate_kHz == 6144000U))
    {
        args = scenario126_ch_args;
        args_end = args + sizeof(scenario126_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 6144000U) && (rxLaneRate_kHz == 12288000U))
    {
        args = scenario127_ch_args;
        args_end = args + sizeof(scenario127_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 6144000U) && (rxLaneRate_kHz == 3072000U))
    {
        args = scenario128_ch_args;
        args_end = args + sizeof(scenario128_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 6144000U) && (rxLaneRate_kHz == 6144000U))
    {
        args = scenario129_ch_args;
        args_end = args + sizeof(scenario129_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 14745600U) && (rxLaneRate_kHz == 14745600U))
    {
        args = scenario130_ch_args;
        args_end = args + sizeof(scenario130_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 14745600U) && (rxLaneRate_kHz == 3686400U))
    {
        args = scenario131_ch_args;
        args_end = args + sizeof(scenario131_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 14745600U) && (rxLaneRate_kHz == 7372800U))
    {
        args = scenario132_ch_args;
        args_end = args + sizeof(scenario132_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 3686400U) && (rxLaneRate_kHz == 14745600U))
    {
        args = scenario133_ch_args;
        args_end = args + sizeof(scenario133_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 3686400U) && (rxLaneRate_kHz == 3686400U))
    {
        args = scenario134_ch_args;
        args_end = args + sizeof(scenario134_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 3686400U) && (rxLaneRate_kHz == 7372800U))
    {
        args = scenario135_ch_args;
        args_end = args + sizeof(scenario135_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 7372800U) && (rxLaneRate_kHz == 14745600U))
    {
        args = scenario136_ch_args;
        args_end = args + sizeof(scenario136_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 7372800U) && (rxLaneRate_kHz == 3686400U))
    {
        args = scenario137_ch_args;
        args_end = args + sizeof(scenario137_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 7372800U) && (rxLaneRate_kHz == 7372800U))
    {
        args = scenario138_ch_args;
        args_end = args + sizeof(scenario138_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 16220160U) && (rxLaneRate_kHz == 32440320U))
    {
        args = scenario139_ch_args;
        args_end = args + sizeof(scenario139_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 32440320U) && (rxLaneRate_kHz == 16220160U))
    {
        args = scenario140_ch_args;
        args_end = args + sizeof(scenario140_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 32440320U) && (rxLaneRate_kHz == 32440320U))
    {
        args = scenario141_ch_args;
        args_end = args + sizeof(scenario141_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 32440320U) && (rxLaneRate_kHz == 4055040U))
    {
        args = scenario142_ch_args;
        args_end = args + sizeof(scenario142_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 32440320U) && (rxLaneRate_kHz == 8110080U))
    {
        args = scenario143_ch_args;
        args_end = args + sizeof(scenario143_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 4055040U) && (rxLaneRate_kHz == 32440320U))
    {
        args = scenario144_ch_args;
        args_end = args + sizeof(scenario144_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 8110080U) && (rxLaneRate_kHz == 32440320U))
    {
        args = scenario145_ch_args;
        args_end = args + sizeof(scenario145_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 16220160U) && (rxLaneRate_kHz == 16220160U))
    {
        args = scenario146_ch_args;
        args_end = args + sizeof(scenario146_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 16220160U) && (rxLaneRate_kHz == 4055040U))
    {
        args = scenario147_ch_args;
        args_end = args + sizeof(scenario147_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 16220160U) && (rxLaneRate_kHz == 8110080U))
    {
        args = scenario148_ch_args;
        args_end = args + sizeof(scenario148_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 4055040U) && (rxLaneRate_kHz == 16220160U))
    {
        args = scenario149_ch_args;
        args_end = args + sizeof(scenario149_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 4055040U) && (rxLaneRate_kHz == 4055040U))
    {
        args = scenario150_ch_args;
        args_end = args + sizeof(scenario150_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 4055040U) && (rxLaneRate_kHz == 8110080U))
    {
        args = scenario151_ch_args;
        args_end = args + sizeof(scenario151_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 8110080U) && (rxLaneRate_kHz == 16220160U))
    {
        args = scenario152_ch_args;
        args_end = args + sizeof(scenario152_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 8110080U) && (rxLaneRate_kHz == 4055040U))
    {
        args = scenario153_ch_args;
        args_end = args + sizeof(scenario153_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 8110080U) && (rxLaneRate_kHz == 8110080U))
    {
        args = scenario154_ch_args;
        args_end = args + sizeof(scenario154_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 19660800U) && (rxLaneRate_kHz == 19660800U))
    {
        args = scenario155_ch_args;
        args_end = args + sizeof(scenario155_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 19660800U) && (rxLaneRate_kHz == 4915200U))
    {
        args = scenario156_ch_args;
        args_end = args + sizeof(scenario156_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 19660800U) && (rxLaneRate_kHz == 9830400U))
    {
        args = scenario157_ch_args;
        args_end = args + sizeof(scenario157_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 4915200U) && (rxLaneRate_kHz == 19660800U))
    {
        args = scenario158_ch_args;
        args_end = args + sizeof(scenario158_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 9830400U) && (rxLaneRate_kHz == 19660800U))
    {
        args = scenario159_ch_args;
        args_end = args + sizeof(scenario159_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 2457600U) && (rxLaneRate_kHz == 2457600U))
    {
        args = scenario160_ch_args;
        args_end = args + sizeof(scenario160_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 2457600U) && (rxLaneRate_kHz == 4915200U))
    {
        args = scenario161_ch_args;
        args_end = args + sizeof(scenario161_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 2457600U) && (rxLaneRate_kHz == 9830400U))
    {
        args = scenario162_ch_args;
        args_end = args + sizeof(scenario162_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 4915200U) && (rxLaneRate_kHz == 2457600U))
    {
        args = scenario163_ch_args;
        args_end = args + sizeof(scenario163_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 4915200U) && (rxLaneRate_kHz == 4915200U))
    {
        args = scenario164_ch_args;
        args_end = args + sizeof(scenario164_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 4915200U) && (rxLaneRate_kHz == 9830400U))
    {
        args = scenario165_ch_args;
        args_end = args + sizeof(scenario165_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 9830400U) && (rxLaneRate_kHz == 2457600U))
    {
        args = scenario166_ch_args;
        args_end = args + sizeof(scenario166_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 9830400U) && (rxLaneRate_kHz == 4915200U))
    {
        args = scenario167_ch_args;
        args_end = args + sizeof(scenario167_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 245760U) && (txLaneRate_kHz == 9830400U) && (rxLaneRate_kHz == 9830400U))
    {
        args = scenario168_ch_args;
        args_end = args + sizeof(scenario168_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 10000000U) && (rxLaneRate_kHz == 20000000U))
    {
        args = scenario169_ch_args;
        args_end = args + sizeof(scenario169_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 20000000U) && (rxLaneRate_kHz == 10000000U))
    {
        args = scenario170_ch_args;
        args_end = args + sizeof(scenario170_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 20000000U) && (rxLaneRate_kHz == 20000000U))
    {
        args = scenario171_ch_args;
        args_end = args + sizeof(scenario171_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 20000000U) && (rxLaneRate_kHz == 5000000U))
    {
        args = scenario172_ch_args;
        args_end = args + sizeof(scenario172_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 5000000U) && (rxLaneRate_kHz == 20000000U))
    {
        args = scenario173_ch_args;
        args_end = args + sizeof(scenario173_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 10000000U) && (rxLaneRate_kHz == 10000000U))
    {
        args = scenario174_ch_args;
        args_end = args + sizeof(scenario174_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 10000000U) && (rxLaneRate_kHz == 2500000U))
    {
        args = scenario175_ch_args;
        args_end = args + sizeof(scenario175_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 10000000U) && (rxLaneRate_kHz == 5000000U))
    {
        args = scenario176_ch_args;
        args_end = args + sizeof(scenario176_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 2500000U) && (rxLaneRate_kHz == 10000000U))
    {
        args = scenario177_ch_args;
        args_end = args + sizeof(scenario177_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 2500000U) && (rxLaneRate_kHz == 2500000U))
    {
        args = scenario178_ch_args;
        args_end = args + sizeof(scenario178_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 2500000U) && (rxLaneRate_kHz == 5000000U))
    {
        args = scenario179_ch_args;
        args_end = args + sizeof(scenario179_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 5000000U) && (rxLaneRate_kHz == 10000000U))
    {
        args = scenario180_ch_args;
        args_end = args + sizeof(scenario180_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 5000000U) && (rxLaneRate_kHz == 2500000U))
    {
        args = scenario181_ch_args;
        args_end = args + sizeof(scenario181_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 5000000U) && (rxLaneRate_kHz == 5000000U))
    {
        args = scenario182_ch_args;
        args_end = args + sizeof(scenario182_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 16500000U) && (rxLaneRate_kHz == 16500000U))
    {
        args = scenario183_ch_args;
        args_end = args + sizeof(scenario183_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 16500000U) && (rxLaneRate_kHz == 4125000U))
    {
        args = scenario184_ch_args;
        args_end = args + sizeof(scenario184_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 16500000U) && (rxLaneRate_kHz == 8250000U))
    {
        args = scenario185_ch_args;
        args_end = args + sizeof(scenario185_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 4125000U) && (rxLaneRate_kHz == 16500000U))
    {
        args = scenario186_ch_args;
        args_end = args + sizeof(scenario186_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 8250000U) && (rxLaneRate_kHz == 16500000U))
    {
        args = scenario187_ch_args;
        args_end = args + sizeof(scenario187_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 2062500U) && (rxLaneRate_kHz == 2062500U))
    {
        args = scenario188_ch_args;
        args_end = args + sizeof(scenario188_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 2062500U) && (rxLaneRate_kHz == 4125000U))
    {
        args = scenario189_ch_args;
        args_end = args + sizeof(scenario189_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 2062500U) && (rxLaneRate_kHz == 8250000U))
    {
        args = scenario190_ch_args;
        args_end = args + sizeof(scenario190_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 4125000U) && (rxLaneRate_kHz == 2062500U))
    {
        args = scenario191_ch_args;
        args_end = args + sizeof(scenario191_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 4125000U) && (rxLaneRate_kHz == 4125000U))
    {
        args = scenario192_ch_args;
        args_end = args + sizeof(scenario192_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 4125000U) && (rxLaneRate_kHz == 8250000U))
    {
        args = scenario193_ch_args;
        args_end = args + sizeof(scenario193_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 8250000U) && (rxLaneRate_kHz == 2062500U))
    {
        args = scenario194_ch_args;
        args_end = args + sizeof(scenario194_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 8250000U) && (rxLaneRate_kHz == 4125000U))
    {
        args = scenario195_ch_args;
        args_end = args + sizeof(scenario195_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 250000U) && (txLaneRate_kHz == 8250000U) && (rxLaneRate_kHz == 8250000U))
    {
        args = scenario196_ch_args;
        args_end = args + sizeof(scenario196_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 307200U) && (txLaneRate_kHz == 10137600U) && (rxLaneRate_kHz == 20275200U))
    {
        args = scenario197_ch_args;
        args_end = args + sizeof(scenario197_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 307200U) && (txLaneRate_kHz == 20275200U) && (rxLaneRate_kHz == 10137600U))
    {
        args = scenario198_ch_args;
        args_end = args + sizeof(scenario198_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 307200U) && (txLaneRate_kHz == 20275200U) && (rxLaneRate_kHz == 20275200U))
    {
        args = scenario199_ch_args;
        args_end = args + sizeof(scenario199_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 307200U) && (txLaneRate_kHz == 10137600U) && (rxLaneRate_kHz == 10137600U))
    {
        args = scenario200_ch_args;
        args_end = args + sizeof(scenario200_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 307200U) && (txLaneRate_kHz == 12288000U) && (rxLaneRate_kHz == 12288000U))
    {
        args = scenario201_ch_args;
        args_end = args + sizeof(scenario201_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 307200U) && (txLaneRate_kHz == 12288000U) && (rxLaneRate_kHz == 3072000U))
    {
        args = scenario202_ch_args;
        args_end = args + sizeof(scenario202_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 307200U) && (txLaneRate_kHz == 12288000U) && (rxLaneRate_kHz == 6144000U))
    {
        args = scenario203_ch_args;
        args_end = args + sizeof(scenario203_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 307200U) && (txLaneRate_kHz == 3072000U) && (rxLaneRate_kHz == 12288000U))
    {
        args = scenario204_ch_args;
        args_end = args + sizeof(scenario204_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 307200U) && (txLaneRate_kHz == 3072000U) && (rxLaneRate_kHz == 3072000U))
    {
        args = scenario205_ch_args;
        args_end = args + sizeof(scenario205_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 307200U) && (txLaneRate_kHz == 3072000U) && (rxLaneRate_kHz == 6144000U))
    {
        args = scenario206_ch_args;
        args_end = args + sizeof(scenario206_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 307200U) && (txLaneRate_kHz == 6144000U) && (rxLaneRate_kHz == 12288000U))
    {
        args = scenario207_ch_args;
        args_end = args + sizeof(scenario207_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 307200U) && (txLaneRate_kHz == 6144000U) && (rxLaneRate_kHz == 3072000U))
    {
        args = scenario208_ch_args;
        args_end = args + sizeof(scenario208_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 307200U) && (txLaneRate_kHz == 6144000U) && (rxLaneRate_kHz == 6144000U))
    {
        args = scenario209_ch_args;
        args_end = args + sizeof(scenario209_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 358400U) && (txLaneRate_kHz == 7168000U) && (rxLaneRate_kHz == 7168000U))
    {
        args = scenario210_ch_args;
        args_end = args + sizeof(scenario210_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 368640U) && (txLaneRate_kHz == 12165120U) && (rxLaneRate_kHz == 24330240U))
    {
        args = scenario211_ch_args;
        args_end = args + sizeof(scenario211_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 368640U) && (txLaneRate_kHz == 24330240U) && (rxLaneRate_kHz == 12165120U))
    {
        args = scenario212_ch_args;
        args_end = args + sizeof(scenario212_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 368640U) && (txLaneRate_kHz == 24330240U) && (rxLaneRate_kHz == 24330240U))
    {
        args = scenario213_ch_args;
        args_end = args + sizeof(scenario213_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 368640U) && (txLaneRate_kHz == 12165120U) && (rxLaneRate_kHz == 12165120U))
    {
        args = scenario214_ch_args;
        args_end = args + sizeof(scenario214_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 368640U) && (txLaneRate_kHz == 14745600U) && (rxLaneRate_kHz == 14745600U))
    {
        args = scenario215_ch_args;
        args_end = args + sizeof(scenario215_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 368640U) && (txLaneRate_kHz == 14745600U) && (rxLaneRate_kHz == 3686400U))
    {
        args = scenario216_ch_args;
        args_end = args + sizeof(scenario216_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 368640U) && (txLaneRate_kHz == 14745600U) && (rxLaneRate_kHz == 7372800U))
    {
        args = scenario217_ch_args;
        args_end = args + sizeof(scenario217_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 368640U) && (txLaneRate_kHz == 3686400U) && (rxLaneRate_kHz == 14745600U))
    {
        args = scenario218_ch_args;
        args_end = args + sizeof(scenario218_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 368640U) && (txLaneRate_kHz == 3686400U) && (rxLaneRate_kHz == 3686400U))
    {
        args = scenario219_ch_args;
        args_end = args + sizeof(scenario219_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 368640U) && (txLaneRate_kHz == 3686400U) && (rxLaneRate_kHz == 7372800U))
    {
        args = scenario220_ch_args;
        args_end = args + sizeof(scenario220_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 368640U) && (txLaneRate_kHz == 7372800U) && (rxLaneRate_kHz == 14745600U))
    {
        args = scenario221_ch_args;
        args_end = args + sizeof(scenario221_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 368640U) && (txLaneRate_kHz == 7372800U) && (rxLaneRate_kHz == 3686400U))
    {
        args = scenario222_ch_args;
        args_end = args + sizeof(scenario222_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 368640U) && (txLaneRate_kHz == 7372800U) && (rxLaneRate_kHz == 7372800U))
    {
        args = scenario223_ch_args;
        args_end = args + sizeof(scenario223_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 368640U) && (txLaneRate_kHz == 16220160U) && (rxLaneRate_kHz == 32440320U))
    {
        args = scenario224_ch_args;
        args_end = args + sizeof(scenario224_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 368640U) && (txLaneRate_kHz == 32440320U) && (rxLaneRate_kHz == 16220160U))
    {
        args = scenario225_ch_args;
        args_end = args + sizeof(scenario225_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 368640U) && (txLaneRate_kHz == 32440320U) && (rxLaneRate_kHz == 32440320U))
    {
        args = scenario226_ch_args;
        args_end = args + sizeof(scenario226_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 368640U) && (txLaneRate_kHz == 32440320U) && (rxLaneRate_kHz == 4055040U))
    {
        args = scenario227_ch_args;
        args_end = args + sizeof(scenario227_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 368640U) && (txLaneRate_kHz == 32440320U) && (rxLaneRate_kHz == 8110080U))
    {
        args = scenario228_ch_args;
        args_end = args + sizeof(scenario228_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 368640U) && (txLaneRate_kHz == 4055040U) && (rxLaneRate_kHz == 32440320U))
    {
        args = scenario229_ch_args;
        args_end = args + sizeof(scenario229_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 368640U) && (txLaneRate_kHz == 8110080U) && (rxLaneRate_kHz == 32440320U))
    {
        args = scenario230_ch_args;
        args_end = args + sizeof(scenario230_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 368640U) && (txLaneRate_kHz == 16220160U) && (rxLaneRate_kHz == 16220160U))
    {
        args = scenario231_ch_args;
        args_end = args + sizeof(scenario231_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 368640U) && (txLaneRate_kHz == 16220160U) && (rxLaneRate_kHz == 8110080U))
    {
        args = scenario232_ch_args;
        args_end = args + sizeof(scenario232_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 368640U) && (txLaneRate_kHz == 4055040U) && (rxLaneRate_kHz == 4055040U))
    {
        args = scenario233_ch_args;
        args_end = args + sizeof(scenario233_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 368640U) && (txLaneRate_kHz == 8110080U) && (rxLaneRate_kHz == 8110080U))
    {
        args = scenario234_ch_args;
        args_end = args + sizeof(scenario234_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 12165120U) && (rxLaneRate_kHz == 24330240U))
    {
        args = scenario235_ch_args;
        args_end = args + sizeof(scenario235_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 24330240U) && (rxLaneRate_kHz == 12165120U))
    {
        args = scenario236_ch_args;
        args_end = args + sizeof(scenario236_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 24330240U) && (rxLaneRate_kHz == 24330240U))
    {
        args = scenario237_ch_args;
        args_end = args + sizeof(scenario237_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 24330240U) && (rxLaneRate_kHz == 6082560U))
    {
        args = scenario238_ch_args;
        args_end = args + sizeof(scenario238_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 6082560U) && (rxLaneRate_kHz == 24330240U))
    {
        args = scenario239_ch_args;
        args_end = args + sizeof(scenario239_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 12165120U) && (rxLaneRate_kHz == 12165120U))
    {
        args = scenario240_ch_args;
        args_end = args + sizeof(scenario240_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 12165120U) && (rxLaneRate_kHz == 6082560U))
    {
        args = scenario241_ch_args;
        args_end = args + sizeof(scenario241_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 6082560U) && (rxLaneRate_kHz == 12165120U))
    {
        args = scenario242_ch_args;
        args_end = args + sizeof(scenario242_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 6082560U) && (rxLaneRate_kHz == 6082560U))
    {
        args = scenario243_ch_args;
        args_end = args + sizeof(scenario243_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 12288000U) && (rxLaneRate_kHz == 12288000U))
    {
        args = scenario244_ch_args;
        args_end = args + sizeof(scenario244_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 12288000U) && (rxLaneRate_kHz == 3072000U))
    {
        args = scenario245_ch_args;
        args_end = args + sizeof(scenario245_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 12288000U) && (rxLaneRate_kHz == 6144000U))
    {
        args = scenario246_ch_args;
        args_end = args + sizeof(scenario246_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 3072000U) && (rxLaneRate_kHz == 12288000U))
    {
        args = scenario247_ch_args;
        args_end = args + sizeof(scenario247_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 3072000U) && (rxLaneRate_kHz == 3072000U))
    {
        args = scenario248_ch_args;
        args_end = args + sizeof(scenario248_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 3072000U) && (rxLaneRate_kHz == 6144000U))
    {
        args = scenario249_ch_args;
        args_end = args + sizeof(scenario249_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 6144000U) && (rxLaneRate_kHz == 12288000U))
    {
        args = scenario250_ch_args;
        args_end = args + sizeof(scenario250_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 6144000U) && (rxLaneRate_kHz == 3072000U))
    {
        args = scenario251_ch_args;
        args_end = args + sizeof(scenario251_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 6144000U) && (rxLaneRate_kHz == 6144000U))
    {
        args = scenario252_ch_args;
        args_end = args + sizeof(scenario252_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 14745600U) && (rxLaneRate_kHz == 14745600U))
    {
        args = scenario253_ch_args;
        args_end = args + sizeof(scenario253_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 14745600U) && (rxLaneRate_kHz == 3686400U))
    {
        args = scenario254_ch_args;
        args_end = args + sizeof(scenario254_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 14745600U) && (rxLaneRate_kHz == 7372800U))
    {
        args = scenario255_ch_args;
        args_end = args + sizeof(scenario255_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 3686400U) && (rxLaneRate_kHz == 14745600U))
    {
        args = scenario256_ch_args;
        args_end = args + sizeof(scenario256_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 3686400U) && (rxLaneRate_kHz == 3686400U))
    {
        args = scenario257_ch_args;
        args_end = args + sizeof(scenario257_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 3686400U) && (rxLaneRate_kHz == 7372800U))
    {
        args = scenario258_ch_args;
        args_end = args + sizeof(scenario258_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 7372800U) && (rxLaneRate_kHz == 14745600U))
    {
        args = scenario259_ch_args;
        args_end = args + sizeof(scenario259_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 7372800U) && (rxLaneRate_kHz == 3686400U))
    {
        args = scenario260_ch_args;
        args_end = args + sizeof(scenario260_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 7372800U) && (rxLaneRate_kHz == 7372800U))
    {
        args = scenario261_ch_args;
        args_end = args + sizeof(scenario261_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 16220160U) && (rxLaneRate_kHz == 32440320U))
    {
        args = scenario262_ch_args;
        args_end = args + sizeof(scenario262_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 32440320U) && (rxLaneRate_kHz == 16220160U))
    {
        args = scenario263_ch_args;
        args_end = args + sizeof(scenario263_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 32440320U) && (rxLaneRate_kHz == 32440320U))
    {
        args = scenario264_ch_args;
        args_end = args + sizeof(scenario264_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 32440320U) && (rxLaneRate_kHz == 4055040U))
    {
        args = scenario265_ch_args;
        args_end = args + sizeof(scenario265_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 32440320U) && (rxLaneRate_kHz == 8110080U))
    {
        args = scenario266_ch_args;
        args_end = args + sizeof(scenario266_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 4055040U) && (rxLaneRate_kHz == 32440320U))
    {
        args = scenario267_ch_args;
        args_end = args + sizeof(scenario267_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 8110080U) && (rxLaneRate_kHz == 32440320U))
    {
        args = scenario268_ch_args;
        args_end = args + sizeof(scenario268_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 16220160U) && (rxLaneRate_kHz == 16220160U))
    {
        args = scenario269_ch_args;
        args_end = args + sizeof(scenario269_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 16220160U) && (rxLaneRate_kHz == 4055040U))
    {
        args = scenario270_ch_args;
        args_end = args + sizeof(scenario270_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 16220160U) && (rxLaneRate_kHz == 8110080U))
    {
        args = scenario271_ch_args;
        args_end = args + sizeof(scenario271_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 4055040U) && (rxLaneRate_kHz == 16220160U))
    {
        args = scenario272_ch_args;
        args_end = args + sizeof(scenario272_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 4055040U) && (rxLaneRate_kHz == 4055040U))
    {
        args = scenario273_ch_args;
        args_end = args + sizeof(scenario273_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 4055040U) && (rxLaneRate_kHz == 8110080U))
    {
        args = scenario274_ch_args;
        args_end = args + sizeof(scenario274_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 8110080U) && (rxLaneRate_kHz == 16220160U))
    {
        args = scenario275_ch_args;
        args_end = args + sizeof(scenario275_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 8110080U) && (rxLaneRate_kHz == 4055040U))
    {
        args = scenario276_ch_args;
        args_end = args + sizeof(scenario276_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 8110080U) && (rxLaneRate_kHz == 8110080U))
    {
        args = scenario277_ch_args;
        args_end = args + sizeof(scenario277_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 19660800U) && (rxLaneRate_kHz == 19660800U))
    {
        args = scenario278_ch_args;
        args_end = args + sizeof(scenario278_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 19660800U) && (rxLaneRate_kHz == 4915200U))
    {
        args = scenario279_ch_args;
        args_end = args + sizeof(scenario279_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 19660800U) && (rxLaneRate_kHz == 9830400U))
    {
        args = scenario280_ch_args;
        args_end = args + sizeof(scenario280_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 4915200U) && (rxLaneRate_kHz == 19660800U))
    {
        args = scenario281_ch_args;
        args_end = args + sizeof(scenario281_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 9830400U) && (rxLaneRate_kHz == 19660800U))
    {
        args = scenario282_ch_args;
        args_end = args + sizeof(scenario282_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 2457600U) && (rxLaneRate_kHz == 2457600U))
    {
        args = scenario283_ch_args;
        args_end = args + sizeof(scenario283_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 2457600U) && (rxLaneRate_kHz == 4915200U))
    {
        args = scenario284_ch_args;
        args_end = args + sizeof(scenario284_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 2457600U) && (rxLaneRate_kHz == 9830400U))
    {
        args = scenario285_ch_args;
        args_end = args + sizeof(scenario285_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 4915200U) && (rxLaneRate_kHz == 2457600U))
    {
        args = scenario286_ch_args;
        args_end = args + sizeof(scenario286_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 4915200U) && (rxLaneRate_kHz == 4915200U))
    {
        args = scenario287_ch_args;
        args_end = args + sizeof(scenario287_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 4915200U) && (rxLaneRate_kHz == 9830400U))
    {
        args = scenario288_ch_args;
        args_end = args + sizeof(scenario288_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 9830400U) && (rxLaneRate_kHz == 2457600U))
    {
        args = scenario289_ch_args;
        args_end = args + sizeof(scenario289_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 9830400U) && (rxLaneRate_kHz == 4915200U))
    {
        args = scenario290_ch_args;
        args_end = args + sizeof(scenario290_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 491520U) && (txLaneRate_kHz == 9830400U) && (rxLaneRate_kHz == 9830400U))
    {
        args = scenario291_ch_args;
        args_end = args + sizeof(scenario291_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 61440U) && (txLaneRate_kHz == 19660800U) && (rxLaneRate_kHz == 19660800U))
    {
        args = scenario292_ch_args;
        args_end = args + sizeof(scenario292_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 61440U) && (txLaneRate_kHz == 19660800U) && (rxLaneRate_kHz == 4915200U))
    {
        args = scenario293_ch_args;
        args_end = args + sizeof(scenario293_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 61440U) && (txLaneRate_kHz == 19660800U) && (rxLaneRate_kHz == 9830400U))
    {
        args = scenario294_ch_args;
        args_end = args + sizeof(scenario294_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 61440U) && (txLaneRate_kHz == 4915200U) && (rxLaneRate_kHz == 19660800U))
    {
        args = scenario295_ch_args;
        args_end = args + sizeof(scenario295_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 61440U) && (txLaneRate_kHz == 9830400U) && (rxLaneRate_kHz == 19660800U))
    {
        args = scenario296_ch_args;
        args_end = args + sizeof(scenario296_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 61440U) && (txLaneRate_kHz == 2457600U) && (rxLaneRate_kHz == 2457600U))
    {
        args = scenario297_ch_args;
        args_end = args + sizeof(scenario297_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 61440U) && (txLaneRate_kHz == 2457600U) && (rxLaneRate_kHz == 4915200U))
    {
        args = scenario298_ch_args;
        args_end = args + sizeof(scenario298_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 61440U) && (txLaneRate_kHz == 2457600U) && (rxLaneRate_kHz == 9830400U))
    {
        args = scenario299_ch_args;
        args_end = args + sizeof(scenario299_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 61440U) && (txLaneRate_kHz == 4915200U) && (rxLaneRate_kHz == 2457600U))
    {
        args = scenario300_ch_args;
        args_end = args + sizeof(scenario300_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 61440U) && (txLaneRate_kHz == 4915200U) && (rxLaneRate_kHz == 4915200U))
    {
        args = scenario301_ch_args;
        args_end = args + sizeof(scenario301_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 61440U) && (txLaneRate_kHz == 4915200U) && (rxLaneRate_kHz == 9830400U))
    {
        args = scenario302_ch_args;
        args_end = args + sizeof(scenario302_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 61440U) && (txLaneRate_kHz == 9830400U) && (rxLaneRate_kHz == 2457600U))
    {
        args = scenario303_ch_args;
        args_end = args + sizeof(scenario303_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 61440U) && (txLaneRate_kHz == 9830400U) && (rxLaneRate_kHz == 4915200U))
    {
        args = scenario304_ch_args;
        args_end = args + sizeof(scenario304_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 61440U) && (txLaneRate_kHz == 9830400U) && (rxLaneRate_kHz == 9830400U))
    {
        args = scenario305_ch_args;
        args_end = args + sizeof(scenario305_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 10000000U) && (rxLaneRate_kHz == 20000000U))
    {
        args = scenario306_ch_args;
        args_end = args + sizeof(scenario306_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 20000000U) && (rxLaneRate_kHz == 10000000U))
    {
        args = scenario307_ch_args;
        args_end = args + sizeof(scenario307_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 20000000U) && (rxLaneRate_kHz == 20000000U))
    {
        args = scenario308_ch_args;
        args_end = args + sizeof(scenario308_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 20000000U) && (rxLaneRate_kHz == 5000000U))
    {
        args = scenario309_ch_args;
        args_end = args + sizeof(scenario309_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 5000000U) && (rxLaneRate_kHz == 20000000U))
    {
        args = scenario310_ch_args;
        args_end = args + sizeof(scenario310_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 10000000U) && (rxLaneRate_kHz == 10000000U))
    {
        args = scenario311_ch_args;
        args_end = args + sizeof(scenario311_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 10000000U) && (rxLaneRate_kHz == 2500000U))
    {
        args = scenario312_ch_args;
        args_end = args + sizeof(scenario312_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 10000000U) && (rxLaneRate_kHz == 5000000U))
    {
        args = scenario313_ch_args;
        args_end = args + sizeof(scenario313_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 2500000U) && (rxLaneRate_kHz == 10000000U))
    {
        args = scenario314_ch_args;
        args_end = args + sizeof(scenario314_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 2500000U) && (rxLaneRate_kHz == 2500000U))
    {
        args = scenario315_ch_args;
        args_end = args + sizeof(scenario315_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 2500000U) && (rxLaneRate_kHz == 5000000U))
    {
        args = scenario316_ch_args;
        args_end = args + sizeof(scenario316_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 5000000U) && (rxLaneRate_kHz == 10000000U))
    {
        args = scenario317_ch_args;
        args_end = args + sizeof(scenario317_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 5000000U) && (rxLaneRate_kHz == 2500000U))
    {
        args = scenario318_ch_args;
        args_end = args + sizeof(scenario318_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 5000000U) && (rxLaneRate_kHz == 5000000U))
    {
        args = scenario319_ch_args;
        args_end = args + sizeof(scenario319_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 16500000U) && (rxLaneRate_kHz == 16500000U))
    {
        args = scenario320_ch_args;
        args_end = args + sizeof(scenario320_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 16500000U) && (rxLaneRate_kHz == 4125000U))
    {
        args = scenario321_ch_args;
        args_end = args + sizeof(scenario321_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 16500000U) && (rxLaneRate_kHz == 8250000U))
    {
        args = scenario322_ch_args;
        args_end = args + sizeof(scenario322_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 4125000U) && (rxLaneRate_kHz == 16500000U))
    {
        args = scenario323_ch_args;
        args_end = args + sizeof(scenario323_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 8250000U) && (rxLaneRate_kHz == 16500000U))
    {
        args = scenario324_ch_args;
        args_end = args + sizeof(scenario324_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 2062500U) && (rxLaneRate_kHz == 2062500U))
    {
        args = scenario325_ch_args;
        args_end = args + sizeof(scenario325_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 2062500U) && (rxLaneRate_kHz == 4125000U))
    {
        args = scenario326_ch_args;
        args_end = args + sizeof(scenario326_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 2062500U) && (rxLaneRate_kHz == 8250000U))
    {
        args = scenario327_ch_args;
        args_end = args + sizeof(scenario327_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 4125000U) && (rxLaneRate_kHz == 2062500U))
    {
        args = scenario328_ch_args;
        args_end = args + sizeof(scenario328_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 4125000U) && (rxLaneRate_kHz == 4125000U))
    {
        args = scenario329_ch_args;
        args_end = args + sizeof(scenario329_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 4125000U) && (rxLaneRate_kHz == 8250000U))
    {
        args = scenario330_ch_args;
        args_end = args + sizeof(scenario330_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 8250000U) && (rxLaneRate_kHz == 2062500U))
    {
        args = scenario331_ch_args;
        args_end = args + sizeof(scenario331_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 8250000U) && (rxLaneRate_kHz == 4125000U))
    {
        args = scenario332_ch_args;
        args_end = args + sizeof(scenario332_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 62500U) && (txLaneRate_kHz == 8250000U) && (rxLaneRate_kHz == 8250000U))
    {
        args = scenario333_ch_args;
        args_end = args + sizeof(scenario333_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 89600U) && (txLaneRate_kHz == 7168000U) && (rxLaneRate_kHz == 7168000U))
    {
        args = scenario334_ch_args;
        args_end = args + sizeof(scenario334_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 92160U) && (txLaneRate_kHz == 12165120U) && (rxLaneRate_kHz == 24330240U))
    {
        args = scenario335_ch_args;
        args_end = args + sizeof(scenario335_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 92160U) && (txLaneRate_kHz == 24330240U) && (rxLaneRate_kHz == 12165120U))
    {
        args = scenario336_ch_args;
        args_end = args + sizeof(scenario336_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 92160U) && (txLaneRate_kHz == 24330240U) && (rxLaneRate_kHz == 24330240U))
    {
        args = scenario337_ch_args;
        args_end = args + sizeof(scenario337_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else if ((refClk_kHz == 92160U) && (txLaneRate_kHz == 12165120U) && (rxLaneRate_kHz == 12165120U))
    {
        args = scenario338_ch_args;
        args_end = args + sizeof(scenario338_ch_args) / sizeof(DrpFieldWriteArgs_t);
    }
    else
    {
        return recoveryAction;
    }

    while (args < args_end)
    {
        recoveryAction =  adi_fpgagen6_DrpFieldWrite(device, args->addr, drpInterface, args->wrWord, args->wrMask);
        if (recoveryAction != ADI_FPGAGEN6_ERR_ACT_NONE)
        {
            ADI_FPGAGEN6_ERROR_INFO_GET_REPORT_RETURN(ADI_FPGAGEN6_ERRSRC_GEN,
                                                      ADI_FPGAGEN6_ERRCODE_CORE_DRP_FIELD_WRITE,
                                                      args->addr,
                                                      recoveryAction);
        }
        args++;
    }

#ifdef ADI_FPGAGEN6_DRP_QPLL_CH_WR_COMMON_TABLE
    args = scenario_common_ch_args;
    args_end = args + sizeof(scenario_common_ch_args) / sizeof(DrpFieldWriteArgs_t);

    while (args < args_end)
    {
        recoveryAction =  adi_fpgagen6_DrpFieldWrite(device, args->addr, drpInterface, args->wrWord, args->wrMask);
        if (recoveryAction != ADI_FPGAGEN6_ERR_ACT_NONE)
        {
            ADI_FPGAGEN6_ERROR_INFO_GET_REPORT_RETURN(ADI_FPGAGEN6_ERRSRC_GEN,
                                                      ADI_FPGAGEN6_ERRCODE_CORE_DRP_FIELD_WRITE,
                                                      args->addr,
                                                      recoveryAction);
        }
        args++;
    }
#endif /* ADI_FPGAGEN6_DRP_QPLL_CH_WR_COMMON_TABLE */

    return recoveryAction;
}
