#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar 24 10:43:48 2020
# Process ID: 4133
# Current directory: /home/cyx/Desktop/Ex2-Computer-Principles
# Command line: vivado
# Log file: /home/cyx/Desktop/Ex2-Computer-Principles/vivado.log
# Journal file: /home/cyx/Desktop/Ex2-Computer-Principles/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/cyx/Desktop/Ex2-Computer-Principles/EDA2_TOP/EDA2_TOP.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cyx/Desktop/Ex2-Computer-Principles/CYX_IP_CATALOG'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 6441.121 ; gain = 88.633 ; free physical = 310 ; free virtual = 4006
update_compile_order -fileset sources_1
set_property top CYX_ALU_HW [current_fileset]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/cyx/Desktop/Ex2-Computer-Principles/EDA2_TOP/EDA2_TOP.srcs/sim_1/new/CYX_HW_tb.v w ]
add_files -fileset sim_1 /home/cyx/Desktop/Ex2-Computer-Principles/EDA2_TOP/EDA2_TOP.srcs/sim_1/new/CYX_HW_tb.v
update_compile_order -fileset sim_1
set_property top CYX_HW_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 24 17:12:59 2020...
