# TCL File Generated by Component Editor 18.1
# Mon Feb 14 09:05:24 CET 2022
# DO NOT MODIFY


# 
# riscv_mk1 "riscv_mk1" v1.0
#  2022.02.14.09:05:24
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module riscv_mk1
# 
set_module_property DESCRIPTION ""
set_module_property NAME riscv_mk1
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "Processors and Peripherals/Embedded Processors"
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME riscv_mk1
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL riscv_mk1
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file riscv_mk1.vhd VHDL PATH ../../hdl/rtl/core/riscv_mk1.vhd TOP_LEVEL_FILE
add_fileset_file alu.vhd VHDL PATH ../../hdl/rtl/core/alu.vhd
add_fileset_file branch_logic.vhd VHDL PATH ../../hdl/rtl/core/branch_logic.vhd
add_fileset_file control_unit.vhd VHDL PATH ../../hdl/rtl/core/control_unit.vhd
add_fileset_file decoder.vhd VHDL PATH ../../hdl/rtl/core/decoder.vhd
add_fileset_file dmem_interface.vhd VHDL PATH ../../hdl/rtl/core/dmem_interface.vhd
add_fileset_file imem_interface.vhd VHDL PATH ../../hdl/rtl/core/imem_interface.vhd
add_fileset_file program_counter.vhd VHDL PATH ../../hdl/rtl/core/program_counter.vhd
add_fileset_file registers.vhd VHDL PATH ../../hdl/rtl/core/registers.vhd


# 
# parameters
# 


# 
# display items
# 


# 
# connection point avalon_master
# 
add_interface avalon_master avalon start
set_interface_property avalon_master addressUnits WORDS
set_interface_property avalon_master associatedClock clock
set_interface_property avalon_master associatedReset reset
set_interface_property avalon_master bitsPerSymbol 8
set_interface_property avalon_master burstOnBurstBoundariesOnly false
set_interface_property avalon_master burstcountUnits WORDS
set_interface_property avalon_master doStreamReads false
set_interface_property avalon_master doStreamWrites false
set_interface_property avalon_master holdTime 0
set_interface_property avalon_master linewrapBursts false
set_interface_property avalon_master maximumPendingReadTransactions 0
set_interface_property avalon_master maximumPendingWriteTransactions 0
set_interface_property avalon_master readLatency 0
set_interface_property avalon_master readWaitTime 1
set_interface_property avalon_master setupTime 0
set_interface_property avalon_master timingUnits Cycles
set_interface_property avalon_master writeWaitTime 0
set_interface_property avalon_master ENABLED true
set_interface_property avalon_master EXPORT_OF ""
set_interface_property avalon_master PORT_NAME_MAP ""
set_interface_property avalon_master CMSIS_SVD_VARIABLES ""
set_interface_property avalon_master SVD_ADDRESS_GROUP ""

add_interface_port avalon_master o_av_addr address Output 30
add_interface_port avalon_master o_av_byteenable byteenable Output 4
add_interface_port avalon_master o_av_read read Output 1
add_interface_port avalon_master o_av_write write Output 1
add_interface_port avalon_master i_av_waitrequest waitrequest Input 1
add_interface_port avalon_master o_av_writedata writedata Output 32
add_interface_port avalon_master i_av_readdata readdata Input 32


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock i_clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset i_rst reset Input 1


# 
# connection point debug_vector
# 
add_interface debug_vector conduit end
set_interface_property debug_vector associatedClock clock
set_interface_property debug_vector associatedReset reset
set_interface_property debug_vector ENABLED true
set_interface_property debug_vector EXPORT_OF ""
set_interface_property debug_vector PORT_NAME_MAP ""
set_interface_property debug_vector CMSIS_SVD_VARIABLES ""
set_interface_property debug_vector SVD_ADDRESS_GROUP ""

add_interface_port debug_vector o_debug_vector readdata Output 32

