==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'pid.cpp' ...
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:22 ; elapsed = 00:00:31 . Memory (MB): peak = 359.941 ; gain = 13.379 ; free physical = 253291 ; free virtual = 518103
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:23 ; elapsed = 00:00:33 . Memory (MB): peak = 359.941 ; gain = 13.379 ; free physical = 253288 ; free virtual = 518101
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:25 ; elapsed = 00:00:34 . Memory (MB): peak = 360.152 ; gain = 13.590 ; free physical = 253196 ; free virtual = 518011
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:25 ; elapsed = 00:00:34 . Memory (MB): peak = 360.164 ; gain = 13.602 ; free physical = 253185 ; free virtual = 518000
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:26 ; elapsed = 00:00:35 . Memory (MB): peak = 488.164 ; gain = 141.602 ; free physical = 253209 ; free virtual = 518028
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:26 ; elapsed = 00:00:36 . Memory (MB): peak = 488.164 ; gain = 141.602 ; free physical = 253254 ; free virtual = 518073
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pid' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pid'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.9 seconds; current allocated memory: 77.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.49975ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fsub' operation ('tmp_s', pid.cpp:84) (4.5 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 78.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pid'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pid/target_roll' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pid/current_roll' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pid/Kp_roll' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pid/Ki_roll' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pid/Kd_roll' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pid/target_pitch' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pid/current_pitch' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pid/Kp_pitch' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pid/Ki_pitch' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pid/Kd_pitch' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pid/target_yaw' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pid/current_yaw' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pid/Kp_yaw' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pid/Ki_yaw' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pid/Kd_yaw' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pid/dt' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pid/rollX' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pid/pitchY' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pid/yawZ' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pid' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'error_roll' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'proportional_roll' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'integral_roll' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'previous_error_roll' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'derivative_roll' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'error_pitch' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'proportional_pitch' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'integral_pitch' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'previous_error_pitch' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'derivative_pitch' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'error_yaw' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'proportional_yaw' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'integral_yaw' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'previous_error_yaw' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'derivative_yaw' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'current_roll', 'Kp_roll', 'Ki_roll', 'Kd_roll', 'target_pitch', 'current_pitch', 'Kp_pitch', 'Ki_pitch', 'Kd_pitch', 'target_yaw', 'current_yaw', 'Kp_yaw', 'Ki_yaw', 'Kd_yaw', 'dt', 'rollX', 'pitchY' and 'yawZ' to AXI-Lite port CTRL.
INFO: [SYN 201-210] Renamed object name 'pid_faddfsub_32ns_32ns_32_10_full_dsp_1' to 'pid_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pid_fmul_32ns_32ns_32_8_max_dsp_1' to 'pid_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pid_fdiv_32ns_32ns_32_30_1' to 'pid_fdiv_32ns_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'pid_faddfsub_32nsbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pid_fdiv_32ns_32ndEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pid_fmul_32ns_32ncud': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pid'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 80.040 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:28 ; elapsed = 00:00:37 . Memory (MB): peak = 488.164 ; gain = 141.602 ; free physical = 253262 ; free virtual = 518084
INFO: [SYSC 207-301] Generating SystemC RTL for pid.
INFO: [VHDL 208-304] Generating VHDL RTL for pid.
INFO: [VLOG 209-307] Generating Verilog RTL for pid.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-112] Total elapsed time: 90.07 seconds; peak allocated memory: 80.040 MB.
