

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     512:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_CYpUK0
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_22NMhM"
Running: cat _ptx_22NMhM | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ov3aiy
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ov3aiy --output-file  /dev/null 2> _ptx_22NMhMinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_22NMhM _ptx2_ov3aiy _ptx_22NMhMinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92160 (ipc=184.3) sim_rate=46080 (inst/sec) elapsed = 0:0:00:02 / Sun Feb 28 21:46:00 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(34,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1243,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1244,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1262,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1262,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1262,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1263,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1263,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1263,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1264,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1264,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1265,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1265,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1265,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1265,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1265,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1266,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1267,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1267,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1267,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1267,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1267,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1269,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1270,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1271,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1279,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1279,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1279,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1280,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1280,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1280,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1280,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1280,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1281,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1281,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1282,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1282,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1283,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1283,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1284,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1285,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1286,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1286,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1286,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1287,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1289,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1294,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1294,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1294,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1295,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1296,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1296,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1296,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1297,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1297,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1297,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1300,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1300,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1300,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1301,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1301,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1301,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1301,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1302,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1302,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1303,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1303,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1304,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1307,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1307,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1308,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1310,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1310,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1311,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1312,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1314,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1314,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1314,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1315,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1315,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1316,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1320,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1320,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1321,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1324,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1324,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1324,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1325,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1326,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1326,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1326,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1327,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1327,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1328,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1328,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1328,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1328,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1329,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1330,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1330,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1331,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1331,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1332,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1332,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1333,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1338,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1338,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1339,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1340,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1340,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1341,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1342,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1342,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1342,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1344,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1345,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1362,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1362,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1363,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1364,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(142,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1368,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1368,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1369,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1370,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1374,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1374,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1375,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1376,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(106,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 472936 (ipc=315.3) sim_rate=157645 (inst/sec) elapsed = 0:0:00:03 / Sun Feb 28 21:46:01 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(165,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1734,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1735,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1752,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1753,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1754,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1755,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1759,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1760,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1764,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1776,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1777,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1784,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1784,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1785,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1786,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1793,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1794,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1796,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1797,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1809,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1809,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1810,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1810,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1812,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1812,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1812,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1813,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1813,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1815,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1825,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1825,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1826,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1826,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1827,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1827,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1832,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1832,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1832,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1833,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1834,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1835,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1840,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1840,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1841,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1842,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1843,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1844,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1846,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1847,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1847,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1849,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1849,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1850,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1850,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1851,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1852,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1858,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1858,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1859,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1860,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1873,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1874,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1875,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(196,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1875,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1875,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1878,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1883,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1883,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1884,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1903,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1904,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1911,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1911,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1911,0), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1912,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1913,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1914,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1919,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1926,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1926,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1927,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1927,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1933,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1939,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1940,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1941,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1941,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1942,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1943,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1944,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1952,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1952,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1953,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1962,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1963,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1965,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1965,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1966,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1966,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1966,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1967,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1967,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1976,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1977,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1980,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1981,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1981,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1982,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1985,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1986,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1986,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1986,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1986,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1987,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1988,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1989,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1994,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(199,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2001,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2012,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2029,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2031,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2032,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2033,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2033,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(249,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2152,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2190,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2199,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2200,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2213,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2239,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2241,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2249,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2255,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2258,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2258,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2266,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2271,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2281,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2290,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2311,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2316,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2323,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2324,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2335,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2340,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2346,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2352,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2356,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2365,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2367,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2368,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2369,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2375,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2379,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2382,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2391,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2392,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2397,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2400,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2404,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2406,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2408,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2413,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2413,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2424,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2427,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2430,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2433,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2435,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2436,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2438,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2446,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2447,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2449,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2452,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2456,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2458,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2463,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2474,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2493,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 917334 (ipc=366.9) sim_rate=229333 (inst/sec) elapsed = 0:0:00:04 / Sun Feb 28 21:46:02 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2500,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2504,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5903,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5904
gpu_sim_insn = 917736
gpu_ipc =     155.4431
gpu_tot_sim_cycle = 5904
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     155.4431
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 350
gpu_total_sim_rate=229434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0518
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17597
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7157	W0_Idle:18424	W0_Scoreboard:23932	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 265 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5903 
mrq_lat_table:393 	41 	40 	52 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30 	534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	318 	188 	30 	2 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1559         0      5885         0         0         0         0         0         0         0       929       897      1729      1741         0         0 
dram[1]:      1176         0         0         0         0         0         0         0         0         0       934       904      1774      1749         0      3946 
dram[2]:         0         0         0      3069         0      1585         0         0         0      4281       935       907      1738      1510         0         0 
dram[3]:         0         0         0      5079         0      4679         0         0         0         0       944       904      1807      1750         0         0 
dram[4]:         0      3872         0         0         0      5478         0         0         0         0      1250      2561      1746      1754      3138         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       913       916      1754      1785      5550         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1051    none         125    none      none      none      none      none      none      none         269       269       290       266    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         276       268       263       269    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       266       264       271       255    none      none  
dram[3]:     none      none      none         126    none         125    none      none      none      none         280       285       276       266    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         298       258       278       276       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         265       269       274       272       268    none  
maximum mf latency per bank:
dram[0]:        282         0       251         0         0         0         0         0         0         0       294       283       321       301         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       290       284       274       292         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       277       282       313       288         0         0
dram[3]:          0         0         0       252         0       251         0         0         0         0       289       287       282       280         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       281       285       317       319       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       291       280       318       299       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7ecde011c9e0 :  mf: uid= 34626, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5901), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7597 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04697
n_activity=960 dram_eff=0.3812
bk0: 8a 7690i bk1: 0a 7787i bk2: 2a 7768i bk3: 0a 7789i bk4: 0a 7790i bk5: 0a 7792i bk6: 0a 7794i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7678i bk11: 44a 7624i bk12: 44a 7643i bk13: 44a 7620i bk14: 0a 7790i bk15: 0a 7790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.035806
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7600 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04774
n_activity=894 dram_eff=0.4161
bk0: 4a 7768i bk1: 0a 7789i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7790i bk5: 0a 7790i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7683i bk11: 44a 7612i bk12: 48a 7664i bk13: 44a 7601i bk14: 0a 7790i bk15: 6a 7766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.025154
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7606 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.04594
n_activity=919 dram_eff=0.3896
bk0: 0a 7792i bk1: 0a 7793i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7791i bk5: 2a 7774i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7794i bk9: 2a 7771i bk10: 40a 7671i bk11: 44a 7616i bk12: 44a 7662i bk13: 42a 7622i bk14: 0a 7789i bk15: 0a 7791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0272074
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7612 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04466
n_activity=804 dram_eff=0.4328
bk0: 0a 7790i bk1: 0a 7792i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7792i bk5: 2a 7771i bk6: 0a 7792i bk7: 0a 7793i bk8: 0a 7794i bk9: 0a 7794i bk10: 40a 7679i bk11: 44a 7616i bk12: 44a 7675i bk13: 40a 7646i bk14: 0a 7789i bk15: 0a 7789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0309292
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7589 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.04877
n_activity=987 dram_eff=0.385
bk0: 0a 7789i bk1: 2a 7768i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7791i bk5: 2a 7772i bk6: 0a 7795i bk7: 0a 7796i bk8: 0a 7797i bk9: 0a 7797i bk10: 48a 7617i bk11: 46a 7580i bk12: 44a 7655i bk13: 40a 7602i bk14: 4a 7767i bk15: 0a 7787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0547998
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7613 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04466
n_activity=756 dram_eff=0.4603
bk0: 0a 7788i bk1: 0a 7789i bk2: 0a 7789i bk3: 0a 7791i bk4: 0a 7791i bk5: 0a 7792i bk6: 0a 7793i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7796i bk10: 44a 7671i bk11: 44a 7598i bk12: 44a 7656i bk13: 40a 7643i bk14: 2a 7773i bk15: 0a 7788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0486396

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7273
	minimum = 6
	maximum = 62
Network latency average = 9.96728
	minimum = 6
	maximum = 40
Slowest packet = 14
Flit latency average = 8.89273
	minimum = 6
	maximum = 36
Slowest flit = 1912
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Accepted packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Injected flit rate average = 0.0217555
	minimum = 0.00592818 (at node 9)
	maximum = 0.0580962 (at node 15)
Accepted flit rate average= 0.0217555
	minimum = 0.00711382 (at node 19)
	maximum = 0.0447154 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 62 (1 samples)
Network latency average = 9.96728 (1 samples)
	minimum = 6 (1 samples)
	maximum = 40 (1 samples)
Flit latency average = 8.89273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 36 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Accepted packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Injected flit rate average = 0.0217555 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.0580962 (1 samples)
Accepted flit rate average = 0.0217555 (1 samples)
	minimum = 0.00711382 (1 samples)
	maximum = 0.0447154 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 229434 (inst/sec)
gpgpu_simulation_rate = 1476 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5904)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(42,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(49,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (374,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(375,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (385,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(386,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (387,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(388,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (390,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(391,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (396,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(397,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (397,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (397,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(398,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(398,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (398,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(399,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(401,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5904)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(99,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (405,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (405,5904), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(406,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(407,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (407,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(408,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (411,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(412,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (417,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(418,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (418,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(419,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (422,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(423,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (429,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(430,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (437,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(438,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (439,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(440,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (440,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(441,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (443,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(444,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (446,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(447,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (450,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(451,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(459,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (462,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (462,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (462,5904), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(463,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (463,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(464,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (464,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (465,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (465,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(466,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(466,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (467,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (467,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(468,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(469,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (471,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(472,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (479,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(480,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (480,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(481,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (482,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(483,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (484,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(485,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (485,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(486,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (490,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(491,5904)
GPGPU-Sim uArch: cycles simulated: 6404  inst.: 1279561 (ipc=723.6) sim_rate=255912 (inst/sec) elapsed = 0:0:00:05 / Sun Feb 28 21:46:03 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (500,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(501,5904)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(122,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (536,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(537,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (544,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(545,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (545,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(546,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (555,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (555,5904), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(556,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(557,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (560,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (560,5904), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(561,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(562,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (572,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (572,5904), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(573,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (573,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (573,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(574,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(574,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(575,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (575,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (575,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(576,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (576,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(577,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(577,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (578,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (578,5904), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(579,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(580,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (584,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (584,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (584,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(585,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(585,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (585,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (585,5904), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(586,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(586,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(587,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (588,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(589,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (589,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (589,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(590,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (590,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (590,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (590,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(591,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(592,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (595,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (595,5904), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(596,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(597,5904)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(142,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (712,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(713,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (714,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(715,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (724,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(725,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (726,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(727,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (732,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(733,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (772,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(773,5904)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(116,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (779,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(780,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (782,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(783,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (783,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(784,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (791,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(792,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (794,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(795,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (798,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(799,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (803,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(804,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (805,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(806,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (814,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (814,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(815,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(816,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (822,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(823,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (823,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(824,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (830,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(831,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (831,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(832,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (836,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(837,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (837,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(838,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (839,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(840,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (844,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(845,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (848,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(849,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (853,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(854,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (856,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(857,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (857,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(858,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (862,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(863,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (866,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(867,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (877,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(878,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (878,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(879,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (880,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(881,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (887,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(888,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (889,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(890,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (893,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(894,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (894,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(895,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (899,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(900,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (900,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(901,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (903,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(904,5904)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(192,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (908,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (908,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(909,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(910,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (910,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(911,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (917,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(918,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (918,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(919,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (919,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (919,5904), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(920,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(921,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (926,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (926,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (926,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(928,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (932,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(933,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (939,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(940,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (941,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(942,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (945,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(946,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (949,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (949,5904), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(950,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(951,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (954,5904), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(956,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (959,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(960,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (966,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(967,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (984,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(985,5904)
GPGPU-Sim uArch: cycles simulated: 6904  inst.: 1647256 (ipc=729.5) sim_rate=274542 (inst/sec) elapsed = 0:0:00:06 / Sun Feb 28 21:46:04 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1008,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1009,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1014,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1015,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1016,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1017,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1020,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1021,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5904)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(198,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1031,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1031,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1032,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1033,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1033,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1034,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1048,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1048,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1049,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1050,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1050,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1050,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1051,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1051,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1051,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1052,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1052,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1054,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1059,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1060,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1070,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1076,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1125,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1135,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1139,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1141,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1144,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1161,5904), 5 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(245,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1163,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1166,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1168,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1179,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1182,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1182,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1183,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1184,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1192,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1194,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1195,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1198,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1200,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1201,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1213,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1215,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1218,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1237,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1242,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1244,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1257,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1260,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1262,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1264,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1265,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1268,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1268,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1273,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1279,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1285,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1288,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1295,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1296,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1296,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1304,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1307,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1307,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1313,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1316,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1318,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1323,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1326,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1328,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1343,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1348,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1351,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1360,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1367,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1381,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1395,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1396,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1408,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1409,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1417,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2982,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3843,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 9904  inst.: 1836211 (ipc=229.6) sim_rate=262315 (inst/sec) elapsed = 0:0:00:07 / Sun Feb 28 21:46:05 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4288,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4413,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4856,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5134,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5427,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5869,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5870
gpu_sim_insn = 919016
gpu_ipc =     156.5615
gpu_tot_sim_cycle = 11774
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     156.0007
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 624
gpu_total_sim_rate=262393

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 973
	L1I_total_cache_miss_rate = 0.0257
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 126, Miss_rate = 0.325, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 100, Miss_rate = 0.301, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 318, Miss = 95, Miss_rate = 0.299, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[5]: Access = 380, Miss = 126, Miss_rate = 0.332, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[6]: Access = 380, Miss = 123, Miss_rate = 0.324, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[7]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[8]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[9]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[10]: Access = 302, Miss = 83, Miss_rate = 0.275, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[11]: Access = 288, Miss = 68, Miss_rate = 0.236, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[12]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[13]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1265
	L1D_total_cache_miss_rate = 0.2752
	L1D_total_cache_pending_hits = 3006
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1093
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 172
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36852
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 973
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 189, 75, 75, 75, 75, 75, 105, 105, 105, 105, 105, 105, 105, 105, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 370, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1093
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8053	W0_Idle:38331	W0_Scoreboard:47601	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8744 {8:1093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 336 {8:42,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148648 {136:1093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5712 {136:42,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 208 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11773 
mrq_lat_table:517 	41 	62 	59 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	687 	607 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1325 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	724 	344 	38 	2 	0 	0 	0 	2 	9 	38 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991         0         0         0      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      1176         0         0         0      4194      3022         0      2706       904         0      1692       904      1774      1749      2338      3946 
dram[2]:         0      4838      4001      3069         0      2577         0      5116         0      4281       935       907      1738      2028      2147      3860 
dram[3]:      1316      3229      2296      5079         0      4679      2554      3174      4435      4213       944       904      1807      1799      2366      2469 
dram[4]:      3422      3872         0         0         0      5478      2804         0      4500      2775      1250      2561      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1429      3449      3504       913       916      1754      1785      5550      2076 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1051       126       160       128    none      none      none         126       176       124       401       425       446       411       262       263
dram[1]:          0    none      none      none         126       126    none         201       268    none         412       428       401       432       268       373
dram[2]:     none         125       126       160    none         176    none         125    none         152       402       437       421       413       411       268
dram[3]:        268       125       124       160    none         197       125       124       125       268       435       463       444       399       261       260
dram[4]:        126       197    none      none      none         160       124    none         182       131       695       369       409       418       296       309
dram[5]:        270       147       126       269       124       272       125       268       126       126       426       419       432       417       305       260
maximum mf latency per bank:
dram[0]:        282       252       251       256         0         0         0       252       268       251       294       283       321       301       268       268
dram[1]:          0         0         0         0       252       252         0       277       268         0       290       284       274       292       268       268
dram[2]:          0       251       252       252         0       268         0       251         0       277       277       282       313       288       268       268
dram[3]:        268       251       252       252         0       251       251       252       251       268       289       287       282       280       268       268
dram[4]:        252       252         0         0         0       252       251         0       274       262       281       285       317       319       268       268
dram[5]:        270       252       252       269       252       272       251       268       252       252       291       280       318       299       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02883
n_activity=1522 dram_eff=0.2943
bk0: 8a 15435i bk1: 2a 15512i bk2: 4a 15501i bk3: 2a 15515i bk4: 0a 15539i bk5: 0a 15543i bk6: 0a 15547i bk7: 2a 15524i bk8: 4a 15494i bk9: 4a 15504i bk10: 42a 15389i bk11: 46a 15334i bk12: 46a 15383i bk13: 44a 15366i bk14: 6a 15512i bk15: 4a 15515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0232304
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15309 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.02754
n_activity=1310 dram_eff=0.3267
bk0: 4a 15516i bk1: 0a 15538i bk2: 0a 15539i bk3: 0a 15540i bk4: 2a 15518i bk5: 2a 15516i bk6: 0a 15542i bk7: 6a 15464i bk8: 2a 15524i bk9: 0a 15540i bk10: 42a 15396i bk11: 44a 15358i bk12: 50a 15406i bk13: 46a 15343i bk14: 2a 15521i bk15: 10a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0157658
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15298 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02806
n_activity=1535 dram_eff=0.284
bk0: 0a 15539i bk1: 2a 15518i bk2: 2a 15516i bk3: 4a 15501i bk4: 0a 15539i bk5: 4a 15489i bk6: 0a 15541i bk7: 2a 15521i bk8: 0a 15542i bk9: 12a 15412i bk10: 40a 15417i bk11: 44a 15364i bk12: 46a 15383i bk13: 46a 15314i bk14: 2a 15520i bk15: 2a 15521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0173102
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02934
n_activity=1509 dram_eff=0.3022
bk0: 2a 15520i bk1: 2a 15516i bk2: 4a 15503i bk3: 4a 15501i bk4: 0a 15539i bk5: 2a 15520i bk6: 2a 15519i bk7: 4a 15506i bk8: 2a 15520i bk9: 2a 15525i bk10: 42a 15398i bk11: 44a 15363i bk12: 46a 15420i bk13: 44a 15338i bk14: 8a 15505i bk15: 10a 15503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0175676
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7ecdebaedb50 :  mf: uid= 60634, sid00:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11771), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15279 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03076
n_activity=1456 dram_eff=0.3283
bk0: 2a 15511i bk1: 2a 15514i bk2: 0a 15537i bk3: 0a 15537i bk4: 0a 15540i bk5: 4a 15506i bk6: 4a 15507i bk7: 0a 15545i bk8: 4a 15481i bk9: 2a 15508i bk10: 50a 15334i bk11: 48a 15311i bk12: 44a 15403i bk13: 46a 15337i bk14: 16a 15481i bk15: 6a 15511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0317889
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02921
n_activity=1418 dram_eff=0.3202
bk0: 2a 15519i bk1: 6a 15485i bk2: 2a 15515i bk3: 2a 15522i bk4: 4a 15500i bk5: 2a 15518i bk6: 2a 15519i bk7: 2a 15525i bk8: 2a 15519i bk9: 2a 15521i bk10: 46a 15390i bk11: 44a 15345i bk12: 44a 15405i bk13: 42a 15389i bk14: 8a 15460i bk15: 8a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.027027

========= L2 cache stats =========
L2_cache_bank[0]: Access = 137, Miss = 55, Miss_rate = 0.401, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 100, Miss = 52, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 117, Miss = 51, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 107, Miss = 54, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 88, Miss = 45, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111, Miss = 58, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 53, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 106, Miss = 56, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 55, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 98, Miss = 54, Miss_rate = 0.551, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1336
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4843
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5906
icnt_total_pkts_simt_to_mem=1522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.93378
	minimum = 6
	maximum = 32
Network latency average = 8.47095
	minimum = 6
	maximum = 27
Slowest packet = 1412
Flit latency average = 7.29571
	minimum = 6
	maximum = 23
Slowest flit = 4118
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Accepted packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Injected flit rate average = 0.0249858
	minimum = 0.00511073 (at node 8)
	maximum = 0.0521295 (at node 23)
Accepted flit rate average= 0.0249858
	minimum = 0.00834753 (at node 19)
	maximum = 0.0541738 (at node 5)
Injected packet length average = 2.67568
Accepted packet length average = 2.67568
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.83057 (2 samples)
	minimum = 6 (2 samples)
	maximum = 47 (2 samples)
Network latency average = 9.21911 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Flit latency average = 8.09422 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Accepted packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Injected flit rate average = 0.0233706 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.0551128 (2 samples)
Accepted flit rate average = 0.0233706 (2 samples)
	minimum = 0.00773068 (2 samples)
	maximum = 0.0494446 (2 samples)
Injected packet size average = 2.77961 (2 samples)
Accepted packet size average = 2.77961 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 262393 (inst/sec)
gpgpu_simulation_rate = 1682 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11774)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(83,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(63,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(48,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (377,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(378,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (391,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(392,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (392,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(393,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (395,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(396,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (397,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(398,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (410,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(411,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (411,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(412,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (413,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (413,11774), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(414,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(415,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (415,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(416,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (417,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(418,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(425,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(425,11774)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(109,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (428,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(429,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (429,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(430,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (433,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(434,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (437,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(438,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (442,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(443,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (449,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (449,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (449,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(450,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(450,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (450,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(451,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(451,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (453,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(454,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (455,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (455,11774), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(456,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(457,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (465,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(466,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (466,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(467,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (472,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(473,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (474,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(475,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (475,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(476,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (484,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(485,11774)
GPGPU-Sim uArch: cycles simulated: 12274  inst.: 2197008 (ipc=720.5) sim_rate=274626 (inst/sec) elapsed = 0:0:00:08 / Sun Feb 28 21:46:06 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (529,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (529,11774), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(530,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(531,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (535,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(536,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (539,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(540,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (541,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(542,11774)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(118,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (560,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (560,11774), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(561,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (561,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (561,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(562,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(562,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(563,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (571,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(572,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (573,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (573,11774), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(574,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (574,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (574,11774), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(575,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(575,11774)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(576,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (576,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(577,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (577,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(578,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (591,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (591,11774), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(592,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(593,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (593,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(594,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (596,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(597,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (615,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(616,11774)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(119,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (702,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(703,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (726,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(727,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (742,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(743,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (743,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(744,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (744,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(745,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (758,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(759,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (759,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (759,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(760,11774)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(760,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (766,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (766,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(767,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(767,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (771,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(772,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (780,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (780,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(781,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(781,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (785,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(786,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (791,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(792,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (792,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(793,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (800,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (800,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(801,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(801,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (804,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(805,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (812,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (812,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(813,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(813,11774)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(143,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (817,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(818,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (823,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(824,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (831,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(832,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (838,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (838,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(839,11774)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(839,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (844,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(845,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (849,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(850,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (850,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(851,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (860,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(861,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (861,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(862,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (864,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(865,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (869,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(870,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (870,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(871,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (872,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(873,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (875,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(876,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (882,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(883,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (885,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(886,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (886,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (886,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (886,11774), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(887,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(888,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(889,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (894,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(895,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (895,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(896,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (902,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(903,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (913,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(914,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (916,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(917,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (918,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(919,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (927,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (927,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(928,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(929,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (930,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(931,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (932,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (932,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(933,11774)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(933,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (936,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(937,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (942,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(943,11774)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(205,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (951,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(952,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (956,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(957,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (959,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(960,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (961,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(962,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (975,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (975,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(976,11774)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(976,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (976,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(977,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (978,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(979,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1009,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1010,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1017,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1018,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1020,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1021,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1027,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1028,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1030,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1031,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1036,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1037,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1039,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1040,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1043,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1044,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1050,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1051,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1055,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1056,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1059,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1060,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1066,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1067,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1074,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1075,11774)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(212,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1080,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1081,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1085,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1086,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1122,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1123,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1123,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1124,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1126,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1127,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1128,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1129,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1129,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1130,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1133,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1134,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1136,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1137,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1140,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1141,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1142,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1143,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1157,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1158,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1175,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1176,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1176,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1177,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1177,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1180,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1185,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1199,11774), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(246,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1215,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1217,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1219,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1222,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1222,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1223,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1224,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1226,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1228,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1242,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1252,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1252,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1253,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1253,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1259,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1275,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1278,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1281,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1282,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1285,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1292,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1295,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1300,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1302,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1302,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1307,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1317,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1320,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1320,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1326,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1349,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1352,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1380,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1385,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1389,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1394,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1399,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1402,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1418,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1430,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1433,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1437,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1456,11774), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 13274  inst.: 2753520 (ipc=611.2) sim_rate=305946 (inst/sec) elapsed = 0:0:00:09 / Sun Feb 28 21:46:07 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2661,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2727,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2750,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3083,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3206,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3277,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3295,11774), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 15274  inst.: 2758958 (ipc=263.5) sim_rate=275895 (inst/sec) elapsed = 0:0:00:10 / Sun Feb 28 21:46:08 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (3505,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3625,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3630,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3753,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (3840,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3904,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3922,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4068,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4096,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4174,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4331,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4400,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4402,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4579,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4658,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4684,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4738,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4748,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4765,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4835,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4949,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4981,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5059,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5204,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5309,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5460,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5587,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5892,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5894,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5920,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6003,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6016,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6020,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6132,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6378,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6704,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6705
gpu_sim_insn = 926846
gpu_ipc =     138.2321
gpu_tot_sim_cycle = 18479
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     149.5534
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 886
gpu_total_sim_rate=276359

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 654, Miss = 225, Miss_rate = 0.344, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[1]: Access = 608, Miss = 199, Miss_rate = 0.327, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[2]: Access = 630, Miss = 216, Miss_rate = 0.343, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[3]: Access = 674, Miss = 236, Miss_rate = 0.350, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[4]: Access = 548, Miss = 161, Miss_rate = 0.294, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[5]: Access = 750, Miss = 287, Miss_rate = 0.383, Pending_hits = 295, Reservation_fails = 0
	L1D_cache_core[6]: Access = 654, Miss = 232, Miss_rate = 0.355, Pending_hits = 291, Reservation_fails = 0
	L1D_cache_core[7]: Access = 708, Miss = 260, Miss_rate = 0.367, Pending_hits = 307, Reservation_fails = 0
	L1D_cache_core[8]: Access = 570, Miss = 188, Miss_rate = 0.330, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[9]: Access = 602, Miss = 199, Miss_rate = 0.331, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[10]: Access = 522, Miss = 156, Miss_rate = 0.299, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[11]: Access = 634, Miss = 210, Miss_rate = 0.331, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[12]: Access = 554, Miss = 165, Miss_rate = 0.298, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[13]: Access = 626, Miss = 212, Miss_rate = 0.339, Pending_hits = 318, Reservation_fails = 0
	L1D_cache_core[14]: Access = 562, Miss = 175, Miss_rate = 0.311, Pending_hits = 288, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3121
	L1D_total_cache_miss_rate = 0.3357
	L1D_total_cache_pending_hits = 4445
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2052
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1069
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60299
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
120, 120, 234, 120, 120, 120, 120, 120, 150, 150, 150, 150, 264, 150, 150, 150, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 361, 135, 135, 135, 400, 90, 232, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2052
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8952	W0_Idle:80264	W0_Scoreboard:129704	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16416 {8:2052,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 279072 {136:2052,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 190 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18478 
mrq_lat_table:1232 	57 	81 	119 	40 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2254 	980 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3273 	18 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1484 	543 	38 	2 	0 	0 	0 	2 	9 	38 	938 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        13         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         2         0         1         1         4         0         1         2         0        22        22        22        23         9         4 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991      2221      2769      1525      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      2291      2724      1404      3507      4194      3022      2126      2706       928      3259      1692      2634      1774      1749      2338      3946 
dram[2]:      1116      4838      4001      3069      3015      2577      2640      5116      2322      4281      2784       907      1738      2028      2147      3860 
dram[3]:      1959      3229      2296      5079      1841      4679      2554      3174      4435      4213      2157       904      1807      1799      2366      2469 
dram[4]:      3422      3872      3101      1360      1046      5478      2804      1459      4500      2775      1250      4410      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1577      3449      3504      1164       916      1853      1785      5550      2076 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  7.000000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  4.500000  2.000000 15.000000 10.000000 10.000000  2.777778  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  9.000000  4.333333  5.000000  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  4.000000  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 15.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1535/263 = 5.836502
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         7         6         3         4         0         0         0         0 
dram[1]:         2         3         4         1         8         5         5         9         6         7         4         1         0         0         0         0 
dram[2]:         3         5         6         7         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         6         6         9         1         0         0         0         0         0 
dram[4]:         8         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         3         0         0         0         0         0 
total reads: 329
min_bank_accesses = 0!
chip skew: 58/46 = 1.26
average mf latency per bank:
dram[0]:        411       149       169       183       123       139       157       185       155       175       528       547       661       629       360       326
dram[1]:        112       126       157       126       162       138       126       184       187       123       510       595       600       592       328       498
dram[2]:        147       153       148       172       177       179       124       174       135       189       511       681       629       613       311       342
dram[3]:        188       142       176       174       190       186       141       184       181       132       557       638       597       545       361       332
dram[4]:        142       187       127       166       156       166       152       137       192       155      2432       512       556       618       478       347
dram[5]:        152       198       167       183       187       141       168       143       134       174       578       645       516       598       424       314
maximum mf latency per bank:
dram[0]:        282       281       289       278       252       259       271       283       268       283       294       284       321       301       268       277
dram[1]:        277       264       268       252       274       252       267       278       277       252       290       284       288       292       271       278
dram[2]:        268       251       288       279       272       278       252       301       257       282       277       282       313       288       268       268
dram[3]:        280       251       278       279       297       277       251       277       282       268       289       287       282       280       268       268
dram[4]:        257       280       260       277       278       278       251       269       277       265       281       285       317       319       277       294
dram[5]:        270       277       282       277       279       272       253       278       252       277       291       280       318       299       277       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23862 n_act=41 n_pre=25 n_req=260 n_rd=404 n_write=58 bw_util=0.03788
n_activity=3704 dram_eff=0.2495
bk0: 18a 24156i bk1: 14a 24207i bk2: 16a 24157i bk3: 10a 24252i bk4: 12a 24265i bk5: 10a 24278i bk6: 10a 24300i bk7: 10a 24260i bk8: 14a 24242i bk9: 12a 24240i bk10: 46a 24208i bk11: 56a 24062i bk12: 54a 24211i bk13: 48a 24207i bk14: 34a 24300i bk15: 40a 24232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0280443
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23867 n_act=41 n_pre=25 n_req=256 n_rd=402 n_write=55 bw_util=0.03747
n_activity=3655 dram_eff=0.2501
bk0: 10a 24288i bk1: 6a 24314i bk2: 10a 24262i bk3: 2a 24366i bk4: 14a 24255i bk5: 10a 24309i bk6: 10a 24279i bk7: 32a 24011i bk8: 20a 24207i bk9: 14a 24271i bk10: 50a 24145i bk11: 50a 24107i bk12: 64a 24166i bk13: 56a 24114i bk14: 26a 24288i bk15: 28a 24264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0240262
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23881 n_act=42 n_pre=26 n_req=248 n_rd=386 n_write=55 bw_util=0.03616
n_activity=3656 dram_eff=0.2412
bk0: 8a 24307i bk1: 8a 24324i bk2: 14a 24239i bk3: 16a 24217i bk4: 4a 24337i bk5: 14a 24230i bk6: 6a 24324i bk7: 16a 24178i bk8: 12a 24256i bk9: 32a 24049i bk10: 44a 24199i bk11: 46a 24178i bk12: 56a 24162i bk13: 50a 24153i bk14: 28a 24302i bk15: 32a 24314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0224272
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23884 n_act=46 n_pre=30 n_req=238 n_rd=384 n_write=46 bw_util=0.03526
n_activity=3747 dram_eff=0.2295
bk0: 16a 24180i bk1: 8a 24310i bk2: 10a 24261i bk3: 10a 24272i bk4: 6a 24275i bk5: 6a 24300i bk6: 8a 24323i bk7: 12a 24251i bk8: 20a 24185i bk9: 20a 24203i bk10: 50a 24173i bk11: 50a 24127i bk12: 54a 24250i bk13: 60a 24085i bk14: 30a 24307i bk15: 24a 24330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0224682
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23825 n_act=50 n_pre=34 n_req=269 n_rd=424 n_write=57 bw_util=0.03944
n_activity=3930 dram_eff=0.2448
bk0: 14a 24265i bk1: 12a 24224i bk2: 4a 24333i bk3: 16a 24228i bk4: 18a 24180i bk5: 20a 24157i bk6: 10a 24303i bk7: 14a 24245i bk8: 12a 24237i bk9: 10a 24276i bk10: 52a 24159i bk11: 52a 24102i bk12: 58a 24101i bk13: 54a 24121i bk14: 40a 24228i bk15: 38a 24214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0330463
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23850 n_act=43 n_pre=27 n_req=264 n_rd=412 n_write=58 bw_util=0.03854
n_activity=3678 dram_eff=0.2556
bk0: 12a 24284i bk1: 20a 24146i bk2: 20a 24189i bk3: 14a 24238i bk4: 16a 24211i bk5: 10a 24279i bk6: 10a 24302i bk7: 18a 24212i bk8: 14a 24256i bk9: 10a 24270i bk10: 50a 24184i bk11: 44a 24195i bk12: 52a 24214i bk13: 50a 24173i bk14: 34a 24233i bk15: 38a 24247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0259943

========= L2 cache stats =========
L2_cache_bank[0]: Access = 287, Miss = 102, Miss_rate = 0.355, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[1]: Access = 244, Miss = 100, Miss_rate = 0.410, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 273, Miss = 102, Miss_rate = 0.374, Pending_hits = 5, Reservation_fails = 109
L2_cache_bank[3]: Access = 246, Miss = 99, Miss_rate = 0.402, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 206, Miss = 86, Miss_rate = 0.417, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 258, Miss = 107, Miss_rate = 0.415, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 229, Miss = 97, Miss_rate = 0.424, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 228, Miss = 95, Miss_rate = 0.417, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 607, Miss = 104, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 246, Miss = 108, Miss_rate = 0.439, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 239, Miss = 104, Miss_rate = 0.435, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 231, Miss = 102, Miss_rate = 0.442, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3294
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3661
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1162
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=11772
icnt_total_pkts_simt_to_mem=4461
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.00485
	minimum = 6
	maximum = 26
Network latency average = 7.76379
	minimum = 6
	maximum = 22
Slowest packet = 2883
Flit latency average = 6.75945
	minimum = 6
	maximum = 18
Slowest flit = 10469
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0216312
	minimum = 0.011484 (at node 10)
	maximum = 0.0663684 (at node 23)
Accepted packet rate average = 0.0216312
	minimum = 0.011484 (at node 10)
	maximum = 0.0663684 (at node 23)
Injected flit rate average = 0.048637
	minimum = 0.01566 (at node 10)
	maximum = 0.122446 (at node 23)
Accepted flit rate average= 0.048637
	minimum = 0.0252051 (at node 19)
	maximum = 0.118717 (at node 23)
Injected packet length average = 2.24847
Accepted packet length average = 2.24847
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.22199 (3 samples)
	minimum = 6 (3 samples)
	maximum = 40 (3 samples)
Network latency average = 8.73401 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.6667 (3 samples)
Flit latency average = 7.6493 (3 samples)
	minimum = 6 (3 samples)
	maximum = 25.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0128157 (3 samples)
	minimum = 0.00750763 (3 samples)
	maximum = 0.0324894 (3 samples)
Accepted packet rate average = 0.0128157 (3 samples)
	minimum = 0.00750763 (3 samples)
	maximum = 0.0324894 (3 samples)
Injected flit rate average = 0.0317928 (3 samples)
	minimum = 0.00889962 (3 samples)
	maximum = 0.0775572 (3 samples)
Accepted flit rate average = 0.0317928 (3 samples)
	minimum = 0.0135555 (3 samples)
	maximum = 0.0725355 (3 samples)
Injected packet size average = 2.48078 (3 samples)
Accepted packet size average = 2.48078 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 276359 (inst/sec)
gpgpu_simulation_rate = 1847 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18479)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(3,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(11,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(85,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (397,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(398,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (398,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(399,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (400,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(401,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (404,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(405,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (416,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(417,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (421,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(422,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (422,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(423,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (425,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(426,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (436,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(437,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (440,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(441,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (442,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(443,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (446,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(447,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (447,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(448,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (451,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(452,18479)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(92,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (461,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(462,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (463,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(464,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (472,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(473,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (486,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(487,18479)
GPGPU-Sim uArch: cycles simulated: 18979  inst.: 3102347 (ipc=677.5) sim_rate=282031 (inst/sec) elapsed = 0:0:00:11 / Sun Feb 28 21:46:09 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (508,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(509,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (513,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(514,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (516,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(517,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (524,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(525,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (525,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(526,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (528,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(529,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (532,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(533,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (533,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(534,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (534,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(535,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (536,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(537,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (538,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(539,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (547,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(548,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (592,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(593,18479)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(90,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (663,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(664,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (683,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(684,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (692,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(693,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (703,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(704,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (767,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(768,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (789,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(790,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (798,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(799,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (803,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(804,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (814,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(815,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (815,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(816,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (821,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(822,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (869,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(870,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (963,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(964,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1030,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1031,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1064,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1065,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1089,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1090,18479)
GPGPU-Sim uArch: cycles simulated: 19979  inst.: 3261419 (ipc=331.9) sim_rate=271784 (inst/sec) elapsed = 0:0:00:12 / Sun Feb 28 21:46:10 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(26,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2339,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2340,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2370,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2371,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2643,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2644,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2676,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(2677,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2756,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(2757,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2792,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(2793,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2798,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(2799,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2927,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2928,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2935,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2936,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2978,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2979,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (3056,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(3057,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3094,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3095,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3135,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(3136,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3219,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(3220,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3284,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3285,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3290,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3291,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3308,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3309,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3403,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3404,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3409,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3410,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3411,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3412,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3502,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3503,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3567,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3568,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3711,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(3712,18479)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(161,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3810,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3811,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3816,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(3817,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3836,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(3837,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3848,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3849,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3914,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(3915,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3923,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(3924,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3947,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3948,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (3976,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(3977,18479)
GPGPU-Sim uArch: cycles simulated: 22479  inst.: 3379035 (ipc=153.9) sim_rate=259925 (inst/sec) elapsed = 0:0:00:13 / Sun Feb 28 21:46:11 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4019,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4020,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4074,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4075,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4162,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4163,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4208,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(4209,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4212,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4213,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4308,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4309,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4354,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4355,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4411,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(4412,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4426,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4427,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4429,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4430,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4431,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4432,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4506,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4507,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4548,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4549,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4566,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4567,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4612,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4613,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (4663,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(4664,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4671,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4672,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (4703,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(4704,18479)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(185,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4769,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4770,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4840,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4841,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4892,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4893,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4987,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4988,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4993,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(4994,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5106,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5107,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5151,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5152,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5194,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5195,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5261,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5262,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5270,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5271,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5422,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5423,18479)
GPGPU-Sim uArch: cycles simulated: 23979  inst.: 3501000 (ipc=134.1) sim_rate=250071 (inst/sec) elapsed = 0:0:00:14 / Sun Feb 28 21:46:12 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5516,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5517,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5586,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(5587,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5600,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5601,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5669,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5670,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5673,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5674,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5722,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5723,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5724,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5725,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5779,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5780,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5785,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5786,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (5799,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(5800,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5857,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5858,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5888,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5889,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5941,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5942,18479)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(205,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (6203,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(6204,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (6205,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6206,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6348,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(6349,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6425,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6426,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6477,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(6478,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6500,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6501,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6547,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6548,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6582,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6583,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6590,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(6591,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6866,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(6867,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6872,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6873,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6994,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6995,18479)
GPGPU-Sim uArch: cycles simulated: 25479  inst.: 3592975 (ipc=118.5) sim_rate=239531 (inst/sec) elapsed = 0:0:00:15 / Sun Feb 28 21:46:13 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7000,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7001,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7113,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7114,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7200,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(7201,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (7287,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(7288,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (7417,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(7418,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7480,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(7481,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7820,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(7821,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (8241,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(8242,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8342,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8343,18479)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(232,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 27479  inst.: 3647232 (ipc=98.2) sim_rate=227952 (inst/sec) elapsed = 0:0:00:16 / Sun Feb 28 21:46:14 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9166,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(9167,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (9321,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(9322,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9535,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(9536,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (9567,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(9568,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9722,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9723,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9734,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(9735,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (9862,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(9863,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (10031,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(10032,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10150,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10151,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (10410,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(10411,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (10438,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(10439,18479)
GPGPU-Sim uArch: cycles simulated: 28979  inst.: 3688778 (ipc=88.1) sim_rate=216986 (inst/sec) elapsed = 0:0:00:17 / Sun Feb 28 21:46:15 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10969,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10970,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (11564,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(11565,18479)
GPGPU-Sim uArch: cycles simulated: 30479  inst.: 3714874 (ipc=79.3) sim_rate=206381 (inst/sec) elapsed = 0:0:00:18 / Sun Feb 28 21:46:16 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (12056,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(12057,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (12067,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(12068,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (12320,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(12321,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (12456,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(12457,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12532,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(12533,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (12600,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(12601,18479)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(246,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13275,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13276,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (13570,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(13571,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13590,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13591,18479)
GPGPU-Sim uArch: cycles simulated: 32479  inst.: 3759253 (ipc=71.1) sim_rate=197855 (inst/sec) elapsed = 0:0:00:19 / Sun Feb 28 21:46:17 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (14367,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(14368,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (14536,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14774,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14794,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14998,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (15073,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15129,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15340,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (15409,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (15450,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15473,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (15485,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15487,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15664,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15712,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15972,18479), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 34479  inst.: 3781191 (ipc=63.6) sim_rate=189059 (inst/sec) elapsed = 0:0:00:20 / Sun Feb 28 21:46:18 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (16016,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (16048,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16133,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16344,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16361,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16763,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17045,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17124,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (17148,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17295,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17327,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (17445,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17455,18479), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 35979  inst.: 3793187 (ipc=58.8) sim_rate=180627 (inst/sec) elapsed = 0:0:00:21 / Sun Feb 28 21:46:19 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (17703,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (17925,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (17984,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (18106,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (18307,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (18354,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (18442,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (18493,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (18640,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (18641,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (18661,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18867,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18877,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (19110,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (19204,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19263,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (19340,18479), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 37979  inst.: 3810717 (ipc=53.7) sim_rate=173214 (inst/sec) elapsed = 0:0:00:22 / Sun Feb 28 21:46:20 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (19584,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19695,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (19762,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (20115,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (20330,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (20502,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20575,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (20641,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (20665,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (20698,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (20776,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21038,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21101,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21209,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (21264,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (21266,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (21315,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21374,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21394,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (21478,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (21685,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (21730,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (21736,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (21810,18479), 1 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(248,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21890,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (21938,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (21977,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (21982,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (22023,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (22273,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (22492,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (22506,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (22581,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22727,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (22728,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (22868,18479), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 41479  inst.: 3835219 (ipc=46.6) sim_rate=166748 (inst/sec) elapsed = 0:0:00:23 / Sun Feb 28 21:46:21 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (23126,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23169,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23758,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (24044,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24127,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (24150,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (24170,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24241,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (24929,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 24930
gpu_sim_insn = 1073691
gpu_ipc =      43.0682
gpu_tot_sim_cycle = 43409
gpu_tot_sim_insn = 3837289
gpu_tot_ipc =      88.3985
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 6164
gpu_stall_icnt2sh    = 20718
gpu_total_sim_rate=166838

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 147807
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0068
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 3648, Miss = 1940, Miss_rate = 0.532, Pending_hits = 469, Reservation_fails = 11093
	L1D_cache_core[1]: Access = 3518, Miss = 1794, Miss_rate = 0.510, Pending_hits = 399, Reservation_fails = 10471
	L1D_cache_core[2]: Access = 3154, Miss = 1604, Miss_rate = 0.509, Pending_hits = 424, Reservation_fails = 7662
	L1D_cache_core[3]: Access = 3480, Miss = 1916, Miss_rate = 0.551, Pending_hits = 475, Reservation_fails = 9501
	L1D_cache_core[4]: Access = 3801, Miss = 2044, Miss_rate = 0.538, Pending_hits = 494, Reservation_fails = 11237
	L1D_cache_core[5]: Access = 3122, Miss = 1550, Miss_rate = 0.496, Pending_hits = 420, Reservation_fails = 6142
	L1D_cache_core[6]: Access = 3408, Miss = 1730, Miss_rate = 0.508, Pending_hits = 420, Reservation_fails = 7946
	L1D_cache_core[7]: Access = 3671, Miss = 1965, Miss_rate = 0.535, Pending_hits = 450, Reservation_fails = 10481
	L1D_cache_core[8]: Access = 3312, Miss = 1696, Miss_rate = 0.512, Pending_hits = 405, Reservation_fails = 9160
	L1D_cache_core[9]: Access = 3735, Miss = 2014, Miss_rate = 0.539, Pending_hits = 468, Reservation_fails = 9886
	L1D_cache_core[10]: Access = 3668, Miss = 1897, Miss_rate = 0.517, Pending_hits = 395, Reservation_fails = 10117
	L1D_cache_core[11]: Access = 3391, Miss = 1745, Miss_rate = 0.515, Pending_hits = 427, Reservation_fails = 8626
	L1D_cache_core[12]: Access = 3007, Miss = 1594, Miss_rate = 0.530, Pending_hits = 452, Reservation_fails = 9323
	L1D_cache_core[13]: Access = 3865, Miss = 2062, Miss_rate = 0.534, Pending_hits = 484, Reservation_fails = 11826
	L1D_cache_core[14]: Access = 3378, Miss = 1720, Miss_rate = 0.509, Pending_hits = 423, Reservation_fails = 8436
	L1D_total_cache_accesses = 52158
	L1D_total_cache_misses = 27271
	L1D_total_cache_miss_rate = 0.5229
	L1D_total_cache_pending_hits = 6605
	L1D_total_cache_reservation_fails = 141907
	L1D_cache_data_port_util = 0.036
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 27059
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0177
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 90941
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26579
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50966
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 146809
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
180, 492, 294, 180, 266, 434, 434, 350, 798, 421, 393, 647, 677, 195, 410, 365, 307, 165, 701, 165, 165, 363, 165, 419, 180, 180, 548, 462, 180, 395, 180, 180, 464, 408, 352, 606, 634, 210, 632, 436, 770, 150, 490, 628, 318, 503, 262, 419, 
gpgpu_n_tot_thrd_icount = 8436768
gpgpu_n_tot_w_icount = 263649
gpgpu_n_stall_shd_mem = 150394
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11550
gpgpu_n_mem_write_global = 16263
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 292240
gpgpu_n_store_insn = 17658
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537525
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 147237
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:231952	W0_Idle:102522	W0_Scoreboard:407101	W1:112855	W2:22626	W3:4271	W4:892	W5:28	W6:97	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 92400 {8:11550,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 650520 {40:16263,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1570800 {136:11550,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 130104 {8:16263,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 154 
maxdqlatency = 0 
maxmflatency = 825 
averagemflatency = 320 
max_icnt2mem_latency = 564 
max_icnt2sh_latency = 43408 
mrq_lat_table:4968 	178 	229 	638 	436 	86 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9180 	16030 	2618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7113 	1055 	1470 	3906 	8165 	6157 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5119 	4676 	1701 	69 	0 	0 	0 	2 	9 	38 	938 	9267 	6009 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        11        16        25        18        20        26        28        26        20        22        27        24        17        17 
dram[1]:        14        10        24        14        22        12        22        14        18        20        20        22        25        23        16        11 
dram[2]:        14        20        16        16        18        18        23        16        24        18        20        22        22        22        14        16 
dram[3]:        22        11        16        18        18        23        25        15        28        18        20        22        27        20        15        12 
dram[4]:        15        18        14        18        14        14        13        15        24        26        22        22        22        23        11        14 
dram[5]:         8        10        12        24        18        22        14        18        16        18        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      3827      3572      5885      3991      4953      7468      5009      5119      6500      4275      6854      3733      4884      4681      2575      5874 
dram[1]:      2853      2841      4472      3507      4194      4216      3786      9032      6342      4069      7552      6277      5175      5384      5508      3946 
dram[2]:      3066      7457      4001      4830      3750      3713      4384      5116      4052      4443      6472      7331     10553      2802      2838      6017 
dram[3]:      3395      3229      4407      5079      3143      4679      4540      3878      4435      4672      4659      5871      2788      2410      3303      3226 
dram[4]:      3623      4156      3437     11244      3619      5478      3500      3630      4500      4040      3720      7019      2330      3287      3138      2841 
dram[5]:      2586      2397      2988      2945      4391      3128      4247      6211      4097      4000      6052      6660      2836      1990      5928      3217 
average row accesses per activate:
dram[0]:  7.444445  5.076923  4.812500  3.857143  3.950000  4.611111  4.764706  3.772727  3.952381  3.416667  4.700000  3.470588  6.285714  4.888889  3.000000  5.750000 
dram[1]:  4.312500  3.812500  6.500000  4.176471  7.545455  3.458333  3.809524  3.680000  3.826087  4.764706  3.588235  3.588235  6.166667  4.625000  6.000000  3.833333 
dram[2]:  4.105263  6.181818  3.500000  4.250000  3.600000  3.416667  3.772727  4.823529  4.450000  3.520000  7.125000  4.416667  3.461539  4.363636  4.300000  6.000000 
dram[3]:  4.210526  4.117647  2.656250  4.263158  8.250000  4.000000  5.000000  3.708333  4.227273  3.448276  4.538462  4.000000  5.285714  3.384615  3.750000  4.555555 
dram[4]:  4.687500  3.320000  6.363636  4.882353  3.500000  5.000000  4.190476  4.277778  3.576923  3.666667  3.473684  3.666667  3.461539  3.142857  3.727273  4.500000 
dram[5]:  3.842105  3.842105  3.772727  5.428571  3.391304  5.312500  3.791667  4.611111  3.909091  3.034483  3.705882  4.166667  4.333333  3.909091  5.375000  3.384615 
average row locality = 6538/1584 = 4.127525
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        38        47        52        49        53        51        54        53        51        38        51        44        44        39        46 
dram[1]:        40        36        45        44        53        53        50        61        57        54        49        50        37        37        42        46 
dram[2]:        44        37        49        53        44        53        49        53        56        57        45        46        45        47        43        42 
dram[3]:        47        39        54        51        37        55        50        55        63        68        48        47        37        44        45        41 
dram[4]:        43        53        40        51        55        47        58        47        62        57        55        45        45        44        41        36 
dram[5]:        45        47        51        46        48        52        63        51        56        60        52        42        39        43        43        44 
total reads: 4608
bank skew: 68/36 = 1.89
chip skew: 782/749 = 1.04
number of total write accesses:
dram[0]:        28        28        30        29        30        30        30        29        30        31         9         8         0         0         0         0 
dram[1]:        29        25        33        27        30        30        30        31        31        27        12        11         0         0         0         0 
dram[2]:        34        31        28        32        28        29        34        29        33        31        12         7         0         1         0         0 
dram[3]:        33        31        31        30        29        33        30        34        30        32        11         9         0         0         0         0 
dram[4]:        32        30        30        32        29        28        30        30        31        31        11        10         0         0         0         0 
dram[5]:        28        26        32        30        30        33        28        32        30        28        11         8         0         0         0         0 
total reads: 1930
min_bank_accesses = 0!
chip skew: 333/312 = 1.07
average mf latency per bank:
dram[0]:        533       455       561       509       565       577       558       615       726       796      1804      1869      2872      3130      3489      2857
dram[1]:        478       492       485       510       598       578       623       580       644       728      1638      1720      3991      3571      2610      2917
dram[2]:        516       589       526       481       542       533       688       608       723       694      1748      1829      3098      3236      2595      3122
dram[3]:        482       467       525       528       439       500       614       598       714       610      1649      1780      3539      2698      2917      2720
dram[4]:        669       521       653       548       687       493       703       646       863       663     26998      1707      3663      3009      3996      3357
dram[5]:        472       446       486       479       543       461       768       662       759       661      1609      1968      3111      3370      2999      2793
maximum mf latency per bank:
dram[0]:        757       622       658       762       719       638       668       690       760       758       649       724       698       649       727       624
dram[1]:        577       603       709       744       680       654       750       751       656       659       613       720       555       688       688       682
dram[2]:        712       735       677       708       633       667       747       660       654       735       609       741       660       668       653       626
dram[3]:        714       722       670       647       692       692       719       724       690       658       640       572       640       629       639       663
dram[4]:        825       653       742       627       781       651       818       611       776       724       814       684       720       663       733       674
dram[5]:        717       709       660       738       659       679       771       696       716       658       777       603       609       760       624       740

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57297 n_nop=55013 n_act=245 n_pre=229 n_req=1061 n_rd=1498 n_write=312 bw_util=0.06318
n_activity=15100 dram_eff=0.2397
bk0: 78a 56451i bk1: 76a 56402i bk2: 94a 56265i bk3: 104a 56006i bk4: 98a 56029i bk5: 106a 55965i bk6: 102a 56218i bk7: 108a 55982i bk8: 106a 56071i bk9: 102a 55940i bk10: 76a 56720i bk11: 102a 56435i bk12: 88a 56836i bk13: 88a 56759i bk14: 78a 56763i bk15: 92a 56789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0806674
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57297 n_nop=54991 n_act=249 n_pre=233 n_req=1070 n_rd=1508 n_write=316 bw_util=0.06367
n_activity=15482 dram_eff=0.2356
bk0: 80a 56361i bk1: 72a 56326i bk2: 90a 56204i bk3: 88a 56233i bk4: 106a 56306i bk5: 106a 56041i bk6: 100a 56099i bk7: 122a 55900i bk8: 114a 56016i bk9: 108a 56222i bk10: 98a 56481i bk11: 100a 56419i bk12: 74a 56948i bk13: 74a 56858i bk14: 84a 56906i bk15: 92a 56799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0758155
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57297 n_nop=54936 n_act=261 n_pre=245 n_req=1092 n_rd=1526 n_write=329 bw_util=0.06475
n_activity=15808 dram_eff=0.2347
bk0: 88a 56183i bk1: 74a 56393i bk2: 98a 56050i bk3: 106a 56066i bk4: 88a 56155i bk5: 106a 55917i bk6: 98a 55949i bk7: 106a 56047i bk8: 112a 56042i bk9: 114a 55903i bk10: 90a 56596i bk11: 92a 56588i bk12: 90a 56711i bk13: 94a 56646i bk14: 86a 56768i bk15: 84a 56947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0796377
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57297 n_nop=54866 n_act=276 n_pre=260 n_req=1114 n_rd=1562 n_write=333 bw_util=0.06615
n_activity=16363 dram_eff=0.2316
bk0: 94a 56091i bk1: 78a 56326i bk2: 108a 55710i bk3: 102a 56058i bk4: 74a 56394i bk5: 110a 55950i bk6: 100a 56204i bk7: 110a 55910i bk8: 126a 55982i bk9: 136a 55807i bk10: 96a 56512i bk11: 94a 56550i bk12: 74a 56903i bk13: 88a 56714i bk14: 90a 56758i bk15: 82a 56926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0912788
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57297 n_nop=54877 n_act=277 n_pre=261 n_req=1103 n_rd=1558 n_write=324 bw_util=0.06569
n_activity=16251 dram_eff=0.2316
bk0: 86a 56229i bk1: 106a 55934i bk2: 80a 56369i bk3: 102a 56154i bk4: 110a 55988i bk5: 94a 56233i bk6: 116a 56039i bk7: 94a 56197i bk8: 124a 55937i bk9: 114a 55879i bk10: 110a 56285i bk11: 90a 56508i bk12: 90a 56745i bk13: 88a 56672i bk14: 82a 56831i bk15: 72a 56874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0914708
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57297 n_nop=54881 n_act=276 n_pre=260 n_req=1098 n_rd=1564 n_write=316 bw_util=0.06562
n_activity=16047 dram_eff=0.2343
bk0: 90a 56237i bk1: 94a 56200i bk2: 102a 56082i bk3: 92a 56309i bk4: 96a 56011i bk5: 104a 56151i bk6: 126a 55900i bk7: 102a 56036i bk8: 112a 56105i bk9: 120a 55924i bk10: 104a 56440i bk11: 84a 56562i bk12: 78a 56854i bk13: 86a 56751i bk14: 86a 56861i bk15: 88a 56742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0839311

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1960, Miss = 360, Miss_rate = 0.184, Pending_hits = 11, Reservation_fails = 224
L2_cache_bank[1]: Access = 2023, Miss = 389, Miss_rate = 0.192, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 1960, Miss = 373, Miss_rate = 0.190, Pending_hits = 8, Reservation_fails = 109
L2_cache_bank[3]: Access = 1940, Miss = 381, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 1937, Miss = 375, Miss_rate = 0.194, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[5]: Access = 2005, Miss = 388, Miss_rate = 0.194, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 1929, Miss = 381, Miss_rate = 0.198, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1883, Miss = 400, Miss_rate = 0.212, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 6352, Miss = 399, Miss_rate = 0.063, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 1960, Miss = 380, Miss_rate = 0.194, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[10]: Access = 2003, Miss = 397, Miss_rate = 0.198, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 1936, Miss = 385, Miss_rate = 0.199, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 27888
L2_total_cache_misses = 4608
L2_total_cache_miss_rate = 0.1652
L2_total_cache_pending_hits = 85
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8801
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2727
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14333
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 54
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1876
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=74358
icnt_total_pkts_simt_to_mem=44151
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.2982
	minimum = 6
	maximum = 427
Network latency average = 36.0395
	minimum = 6
	maximum = 396
Slowest packet = 10809
Flit latency average = 28.9508
	minimum = 6
	maximum = 396
Slowest flit = 78397
Fragmentation average = 0.0357201
	minimum = 0
	maximum = 204
Injected packet rate average = 0.0730757
	minimum = 0.0516245 (at node 5)
	maximum = 0.230445 (at node 23)
Accepted packet rate average = 0.0730757
	minimum = 0.0516245 (at node 5)
	maximum = 0.230445 (at node 23)
Injected flit rate average = 0.151945
	minimum = 0.0845969 (at node 5)
	maximum = 0.352868 (at node 23)
Accepted flit rate average= 0.151945
	minimum = 0.102086 (at node 22)
	maximum = 0.430285 (at node 23)
Injected packet length average = 2.07929
Accepted packet length average = 2.07929
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.4911 (4 samples)
	minimum = 6 (4 samples)
	maximum = 136.75 (4 samples)
Network latency average = 15.5604 (4 samples)
	minimum = 6 (4 samples)
	maximum = 121.25 (4 samples)
Flit latency average = 12.9747 (4 samples)
	minimum = 6 (4 samples)
	maximum = 118.25 (4 samples)
Fragmentation average = 0.00893002 (4 samples)
	minimum = 0 (4 samples)
	maximum = 51 (4 samples)
Injected packet rate average = 0.0278807 (4 samples)
	minimum = 0.0185369 (4 samples)
	maximum = 0.0819784 (4 samples)
Accepted packet rate average = 0.0278807 (4 samples)
	minimum = 0.0185369 (4 samples)
	maximum = 0.0819784 (4 samples)
Injected flit rate average = 0.0618309 (4 samples)
	minimum = 0.0278239 (4 samples)
	maximum = 0.146385 (4 samples)
Accepted flit rate average = 0.0618309 (4 samples)
	minimum = 0.0356881 (4 samples)
	maximum = 0.161973 (4 samples)
Injected packet size average = 2.2177 (4 samples)
Accepted packet size average = 2.2177 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 166838 (inst/sec)
gpgpu_simulation_rate = 1887 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,43409)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,43409)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,43409)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,43409)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,43409)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,43409)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,43409)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(40,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(56,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(40,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 43909  inst.: 4140655 (ipc=606.7) sim_rate=172527 (inst/sec) elapsed = 0:0:00:24 / Sun Feb 28 21:46:22 2016
GPGPU-Sim uArch: cycles simulated: 45409  inst.: 4161821 (ipc=162.3) sim_rate=166472 (inst/sec) elapsed = 0:0:00:25 / Sun Feb 28 21:46:23 2016
GPGPU-Sim uArch: cycles simulated: 46909  inst.: 4174711 (ipc=96.4) sim_rate=160565 (inst/sec) elapsed = 0:0:00:26 / Sun Feb 28 21:46:24 2016
GPGPU-Sim uArch: cycles simulated: 48909  inst.: 4186556 (ipc=63.5) sim_rate=155057 (inst/sec) elapsed = 0:0:00:27 / Sun Feb 28 21:46:25 2016
GPGPU-Sim uArch: cycles simulated: 50409  inst.: 4198519 (ipc=51.6) sim_rate=149947 (inst/sec) elapsed = 0:0:00:28 / Sun Feb 28 21:46:26 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(49,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 52409  inst.: 4213971 (ipc=41.9) sim_rate=145309 (inst/sec) elapsed = 0:0:00:29 / Sun Feb 28 21:46:27 2016
GPGPU-Sim uArch: cycles simulated: 53909  inst.: 4225088 (ipc=36.9) sim_rate=140836 (inst/sec) elapsed = 0:0:00:30 / Sun Feb 28 21:46:28 2016
GPGPU-Sim uArch: cycles simulated: 55909  inst.: 4239739 (ipc=32.2) sim_rate=136765 (inst/sec) elapsed = 0:0:00:31 / Sun Feb 28 21:46:29 2016
GPGPU-Sim uArch: cycles simulated: 57409  inst.: 4250623 (ipc=29.5) sim_rate=132831 (inst/sec) elapsed = 0:0:00:32 / Sun Feb 28 21:46:30 2016
GPGPU-Sim uArch: cycles simulated: 59409  inst.: 4264913 (ipc=26.7) sim_rate=129239 (inst/sec) elapsed = 0:0:00:33 / Sun Feb 28 21:46:31 2016
GPGPU-Sim uArch: cycles simulated: 60909  inst.: 4276953 (ipc=25.1) sim_rate=125792 (inst/sec) elapsed = 0:0:00:34 / Sun Feb 28 21:46:32 2016
GPGPU-Sim uArch: cycles simulated: 62409  inst.: 4288432 (ipc=23.7) sim_rate=122526 (inst/sec) elapsed = 0:0:00:35 / Sun Feb 28 21:46:33 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(76,0,0) tid=(142,0,0)
GPGPU-Sim uArch: cycles simulated: 64409  inst.: 4302751 (ipc=22.2) sim_rate=119520 (inst/sec) elapsed = 0:0:00:36 / Sun Feb 28 21:46:34 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21931,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(21932,43409)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22241,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(22242,43409)
GPGPU-Sim uArch: cycles simulated: 66409  inst.: 4321765 (ipc=21.1) sim_rate=116804 (inst/sec) elapsed = 0:0:00:37 / Sun Feb 28 21:46:35 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (24394,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(24395,43409)
GPGPU-Sim uArch: cycles simulated: 67909  inst.: 4337656 (ipc=20.4) sim_rate=114148 (inst/sec) elapsed = 0:0:00:38 / Sun Feb 28 21:46:36 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (25039,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(25040,43409)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (25232,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(25233,43409)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (26256,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(26257,43409)
GPGPU-Sim uArch: cycles simulated: 69909  inst.: 4358221 (ipc=19.7) sim_rate=111749 (inst/sec) elapsed = 0:0:00:39 / Sun Feb 28 21:46:37 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (26535,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(26536,43409)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27087,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(27088,43409)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (27499,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(27500,43409)
GPGPU-Sim uArch: cycles simulated: 71409  inst.: 4379674 (ipc=19.4) sim_rate=109491 (inst/sec) elapsed = 0:0:00:40 / Sun Feb 28 21:46:38 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28978,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(28979,43409)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(90,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 73409  inst.: 4400694 (ipc=18.8) sim_rate=107334 (inst/sec) elapsed = 0:0:00:41 / Sun Feb 28 21:46:39 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (30100,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(30101,43409)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (31054,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(31055,43409)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (31109,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(31110,43409)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (31455,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(31456,43409)
GPGPU-Sim uArch: cycles simulated: 75409  inst.: 4426784 (ipc=18.4) sim_rate=105399 (inst/sec) elapsed = 0:0:00:42 / Sun Feb 28 21:46:40 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32484,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(32485,43409)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (32623,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(32624,43409)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (33092,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(33093,43409)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (33267,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(33268,43409)
GPGPU-Sim uArch: cycles simulated: 76909  inst.: 4453092 (ipc=18.4) sim_rate=103560 (inst/sec) elapsed = 0:0:00:43 / Sun Feb 28 21:46:41 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (33755,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(33756,43409)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (33948,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(33949,43409)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (33983,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(33984,43409)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (34574,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(34575,43409)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (34613,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(34614,43409)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (35015,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(35016,43409)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (35246,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(35247,43409)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(114,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 78909  inst.: 4489839 (ipc=18.4) sim_rate=102041 (inst/sec) elapsed = 0:0:00:44 / Sun Feb 28 21:46:42 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (35864,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(35865,43409)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (36882,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(36883,43409)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (37450,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(37451,43409)
GPGPU-Sim uArch: cycles simulated: 80909  inst.: 4516790 (ipc=18.1) sim_rate=100373 (inst/sec) elapsed = 0:0:00:45 / Sun Feb 28 21:46:43 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (38316,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(38317,43409)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (38942,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(38943,43409)
GPGPU-Sim uArch: cycles simulated: 82409  inst.: 4535093 (ipc=17.9) sim_rate=98588 (inst/sec) elapsed = 0:0:00:46 / Sun Feb 28 21:46:44 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (39068,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(39069,43409)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (39171,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(39172,43409)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (39419,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(39420,43409)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (40133,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(40134,43409)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (40746,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(40747,43409)
GPGPU-Sim uArch: cycles simulated: 84409  inst.: 4570361 (ipc=17.9) sim_rate=97241 (inst/sec) elapsed = 0:0:00:47 / Sun Feb 28 21:46:45 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (41876,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(41877,43409)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(122,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 86409  inst.: 4594885 (ipc=17.6) sim_rate=95726 (inst/sec) elapsed = 0:0:00:48 / Sun Feb 28 21:46:46 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (44169,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(44170,43409)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (44262,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(44263,43409)
GPGPU-Sim uArch: cycles simulated: 87909  inst.: 4615077 (ipc=17.5) sim_rate=94185 (inst/sec) elapsed = 0:0:00:49 / Sun Feb 28 21:46:47 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (46498,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(46499,43409)
GPGPU-Sim uArch: cycles simulated: 89909  inst.: 4635149 (ipc=17.2) sim_rate=92702 (inst/sec) elapsed = 0:0:00:50 / Sun Feb 28 21:46:48 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (46502,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(46503,43409)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (47411,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(47412,43409)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (48052,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(48053,43409)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (48077,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(48078,43409)
GPGPU-Sim uArch: cycles simulated: 91909  inst.: 4664958 (ipc=17.1) sim_rate=91469 (inst/sec) elapsed = 0:0:00:51 / Sun Feb 28 21:46:49 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(72,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (49567,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(49568,43409)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (49629,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(49630,43409)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (50420,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(50421,43409)
GPGPU-Sim uArch: cycles simulated: 93909  inst.: 4690812 (ipc=16.9) sim_rate=90207 (inst/sec) elapsed = 0:0:00:52 / Sun Feb 28 21:46:50 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (51294,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(51295,43409)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (51431,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(51432,43409)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (51825,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(51826,43409)
GPGPU-Sim uArch: cycles simulated: 95409  inst.: 4710064 (ipc=16.8) sim_rate=88869 (inst/sec) elapsed = 0:0:00:53 / Sun Feb 28 21:46:51 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (52453,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(52454,43409)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (52712,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(52713,43409)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (53999,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(54000,43409)
GPGPU-Sim uArch: cycles simulated: 97409  inst.: 4743380 (ipc=16.8) sim_rate=87840 (inst/sec) elapsed = 0:0:00:54 / Sun Feb 28 21:46:52 2016
GPGPU-Sim uArch: cycles simulated: 98909  inst.: 4761874 (ipc=16.7) sim_rate=86579 (inst/sec) elapsed = 0:0:00:55 / Sun Feb 28 21:46:53 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(124,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (57296,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(57297,43409)
GPGPU-Sim uArch: cycles simulated: 100909  inst.: 4783111 (ipc=16.4) sim_rate=85412 (inst/sec) elapsed = 0:0:00:56 / Sun Feb 28 21:46:54 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (57558,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(57559,43409)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (58253,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(58254,43409)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (58416,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(58417,43409)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (58460,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(58461,43409)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (58482,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(58483,43409)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (58608,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(58609,43409)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (59029,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(59030,43409)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (59303,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(59304,43409)
GPGPU-Sim uArch: cycles simulated: 102909  inst.: 4825856 (ipc=16.6) sim_rate=84664 (inst/sec) elapsed = 0:0:00:57 / Sun Feb 28 21:46:55 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (59664,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(59665,43409)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (60086,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(60087,43409)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (60923,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(60924,43409)
GPGPU-Sim uArch: cycles simulated: 104409  inst.: 4853744 (ipc=16.7) sim_rate=83685 (inst/sec) elapsed = 0:0:00:58 / Sun Feb 28 21:46:56 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (61559,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(61560,43409)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(127,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 105909  inst.: 4873580 (ipc=16.6) sim_rate=82603 (inst/sec) elapsed = 0:0:00:59 / Sun Feb 28 21:46:57 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (62546,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(62547,43409)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (63608,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(63609,43409)
GPGPU-Sim uArch: cycles simulated: 107909  inst.: 4902170 (ipc=16.5) sim_rate=81702 (inst/sec) elapsed = 0:0:01:00 / Sun Feb 28 21:46:58 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (66379,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(66380,43409)
GPGPU-Sim uArch: cycles simulated: 109909  inst.: 4927017 (ipc=16.4) sim_rate=80770 (inst/sec) elapsed = 0:0:01:01 / Sun Feb 28 21:46:59 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (66813,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(66814,43409)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (67567,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(67568,43409)
GPGPU-Sim uArch: cycles simulated: 111409  inst.: 4948538 (ipc=16.3) sim_rate=79815 (inst/sec) elapsed = 0:0:01:02 / Sun Feb 28 21:47:00 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (68022,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(68023,43409)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (68406,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(68407,43409)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(160,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (69900,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(69901,43409)
GPGPU-Sim uArch: cycles simulated: 113409  inst.: 4978645 (ipc=16.3) sim_rate=79026 (inst/sec) elapsed = 0:0:01:03 / Sun Feb 28 21:47:01 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (70062,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(70063,43409)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (70153,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(70154,43409)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (70685,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(70686,43409)
GPGPU-Sim uArch: cycles simulated: 114909  inst.: 5001683 (ipc=16.3) sim_rate=78151 (inst/sec) elapsed = 0:0:01:04 / Sun Feb 28 21:47:02 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (71766,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(71767,43409)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (71941,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(71942,43409)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (72551,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(72552,43409)
GPGPU-Sim uArch: cycles simulated: 116909  inst.: 5030832 (ipc=16.2) sim_rate=77397 (inst/sec) elapsed = 0:0:01:05 / Sun Feb 28 21:47:03 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (73856,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(73857,43409)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (74083,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(74084,43409)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (74166,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(74167,43409)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (74909,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(74910,43409)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (74958,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(74959,43409)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(173,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 118409  inst.: 5055925 (ipc=16.2) sim_rate=76604 (inst/sec) elapsed = 0:0:01:06 / Sun Feb 28 21:47:04 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (76010,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(76011,43409)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (76948,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(76949,43409)
GPGPU-Sim uArch: cycles simulated: 120409  inst.: 5087140 (ipc=16.2) sim_rate=75927 (inst/sec) elapsed = 0:0:01:07 / Sun Feb 28 21:47:05 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (78681,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(78682,43409)
GPGPU-Sim uArch: cycles simulated: 122409  inst.: 5112326 (ipc=16.1) sim_rate=75181 (inst/sec) elapsed = 0:0:01:08 / Sun Feb 28 21:47:06 2016
GPGPU-Sim uArch: cycles simulated: 123909  inst.: 5131794 (ipc=16.1) sim_rate=74373 (inst/sec) elapsed = 0:0:01:09 / Sun Feb 28 21:47:07 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(154,0,0) tid=(90,0,0)
GPGPU-Sim uArch: cycles simulated: 125909  inst.: 5152771 (ipc=15.9) sim_rate=73611 (inst/sec) elapsed = 0:0:01:10 / Sun Feb 28 21:47:08 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (82991,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(82992,43409)
GPGPU-Sim uArch: cycles simulated: 127909  inst.: 5175311 (ipc=15.8) sim_rate=72891 (inst/sec) elapsed = 0:0:01:11 / Sun Feb 28 21:47:09 2016
GPGPU-Sim uArch: cycles simulated: 129909  inst.: 5196750 (ipc=15.7) sim_rate=72177 (inst/sec) elapsed = 0:0:01:12 / Sun Feb 28 21:47:10 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (86797,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(86798,43409)
GPGPU-Sim uArch: cycles simulated: 131409  inst.: 5215703 (ipc=15.7) sim_rate=71447 (inst/sec) elapsed = 0:0:01:13 / Sun Feb 28 21:47:11 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (88078,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(88079,43409)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (89888,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(89889,43409)
GPGPU-Sim uArch: cycles simulated: 133409  inst.: 5241171 (ipc=15.6) sim_rate=70826 (inst/sec) elapsed = 0:0:01:14 / Sun Feb 28 21:47:12 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (90116,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(90117,43409)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(124,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (91209,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(91210,43409)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (91226,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(91227,43409)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (91934,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(91935,43409)
GPGPU-Sim uArch: cycles simulated: 135409  inst.: 5275094 (ipc=15.6) sim_rate=70334 (inst/sec) elapsed = 0:0:01:15 / Sun Feb 28 21:47:13 2016
GPGPU-Sim uArch: cycles simulated: 137409  inst.: 5299555 (ipc=15.6) sim_rate=69730 (inst/sec) elapsed = 0:0:01:16 / Sun Feb 28 21:47:14 2016
GPGPU-Sim uArch: cycles simulated: 139409  inst.: 5321676 (ipc=15.5) sim_rate=69112 (inst/sec) elapsed = 0:0:01:17 / Sun Feb 28 21:47:15 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (96143,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(96144,43409)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (96953,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(96954,43409)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(164,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 140909  inst.: 5344970 (ipc=15.5) sim_rate=68525 (inst/sec) elapsed = 0:0:01:18 / Sun Feb 28 21:47:16 2016
GPGPU-Sim uArch: cycles simulated: 142909  inst.: 5368955 (ipc=15.4) sim_rate=67961 (inst/sec) elapsed = 0:0:01:19 / Sun Feb 28 21:47:17 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (99952,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(99953,43409)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (100463,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(100464,43409)
GPGPU-Sim uArch: cycles simulated: 144909  inst.: 5393160 (ipc=15.3) sim_rate=67414 (inst/sec) elapsed = 0:0:01:20 / Sun Feb 28 21:47:18 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (103025,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(103026,43409)
GPGPU-Sim uArch: cycles simulated: 146909  inst.: 5418467 (ipc=15.3) sim_rate=66894 (inst/sec) elapsed = 0:0:01:21 / Sun Feb 28 21:47:19 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (104236,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(104237,43409)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(94,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 148909  inst.: 5446506 (ipc=15.3) sim_rate=66420 (inst/sec) elapsed = 0:0:01:22 / Sun Feb 28 21:47:20 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (105736,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(105737,43409)
GPGPU-Sim uArch: cycles simulated: 150409  inst.: 5467499 (ipc=15.2) sim_rate=65873 (inst/sec) elapsed = 0:0:01:23 / Sun Feb 28 21:47:21 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (107006,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(107007,43409)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (107957,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(107958,43409)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (107999,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(108000,43409)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (108554,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(108555,43409)
GPGPU-Sim uArch: cycles simulated: 152409  inst.: 5500179 (ipc=15.3) sim_rate=65478 (inst/sec) elapsed = 0:0:01:24 / Sun Feb 28 21:47:22 2016
GPGPU-Sim uArch: cycles simulated: 154409  inst.: 5523191 (ipc=15.2) sim_rate=64978 (inst/sec) elapsed = 0:0:01:25 / Sun Feb 28 21:47:23 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(180,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 156409  inst.: 5546363 (ipc=15.1) sim_rate=64492 (inst/sec) elapsed = 0:0:01:26 / Sun Feb 28 21:47:24 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (114054,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(114055,43409)
GPGPU-Sim uArch: cycles simulated: 157909  inst.: 5567954 (ipc=15.1) sim_rate=63999 (inst/sec) elapsed = 0:0:01:27 / Sun Feb 28 21:47:25 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (114944,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(114945,43409)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (115446,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(115447,43409)
GPGPU-Sim uArch: cycles simulated: 159909  inst.: 5595929 (ipc=15.1) sim_rate=63590 (inst/sec) elapsed = 0:0:01:28 / Sun Feb 28 21:47:26 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (117527,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(117528,43409)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (117767,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(117768,43409)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (118389,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(118390,43409)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(201,0,0) tid=(240,0,0)
GPGPU-Sim uArch: cycles simulated: 161909  inst.: 5625561 (ipc=15.1) sim_rate=63208 (inst/sec) elapsed = 0:0:01:29 / Sun Feb 28 21:47:27 2016
GPGPU-Sim uArch: cycles simulated: 163909  inst.: 5650870 (ipc=15.1) sim_rate=62787 (inst/sec) elapsed = 0:0:01:30 / Sun Feb 28 21:47:28 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (120762,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(120763,43409)
GPGPU-Sim uArch: cycles simulated: 165909  inst.: 5673711 (ipc=15.0) sim_rate=62348 (inst/sec) elapsed = 0:0:01:31 / Sun Feb 28 21:47:29 2016
GPGPU-Sim uArch: cycles simulated: 167909  inst.: 5702528 (ipc=15.0) sim_rate=61984 (inst/sec) elapsed = 0:0:01:32 / Sun Feb 28 21:47:30 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(139,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (126120,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(126121,43409)
GPGPU-Sim uArch: cycles simulated: 169909  inst.: 5729026 (ipc=15.0) sim_rate=61602 (inst/sec) elapsed = 0:0:01:33 / Sun Feb 28 21:47:31 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (127095,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(127096,43409)
GPGPU-Sim uArch: cycles simulated: 171909  inst.: 5757995 (ipc=14.9) sim_rate=61255 (inst/sec) elapsed = 0:0:01:34 / Sun Feb 28 21:47:32 2016
GPGPU-Sim uArch: cycles simulated: 173909  inst.: 5780112 (ipc=14.9) sim_rate=60843 (inst/sec) elapsed = 0:0:01:35 / Sun Feb 28 21:47:33 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (131064,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(131065,43409)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (131150,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(131151,43409)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (131350,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(131351,43409)
GPGPU-Sim uArch: cycles simulated: 175909  inst.: 5808144 (ipc=14.9) sim_rate=60501 (inst/sec) elapsed = 0:0:01:36 / Sun Feb 28 21:47:34 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(152,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (133032,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(133033,43409)
GPGPU-Sim uArch: cycles simulated: 177409  inst.: 5828860 (ipc=14.9) sim_rate=60091 (inst/sec) elapsed = 0:0:01:37 / Sun Feb 28 21:47:35 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (134324,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(134325,43409)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (134960,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(134961,43409)
GPGPU-Sim uArch: cycles simulated: 179409  inst.: 5857022 (ipc=14.9) sim_rate=59765 (inst/sec) elapsed = 0:0:01:38 / Sun Feb 28 21:47:36 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (136694,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(136695,43409)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (136929,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(136930,43409)
GPGPU-Sim uArch: cycles simulated: 181409  inst.: 5888004 (ipc=14.9) sim_rate=59474 (inst/sec) elapsed = 0:0:01:39 / Sun Feb 28 21:47:37 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (138009,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(138010,43409)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (139225,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(139226,43409)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (139529,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(139530,43409)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(215,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (139672,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(139673,43409)
GPGPU-Sim uArch: cycles simulated: 183409  inst.: 5918617 (ipc=14.9) sim_rate=59186 (inst/sec) elapsed = 0:0:01:40 / Sun Feb 28 21:47:38 2016
GPGPU-Sim uArch: cycles simulated: 185409  inst.: 5947923 (ipc=14.9) sim_rate=58890 (inst/sec) elapsed = 0:0:01:41 / Sun Feb 28 21:47:39 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (142771,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(142772,43409)
GPGPU-Sim uArch: cycles simulated: 187409  inst.: 5979836 (ipc=14.9) sim_rate=58625 (inst/sec) elapsed = 0:0:01:42 / Sun Feb 28 21:47:40 2016
GPGPU-Sim uArch: cycles simulated: 188909  inst.: 5996209 (ipc=14.8) sim_rate=58215 (inst/sec) elapsed = 0:0:01:43 / Sun Feb 28 21:47:41 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (145708,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(145709,43409)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(209,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 190909  inst.: 6023181 (ipc=14.8) sim_rate=57915 (inst/sec) elapsed = 0:0:01:44 / Sun Feb 28 21:47:42 2016
GPGPU-Sim uArch: cycles simulated: 192909  inst.: 6046626 (ipc=14.8) sim_rate=57586 (inst/sec) elapsed = 0:0:01:45 / Sun Feb 28 21:47:43 2016
GPGPU-Sim uArch: cycles simulated: 194909  inst.: 6071315 (ipc=14.7) sim_rate=57276 (inst/sec) elapsed = 0:0:01:46 / Sun Feb 28 21:47:44 2016
GPGPU-Sim uArch: cycles simulated: 196909  inst.: 6097288 (ipc=14.7) sim_rate=56984 (inst/sec) elapsed = 0:0:01:47 / Sun Feb 28 21:47:45 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(131,0,0) tid=(252,0,0)
GPGPU-Sim uArch: cycles simulated: 198909  inst.: 6120505 (ipc=14.7) sim_rate=56671 (inst/sec) elapsed = 0:0:01:48 / Sun Feb 28 21:47:46 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (155591,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(155592,43409)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (156863,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(156864,43409)
GPGPU-Sim uArch: cycles simulated: 200909  inst.: 6147947 (ipc=14.7) sim_rate=56403 (inst/sec) elapsed = 0:0:01:49 / Sun Feb 28 21:47:47 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (158891,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(158892,43409)
GPGPU-Sim uArch: cycles simulated: 202909  inst.: 6179551 (ipc=14.7) sim_rate=56177 (inst/sec) elapsed = 0:0:01:50 / Sun Feb 28 21:47:48 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(138,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 204909  inst.: 6202356 (ipc=14.6) sim_rate=55877 (inst/sec) elapsed = 0:0:01:51 / Sun Feb 28 21:47:49 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (161955,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(161956,43409)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (162896,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(162897,43409)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (163107,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(163108,43409)
GPGPU-Sim uArch: cycles simulated: 206909  inst.: 6233862 (ipc=14.7) sim_rate=55659 (inst/sec) elapsed = 0:0:01:52 / Sun Feb 28 21:47:50 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (163884,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(163885,43409)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (164861,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(164862,43409)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (164898,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(164899,43409)
GPGPU-Sim uArch: cycles simulated: 208409  inst.: 6266506 (ipc=14.7) sim_rate=55455 (inst/sec) elapsed = 0:0:01:53 / Sun Feb 28 21:47:51 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (165395,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(165396,43409)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (166310,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(166311,43409)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(142,0,0) tid=(224,0,0)
GPGPU-Sim uArch: cycles simulated: 210409  inst.: 6300277 (ipc=14.7) sim_rate=55265 (inst/sec) elapsed = 0:0:01:54 / Sun Feb 28 21:47:52 2016
GPGPU-Sim uArch: cycles simulated: 212409  inst.: 6332226 (ipc=14.8) sim_rate=55062 (inst/sec) elapsed = 0:0:01:55 / Sun Feb 28 21:47:53 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (170261,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(170262,43409)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (170679,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(170680,43409)
GPGPU-Sim uArch: cycles simulated: 214409  inst.: 6361613 (ipc=14.8) sim_rate=54841 (inst/sec) elapsed = 0:0:01:56 / Sun Feb 28 21:47:54 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (171949,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(171950,43409)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(216,0,0) tid=(137,0,0)
GPGPU-Sim uArch: cycles simulated: 216409  inst.: 6394338 (ipc=14.8) sim_rate=54652 (inst/sec) elapsed = 0:0:01:57 / Sun Feb 28 21:47:55 2016
GPGPU-Sim uArch: cycles simulated: 218409  inst.: 6420203 (ipc=14.8) sim_rate=54408 (inst/sec) elapsed = 0:0:01:58 / Sun Feb 28 21:47:56 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (175369,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(175370,43409)
GPGPU-Sim uArch: cycles simulated: 219909  inst.: 6442264 (ipc=14.8) sim_rate=54136 (inst/sec) elapsed = 0:0:01:59 / Sun Feb 28 21:47:57 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (178318,43409), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(178319,43409)
GPGPU-Sim uArch: cycles simulated: 221909  inst.: 6470987 (ipc=14.8) sim_rate=53924 (inst/sec) elapsed = 0:0:02:00 / Sun Feb 28 21:47:58 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(230,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (179769,43409), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(179770,43409)
GPGPU-Sim uArch: cycles simulated: 223909  inst.: 6501432 (ipc=14.8) sim_rate=53730 (inst/sec) elapsed = 0:0:02:01 / Sun Feb 28 21:47:59 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (182104,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(182105,43409)
GPGPU-Sim uArch: cycles simulated: 225909  inst.: 6533372 (ipc=14.8) sim_rate=53552 (inst/sec) elapsed = 0:0:02:02 / Sun Feb 28 21:48:00 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (183015,43409), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(183016,43409)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (183264,43409), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(183265,43409)
GPGPU-Sim uArch: cycles simulated: 227909  inst.: 6569582 (ipc=14.8) sim_rate=53411 (inst/sec) elapsed = 0:0:02:03 / Sun Feb 28 21:48:01 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(213,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (184958,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(184959,43409)
GPGPU-Sim uArch: cycles simulated: 229909  inst.: 6599651 (ipc=14.8) sim_rate=53222 (inst/sec) elapsed = 0:0:02:04 / Sun Feb 28 21:48:02 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (186597,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(186598,43409)
GPGPU-Sim uArch: cycles simulated: 231909  inst.: 6633532 (ipc=14.8) sim_rate=53068 (inst/sec) elapsed = 0:0:02:05 / Sun Feb 28 21:48:03 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (188540,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(188541,43409)
GPGPU-Sim uArch: cycles simulated: 233909  inst.: 6662714 (ipc=14.8) sim_rate=52878 (inst/sec) elapsed = 0:0:02:06 / Sun Feb 28 21:48:04 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(226,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 235409  inst.: 6681059 (ipc=14.8) sim_rate=52606 (inst/sec) elapsed = 0:0:02:07 / Sun Feb 28 21:48:05 2016
GPGPU-Sim uArch: cycles simulated: 237409  inst.: 6710462 (ipc=14.8) sim_rate=52425 (inst/sec) elapsed = 0:0:02:08 / Sun Feb 28 21:48:06 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (194460,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(194461,43409)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (195171,43409), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(195172,43409)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (195380,43409), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(195381,43409)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (195501,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(195502,43409)
GPGPU-Sim uArch: cycles simulated: 239409  inst.: 6745946 (ipc=14.8) sim_rate=52294 (inst/sec) elapsed = 0:0:02:09 / Sun Feb 28 21:48:07 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(229,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 241409  inst.: 6777487 (ipc=14.8) sim_rate=52134 (inst/sec) elapsed = 0:0:02:10 / Sun Feb 28 21:48:08 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (199186,43409), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(199187,43409)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (199789,43409), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(199790,43409)
GPGPU-Sim uArch: cycles simulated: 243409  inst.: 6803362 (ipc=14.8) sim_rate=51934 (inst/sec) elapsed = 0:0:02:11 / Sun Feb 28 21:48:09 2016
GPGPU-Sim uArch: cycles simulated: 245409  inst.: 6831856 (ipc=14.8) sim_rate=51756 (inst/sec) elapsed = 0:0:02:12 / Sun Feb 28 21:48:10 2016
GPGPU-Sim uArch: cycles simulated: 247409  inst.: 6858576 (ipc=14.8) sim_rate=51568 (inst/sec) elapsed = 0:0:02:13 / Sun Feb 28 21:48:11 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(242,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 248909  inst.: 6878518 (ipc=14.8) sim_rate=51332 (inst/sec) elapsed = 0:0:02:14 / Sun Feb 28 21:48:12 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (205685,43409), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(205686,43409)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (206919,43409), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(206920,43409)
GPGPU-Sim uArch: cycles simulated: 250909  inst.: 6909879 (ipc=14.8) sim_rate=51184 (inst/sec) elapsed = 0:0:02:15 / Sun Feb 28 21:48:13 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (208962,43409), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(208963,43409)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (209403,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(209404,43409)
GPGPU-Sim uArch: cycles simulated: 252909  inst.: 6940875 (ipc=14.8) sim_rate=51035 (inst/sec) elapsed = 0:0:02:16 / Sun Feb 28 21:48:14 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (210470,43409), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(210471,43409)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(199,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (210737,43409), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(210738,43409)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (211245,43409), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(211246,43409)
GPGPU-Sim uArch: cycles simulated: 254909  inst.: 6980732 (ipc=14.9) sim_rate=50954 (inst/sec) elapsed = 0:0:02:17 / Sun Feb 28 21:48:15 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (212159,43409), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(212160,43409)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (213067,43409), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 256909  inst.: 7010333 (ipc=14.9) sim_rate=50799 (inst/sec) elapsed = 0:0:02:18 / Sun Feb 28 21:48:16 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (213625,43409), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (213856,43409), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (214158,43409), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 258909  inst.: 7042855 (ipc=14.9) sim_rate=50668 (inst/sec) elapsed = 0:0:02:19 / Sun Feb 28 21:48:17 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(204,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 260909  inst.: 7072290 (ipc=14.9) sim_rate=50516 (inst/sec) elapsed = 0:0:02:20 / Sun Feb 28 21:48:18 2016
GPGPU-Sim uArch: cycles simulated: 262909  inst.: 7100469 (ipc=14.9) sim_rate=50357 (inst/sec) elapsed = 0:0:02:21 / Sun Feb 28 21:48:19 2016
GPGPU-Sim uArch: cycles simulated: 264909  inst.: 7126833 (ipc=14.9) sim_rate=50188 (inst/sec) elapsed = 0:0:02:22 / Sun Feb 28 21:48:20 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(238,0,0) tid=(192,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (223358,43409), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 266909  inst.: 7154209 (ipc=14.8) sim_rate=50029 (inst/sec) elapsed = 0:0:02:23 / Sun Feb 28 21:48:21 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (224970,43409), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 268909  inst.: 7178189 (ipc=14.8) sim_rate=49848 (inst/sec) elapsed = 0:0:02:24 / Sun Feb 28 21:48:22 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (226297,43409), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 270909  inst.: 7205318 (ipc=14.8) sim_rate=49691 (inst/sec) elapsed = 0:0:02:25 / Sun Feb 28 21:48:23 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (227872,43409), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (228536,43409), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 272909  inst.: 7235899 (ipc=14.8) sim_rate=49560 (inst/sec) elapsed = 0:0:02:26 / Sun Feb 28 21:48:24 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(215,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 274909  inst.: 7261075 (ipc=14.8) sim_rate=49395 (inst/sec) elapsed = 0:0:02:27 / Sun Feb 28 21:48:25 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (232812,43409), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 276909  inst.: 7289877 (ipc=14.8) sim_rate=49255 (inst/sec) elapsed = 0:0:02:28 / Sun Feb 28 21:48:26 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (233884,43409), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (235507,43409), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (235572,43409), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 279409  inst.: 7324310 (ipc=14.8) sim_rate=49156 (inst/sec) elapsed = 0:0:02:29 / Sun Feb 28 21:48:27 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(227,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 281409  inst.: 7350531 (ipc=14.8) sim_rate=49003 (inst/sec) elapsed = 0:0:02:30 / Sun Feb 28 21:48:28 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (239557,43409), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (239800,43409), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 283409  inst.: 7378542 (ipc=14.8) sim_rate=48864 (inst/sec) elapsed = 0:0:02:31 / Sun Feb 28 21:48:29 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (240261,43409), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (240396,43409), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 285909  inst.: 7416430 (ipc=14.8) sim_rate=48792 (inst/sec) elapsed = 0:0:02:32 / Sun Feb 28 21:48:30 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (242567,43409), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (242821,43409), 5 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(209,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (243753,43409), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 287909  inst.: 7442187 (ipc=14.7) sim_rate=48641 (inst/sec) elapsed = 0:0:02:33 / Sun Feb 28 21:48:31 2016
GPGPU-Sim uArch: cycles simulated: 289909  inst.: 7469306 (ipc=14.7) sim_rate=48501 (inst/sec) elapsed = 0:0:02:34 / Sun Feb 28 21:48:32 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (247964,43409), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (248510,43409), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (248771,43409), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (248827,43409), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 292409  inst.: 7506309 (ipc=14.7) sim_rate=48427 (inst/sec) elapsed = 0:0:02:35 / Sun Feb 28 21:48:33 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (250253,43409), 3 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(227,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 294409  inst.: 7530477 (ipc=14.7) sim_rate=48272 (inst/sec) elapsed = 0:0:02:36 / Sun Feb 28 21:48:34 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (252323,43409), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (253286,43409), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 296909  inst.: 7560947 (ipc=14.7) sim_rate=48158 (inst/sec) elapsed = 0:0:02:37 / Sun Feb 28 21:48:35 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (255159,43409), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 298909  inst.: 7587590 (ipc=14.7) sim_rate=48022 (inst/sec) elapsed = 0:0:02:38 / Sun Feb 28 21:48:36 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (255935,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (256358,43409), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (257197,43409), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 301409  inst.: 7618014 (ipc=14.7) sim_rate=47912 (inst/sec) elapsed = 0:0:02:39 / Sun Feb 28 21:48:37 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(220,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (259724,43409), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 303909  inst.: 7652973 (ipc=14.6) sim_rate=47831 (inst/sec) elapsed = 0:0:02:40 / Sun Feb 28 21:48:38 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (260678,43409), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (260783,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (261417,43409), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (261476,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (261949,43409), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 306409  inst.: 7684394 (ipc=14.6) sim_rate=47729 (inst/sec) elapsed = 0:0:02:41 / Sun Feb 28 21:48:39 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (264285,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (264590,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (264771,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 308409  inst.: 7709875 (ipc=14.6) sim_rate=47591 (inst/sec) elapsed = 0:0:02:42 / Sun Feb 28 21:48:40 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (265748,43409), 3 CTAs running
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(229,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (267889,43409), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 311409  inst.: 7748170 (ipc=14.6) sim_rate=47534 (inst/sec) elapsed = 0:0:02:43 / Sun Feb 28 21:48:41 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (268276,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (269376,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (269675,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (270313,43409), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 313909  inst.: 7777190 (ipc=14.6) sim_rate=47421 (inst/sec) elapsed = 0:0:02:44 / Sun Feb 28 21:48:42 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (270544,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (271271,43409), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 316409  inst.: 7802695 (ipc=14.5) sim_rate=47289 (inst/sec) elapsed = 0:0:02:45 / Sun Feb 28 21:48:43 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (273014,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (273133,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (273491,43409), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (273716,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (273742,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (274174,43409), 1 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(236,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (274776,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (274800,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 319409  inst.: 7837405 (ipc=14.5) sim_rate=47213 (inst/sec) elapsed = 0:0:02:46 / Sun Feb 28 21:48:44 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (276038,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (276381,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (276966,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (277444,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (278572,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (278894,43409), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 322909  inst.: 7874652 (ipc=14.4) sim_rate=47153 (inst/sec) elapsed = 0:0:02:47 / Sun Feb 28 21:48:45 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (280335,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (281623,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (282319,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (282842,43409), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 326409  inst.: 7908558 (ipc=14.4) sim_rate=47074 (inst/sec) elapsed = 0:0:02:48 / Sun Feb 28 21:48:46 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (283579,43409), 3 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(250,0,0) tid=(106,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (284114,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (285144,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (285704,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (286444,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (286955,43409), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 330409  inst.: 7945134 (ipc=14.3) sim_rate=47012 (inst/sec) elapsed = 0:0:02:49 / Sun Feb 28 21:48:47 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (287554,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (288554,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (289075,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (289168,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (289170,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (290250,43409), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (290467,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (290604,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (290797,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (291283,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (292674,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (292972,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 336409  inst.: 7980323 (ipc=14.1) sim_rate=46943 (inst/sec) elapsed = 0:0:02:50 / Sun Feb 28 21:48:48 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (293370,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (293838,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (294252,43409), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (294599,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (296128,43409), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (299277,43409), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 299278
gpu_sim_insn = 4148655
gpu_ipc =      13.8622
gpu_tot_sim_cycle = 342687
gpu_tot_sim_insn = 7985944
gpu_tot_ipc =      23.3039
gpu_tot_issued_cta = 1280
gpu_stall_dramfull = 611615
gpu_stall_icnt2sh    = 1703677
gpu_total_sim_rate=46976

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 475201
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 37242, Miss = 30330, Miss_rate = 0.814, Pending_hits = 2297, Reservation_fails = 256129
	L1D_cache_core[1]: Access = 35688, Miss = 28780, Miss_rate = 0.806, Pending_hits = 2140, Reservation_fails = 247261
	L1D_cache_core[2]: Access = 35127, Miss = 28426, Miss_rate = 0.809, Pending_hits = 2168, Reservation_fails = 239510
	L1D_cache_core[3]: Access = 38816, Miss = 31869, Miss_rate = 0.821, Pending_hits = 2424, Reservation_fails = 257589
	L1D_cache_core[4]: Access = 35403, Miss = 28596, Miss_rate = 0.808, Pending_hits = 2177, Reservation_fails = 248541
	L1D_cache_core[5]: Access = 39260, Miss = 32179, Miss_rate = 0.820, Pending_hits = 2442, Reservation_fails = 258697
	L1D_cache_core[6]: Access = 39647, Miss = 32462, Miss_rate = 0.819, Pending_hits = 2372, Reservation_fails = 256888
	L1D_cache_core[7]: Access = 35182, Miss = 28519, Miss_rate = 0.811, Pending_hits = 2133, Reservation_fails = 241586
	L1D_cache_core[8]: Access = 37860, Miss = 30884, Miss_rate = 0.816, Pending_hits = 2239, Reservation_fails = 257451
	L1D_cache_core[9]: Access = 39096, Miss = 31709, Miss_rate = 0.811, Pending_hits = 2441, Reservation_fails = 253874
	L1D_cache_core[10]: Access = 33939, Miss = 27406, Miss_rate = 0.808, Pending_hits = 2074, Reservation_fails = 234274
	L1D_cache_core[11]: Access = 37263, Miss = 30219, Miss_rate = 0.811, Pending_hits = 2232, Reservation_fails = 252785
	L1D_cache_core[12]: Access = 34952, Miss = 28374, Miss_rate = 0.812, Pending_hits = 2100, Reservation_fails = 243059
	L1D_cache_core[13]: Access = 38288, Miss = 31272, Miss_rate = 0.817, Pending_hits = 2331, Reservation_fails = 258057
	L1D_cache_core[14]: Access = 36049, Miss = 29183, Miss_rate = 0.810, Pending_hits = 2138, Reservation_fails = 243901
	L1D_total_cache_accesses = 553812
	L1D_total_cache_misses = 450208
	L1D_total_cache_miss_rate = 0.8129
	L1D_total_cache_pending_hits = 33708
	L1D_total_cache_reservation_fails = 3749602
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 75412
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0064
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 68345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 225021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2361570
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 74932
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1551
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 87
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 225187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1388032
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 474203
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1105, 1163, 864, 1239, 909, 1219, 1415, 1163, 1790, 1525, 1267, 1589, 1697, 1114, 1335, 1223, 1355, 1163, 1654, 1230, 1034, 1411, 1420, 1439, 1049, 1038, 1775, 1415, 920, 1292, 892, 1032, 1305, 1045, 1378, 1525, 1316, 892, 1680, 1439, 1336, 479, 1062, 1278, 647, 1097, 940, 1075, 
gpgpu_n_tot_thrd_icount = 28175520
gpgpu_n_tot_w_icount = 880485
gpgpu_n_stall_shd_mem = 4094265
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 225021
gpgpu_n_mem_write_global = 226825
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 936137
gpgpu_n_store_insn = 338169
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 914641
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4091108
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6568907	W0_Idle:705044	W0_Scoreboard:1372842	W1:250209	W2:109456	W3:66465	W4:45389	W5:31946	W6:29352	W7:25648	W8:22773	W9:20153	W10:17661	W11:16741	W12:15402	W13:13097	W14:10558	W15:9127	W16:7969	W17:6847	W18:5350	W19:5423	W20:3867	W21:3741	W22:2927	W23:2765	W24:1599	W25:882	W26:739	W27:397	W28:246	W29:115	W30:41	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1800168 {8:225021,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9081608 {40:226710,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30602856 {136:225021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1814600 {8:226825,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 284 
maxdqlatency = 0 
maxmflatency = 1033 
averagemflatency = 385 
max_icnt2mem_latency = 796 
max_icnt2sh_latency = 342593 
mrq_lat_table:13710 	1274 	410 	965 	1120 	235 	103 	41 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62329 	318266 	71265 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22666 	10065 	33273 	153007 	103588 	127597 	1725 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19173 	97378 	100284 	8123 	78 	0 	0 	2 	9 	38 	938 	9267 	18920 	44488 	98974 	54189 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	72 	613 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        23        25        22        25        24        22        26        28        26        30        25        27        27        31        28 
dram[1]:        21        30        24        27        22        24        22        21        28        28        25        30        25        23        20        15 
dram[2]:        24        20        21        16        23        23        25        22        25        23        27        25        26        25        27        25 
dram[3]:        22        16        25        24        34        26        25        18        28        25        23        22        27        24        19        12 
dram[4]:        29        26        22        18        24        21        21        23        28        26        22        22        25        23        29        25 
dram[5]:        30        18        21        24        25        22        20        29        29        26        22        22        25        21        24        14 
maximum service time to same row:
dram[0]:     66864     78930     82518     46954     57622     54510     35866     42644     67900     70809    102226    100725     66445     66970     76291     75924 
dram[1]:     54687     56659     39287     36053     36137     45543     51954     56334     56641    112430    124662    102944     64052     45814     59484     37480 
dram[2]:     70540     75995     66666     62687     40255     45982     52991     65591     50956     51445     93464     90844     66108     66191     82838     80389 
dram[3]:     37494     34214     44134     56925     53778     53373     87421     92497     48111    115416     42076     52051     56144     54175     56104     46506 
dram[4]:     50662     63316     73283     55481     47887     51278     42881     44395     70856     53358     78541     88047     65881     56302     72678     41090 
dram[5]:     42973     56576     43309     77375     42707     40633     84354    101319    108046    102689     71805     97058     63152     57223     97972     27105 
average row accesses per activate:
dram[0]:  7.625000  6.413793  6.218750  4.850000  5.621622  5.714286  5.333333  4.215686  5.023256  4.372549  6.560000  5.750000  5.958333  5.142857  7.250000  9.600000 
dram[1]:  6.482759  8.125000  5.714286  4.595238  4.040000  3.491525  5.186047  4.541667  5.487805  6.200000  5.645161  5.366667  5.960000  5.592593  4.967742  4.166667 
dram[2]:  5.875000  6.000000  3.625000  4.707317  5.486486  5.282051  7.000000  7.448276  5.309524  4.551021  7.863636  4.914286  5.103448  5.370370  6.863636  7.526316 
dram[3]:  4.684210  4.769231  4.386364  6.433333  6.466667  5.184210  6.500000  5.605263  5.575000  4.822222  4.000000  3.928571  7.100000  5.296296  5.034483  4.500000 
dram[4]:  7.920000  5.333333  5.909091  4.634146  4.878049  7.142857  4.782609  6.114286  6.166667  6.400000  4.589744  5.964286  4.964286  4.181818  6.458333  6.125000 
dram[5]:  4.500000  3.298246  4.083333  6.566667  4.565217  6.656250  5.631579  8.071428  6.250000  4.604167  4.046512  4.405406  5.107143  5.111111  4.677419  4.138889 
average row locality = 17861/3362 = 5.312612
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       152       153       166       161       175       168       192       182       182       188       152       151       143       144       145       144 
dram[1]:       156       163       165       160       169       174       191       185       192       185       163       150       149       151       154       150 
dram[2]:       154       158       171       159       171       174       190       183       190       191       161       161       148       144       151       143 
dram[3]:       144       152       161       160       162       164       188       178       191       184       164       155       142       143       146       144 
dram[4]:       164       160       163       155       168       168       187       180       190       190       168       157       139       138       155       147 
dram[5]:       157       156       163       164       177       180       182       193       193       189       163       153       143       138       145       149 
total reads: 15756
bank skew: 193/138 = 1.40
chip skew: 2657/2578 = 1.03
number of total write accesses:
dram[0]:        31        33        33        33        33        32        32        33        34        35        12        10         0         0         0         0 
dram[1]:        32        32        35        33        33        32        32        33        33        32        12        11         0         0         0         0 
dram[2]:        34        34        32        34        32        32        34        33        33        32        12        11         0         1         0         0 
dram[3]:        34        34        32        33        32        33        33        35        32        33        12        10         0         0         0         0 
dram[4]:        34        32        32        35        32        32        33        34        32        34        11        10         0         0         0         0 
dram[5]:        32        32        33        33        33        33        32        33        32        32        11        10         0         0         0         0 
total reads: 2105
min_bank_accesses = 0!
chip skew: 354/346 = 1.02
average mf latency per bank:
dram[0]:       5420      5448      5747      5495      5116      5155      4638      4748      4804      4844     12887     13580     17801     17796     20587     20662
dram[1]:       5448      5474      5480      5932      5608      5693      5066      5162      4890      5099     12486     14334     17214     17755     20090     20960
dram[2]:       5411      5430      5173      5401      5142      5022      4629      4757      4986      4863     12267     13228     17685     17968     19657     20923
dram[3]:       5923      5600      5621      5648      5366      5143      4922      4851      4991      4914     12497     13668     18396     18296     20842     20892
dram[4]:       6793      5330      7254      5642      7140      5232      6594      4774      6344      4624     80356     13724     24684     18371     26395     20389
dram[5]:       5657      5740      5614      5761      5162      5243      4889      4830      4754      4964     13349     14076     18351     19732     20991     20857
maximum mf latency per bank:
dram[0]:        832       865       852       855       833       829       767       783       760       824       814       867       821       877       815       819
dram[1]:        797       832       894       867       843       952       880       857       865       862       786       895       817       854       854       837
dram[2]:        867       815       824       848       817       855       868       861       795       808       818       800       865      1033       816       863
dram[3]:        812       856       819       825       944       787       854       896       927       801       839       871       901       951       807       804
dram[4]:       1012       873      1015       866       975       791      1000       827       916       801      1011       793       943       901      1019       907
dram[5]:        787       876       746       857       748       862       884       850       920       842       806       813       877       885       819       920

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=452343 n_nop=445764 n_act=524 n_pre=508 n_req=2949 n_rd=5196 n_write=351 bw_util=0.02453
n_activity=43228 dram_eff=0.2566
bk0: 304a 450543i bk1: 306a 450461i bk2: 332a 450327i bk3: 322a 450056i bk4: 350a 449971i bk5: 336a 449879i bk6: 384a 449931i bk7: 364a 449472i bk8: 364a 449857i bk9: 376a 449600i bk10: 304a 450671i bk11: 302a 450555i bk12: 286a 450767i bk13: 288a 450556i bk14: 290a 450891i bk15: 288a 450846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0332093
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=452343 n_nop=445523 n_act=586 n_pre=570 n_req=3007 n_rd=5314 n_write=350 bw_util=0.02504
n_activity=46230 dram_eff=0.245
bk0: 312a 450471i bk1: 326a 450500i bk2: 330a 450036i bk3: 320a 450028i bk4: 338a 449662i bk5: 348a 449457i bk6: 382a 449790i bk7: 370a 449627i bk8: 384a 449911i bk9: 370a 450084i bk10: 326a 450548i bk11: 300a 450645i bk12: 298a 450903i bk13: 302a 450668i bk14: 308a 450644i bk15: 300a 450493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0239243
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=452343 n_nop=445621 n_act=543 n_pre=527 n_req=3003 n_rd=5298 n_write=354 bw_util=0.02499
n_activity=43973 dram_eff=0.2571
bk0: 308a 450333i bk1: 316a 450354i bk2: 342a 449550i bk3: 318a 450006i bk4: 342a 450093i bk5: 348a 449865i bk6: 380a 449845i bk7: 366a 449864i bk8: 380a 449912i bk9: 382a 449642i bk10: 322a 450605i bk11: 322a 450296i bk12: 296a 450575i bk13: 288a 450452i bk14: 302a 450712i bk15: 286a 450962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0433366
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=452343 n_nop=445710 n_act=570 n_pre=554 n_req=2931 n_rd=5156 n_write=353 bw_util=0.02436
n_activity=44509 dram_eff=0.2475
bk0: 288a 450161i bk1: 304a 450199i bk2: 322a 449930i bk3: 320a 450290i bk4: 324a 450329i bk5: 328a 450049i bk6: 376a 450095i bk7: 356a 449937i bk8: 382a 449986i bk9: 368a 449925i bk10: 328a 450221i bk11: 310a 450316i bk12: 284a 451026i bk13: 286a 450815i bk14: 292a 450844i bk15: 288a 450811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0211742
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=452343 n_nop=445686 n_act=532 n_pre=516 n_req=2980 n_rd=5258 n_write=351 bw_util=0.0248
n_activity=45452 dram_eff=0.2468
bk0: 328a 450470i bk1: 320a 450093i bk2: 326a 450232i bk3: 310a 450126i bk4: 336a 450036i bk5: 336a 450286i bk6: 374a 449771i bk7: 360a 449887i bk8: 380a 450091i bk9: 380a 449871i bk10: 336a 450240i bk11: 314a 450503i bk12: 278a 450669i bk13: 276a 450441i bk14: 310a 450550i bk15: 294a 450557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0422489
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=452343 n_nop=445509 n_act=607 n_pre=591 n_req=2991 n_rd=5290 n_write=346 bw_util=0.02492
n_activity=46578 dram_eff=0.242
bk0: 314a 450133i bk1: 312a 449715i bk2: 326a 449889i bk3: 328a 450297i bk4: 354a 449804i bk5: 360a 450117i bk6: 364a 449911i bk7: 386a 450036i bk8: 386a 450193i bk9: 378a 449874i bk10: 326a 450309i bk11: 306a 450402i bk12: 286a 450880i bk13: 276a 450783i bk14: 290a 450799i bk15: 298a 450582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0237541

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35252, Miss = 1307, Miss_rate = 0.037, Pending_hits = 11, Reservation_fails = 224
L2_cache_bank[1]: Access = 35476, Miss = 1291, Miss_rate = 0.036, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[2]: Access = 35632, Miss = 1339, Miss_rate = 0.038, Pending_hits = 8, Reservation_fails = 109
L2_cache_bank[3]: Access = 36315, Miss = 1318, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 35101, Miss = 1336, Miss_rate = 0.038, Pending_hits = 7, Reservation_fails = 64
L2_cache_bank[5]: Access = 35559, Miss = 1313, Miss_rate = 0.037, Pending_hits = 9, Reservation_fails = 129
L2_cache_bank[6]: Access = 35734, Miss = 1298, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 35646, Miss = 1280, Miss_rate = 0.036, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 59232, Miss = 1334, Miss_rate = 0.023, Pending_hits = 5, Reservation_fails = 104
L2_cache_bank[9]: Access = 35658, Miss = 1295, Miss_rate = 0.036, Pending_hits = 10, Reservation_fails = 157
L2_cache_bank[10]: Access = 36269, Miss = 1323, Miss_rate = 0.036, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 36047, Miss = 1322, Miss_rate = 0.037, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 451921
L2_total_cache_misses = 15756
L2_total_cache_miss_rate = 0.0349
L2_total_cache_pending_hits = 87
L2_total_cache_reservation_fails = 787
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 211297
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13702
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 224720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2049
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.260
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1352275
icnt_total_pkts_simt_to_mem=679015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.0034
	minimum = 6
	maximum = 685
Network latency average = 39.0426
	minimum = 6
	maximum = 457
Slowest packet = 58421
Flit latency average = 29.5505
	minimum = 6
	maximum = 456
Slowest flit = 215122
Fragmentation average = 0.0915601
	minimum = 0
	maximum = 338
Injected packet rate average = 0.104952
	minimum = 0.0854891 (at node 10)
	maximum = 0.176692 (at node 23)
Accepted packet rate average = 0.104952
	minimum = 0.0854891 (at node 10)
	maximum = 0.176692 (at node 23)
Injected flit rate average = 0.236715
	minimum = 0.127824 (at node 10)
	maximum = 0.413943 (at node 23)
Accepted flit rate average= 0.236715
	minimum = 0.163377 (at node 19)
	maximum = 0.311008 (at node 6)
Injected packet length average = 2.25546
Accepted packet length average = 2.25546
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.7935 (5 samples)
	minimum = 6 (5 samples)
	maximum = 246.4 (5 samples)
Network latency average = 20.2568 (5 samples)
	minimum = 6 (5 samples)
	maximum = 188.4 (5 samples)
Flit latency average = 16.2898 (5 samples)
	minimum = 6 (5 samples)
	maximum = 185.8 (5 samples)
Fragmentation average = 0.025456 (5 samples)
	minimum = 0 (5 samples)
	maximum = 108.4 (5 samples)
Injected packet rate average = 0.043295 (5 samples)
	minimum = 0.0319273 (5 samples)
	maximum = 0.100921 (5 samples)
Accepted packet rate average = 0.043295 (5 samples)
	minimum = 0.0319273 (5 samples)
	maximum = 0.100921 (5 samples)
Injected flit rate average = 0.0968078 (5 samples)
	minimum = 0.047824 (5 samples)
	maximum = 0.199897 (5 samples)
Accepted flit rate average = 0.0968078 (5 samples)
	minimum = 0.0612258 (5 samples)
	maximum = 0.19178 (5 samples)
Injected packet size average = 2.23601 (5 samples)
Accepted packet size average = 2.23601 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 50 sec (170 sec)
gpgpu_simulation_rate = 46976 (inst/sec)
gpgpu_simulation_rate = 2015 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,342687)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,342687)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,342687)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,342687)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,342687)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,342687)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,342687)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,342687)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,342687)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,342687)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,342687)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,342687)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,342687)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,342687)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,342687)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,342687)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,342687)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,342687)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,342687)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,342687)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,342687)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,342687)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,342687)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,342687)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,342687)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,342687)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,342687)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,342687)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,342687)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,342687)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,342687)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,342687)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,342687)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,342687)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,342687)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,342687)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,342687)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,342687)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,342687)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,342687)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,342687)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,342687)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,342687)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,342687)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,342687)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,342687)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,342687)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,342687)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,342687)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,342687)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,342687)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,342687)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,342687)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,342687)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,342687)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,342687)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,342687)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,342687)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,342687)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,342687)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,342687)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,342687)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,342687)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,342687)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,342687)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,342687)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,342687)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,342687)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,342687)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,342687)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,342687)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,342687)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,342687)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,342687)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,342687)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,342687)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,342687)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,342687)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,342687)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,342687)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,342687)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,342687)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,342687)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,342687)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,342687)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,342687)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,342687)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,342687)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,342687)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,342687)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(73,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(52,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(83,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(39,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 343187  inst.: 8322376 (ipc=672.9) sim_rate=48668 (inst/sec) elapsed = 0:0:02:51 / Sun Feb 28 21:48:49 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(33,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 344187  inst.: 8416621 (ipc=287.1) sim_rate=48933 (inst/sec) elapsed = 0:0:02:52 / Sun Feb 28 21:48:50 2016
GPGPU-Sim uArch: cycles simulated: 345687  inst.: 8439992 (ipc=151.3) sim_rate=48786 (inst/sec) elapsed = 0:0:02:53 / Sun Feb 28 21:48:51 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(14,0,0) tid=(140,0,0)
GPGPU-Sim uArch: cycles simulated: 347687  inst.: 8466050 (ipc=96.0) sim_rate=48655 (inst/sec) elapsed = 0:0:02:54 / Sun Feb 28 21:48:52 2016
GPGPU-Sim uArch: cycles simulated: 349687  inst.: 8496341 (ipc=72.9) sim_rate=48550 (inst/sec) elapsed = 0:0:02:55 / Sun Feb 28 21:48:53 2016
GPGPU-Sim uArch: cycles simulated: 351187  inst.: 8512748 (ipc=62.0) sim_rate=48367 (inst/sec) elapsed = 0:0:02:56 / Sun Feb 28 21:48:54 2016
GPGPU-Sim uArch: cycles simulated: 353187  inst.: 8541555 (ipc=52.9) sim_rate=48257 (inst/sec) elapsed = 0:0:02:57 / Sun Feb 28 21:48:55 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(22,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 355187  inst.: 8566377 (ipc=46.4) sim_rate=48125 (inst/sec) elapsed = 0:0:02:58 / Sun Feb 28 21:48:56 2016
GPGPU-Sim uArch: cycles simulated: 356687  inst.: 8585183 (ipc=42.8) sim_rate=47961 (inst/sec) elapsed = 0:0:02:59 / Sun Feb 28 21:48:57 2016
GPGPU-Sim uArch: cycles simulated: 358687  inst.: 8613582 (ipc=39.2) sim_rate=47853 (inst/sec) elapsed = 0:0:03:00 / Sun Feb 28 21:48:58 2016
GPGPU-Sim uArch: cycles simulated: 360687  inst.: 8636789 (ipc=36.2) sim_rate=47717 (inst/sec) elapsed = 0:0:03:01 / Sun Feb 28 21:48:59 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(23,0,0) tid=(212,0,0)
GPGPU-Sim uArch: cycles simulated: 362687  inst.: 8661749 (ipc=33.8) sim_rate=47592 (inst/sec) elapsed = 0:0:03:02 / Sun Feb 28 21:49:00 2016
GPGPU-Sim uArch: cycles simulated: 364187  inst.: 8682351 (ipc=32.4) sim_rate=47444 (inst/sec) elapsed = 0:0:03:03 / Sun Feb 28 21:49:01 2016
GPGPU-Sim uArch: cycles simulated: 366187  inst.: 8705031 (ipc=30.6) sim_rate=47309 (inst/sec) elapsed = 0:0:03:04 / Sun Feb 28 21:49:02 2016
GPGPU-Sim uArch: cycles simulated: 368187  inst.: 8729109 (ipc=29.1) sim_rate=47184 (inst/sec) elapsed = 0:0:03:05 / Sun Feb 28 21:49:03 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(22,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 370187  inst.: 8751955 (ipc=27.9) sim_rate=47053 (inst/sec) elapsed = 0:0:03:06 / Sun Feb 28 21:49:04 2016
GPGPU-Sim uArch: cycles simulated: 371687  inst.: 8772986 (ipc=27.1) sim_rate=46914 (inst/sec) elapsed = 0:0:03:07 / Sun Feb 28 21:49:05 2016
GPGPU-Sim uArch: cycles simulated: 373687  inst.: 8794481 (ipc=26.1) sim_rate=46779 (inst/sec) elapsed = 0:0:03:08 / Sun Feb 28 21:49:06 2016
GPGPU-Sim uArch: cycles simulated: 375687  inst.: 8816261 (ipc=25.2) sim_rate=46646 (inst/sec) elapsed = 0:0:03:09 / Sun Feb 28 21:49:07 2016
GPGPU-Sim uArch: cycles simulated: 377687  inst.: 8840597 (ipc=24.4) sim_rate=46529 (inst/sec) elapsed = 0:0:03:10 / Sun Feb 28 21:49:08 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(47,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 379187  inst.: 8859727 (ipc=23.9) sim_rate=46386 (inst/sec) elapsed = 0:0:03:11 / Sun Feb 28 21:49:09 2016
GPGPU-Sim uArch: cycles simulated: 381187  inst.: 8882430 (ipc=23.3) sim_rate=46262 (inst/sec) elapsed = 0:0:03:12 / Sun Feb 28 21:49:10 2016
GPGPU-Sim uArch: cycles simulated: 383187  inst.: 8904429 (ipc=22.7) sim_rate=46136 (inst/sec) elapsed = 0:0:03:13 / Sun Feb 28 21:49:11 2016
GPGPU-Sim uArch: cycles simulated: 385187  inst.: 8928746 (ipc=22.2) sim_rate=46024 (inst/sec) elapsed = 0:0:03:14 / Sun Feb 28 21:49:12 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(5,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 386687  inst.: 8946205 (ipc=21.8) sim_rate=45877 (inst/sec) elapsed = 0:0:03:15 / Sun Feb 28 21:49:13 2016
GPGPU-Sim uArch: cycles simulated: 388687  inst.: 8970754 (ipc=21.4) sim_rate=45769 (inst/sec) elapsed = 0:0:03:16 / Sun Feb 28 21:49:14 2016
GPGPU-Sim uArch: cycles simulated: 390187  inst.: 8991123 (ipc=21.2) sim_rate=45640 (inst/sec) elapsed = 0:0:03:17 / Sun Feb 28 21:49:15 2016
GPGPU-Sim uArch: cycles simulated: 392187  inst.: 9016079 (ipc=20.8) sim_rate=45535 (inst/sec) elapsed = 0:0:03:18 / Sun Feb 28 21:49:16 2016
GPGPU-Sim uArch: cycles simulated: 393687  inst.: 9035929 (ipc=20.6) sim_rate=45406 (inst/sec) elapsed = 0:0:03:19 / Sun Feb 28 21:49:17 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(30,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 395687  inst.: 9063579 (ipc=20.3) sim_rate=45317 (inst/sec) elapsed = 0:0:03:20 / Sun Feb 28 21:49:18 2016
GPGPU-Sim uArch: cycles simulated: 397187  inst.: 9082651 (ipc=20.1) sim_rate=45187 (inst/sec) elapsed = 0:0:03:21 / Sun Feb 28 21:49:19 2016
GPGPU-Sim uArch: cycles simulated: 399187  inst.: 9106801 (ipc=19.8) sim_rate=45083 (inst/sec) elapsed = 0:0:03:22 / Sun Feb 28 21:49:20 2016
GPGPU-Sim uArch: cycles simulated: 401187  inst.: 9132743 (ipc=19.6) sim_rate=44988 (inst/sec) elapsed = 0:0:03:23 / Sun Feb 28 21:49:21 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(40,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 403187  inst.: 9158775 (ipc=19.4) sim_rate=44895 (inst/sec) elapsed = 0:0:03:24 / Sun Feb 28 21:49:22 2016
GPGPU-Sim uArch: cycles simulated: 404687  inst.: 9179938 (ipc=19.3) sim_rate=44780 (inst/sec) elapsed = 0:0:03:25 / Sun Feb 28 21:49:23 2016
GPGPU-Sim uArch: cycles simulated: 406687  inst.: 9206845 (ipc=19.1) sim_rate=44693 (inst/sec) elapsed = 0:0:03:26 / Sun Feb 28 21:49:24 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(4,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 408687  inst.: 9235450 (ipc=18.9) sim_rate=44615 (inst/sec) elapsed = 0:0:03:27 / Sun Feb 28 21:49:25 2016
GPGPU-Sim uArch: cycles simulated: 410687  inst.: 9259214 (ipc=18.7) sim_rate=44515 (inst/sec) elapsed = 0:0:03:28 / Sun Feb 28 21:49:26 2016
GPGPU-Sim uArch: cycles simulated: 412687  inst.: 9284434 (ipc=18.5) sim_rate=44423 (inst/sec) elapsed = 0:0:03:29 / Sun Feb 28 21:49:27 2016
GPGPU-Sim uArch: cycles simulated: 414187  inst.: 9303892 (ipc=18.4) sim_rate=44304 (inst/sec) elapsed = 0:0:03:30 / Sun Feb 28 21:49:28 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(11,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 416187  inst.: 9331716 (ipc=18.3) sim_rate=44226 (inst/sec) elapsed = 0:0:03:31 / Sun Feb 28 21:49:29 2016
GPGPU-Sim uArch: cycles simulated: 418187  inst.: 9355472 (ipc=18.1) sim_rate=44129 (inst/sec) elapsed = 0:0:03:32 / Sun Feb 28 21:49:30 2016
GPGPU-Sim uArch: cycles simulated: 420187  inst.: 9381817 (ipc=18.0) sim_rate=44046 (inst/sec) elapsed = 0:0:03:33 / Sun Feb 28 21:49:31 2016
GPGPU-Sim uArch: cycles simulated: 422187  inst.: 9408552 (ipc=17.9) sim_rate=43965 (inst/sec) elapsed = 0:0:03:34 / Sun Feb 28 21:49:32 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(1,0,0) tid=(178,0,0)
GPGPU-Sim uArch: cycles simulated: 423687  inst.: 9427774 (ipc=17.8) sim_rate=43850 (inst/sec) elapsed = 0:0:03:35 / Sun Feb 28 21:49:33 2016
GPGPU-Sim uArch: cycles simulated: 425687  inst.: 9451908 (ipc=17.7) sim_rate=43758 (inst/sec) elapsed = 0:0:03:36 / Sun Feb 28 21:49:34 2016
GPGPU-Sim uArch: cycles simulated: 427687  inst.: 9476697 (ipc=17.5) sim_rate=43671 (inst/sec) elapsed = 0:0:03:37 / Sun Feb 28 21:49:35 2016
GPGPU-Sim uArch: cycles simulated: 429687  inst.: 9498558 (ipc=17.4) sim_rate=43571 (inst/sec) elapsed = 0:0:03:38 / Sun Feb 28 21:49:36 2016
GPGPU-Sim uArch: cycles simulated: 431187  inst.: 9517071 (ipc=17.3) sim_rate=43456 (inst/sec) elapsed = 0:0:03:39 / Sun Feb 28 21:49:37 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(64,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 433187  inst.: 9541150 (ipc=17.2) sim_rate=43368 (inst/sec) elapsed = 0:0:03:40 / Sun Feb 28 21:49:38 2016
GPGPU-Sim uArch: cycles simulated: 435187  inst.: 9566013 (ipc=17.1) sim_rate=43285 (inst/sec) elapsed = 0:0:03:41 / Sun Feb 28 21:49:39 2016
GPGPU-Sim uArch: cycles simulated: 437187  inst.: 9592154 (ipc=17.0) sim_rate=43207 (inst/sec) elapsed = 0:0:03:42 / Sun Feb 28 21:49:40 2016
GPGPU-Sim uArch: cycles simulated: 439187  inst.: 9614210 (ipc=16.9) sim_rate=43113 (inst/sec) elapsed = 0:0:03:43 / Sun Feb 28 21:49:41 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(83,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 440687  inst.: 9635561 (ipc=16.8) sim_rate=43015 (inst/sec) elapsed = 0:0:03:44 / Sun Feb 28 21:49:42 2016
GPGPU-Sim uArch: cycles simulated: 442687  inst.: 9658560 (ipc=16.7) sim_rate=42926 (inst/sec) elapsed = 0:0:03:45 / Sun Feb 28 21:49:43 2016
GPGPU-Sim uArch: cycles simulated: 444687  inst.: 9684146 (ipc=16.6) sim_rate=42850 (inst/sec) elapsed = 0:0:03:46 / Sun Feb 28 21:49:44 2016
GPGPU-Sim uArch: cycles simulated: 446687  inst.: 9712292 (ipc=16.6) sim_rate=42785 (inst/sec) elapsed = 0:0:03:47 / Sun Feb 28 21:49:45 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(44,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 448687  inst.: 9741108 (ipc=16.6) sim_rate=42724 (inst/sec) elapsed = 0:0:03:48 / Sun Feb 28 21:49:46 2016
GPGPU-Sim uArch: cycles simulated: 450687  inst.: 9769238 (ipc=16.5) sim_rate=42660 (inst/sec) elapsed = 0:0:03:49 / Sun Feb 28 21:49:47 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (109318,342687), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(109319,342687)
GPGPU-Sim uArch: cycles simulated: 452687  inst.: 9796571 (ipc=16.5) sim_rate=42593 (inst/sec) elapsed = 0:0:03:50 / Sun Feb 28 21:49:48 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(1,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 454687  inst.: 9825186 (ipc=16.4) sim_rate=42533 (inst/sec) elapsed = 0:0:03:51 / Sun Feb 28 21:49:49 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (112667,342687), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(112668,342687)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (113771,342687), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(113772,342687)
GPGPU-Sim uArch: cycles simulated: 456687  inst.: 9854849 (ipc=16.4) sim_rate=42477 (inst/sec) elapsed = 0:0:03:52 / Sun Feb 28 21:49:50 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (114098,342687), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(114099,342687)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (114881,342687), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(114882,342687)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (114997,342687), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(114998,342687)
GPGPU-Sim uArch: cycles simulated: 458687  inst.: 9889132 (ipc=16.4) sim_rate=42442 (inst/sec) elapsed = 0:0:03:53 / Sun Feb 28 21:49:51 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (116480,342687), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(116481,342687)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(36,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 460687  inst.: 9920756 (ipc=16.4) sim_rate=42396 (inst/sec) elapsed = 0:0:03:54 / Sun Feb 28 21:49:52 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (118049,342687), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(118050,342687)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (118976,342687), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(118977,342687)
GPGPU-Sim uArch: cycles simulated: 462187  inst.: 9947400 (ipc=16.4) sim_rate=42329 (inst/sec) elapsed = 0:0:03:55 / Sun Feb 28 21:49:53 2016
GPGPU-Sim uArch: cycles simulated: 464187  inst.: 9976916 (ipc=16.4) sim_rate=42275 (inst/sec) elapsed = 0:0:03:56 / Sun Feb 28 21:49:54 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (122305,342687), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(122306,342687)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (123082,342687), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(123083,342687)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(100,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 466187  inst.: 10008706 (ipc=16.4) sim_rate=42230 (inst/sec) elapsed = 0:0:03:57 / Sun Feb 28 21:49:55 2016
GPGPU-Sim uArch: cycles simulated: 468187  inst.: 10038778 (ipc=16.4) sim_rate=42179 (inst/sec) elapsed = 0:0:03:58 / Sun Feb 28 21:49:56 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (125903,342687), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(125904,342687)
GPGPU-Sim uArch: cycles simulated: 470187  inst.: 10066032 (ipc=16.3) sim_rate=42117 (inst/sec) elapsed = 0:0:03:59 / Sun Feb 28 21:49:57 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (127690,342687), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(127691,342687)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (127902,342687), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(127903,342687)
GPGPU-Sim uArch: cycles simulated: 472187  inst.: 10098183 (ipc=16.3) sim_rate=42075 (inst/sec) elapsed = 0:0:04:00 / Sun Feb 28 21:49:58 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(94,0,0) tid=(158,0,0)
GPGPU-Sim uArch: cycles simulated: 474187  inst.: 10127480 (ipc=16.3) sim_rate=42022 (inst/sec) elapsed = 0:0:04:01 / Sun Feb 28 21:49:59 2016
GPGPU-Sim uArch: cycles simulated: 476187  inst.: 10152587 (ipc=16.2) sim_rate=41952 (inst/sec) elapsed = 0:0:04:02 / Sun Feb 28 21:50:00 2016
GPGPU-Sim uArch: cycles simulated: 478187  inst.: 10179820 (ipc=16.2) sim_rate=41892 (inst/sec) elapsed = 0:0:04:03 / Sun Feb 28 21:50:01 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(101,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (137104,342687), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(137105,342687)
GPGPU-Sim uArch: cycles simulated: 480187  inst.: 10208022 (ipc=16.2) sim_rate=41836 (inst/sec) elapsed = 0:0:04:04 / Sun Feb 28 21:50:02 2016
GPGPU-Sim uArch: cycles simulated: 482187  inst.: 10234889 (ipc=16.1) sim_rate=41775 (inst/sec) elapsed = 0:0:04:05 / Sun Feb 28 21:50:03 2016
GPGPU-Sim uArch: cycles simulated: 484187  inst.: 10260375 (ipc=16.1) sim_rate=41708 (inst/sec) elapsed = 0:0:04:06 / Sun Feb 28 21:50:04 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (143461,342687), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(143462,342687)
GPGPU-Sim uArch: cycles simulated: 486187  inst.: 10283784 (ipc=16.0) sim_rate=41634 (inst/sec) elapsed = 0:0:04:07 / Sun Feb 28 21:50:05 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(105,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 488187  inst.: 10312212 (ipc=16.0) sim_rate=41581 (inst/sec) elapsed = 0:0:04:08 / Sun Feb 28 21:50:06 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (145833,342687), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(145834,342687)
GPGPU-Sim uArch: cycles simulated: 490187  inst.: 10339111 (ipc=16.0) sim_rate=41522 (inst/sec) elapsed = 0:0:04:09 / Sun Feb 28 21:50:07 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (147614,342687), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(147615,342687)
GPGPU-Sim uArch: cycles simulated: 492187  inst.: 10367541 (ipc=15.9) sim_rate=41470 (inst/sec) elapsed = 0:0:04:10 / Sun Feb 28 21:50:08 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (149541,342687), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(149542,342687)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (150585,342687), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(150586,342687)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(53,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 494187  inst.: 10399650 (ipc=15.9) sim_rate=41432 (inst/sec) elapsed = 0:0:04:11 / Sun Feb 28 21:50:09 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (152866,342687), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(152867,342687)
GPGPU-Sim uArch: cycles simulated: 496187  inst.: 10426373 (ipc=15.9) sim_rate=41374 (inst/sec) elapsed = 0:0:04:12 / Sun Feb 28 21:50:10 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (154828,342687), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(154829,342687)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (155000,342687), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(155001,342687)
GPGPU-Sim uArch: cycles simulated: 498187  inst.: 10458569 (ipc=15.9) sim_rate=41338 (inst/sec) elapsed = 0:0:04:13 / Sun Feb 28 21:50:11 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (157012,342687), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(157013,342687)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (157039,342687), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(157040,342687)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(114,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 500187  inst.: 10489885 (ipc=15.9) sim_rate=41298 (inst/sec) elapsed = 0:0:04:14 / Sun Feb 28 21:50:12 2016
GPGPU-Sim uArch: cycles simulated: 502187  inst.: 10519742 (ipc=15.9) sim_rate=41253 (inst/sec) elapsed = 0:0:04:15 / Sun Feb 28 21:50:13 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (160003,342687), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(160004,342687)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (160404,342687), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(160405,342687)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (160474,342687), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(160475,342687)
GPGPU-Sim uArch: cycles simulated: 504187  inst.: 10548575 (ipc=15.9) sim_rate=41205 (inst/sec) elapsed = 0:0:04:16 / Sun Feb 28 21:50:14 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (162026,342687), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(162027,342687)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(117,0,0) tid=(200,0,0)
GPGPU-Sim uArch: cycles simulated: 506187  inst.: 10581063 (ipc=15.9) sim_rate=41171 (inst/sec) elapsed = 0:0:04:17 / Sun Feb 28 21:50:15 2016
GPGPU-Sim uArch: cycles simulated: 508187  inst.: 10607937 (ipc=15.8) sim_rate=41116 (inst/sec) elapsed = 0:0:04:18 / Sun Feb 28 21:50:16 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (166205,342687), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(166206,342687)
GPGPU-Sim uArch: cycles simulated: 510187  inst.: 10635365 (ipc=15.8) sim_rate=41063 (inst/sec) elapsed = 0:0:04:19 / Sun Feb 28 21:50:17 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (168614,342687), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(168615,342687)
GPGPU-Sim uArch: cycles simulated: 512187  inst.: 10661302 (ipc=15.8) sim_rate=41005 (inst/sec) elapsed = 0:0:04:20 / Sun Feb 28 21:50:18 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (169784,342687), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(169785,342687)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(110,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 514187  inst.: 10690442 (ipc=15.8) sim_rate=40959 (inst/sec) elapsed = 0:0:04:21 / Sun Feb 28 21:50:19 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (171831,342687), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(171832,342687)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (172984,342687), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(172985,342687)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (173475,342687), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(173476,342687)
GPGPU-Sim uArch: cycles simulated: 516187  inst.: 10716679 (ipc=15.7) sim_rate=40903 (inst/sec) elapsed = 0:0:04:22 / Sun Feb 28 21:50:20 2016
GPGPU-Sim uArch: cycles simulated: 518187  inst.: 10743092 (ipc=15.7) sim_rate=40848 (inst/sec) elapsed = 0:0:04:23 / Sun Feb 28 21:50:21 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (176822,342687), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(176823,342687)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (176993,342687), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(176994,342687)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(47,0,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 520187  inst.: 10773187 (ipc=15.7) sim_rate=40807 (inst/sec) elapsed = 0:0:04:24 / Sun Feb 28 21:50:22 2016
GPGPU-Sim uArch: cycles simulated: 521687  inst.: 10794253 (ipc=15.7) sim_rate=40733 (inst/sec) elapsed = 0:0:04:25 / Sun Feb 28 21:50:23 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (179593,342687), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(179594,342687)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (180317,342687), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(180318,342687)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (180801,342687), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(180802,342687)
GPGPU-Sim uArch: cycles simulated: 523687  inst.: 10831942 (ipc=15.7) sim_rate=40721 (inst/sec) elapsed = 0:0:04:26 / Sun Feb 28 21:50:24 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (181323,342687), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(181324,342687)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (182234,342687), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(182235,342687)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (182738,342687), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(182739,342687)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(125,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 525687  inst.: 10865174 (ipc=15.7) sim_rate=40693 (inst/sec) elapsed = 0:0:04:27 / Sun Feb 28 21:50:25 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (184519,342687), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(184520,342687)
GPGPU-Sim uArch: cycles simulated: 527687  inst.: 10902408 (ipc=15.8) sim_rate=40680 (inst/sec) elapsed = 0:0:04:28 / Sun Feb 28 21:50:26 2016
GPGPU-Sim uArch: cycles simulated: 529687  inst.: 10929382 (ipc=15.7) sim_rate=40629 (inst/sec) elapsed = 0:0:04:29 / Sun Feb 28 21:50:27 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (187873,342687), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(187874,342687)
GPGPU-Sim uArch: cycles simulated: 531687  inst.: 10955610 (ipc=15.7) sim_rate=40576 (inst/sec) elapsed = 0:0:04:30 / Sun Feb 28 21:50:28 2016
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(124,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (189952,342687), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(189953,342687)
GPGPU-Sim uArch: cycles simulated: 533187  inst.: 10980592 (ipc=15.7) sim_rate=40518 (inst/sec) elapsed = 0:0:04:31 / Sun Feb 28 21:50:29 2016
GPGPU-Sim uArch: cycles simulated: 535187  inst.: 11007718 (ipc=15.7) sim_rate=40469 (inst/sec) elapsed = 0:0:04:32 / Sun Feb 28 21:50:30 2016
GPGPU-Sim uArch: cycles simulated: 537187  inst.: 11036059 (ipc=15.7) sim_rate=40425 (inst/sec) elapsed = 0:0:04:33 / Sun Feb 28 21:50:31 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (194768,342687), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(194769,342687)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(77,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (196184,342687), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(196185,342687)
GPGPU-Sim uArch: cycles simulated: 539187  inst.: 11065685 (ipc=15.7) sim_rate=40385 (inst/sec) elapsed = 0:0:04:34 / Sun Feb 28 21:50:32 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (196589,342687), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(196590,342687)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (197726,342687), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(197727,342687)
GPGPU-Sim uArch: cycles simulated: 541187  inst.: 11097056 (ipc=15.7) sim_rate=40352 (inst/sec) elapsed = 0:0:04:35 / Sun Feb 28 21:50:33 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (199799,342687), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(199800,342687)
GPGPU-Sim uArch: cycles simulated: 542687  inst.: 11123796 (ipc=15.7) sim_rate=40303 (inst/sec) elapsed = 0:0:04:36 / Sun Feb 28 21:50:34 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (200410,342687), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(200411,342687)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(88,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 544687  inst.: 11152858 (ipc=15.7) sim_rate=40263 (inst/sec) elapsed = 0:0:04:37 / Sun Feb 28 21:50:35 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (203429,342687), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(203430,342687)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (203876,342687), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(203877,342687)
GPGPU-Sim uArch: cycles simulated: 546687  inst.: 11184830 (ipc=15.7) sim_rate=40233 (inst/sec) elapsed = 0:0:04:38 / Sun Feb 28 21:50:36 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (204259,342687), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(204260,342687)
GPGPU-Sim uArch: cycles simulated: 548687  inst.: 11214064 (ipc=15.7) sim_rate=40193 (inst/sec) elapsed = 0:0:04:39 / Sun Feb 28 21:50:37 2016
GPGPU-Sim uArch: cycles simulated: 550687  inst.: 11241611 (ipc=15.7) sim_rate=40148 (inst/sec) elapsed = 0:0:04:40 / Sun Feb 28 21:50:38 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (208048,342687), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(208049,342687)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(144,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (208801,342687), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(208802,342687)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (209142,342687), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(209143,342687)
GPGPU-Sim uArch: cycles simulated: 552187  inst.: 11264288 (ipc=15.6) sim_rate=40086 (inst/sec) elapsed = 0:0:04:41 / Sun Feb 28 21:50:39 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (209528,342687), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(209529,342687)
GPGPU-Sim uArch: cycles simulated: 554187  inst.: 11298032 (ipc=15.7) sim_rate=40063 (inst/sec) elapsed = 0:0:04:42 / Sun Feb 28 21:50:40 2016
GPGPU-Sim uArch: cycles simulated: 556187  inst.: 11325439 (ipc=15.6) sim_rate=40019 (inst/sec) elapsed = 0:0:04:43 / Sun Feb 28 21:50:41 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (213510,342687), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(213511,342687)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(121,0,0) tid=(121,0,0)
GPGPU-Sim uArch: cycles simulated: 558187  inst.: 11359138 (ipc=15.7) sim_rate=39996 (inst/sec) elapsed = 0:0:04:44 / Sun Feb 28 21:50:42 2016
GPGPU-Sim uArch: cycles simulated: 559687  inst.: 11378692 (ipc=15.6) sim_rate=39925 (inst/sec) elapsed = 0:0:04:45 / Sun Feb 28 21:50:43 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (217639,342687), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(217640,342687)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (218827,342687), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(218828,342687)
GPGPU-Sim uArch: cycles simulated: 561687  inst.: 11408361 (ipc=15.6) sim_rate=39889 (inst/sec) elapsed = 0:0:04:46 / Sun Feb 28 21:50:44 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(99,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 563687  inst.: 11439014 (ipc=15.6) sim_rate=39857 (inst/sec) elapsed = 0:0:04:47 / Sun Feb 28 21:50:45 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (221058,342687), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(221059,342687)
GPGPU-Sim uArch: cycles simulated: 565687  inst.: 11466798 (ipc=15.6) sim_rate=39815 (inst/sec) elapsed = 0:0:04:48 / Sun Feb 28 21:50:46 2016
GPGPU-Sim uArch: cycles simulated: 567687  inst.: 11496823 (ipc=15.6) sim_rate=39781 (inst/sec) elapsed = 0:0:04:49 / Sun Feb 28 21:50:47 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (225561,342687), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(225562,342687)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (226963,342687), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(226964,342687)
GPGPU-Sim uArch: cycles simulated: 569687  inst.: 11526880 (ipc=15.6) sim_rate=39747 (inst/sec) elapsed = 0:0:04:50 / Sun Feb 28 21:50:48 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(119,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (227898,342687), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(227899,342687)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (228601,342687), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(228602,342687)
GPGPU-Sim uArch: cycles simulated: 571687  inst.: 11559734 (ipc=15.6) sim_rate=39724 (inst/sec) elapsed = 0:0:04:51 / Sun Feb 28 21:50:49 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (229873,342687), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(229874,342687)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (229998,342687), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(229999,342687)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (230005,342687), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(230006,342687)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (230276,342687), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(230277,342687)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (230541,342687), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(230542,342687)
GPGPU-Sim uArch: cycles simulated: 573687  inst.: 11604466 (ipc=15.7) sim_rate=39741 (inst/sec) elapsed = 0:0:04:52 / Sun Feb 28 21:50:50 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (231408,342687), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(231409,342687)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(146,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 575187  inst.: 11632352 (ipc=15.7) sim_rate=39700 (inst/sec) elapsed = 0:0:04:53 / Sun Feb 28 21:50:51 2016
GPGPU-Sim uArch: cycles simulated: 577187  inst.: 11659905 (ipc=15.7) sim_rate=39659 (inst/sec) elapsed = 0:0:04:54 / Sun Feb 28 21:50:52 2016
GPGPU-Sim uArch: cycles simulated: 579187  inst.: 11688329 (ipc=15.7) sim_rate=39621 (inst/sec) elapsed = 0:0:04:55 / Sun Feb 28 21:50:53 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (237302,342687), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(237303,342687)
GPGPU-Sim uArch: cycles simulated: 581187  inst.: 11714709 (ipc=15.6) sim_rate=39576 (inst/sec) elapsed = 0:0:04:56 / Sun Feb 28 21:50:54 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(150,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (239354,342687), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(239355,342687)
GPGPU-Sim uArch: cycles simulated: 583187  inst.: 11742678 (ipc=15.6) sim_rate=39537 (inst/sec) elapsed = 0:0:04:57 / Sun Feb 28 21:50:55 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (241063,342687), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(241064,342687)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (242242,342687), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(242243,342687)
GPGPU-Sim uArch: cycles simulated: 585187  inst.: 11772183 (ipc=15.6) sim_rate=39503 (inst/sec) elapsed = 0:0:04:58 / Sun Feb 28 21:50:56 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (243724,342687), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(243725,342687)
GPGPU-Sim uArch: cycles simulated: 587187  inst.: 11801644 (ipc=15.6) sim_rate=39470 (inst/sec) elapsed = 0:0:04:59 / Sun Feb 28 21:50:57 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(165,0,0) tid=(194,0,0)
GPGPU-Sim uArch: cycles simulated: 588687  inst.: 11824109 (ipc=15.6) sim_rate=39413 (inst/sec) elapsed = 0:0:05:00 / Sun Feb 28 21:50:58 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (246257,342687), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(246258,342687)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (247093,342687), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(247094,342687)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (247419,342687), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(247420,342687)
GPGPU-Sim uArch: cycles simulated: 590687  inst.: 11855036 (ipc=15.6) sim_rate=39385 (inst/sec) elapsed = 0:0:05:01 / Sun Feb 28 21:50:59 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (248503,342687), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(248504,342687)
GPGPU-Sim uArch: cycles simulated: 592687  inst.: 11887914 (ipc=15.6) sim_rate=39363 (inst/sec) elapsed = 0:0:05:02 / Sun Feb 28 21:51:00 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (250399,342687), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(250400,342687)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (250623,342687), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(250624,342687)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(99,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 594687  inst.: 11920598 (ipc=15.6) sim_rate=39341 (inst/sec) elapsed = 0:0:05:03 / Sun Feb 28 21:51:01 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (253663,342687), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(253664,342687)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (253974,342687), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(253975,342687)
GPGPU-Sim uArch: cycles simulated: 596687  inst.: 11947438 (ipc=15.6) sim_rate=39300 (inst/sec) elapsed = 0:0:05:04 / Sun Feb 28 21:51:02 2016
GPGPU-Sim uArch: cycles simulated: 598187  inst.: 11971504 (ipc=15.6) sim_rate=39250 (inst/sec) elapsed = 0:0:05:05 / Sun Feb 28 21:51:03 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (255677,342687), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(255678,342687)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (256385,342687), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(256386,342687)
GPGPU-Sim uArch: cycles simulated: 600187  inst.: 12003929 (ipc=15.6) sim_rate=39228 (inst/sec) elapsed = 0:0:05:06 / Sun Feb 28 21:51:04 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(172,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (259221,342687), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(259222,342687)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (259421,342687), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(259422,342687)
GPGPU-Sim uArch: cycles simulated: 602187  inst.: 12030666 (ipc=15.6) sim_rate=39187 (inst/sec) elapsed = 0:0:05:07 / Sun Feb 28 21:51:05 2016
GPGPU-Sim uArch: cycles simulated: 604187  inst.: 12060247 (ipc=15.6) sim_rate=39156 (inst/sec) elapsed = 0:0:05:08 / Sun Feb 28 21:51:06 2016
GPGPU-Sim uArch: cycles simulated: 606187  inst.: 12089259 (ipc=15.6) sim_rate=39123 (inst/sec) elapsed = 0:0:05:09 / Sun Feb 28 21:51:07 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(108,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 608187  inst.: 12113716 (ipc=15.5) sim_rate=39076 (inst/sec) elapsed = 0:0:05:10 / Sun Feb 28 21:51:08 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (266758,342687), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(266759,342687)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (267255,342687), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(267256,342687)
GPGPU-Sim uArch: cycles simulated: 610187  inst.: 12141332 (ipc=15.5) sim_rate=39039 (inst/sec) elapsed = 0:0:05:11 / Sun Feb 28 21:51:09 2016
GPGPU-Sim uArch: cycles simulated: 612187  inst.: 12163987 (ipc=15.5) sim_rate=38987 (inst/sec) elapsed = 0:0:05:12 / Sun Feb 28 21:51:10 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (269976,342687), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(269977,342687)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (270501,342687), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(270502,342687)
GPGPU-Sim uArch: cycles simulated: 614187  inst.: 12197249 (ipc=15.5) sim_rate=38968 (inst/sec) elapsed = 0:0:05:13 / Sun Feb 28 21:51:11 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (271621,342687), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(271622,342687)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(113,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (271992,342687), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(271993,342687)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (273458,342687), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(273459,342687)
GPGPU-Sim uArch: cycles simulated: 616187  inst.: 12233576 (ipc=15.5) sim_rate=38960 (inst/sec) elapsed = 0:0:05:14 / Sun Feb 28 21:51:12 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (273947,342687), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(273948,342687)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (274077,342687), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(274078,342687)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (274136,342687), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(274137,342687)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (274667,342687), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(274668,342687)
GPGPU-Sim uArch: cycles simulated: 617687  inst.: 12260054 (ipc=15.5) sim_rate=38920 (inst/sec) elapsed = 0:0:05:15 / Sun Feb 28 21:51:13 2016
GPGPU-Sim uArch: cycles simulated: 619687  inst.: 12288354 (ipc=15.5) sim_rate=38887 (inst/sec) elapsed = 0:0:05:16 / Sun Feb 28 21:51:14 2016
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(125,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (278991,342687), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(278992,342687)
GPGPU-Sim uArch: cycles simulated: 621687  inst.: 12313594 (ipc=15.5) sim_rate=38844 (inst/sec) elapsed = 0:0:05:17 / Sun Feb 28 21:51:15 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (279047,342687), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(279048,342687)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (280051,342687), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(280052,342687)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (280424,342687), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(280425,342687)
GPGPU-Sim uArch: cycles simulated: 623687  inst.: 12351202 (ipc=15.5) sim_rate=38840 (inst/sec) elapsed = 0:0:05:18 / Sun Feb 28 21:51:16 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (281824,342687), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(281825,342687)
GPGPU-Sim uArch: cycles simulated: 625187  inst.: 12372165 (ipc=15.5) sim_rate=38784 (inst/sec) elapsed = 0:0:05:19 / Sun Feb 28 21:51:17 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (284000,342687), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(284001,342687)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(123,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (284444,342687), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(284445,342687)
GPGPU-Sim uArch: cycles simulated: 627187  inst.: 12395391 (ipc=15.5) sim_rate=38735 (inst/sec) elapsed = 0:0:05:20 / Sun Feb 28 21:51:18 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (284789,342687), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(284790,342687)
GPGPU-Sim uArch: cycles simulated: 629187  inst.: 12427919 (ipc=15.5) sim_rate=38716 (inst/sec) elapsed = 0:0:05:21 / Sun Feb 28 21:51:19 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (288410,342687), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(288411,342687)
GPGPU-Sim uArch: cycles simulated: 631187  inst.: 12452321 (ipc=15.5) sim_rate=38671 (inst/sec) elapsed = 0:0:05:22 / Sun Feb 28 21:51:20 2016
GPGPU-Sim uArch: cycles simulated: 632687  inst.: 12471383 (ipc=15.5) sim_rate=38611 (inst/sec) elapsed = 0:0:05:23 / Sun Feb 28 21:51:21 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (290257,342687), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(290258,342687)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (290535,342687), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(290536,342687)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(182,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 634687  inst.: 12494838 (ipc=15.4) sim_rate=38564 (inst/sec) elapsed = 0:0:05:24 / Sun Feb 28 21:51:22 2016
GPGPU-Sim uArch: cycles simulated: 636687  inst.: 12519969 (ipc=15.4) sim_rate=38522 (inst/sec) elapsed = 0:0:05:25 / Sun Feb 28 21:51:23 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (295121,342687), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(295122,342687)
GPGPU-Sim uArch: cycles simulated: 638687  inst.: 12542286 (ipc=15.4) sim_rate=38473 (inst/sec) elapsed = 0:0:05:26 / Sun Feb 28 21:51:24 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (296873,342687), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(296874,342687)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (297446,342687), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(297447,342687)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (297720,342687), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(297721,342687)
GPGPU-Sim uArch: cycles simulated: 640687  inst.: 12566960 (ipc=15.4) sim_rate=38431 (inst/sec) elapsed = 0:0:05:27 / Sun Feb 28 21:51:25 2016
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(143,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 642687  inst.: 12589729 (ipc=15.3) sim_rate=38383 (inst/sec) elapsed = 0:0:05:28 / Sun Feb 28 21:51:26 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (300054,342687), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(300055,342687)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (301352,342687), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(301353,342687)
GPGPU-Sim uArch: cycles simulated: 644687  inst.: 12612659 (ipc=15.3) sim_rate=38336 (inst/sec) elapsed = 0:0:05:29 / Sun Feb 28 21:51:27 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (302031,342687), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(302032,342687)
GPGPU-Sim uArch: cycles simulated: 646687  inst.: 12637928 (ipc=15.3) sim_rate=38296 (inst/sec) elapsed = 0:0:05:30 / Sun Feb 28 21:51:28 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (304600,342687), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(304601,342687)
GPGPU-Sim uArch: cycles simulated: 648687  inst.: 12660402 (ipc=15.3) sim_rate=38248 (inst/sec) elapsed = 0:0:05:31 / Sun Feb 28 21:51:29 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(148,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 650687  inst.: 12683335 (ipc=15.3) sim_rate=38202 (inst/sec) elapsed = 0:0:05:32 / Sun Feb 28 21:51:30 2016
GPGPU-Sim uArch: cycles simulated: 652687  inst.: 12703818 (ipc=15.2) sim_rate=38149 (inst/sec) elapsed = 0:0:05:33 / Sun Feb 28 21:51:31 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (310457,342687), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(310458,342687)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (310745,342687), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(310746,342687)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (310957,342687), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(310958,342687)
GPGPU-Sim uArch: cycles simulated: 654687  inst.: 12741608 (ipc=15.2) sim_rate=38148 (inst/sec) elapsed = 0:0:05:34 / Sun Feb 28 21:51:32 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (312240,342687), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(312241,342687)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (312610,342687), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(312611,342687)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (312637,342687), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(312638,342687)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (313413,342687), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(313414,342687)
GPGPU-Sim uArch: cycles simulated: 656187  inst.: 12768615 (ipc=15.3) sim_rate=38115 (inst/sec) elapsed = 0:0:05:35 / Sun Feb 28 21:51:33 2016
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(136,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (314505,342687), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(314506,342687)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (314855,342687), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(314856,342687)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (315103,342687), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(315104,342687)
GPGPU-Sim uArch: cycles simulated: 658187  inst.: 12805006 (ipc=15.3) sim_rate=38110 (inst/sec) elapsed = 0:0:05:36 / Sun Feb 28 21:51:34 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (316195,342687), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(316196,342687)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (316237,342687), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(316238,342687)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (316366,342687), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(316367,342687)
GPGPU-Sim uArch: cycles simulated: 660187  inst.: 12839519 (ipc=15.3) sim_rate=38099 (inst/sec) elapsed = 0:0:05:37 / Sun Feb 28 21:51:35 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (319075,342687), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(319076,342687)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (319391,342687), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(319392,342687)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (319473,342687), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(319474,342687)
GPGPU-Sim uArch: cycles simulated: 662187  inst.: 12866859 (ipc=15.3) sim_rate=38067 (inst/sec) elapsed = 0:0:05:38 / Sun Feb 28 21:51:36 2016
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(225,0,0) tid=(134,0,0)
GPGPU-Sim uArch: cycles simulated: 663687  inst.: 12886617 (ipc=15.3) sim_rate=38013 (inst/sec) elapsed = 0:0:05:39 / Sun Feb 28 21:51:37 2016
GPGPU-Sim uArch: cycles simulated: 665687  inst.: 12909691 (ipc=15.2) sim_rate=37969 (inst/sec) elapsed = 0:0:05:40 / Sun Feb 28 21:51:38 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (323758,342687), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(323759,342687)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (323821,342687), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(323822,342687)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (324528,342687), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(324529,342687)
GPGPU-Sim uArch: cycles simulated: 667687  inst.: 12938054 (ipc=15.2) sim_rate=37941 (inst/sec) elapsed = 0:0:05:41 / Sun Feb 28 21:51:39 2016
GPGPU-Sim uArch: cycles simulated: 669187  inst.: 12955511 (ipc=15.2) sim_rate=37881 (inst/sec) elapsed = 0:0:05:42 / Sun Feb 28 21:51:40 2016
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(203,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (327892,342687), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(327893,342687)
GPGPU-Sim uArch: cycles simulated: 671187  inst.: 12985263 (ipc=15.2) sim_rate=37857 (inst/sec) elapsed = 0:0:05:43 / Sun Feb 28 21:51:41 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (328770,342687), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(328771,342687)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (329432,342687), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(329433,342687)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (330280,342687), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(330281,342687)
GPGPU-Sim uArch: cycles simulated: 673187  inst.: 13016474 (ipc=15.2) sim_rate=37838 (inst/sec) elapsed = 0:0:05:44 / Sun Feb 28 21:51:42 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (331963,342687), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(331964,342687)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (332345,342687), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(332346,342687)
GPGPU-Sim uArch: cycles simulated: 675187  inst.: 13045170 (ipc=15.2) sim_rate=37812 (inst/sec) elapsed = 0:0:05:45 / Sun Feb 28 21:51:43 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (333195,342687), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(333196,342687)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(224,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (333921,342687), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(333922,342687)
GPGPU-Sim uArch: cycles simulated: 676687  inst.: 13070171 (ipc=15.2) sim_rate=37775 (inst/sec) elapsed = 0:0:05:46 / Sun Feb 28 21:51:44 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (334206,342687), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(334207,342687)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (335862,342687), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(335863,342687)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (335867,342687), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(335868,342687)
GPGPU-Sim uArch: cycles simulated: 678687  inst.: 13110425 (ipc=15.3) sim_rate=37782 (inst/sec) elapsed = 0:0:05:47 / Sun Feb 28 21:51:45 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (336517,342687), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(336518,342687)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (336728,342687), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(336729,342687)
GPGPU-Sim uArch: cycles simulated: 680187  inst.: 13135575 (ipc=15.3) sim_rate=37745 (inst/sec) elapsed = 0:0:05:48 / Sun Feb 28 21:51:46 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (338206,342687), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(338207,342687)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(208,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (338833,342687), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(338834,342687)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (339045,342687), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(339046,342687)
GPGPU-Sim uArch: cycles simulated: 682187  inst.: 13168121 (ipc=15.3) sim_rate=37731 (inst/sec) elapsed = 0:0:05:49 / Sun Feb 28 21:51:47 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (341300,342687), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(341301,342687)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (341395,342687), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(341396,342687)
GPGPU-Sim uArch: cycles simulated: 684187  inst.: 13199744 (ipc=15.3) sim_rate=37713 (inst/sec) elapsed = 0:0:05:50 / Sun Feb 28 21:51:48 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (342210,342687), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(342211,342687)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (342489,342687), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(342490,342687)
GPGPU-Sim uArch: cycles simulated: 685687  inst.: 13225192 (ipc=15.3) sim_rate=37678 (inst/sec) elapsed = 0:0:05:51 / Sun Feb 28 21:51:49 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (343552,342687), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(343553,342687)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (344996,342687), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(344997,342687)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(250,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 687687  inst.: 13251805 (ipc=15.3) sim_rate=37647 (inst/sec) elapsed = 0:0:05:52 / Sun Feb 28 21:51:50 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (345729,342687), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(345730,342687)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (345745,342687), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(345746,342687)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (346310,342687), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(346311,342687)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (346626,342687), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(346627,342687)
GPGPU-Sim uArch: cycles simulated: 689687  inst.: 13286933 (ipc=15.3) sim_rate=37640 (inst/sec) elapsed = 0:0:05:53 / Sun Feb 28 21:51:51 2016
GPGPU-Sim uArch: cycles simulated: 691687  inst.: 13311909 (ipc=15.3) sim_rate=37604 (inst/sec) elapsed = 0:0:05:54 / Sun Feb 28 21:51:52 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (349587,342687), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(349588,342687)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (350036,342687), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (350101,342687), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 693187  inst.: 13329488 (ipc=15.2) sim_rate=37547 (inst/sec) elapsed = 0:0:05:55 / Sun Feb 28 21:51:53 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (350855,342687), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (350943,342687), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (351374,342687), 5 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(243,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (351964,342687), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 695187  inst.: 13358385 (ipc=15.2) sim_rate=37523 (inst/sec) elapsed = 0:0:05:56 / Sun Feb 28 21:51:54 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (352933,342687), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (353550,342687), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (354170,342687), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (354384,342687), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 697187  inst.: 13383993 (ipc=15.2) sim_rate=37490 (inst/sec) elapsed = 0:0:05:57 / Sun Feb 28 21:51:55 2016
GPGPU-Sim uArch: cycles simulated: 699187  inst.: 13411364 (ipc=15.2) sim_rate=37461 (inst/sec) elapsed = 0:0:05:58 / Sun Feb 28 21:51:56 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (356572,342687), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (356696,342687), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (356876,342687), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (357109,342687), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (357495,342687), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (357910,342687), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 701187  inst.: 13440780 (ipc=15.2) sim_rate=37439 (inst/sec) elapsed = 0:0:05:59 / Sun Feb 28 21:51:57 2016
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(244,0,0) tid=(234,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (358823,342687), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (358886,342687), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (359074,342687), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (359119,342687), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (360152,342687), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (360373,342687), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (360520,342687), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 703687  inst.: 13471311 (ipc=15.2) sim_rate=37420 (inst/sec) elapsed = 0:0:06:00 / Sun Feb 28 21:51:58 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (361645,342687), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (361752,342687), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (362416,342687), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (362534,342687), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (362572,342687), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 705687  inst.: 13491562 (ipc=15.2) sim_rate=37372 (inst/sec) elapsed = 0:0:06:01 / Sun Feb 28 21:51:59 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (363576,342687), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (363683,342687), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (363966,342687), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (364151,342687), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (364219,342687), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (364546,342687), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (364725,342687), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (364795,342687), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (364888,342687), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (365384,342687), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 708187  inst.: 13517091 (ipc=15.1) sim_rate=37340 (inst/sec) elapsed = 0:0:06:02 / Sun Feb 28 21:52:00 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (365548,342687), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (365910,342687), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (366011,342687), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (366258,342687), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (366859,342687), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (367265,342687), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (367433,342687), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (367441,342687), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (367464,342687), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (367646,342687), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (367759,342687), 3 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(218,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (368306,342687), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 711187  inst.: 13545940 (ipc=15.1) sim_rate=37316 (inst/sec) elapsed = 0:0:06:03 / Sun Feb 28 21:52:01 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (368545,342687), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (368993,342687), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (369035,342687), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (369048,342687), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (369128,342687), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (369166,342687), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (369566,342687), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (369572,342687), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (369622,342687), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (369690,342687), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (369715,342687), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (369720,342687), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (369942,342687), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (369953,342687), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (370080,342687), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (370094,342687), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (370109,342687), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (370223,342687), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (370352,342687), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (371271,342687), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (371370,342687), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (371384,342687), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (371404,342687), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (371456,342687), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (371505,342687), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (371650,342687), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (371685,342687), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (371704,342687), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (371754,342687), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (371773,342687), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (371927,342687), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (371948,342687), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (371950,342687), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (372033,342687), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (372148,342687), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (372157,342687), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (372161,342687), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 715187  inst.: 13570765 (ipc=15.0) sim_rate=37282 (inst/sec) elapsed = 0:0:06:04 / Sun Feb 28 21:52:02 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (373240,342687), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (373426,342687), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (373919,342687), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 373920
gpu_sim_insn = 5585401
gpu_ipc =      14.9374
gpu_tot_sim_cycle = 716607
gpu_tot_sim_insn = 13571345
gpu_tot_ipc =      18.9383
gpu_tot_issued_cta = 1536
gpu_stall_dramfull = 1845834
gpu_stall_icnt2sh    = 4471876
gpu_total_sim_rate=37283

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 788882
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 78085, Miss = 65814, Miss_rate = 0.843, Pending_hits = 4505, Reservation_fails = 579848
	L1D_cache_core[1]: Access = 76291, Miss = 64012, Miss_rate = 0.839, Pending_hits = 4378, Reservation_fails = 568086
	L1D_cache_core[2]: Access = 75912, Miss = 63938, Miss_rate = 0.842, Pending_hits = 4371, Reservation_fails = 564943
	L1D_cache_core[3]: Access = 78849, Miss = 66665, Miss_rate = 0.845, Pending_hits = 4615, Reservation_fails = 573035
	L1D_cache_core[4]: Access = 75857, Miss = 63770, Miss_rate = 0.841, Pending_hits = 4446, Reservation_fails = 569933
	L1D_cache_core[5]: Access = 79876, Miss = 67535, Miss_rate = 0.845, Pending_hits = 4652, Reservation_fails = 584453
	L1D_cache_core[6]: Access = 80544, Miss = 68135, Miss_rate = 0.846, Pending_hits = 4539, Reservation_fails = 580825
	L1D_cache_core[7]: Access = 75007, Miss = 63135, Miss_rate = 0.842, Pending_hits = 4332, Reservation_fails = 560577
	L1D_cache_core[8]: Access = 78034, Miss = 65894, Miss_rate = 0.844, Pending_hits = 4409, Reservation_fails = 579624
	L1D_cache_core[9]: Access = 79491, Miss = 66808, Miss_rate = 0.840, Pending_hits = 4629, Reservation_fails = 578533
	L1D_cache_core[10]: Access = 74300, Miss = 62561, Miss_rate = 0.842, Pending_hits = 4299, Reservation_fails = 549640
	L1D_cache_core[11]: Access = 77711, Miss = 65478, Miss_rate = 0.843, Pending_hits = 4406, Reservation_fails = 574587
	L1D_cache_core[12]: Access = 75568, Miss = 63616, Miss_rate = 0.842, Pending_hits = 4333, Reservation_fails = 566447
	L1D_cache_core[13]: Access = 79130, Miss = 66813, Miss_rate = 0.844, Pending_hits = 4623, Reservation_fails = 582082
	L1D_cache_core[14]: Access = 76074, Miss = 64092, Miss_rate = 0.842, Pending_hits = 4345, Reservation_fails = 568456
	L1D_total_cache_accesses = 1160729
	L1D_total_cache_misses = 978266
	L1D_total_cache_miss_rate = 0.8428
	L1D_total_cache_pending_hits = 66882
	L1D_total_cache_reservation_fails = 8581069
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 117482
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 113205
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 66729
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 572595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6154154
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117002
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 405671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2426915
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 787884
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2035, 2037, 1838, 2151, 1788, 1996, 2328, 2148, 2731, 2408, 2118, 2429, 2649, 1931, 2348, 2007, 2285, 2086, 2415, 2080, 1947, 2171, 2287, 2234, 1973, 1895, 2548, 2243, 1821, 2025, 1810, 1720, 2173, 1700, 2228, 2151, 2088, 1742, 2474, 2148, 1919, 1083, 1706, 1882, 1257, 1657, 1545, 1674, 
gpgpu_n_tot_thrd_icount = 46776992
gpgpu_n_tot_w_icount = 1461781
gpgpu_n_stall_shd_mem = 9383081
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 572595
gpgpu_n_mem_write_global = 408200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1819738
gpgpu_n_store_insn = 664404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1332863
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9379924
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15635740	W0_Idle:804350	W0_Scoreboard:2737383	W1:350375	W2:165190	W3:106821	W4:79212	W5:59277	W6:53419	W7:49047	W8:43716	W9:40399	W10:36767	W11:35184	W12:31597	W13:26447	W14:22433	W15:20274	W16:16957	W17:14807	W18:12637	W19:13531	W20:12652	W21:12175	W22:12788	W23:14501	W24:13488	W25:11266	W26:9198	W27:6760	W28:3677	W29:2125	W30:566	W31:123	W32:184372
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4580760 {8:572595,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16347584 {40:407938,72:87,136:175,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77872920 {136:572595,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3265600 {8:408200,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 284 
maxdqlatency = 0 
maxmflatency = 1164 
averagemflatency = 396 
max_icnt2mem_latency = 929 
max_icnt2sh_latency = 716513 
mrq_lat_table:16833 	1581 	470 	1039 	1238 	248 	114 	41 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	117203 	687951 	175627 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	63409 	26438 	75110 	314540 	234946 	262315 	4112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	32224 	267422 	255981 	16876 	107 	0 	0 	2 	9 	38 	938 	9267 	18920 	44488 	98974 	167908 	67656 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	82 	1350 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        28        27        26        25        24        29        26        28        26        30        25        28        27        31        28 
dram[1]:        31        30        25        27        22        24        22        21        28        28        25        30        30        31        25        23 
dram[2]:        24        20        26        25        23        23        27        26        25        23        27        25        27        25        27        25 
dram[3]:        23        28        25        25        34        26        25        18        28        25        23        22        27        24        24        26 
dram[4]:        29        26        27        25        24        27        21        27        28        28        22        22        25        27        29        25 
dram[5]:        30        21        24        25        25        26        25        29        29        26        22        22        25        24        24        22 
maximum service time to same row:
dram[0]:    107732     94736    173077    172219    127732    127822    209413    153594    117988    159727    112184    103743     99200     66970     76291    126556 
dram[1]:     72278    115444    119791    117690    187448    128676    220185    106922     90831    149226    124662    102944    110200     95205     70413     79916 
dram[2]:     73684     84186    116355    114404    122172    125288    147241    150288    143807    147469     93464    119083     66108     66191    157396    150022 
dram[3]:    121747    152688    117400    116146    128196    128097    149679     92497    109055    115416    115103     60290    110335     99774     64301     68053 
dram[4]:    232303    107636    117310    115668    141582    145718    147371    151353    141204    108859    181920    104078    118569    113016    232167    115999 
dram[5]:    160172    145898    116478    117166    146792    148588    157066    101319    108046    109277     96977     97058     80175    104025    151109    138580 
average row accesses per activate:
dram[0]:  6.848485  5.769231  6.428571  5.232558  5.875000  6.157895  5.688889  4.759259  5.489362  4.543859  5.268293  5.047619  5.052631  5.189189  7.384615  8.347826 
dram[1]:  6.108108  7.724138  6.135135  5.000000  4.351852  3.714286  5.565217  4.589286  5.039216  5.333333  5.837838  6.085714  5.818182  5.647059  4.923077  4.465117 
dram[2]:  5.794872  5.650000  3.796610  5.136364  5.707317  5.619048  7.166667  7.787879  5.140000  4.654545  6.000000  4.840909  5.052631  5.216216  7.680000  8.000000 
dram[3]:  5.022222  5.136364  4.765957  6.428571  6.882353  5.642857  6.763158  6.023256  5.688889  5.039216  3.857143  4.000000  6.620690  5.333333  5.189189  4.682927 
dram[4]:  8.071428  5.743590  6.222222  5.159091  5.200000  7.375000  5.140000  6.615385  6.243902  6.450000  4.367347  5.300000  5.333333  4.800000  6.857143  6.857143 
dram[5]:  4.977778  3.733333  4.500000  7.031250  4.700000  6.771429  6.095238  7.787879  5.688889  4.491228  4.176471  4.608696  5.189189  5.647059  5.485714  4.682927 
average row locality = 21567/3952 = 5.457237
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       195       192       192       192       202       202       224       224       224       224       204       202       192       192       192       192 
dram[1]:       194       192       192       192       202       202       224       224       224       224       204       202       192       192       192       192 
dram[2]:       192       192       192       192       202       204       224       224       224       224       204       202       192       192       192       192 
dram[3]:       192       192       192       192       202       204       224       224       224       224       204       202       192       192       192       192 
dram[4]:       192       192       192       192       202       204       224       224       224       224       203       202       192       192       192       192 
dram[5]:       192       192       192       192       202       204       224       224       224       224       202       202       192       192       192       192 
total reads: 19462
bank skew: 224/192 = 1.17
chip skew: 3245/3242 = 1.00
number of total write accesses:
dram[0]:        31        33        33        33        33        32        32        33        34        35        12        10         0         0         0         0 
dram[1]:        32        32        35        33        33        32        32        33        33        32        12        11         0         0         0         0 
dram[2]:        34        34        32        34        32        32        34        33        33        32        12        11         0         1         0         0 
dram[3]:        34        34        32        33        32        33        33        35        32        33        12        10         0         0         0         0 
dram[4]:        34        32        32        35        32        32        33        34        32        34        11        10         0         0         0         0 
dram[5]:        32        32        33        33        33        33        32        33        32        32        11        10         0         0         0         0 
total reads: 2105
min_bank_accesses = 0!
chip skew: 354/346 = 1.02
average mf latency per bank:
dram[0]:       8444      8800      9694      9843      9485      9542      9065      9025      8118      8556     18411     19552     32338     33242     44068     45345
dram[1]:       8480      9117      9649     10266      9865     10293      9362      9905      8638      9046     18273     20349     32183     34236     44982     47506
dram[2]:       8565      8615      9502      9449      9715      9681      8926      9078      8666      8831     18356     20379     32190     33961     43427     45428
dram[3]:       8695      8467      9416      9579      9367      9352      9061      9086      8519      8353     18383     19476     32183     32936     43626     44544
dram[4]:      11071      8711     12666      9462     12724      9713     12267      8961     11415      8281    118253     20225     42964     33501     58903     44849
dram[5]:       8608      8946      9327      9792      9225      9672      8641      9229      8164      8571     19573     20236     32022     34131     42872     45440
maximum mf latency per bank:
dram[0]:        936       868       852       900       925       906       972       833       923       867       852       867       914       877       838       925
dram[1]:       1007       929      1075       872       930       952       896      1065      1033       904       970      1011       940       971      1026       963
dram[2]:        867       815       827       851       930       958       868      1018       824       859       905       901       998      1033       942       909
dram[3]:        814       856       819       919       944       963       900       921       961       957       943       881       901       951       907       946
dram[4]:       1012       873      1164       888      1145       899      1000      1022      1120       894      1122       850      1127       912      1059       971
dram[5]:        913       882       784       857       864       892       884       927       920       915       845       936       893       899       986       943

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=945917 n_nop=937816 n_act=638 n_pre=622 n_req=3596 n_rd=6490 n_write=351 bw_util=0.01446
n_activity=54604 dram_eff=0.2506
bk0: 390a 943672i bk1: 384a 943551i bk2: 384a 943692i bk3: 384a 943410i bk4: 404a 943333i bk5: 404a 943221i bk6: 448a 943306i bk7: 448a 942772i bk8: 448a 943175i bk9: 448a 942896i bk10: 408a 943624i bk11: 404a 943504i bk12: 384a 943712i bk13: 384a 943511i bk14: 384a 943937i bk15: 384a 943805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0183991
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=945917 n_nop=937721 n_act=687 n_pre=671 n_req=3594 n_rd=6488 n_write=350 bw_util=0.01446
n_activity=57011 dram_eff=0.2399
bk0: 388a 943675i bk1: 384a 943801i bk2: 384a 943444i bk3: 384a 943391i bk4: 404a 942982i bk5: 404a 942820i bk6: 448a 943151i bk7: 448a 942853i bk8: 448a 943096i bk9: 448a 943169i bk10: 408a 943783i bk11: 404a 943867i bk12: 384a 944078i bk13: 384a 943874i bk14: 384a 943852i bk15: 384a 943698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0120983
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=945917 n_nop=937805 n_act=643 n_pre=627 n_req=3598 n_rd=6488 n_write=354 bw_util=0.01447
n_activity=54577 dram_eff=0.2507
bk0: 384a 943565i bk1: 384a 943579i bk2: 384a 942947i bk3: 384a 943352i bk4: 404a 943431i bk5: 408a 943244i bk6: 448a 943176i bk7: 448a 943147i bk8: 448a 943153i bk9: 448a 942936i bk10: 408a 943641i bk11: 404a 943467i bk12: 384a 943696i bk13: 384a 943565i bk14: 384a 943984i bk15: 384a 944160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0215632
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=945917 n_nop=937740 n_act=676 n_pre=660 n_req=3597 n_rd=6488 n_write=353 bw_util=0.01446
n_activity=55927 dram_eff=0.2446
bk0: 384a 943319i bk1: 384a 943412i bk2: 384a 943288i bk3: 384a 943585i bk4: 404a 943619i bk5: 408a 943340i bk6: 448a 943414i bk7: 448a 943184i bk8: 448a 943305i bk9: 448a 943193i bk10: 408a 943338i bk11: 404a 943416i bk12: 384a 944125i bk13: 384a 943881i bk14: 384a 943984i bk15: 384a 943908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0111437
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=945917 n_nop=937866 n_act=615 n_pre=599 n_req=3594 n_rd=6486 n_write=351 bw_util=0.01446
n_activity=55183 dram_eff=0.2478
bk0: 384a 943825i bk1: 384a 943432i bk2: 384a 943604i bk3: 384a 943450i bk4: 404a 943366i bk5: 408a 943592i bk6: 448a 943090i bk7: 448a 943168i bk8: 448a 943405i bk9: 448a 943181i bk10: 406a 943416i bk11: 404a 943556i bk12: 384a 943738i bk13: 384a 943417i bk14: 384a 943756i bk15: 384a 943727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0217598
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=945917 n_nop=937717 n_act=693 n_pre=677 n_req=3588 n_rd=6484 n_write=346 bw_util=0.01444
n_activity=56305 dram_eff=0.2426
bk0: 384a 943427i bk1: 384a 942962i bk2: 384a 943287i bk3: 384a 943705i bk4: 404a 943180i bk5: 408a 943514i bk6: 448a 943197i bk7: 448a 943362i bk8: 448a 943427i bk9: 448a 943082i bk10: 404a 943490i bk11: 404a 943514i bk12: 384a 943937i bk13: 384a 943802i bk14: 384a 943982i bk15: 384a 943763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0123393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77726, Miss = 1625, Miss_rate = 0.021, Pending_hits = 11, Reservation_fails = 224
L2_cache_bank[1]: Access = 78515, Miss = 1620, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[2]: Access = 77555, Miss = 1624, Miss_rate = 0.021, Pending_hits = 8, Reservation_fails = 109
L2_cache_bank[3]: Access = 79420, Miss = 1620, Miss_rate = 0.020, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 77542, Miss = 1622, Miss_rate = 0.021, Pending_hits = 7, Reservation_fails = 64
L2_cache_bank[5]: Access = 78746, Miss = 1622, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 129
L2_cache_bank[6]: Access = 78254, Miss = 1622, Miss_rate = 0.021, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 78669, Miss = 1622, Miss_rate = 0.021, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 117551, Miss = 1621, Miss_rate = 0.014, Pending_hits = 5, Reservation_fails = 104
L2_cache_bank[9]: Access = 79007, Miss = 1622, Miss_rate = 0.021, Pending_hits = 10, Reservation_fails = 157
L2_cache_bank[10]: Access = 78602, Miss = 1620, Miss_rate = 0.021, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 79283, Miss = 1622, Miss_rate = 0.020, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 980870
L2_total_cache_misses = 19462
L2_total_cache_miss_rate = 0.0198
L2_total_cache_pending_hits = 87
L2_total_cache_reservation_fails = 787
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 555165
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 406095
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2049
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.306
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=3271520
icnt_total_pkts_simt_to_mem=1389682
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.8163
	minimum = 6
	maximum = 748
Network latency average = 40.5464
	minimum = 6
	maximum = 685
Slowest packet = 908988
Flit latency average = 27.7661
	minimum = 6
	maximum = 685
Slowest flit = 4164180
Fragmentation average = 0.101256
	minimum = 0
	maximum = 451
Injected packet rate average = 0.104786
	minimum = 0.092715 (at node 7)
	maximum = 0.155967 (at node 23)
Accepted packet rate average = 0.104786
	minimum = 0.092715 (at node 7)
	maximum = 0.155967 (at node 23)
Injected flit rate average = 0.260495
	minimum = 0.124551 (at node 7)
	maximum = 0.458299 (at node 23)
Accepted flit rate average= 0.260495
	minimum = 0.148476 (at node 17)
	maximum = 0.347438 (at node 6)
Injected packet length average = 2.48598
Accepted packet length average = 2.48598
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.964 (6 samples)
	minimum = 6 (6 samples)
	maximum = 330 (6 samples)
Network latency average = 23.6384 (6 samples)
	minimum = 6 (6 samples)
	maximum = 271.167 (6 samples)
Flit latency average = 18.2026 (6 samples)
	minimum = 6 (6 samples)
	maximum = 269 (6 samples)
Fragmentation average = 0.0380894 (6 samples)
	minimum = 0 (6 samples)
	maximum = 165.5 (6 samples)
Injected packet rate average = 0.0535434 (6 samples)
	minimum = 0.0420586 (6 samples)
	maximum = 0.110095 (6 samples)
Accepted packet rate average = 0.0535434 (6 samples)
	minimum = 0.0420586 (6 samples)
	maximum = 0.110095 (6 samples)
Injected flit rate average = 0.124089 (6 samples)
	minimum = 0.0606118 (6 samples)
	maximum = 0.242964 (6 samples)
Accepted flit rate average = 0.124089 (6 samples)
	minimum = 0.0757674 (6 samples)
	maximum = 0.217723 (6 samples)
Injected packet size average = 2.31754 (6 samples)
Accepted packet size average = 2.31754 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 4 sec (364 sec)
gpgpu_simulation_rate = 37283 (inst/sec)
gpgpu_simulation_rate = 1968 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,716607)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,716607)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,716607)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,716607)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,716607)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,716607)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,716607)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,716607)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,716607)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,716607)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,716607)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,716607)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,716607)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,716607)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,716607)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,716607)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,716607)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,716607)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,716607)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,716607)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,716607)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,716607)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,716607)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,716607)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,716607)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,716607)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,716607)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,716607)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,716607)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,716607)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,716607)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,716607)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,716607)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,716607)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,716607)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,716607)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,716607)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,716607)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,716607)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,716607)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,716607)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,716607)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,716607)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,716607)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,716607)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,716607)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,716607)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,716607)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,716607)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,716607)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,716607)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,716607)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,716607)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,716607)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,716607)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,716607)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,716607)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,716607)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,716607)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,716607)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,716607)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,716607)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,716607)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,716607)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,716607)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,716607)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,716607)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,716607)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,716607)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,716607)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,716607)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,716607)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,716607)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,716607)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,716607)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,716607)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,716607)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,716607)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,716607)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,716607)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,716607)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,716607)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,716607)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,716607)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,716607)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,716607)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,716607)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,716607)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,716607)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,716607)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(60,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(2,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(79,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 717107  inst.: 13877042 (ipc=611.4) sim_rate=38019 (inst/sec) elapsed = 0:0:06:05 / Sun Feb 28 21:52:03 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(26,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 719107  inst.: 13912403 (ipc=136.4) sim_rate=38012 (inst/sec) elapsed = 0:0:06:06 / Sun Feb 28 21:52:04 2016
GPGPU-Sim uArch: cycles simulated: 720607  inst.: 13928744 (ipc=89.3) sim_rate=37952 (inst/sec) elapsed = 0:0:06:07 / Sun Feb 28 21:52:05 2016
GPGPU-Sim uArch: cycles simulated: 722607  inst.: 13951842 (ipc=63.4) sim_rate=37912 (inst/sec) elapsed = 0:0:06:08 / Sun Feb 28 21:52:06 2016
GPGPU-Sim uArch: cycles simulated: 724607  inst.: 13973788 (ipc=50.3) sim_rate=37869 (inst/sec) elapsed = 0:0:06:09 / Sun Feb 28 21:52:07 2016
GPGPU-Sim uArch: cycles simulated: 726107  inst.: 13989924 (ipc=44.1) sim_rate=37810 (inst/sec) elapsed = 0:0:06:10 / Sun Feb 28 21:52:08 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(14,0,0) tid=(254,0,0)
GPGPU-Sim uArch: cycles simulated: 727607  inst.: 14008377 (ipc=39.7) sim_rate=37758 (inst/sec) elapsed = 0:0:06:11 / Sun Feb 28 21:52:09 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11338,716607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(11339,716607)
GPGPU-Sim uArch: cycles simulated: 729607  inst.: 14037157 (ipc=35.8) sim_rate=37734 (inst/sec) elapsed = 0:0:06:12 / Sun Feb 28 21:52:10 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13887,716607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13888,716607)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14223,716607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(14224,716607)
GPGPU-Sim uArch: cycles simulated: 731107  inst.: 14058950 (ipc=33.6) sim_rate=37691 (inst/sec) elapsed = 0:0:06:13 / Sun Feb 28 21:52:11 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15135,716607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(15136,716607)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15147,716607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15148,716607)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16198,716607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(16199,716607)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (16355,716607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(16356,716607)
GPGPU-Sim uArch: cycles simulated: 733107  inst.: 14092773 (ipc=31.6) sim_rate=37681 (inst/sec) elapsed = 0:0:06:14 / Sun Feb 28 21:52:12 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (16756,716607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(16757,716607)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (16912,716607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(16913,716607)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(64,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17458,716607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17459,716607)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (17472,716607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(17473,716607)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17521,716607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17522,716607)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17819,716607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17820,716607)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18079,716607), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18079,716607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18080,716607)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(18080,716607)
GPGPU-Sim uArch: cycles simulated: 735107  inst.: 14134019 (ipc=30.4) sim_rate=37690 (inst/sec) elapsed = 0:0:06:15 / Sun Feb 28 21:52:13 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18637,716607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(18638,716607)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18843,716607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(18844,716607)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (19223,716607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(19224,716607)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19488,716607), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(19489,716607)
GPGPU-Sim uArch: cycles simulated: 736607  inst.: 14164483 (ipc=29.7) sim_rate=37671 (inst/sec) elapsed = 0:0:06:16 / Sun Feb 28 21:52:14 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (20333,716607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(20334,716607)
GPGPU-Sim uArch: cycles simulated: 738607  inst.: 14196510 (ipc=28.4) sim_rate=37656 (inst/sec) elapsed = 0:0:06:17 / Sun Feb 28 21:52:15 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (22084,716607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(22085,716607)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(69,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22517,716607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(22518,716607)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22729,716607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(22730,716607)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (23730,716607), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(23731,716607)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (23986,716607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(23987,716607)
GPGPU-Sim uArch: cycles simulated: 740607  inst.: 14234658 (ipc=27.6) sim_rate=37657 (inst/sec) elapsed = 0:0:06:18 / Sun Feb 28 21:52:16 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (24696,716607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(24697,716607)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (24971,716607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(24972,716607)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (24979,716607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(24980,716607)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (25126,716607), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(25127,716607)
GPGPU-Sim uArch: cycles simulated: 742107  inst.: 14271298 (ipc=27.4) sim_rate=37655 (inst/sec) elapsed = 0:0:06:19 / Sun Feb 28 21:52:17 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (25711,716607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(25712,716607)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (26107,716607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(26108,716607)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (26419,716607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(26420,716607)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(121,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (26571,716607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(26572,716607)
GPGPU-Sim uArch: cycles simulated: 744107  inst.: 14320643 (ipc=27.2) sim_rate=37685 (inst/sec) elapsed = 0:0:06:20 / Sun Feb 28 21:52:18 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (28039,716607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(28040,716607)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (28243,716607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(28244,716607)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (28284,716607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(28285,716607)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (28343,716607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(28344,716607)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (28889,716607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(28890,716607)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (28964,716607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(28965,716607)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (29040,716607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(29041,716607)
GPGPU-Sim uArch: cycles simulated: 746107  inst.: 14372856 (ipc=27.2) sim_rate=37724 (inst/sec) elapsed = 0:0:06:21 / Sun Feb 28 21:52:19 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (29592,716607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(29593,716607)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (29679,716607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(29680,716607)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (29788,716607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(29789,716607)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (29791,716607), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(29792,716607)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (29828,716607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(29829,716607)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(133,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (30151,716607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(30152,716607)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (30180,716607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(30181,716607)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (30207,716607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(30208,716607)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (30698,716607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(30699,716607)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (30751,716607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(30752,716607)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (30785,716607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(30786,716607)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (31066,716607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(31067,716607)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (31275,716607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(31276,716607)
GPGPU-Sim uArch: cycles simulated: 748107  inst.: 14444194 (ipc=27.7) sim_rate=37812 (inst/sec) elapsed = 0:0:06:22 / Sun Feb 28 21:52:20 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (31567,716607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(31568,716607)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (31676,716607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(31677,716607)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (31854,716607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(31855,716607)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (31858,716607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(31859,716607)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (32282,716607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(32283,716607)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (32294,716607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(32295,716607)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (32404,716607), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(32405,716607)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (32439,716607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(32440,716607)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(145,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32672,716607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(32673,716607)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (32856,716607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(32857,716607)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (32862,716607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(32863,716607)
GPGPU-Sim uArch: cycles simulated: 749607  inst.: 14500600 (ipc=28.2) sim_rate=37860 (inst/sec) elapsed = 0:0:06:23 / Sun Feb 28 21:52:21 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (33283,716607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(33284,716607)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (33327,716607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(33328,716607)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (33492,716607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(33493,716607)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (33637,716607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(33638,716607)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (33660,716607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(33661,716607)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (33722,716607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(33723,716607)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (33834,716607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(33835,716607)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (33927,716607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(33928,716607)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (33930,716607), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(33931,716607)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (33956,716607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(33957,716607)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (34155,716607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(34156,716607)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (34219,716607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(34220,716607)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (34258,716607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(34259,716607)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (34667,716607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(34668,716607)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (34690,716607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(34691,716607)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (34704,716607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(34705,716607)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(165,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (34768,716607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(34769,716607)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (34828,716607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(34829,716607)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (34899,716607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(34900,716607)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (34901,716607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(34902,716607)
GPGPU-Sim uArch: cycles simulated: 751607  inst.: 14597042 (ipc=29.3) sim_rate=38013 (inst/sec) elapsed = 0:0:06:24 / Sun Feb 28 21:52:22 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (35046,716607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(35047,716607)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (35051,716607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(35052,716607)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (35148,716607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(35149,716607)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (35168,716607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(35169,716607)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (35297,716607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(35298,716607)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (35319,716607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(35320,716607)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (35457,716607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(35458,716607)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (35541,716607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(35542,716607)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (35547,716607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(35548,716607)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (36368,716607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(36369,716607)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (36438,716607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(36439,716607)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (36440,716607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(36441,716607)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (36464,716607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(36465,716607)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (36514,716607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(36515,716607)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (36604,716607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(36605,716607)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(188,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (36675,716607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(36676,716607)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (36737,716607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(36738,716607)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (36851,716607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(36852,716607)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (36991,716607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(36992,716607)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (36996,716607), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(36997,716607)
GPGPU-Sim uArch: cycles simulated: 753607  inst.: 14691174 (ipc=30.3) sim_rate=38158 (inst/sec) elapsed = 0:0:06:25 / Sun Feb 28 21:52:23 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (37081,716607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(37082,716607)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (37149,716607), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (37149,716607), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(37150,716607)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(37150,716607)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (37198,716607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(37199,716607)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (37200,716607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(37201,716607)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (37219,716607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(37220,716607)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (37303,716607), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(37304,716607)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (37316,716607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(37317,716607)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (37321,716607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(37322,716607)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (37416,716607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(37417,716607)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (37471,716607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(37472,716607)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (37539,716607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(37540,716607)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (37542,716607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(37543,716607)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (37594,716607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(37595,716607)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (37617,716607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(37618,716607)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (37636,716607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(37637,716607)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (37727,716607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(37728,716607)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(203,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (37852,716607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(37853,716607)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (37897,716607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(37898,716607)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (37976,716607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(37977,716607)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (37979,716607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(37980,716607)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (37992,716607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(37993,716607)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (38048,716607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(38049,716607)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (38180,716607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(38181,716607)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (38238,716607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(38239,716607)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (38243,716607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(38244,716607)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (38262,716607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(38263,716607)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (38338,716607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(38339,716607)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (38340,716607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(38341,716607)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (38407,716607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(38408,716607)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (38433,716607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(38434,716607)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (38458,716607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(38459,716607)
GPGPU-Sim uArch: cycles simulated: 755107  inst.: 14825943 (ipc=32.6) sim_rate=38409 (inst/sec) elapsed = 0:0:06:26 / Sun Feb 28 21:52:24 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (38547,716607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(38548,716607)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (38593,716607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(38594,716607)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (38631,716607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(38632,716607)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (38706,716607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(38707,716607)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (38735,716607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(38736,716607)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (38800,716607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(38801,716607)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (38813,716607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(38814,716607)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (38820,716607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(38821,716607)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(233,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (38915,716607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(38916,716607)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (38993,716607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(38994,716607)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (39025,716607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(39026,716607)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (39109,716607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(39110,716607)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (39111,716607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(39112,716607)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (39187,716607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(39188,716607)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (39196,716607), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(39197,716607)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (39263,716607), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(39264,716607)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (39268,716607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(39269,716607)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (39270,716607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(39271,716607)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (39284,716607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(39285,716607)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (39299,716607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(39300,716607)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (39337,716607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(39338,716607)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (39362,716607), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(39363,716607)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (39414,716607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(39415,716607)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (39535,716607), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(39536,716607)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (39572,716607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(39573,716607)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (39612,716607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(39613,716607)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (39639,716607), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (39639,716607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(39640,716607)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(39640,716607)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (39665,716607), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(39666,716607)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (39690,716607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(39691,716607)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (39696,716607), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (39722,716607), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (39755,716607), 5 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(254,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (39824,716607), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (39838,716607), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (39880,716607), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (39932,716607), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (39969,716607), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (39992,716607), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 756607  inst.: 14962323 (ipc=34.8) sim_rate=38662 (inst/sec) elapsed = 0:0:06:27 / Sun Feb 28 21:52:25 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (40016,716607), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (40061,716607), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (40128,716607), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (40150,716607), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (40157,716607), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (40161,716607), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (40187,716607), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (40199,716607), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (40201,716607), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (40201,716607), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (40205,716607), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (40206,716607), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (40221,716607), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (40236,716607), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (40240,716607), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (40252,716607), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (40270,716607), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (40281,716607), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (40301,716607), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (40378,716607), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (40389,716607), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (40389,716607), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (40402,716607), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (40432,716607), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (40432,716607), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (40467,716607), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (40474,716607), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (40480,716607), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (40481,716607), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (40528,716607), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (40564,716607), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (40588,716607), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (40607,716607), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (40648,716607), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (40676,716607), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (40707,716607), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (40710,716607), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (40733,716607), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (40768,716607), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (40771,716607), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (40798,716607), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (40800,716607), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (40830,716607), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (40856,716607), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (40856,716607), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (40864,716607), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (40865,716607), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (40927,716607), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (40965,716607), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (40971,716607), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (40998,716607), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (41009,716607), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (41010,716607), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (41061,716607), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (41097,716607), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (41138,716607), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (41180,716607), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (41190,716607), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (41207,716607), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (41212,716607), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (41217,716607), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (41230,716607), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (41241,716607), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (41254,716607), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (41274,716607), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (41300,716607), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (41315,716607), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (41386,716607), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (41415,716607), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (41417,716607), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (41549,716607), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (41595,716607), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (41625,716607), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (41642,716607), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (41725,716607), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (41812,716607), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (41837,716607), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (41982,716607), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (42140,716607), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (42377,716607), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (42386,716607), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 42387
gpu_sim_insn = 1406030
gpu_ipc =      33.1713
gpu_tot_sim_cycle = 758994
gpu_tot_sim_insn = 14977375
gpu_tot_ipc =      19.7332
gpu_tot_issued_cta = 1792
gpu_stall_dramfull = 1993264
gpu_stall_icnt2sh    = 4813197
gpu_total_sim_rate=38701

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 899867
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 83207, Miss = 69461, Miss_rate = 0.835, Pending_hits = 4754, Reservation_fails = 607635
	L1D_cache_core[1]: Access = 80921, Miss = 67483, Miss_rate = 0.834, Pending_hits = 4581, Reservation_fails = 599506
	L1D_cache_core[2]: Access = 80798, Miss = 67369, Miss_rate = 0.834, Pending_hits = 4596, Reservation_fails = 592859
	L1D_cache_core[3]: Access = 83673, Miss = 70071, Miss_rate = 0.837, Pending_hits = 4836, Reservation_fails = 601050
	L1D_cache_core[4]: Access = 80603, Miss = 67202, Miss_rate = 0.834, Pending_hits = 4668, Reservation_fails = 599176
	L1D_cache_core[5]: Access = 84670, Miss = 71063, Miss_rate = 0.839, Pending_hits = 4833, Reservation_fails = 616091
	L1D_cache_core[6]: Access = 85411, Miss = 71620, Miss_rate = 0.839, Pending_hits = 4752, Reservation_fails = 609148
	L1D_cache_core[7]: Access = 79829, Miss = 66617, Miss_rate = 0.834, Pending_hits = 4533, Reservation_fails = 590558
	L1D_cache_core[8]: Access = 83071, Miss = 69432, Miss_rate = 0.836, Pending_hits = 4646, Reservation_fails = 608876
	L1D_cache_core[9]: Access = 84068, Miss = 70075, Miss_rate = 0.834, Pending_hits = 4855, Reservation_fails = 606252
	L1D_cache_core[10]: Access = 78903, Miss = 65886, Miss_rate = 0.835, Pending_hits = 4511, Reservation_fails = 578479
	L1D_cache_core[11]: Access = 82809, Miss = 69002, Miss_rate = 0.833, Pending_hits = 4643, Reservation_fails = 601946
	L1D_cache_core[12]: Access = 80433, Miss = 67043, Miss_rate = 0.834, Pending_hits = 4553, Reservation_fails = 595888
	L1D_cache_core[13]: Access = 83899, Miss = 70253, Miss_rate = 0.837, Pending_hits = 4836, Reservation_fails = 610234
	L1D_cache_core[14]: Access = 80845, Miss = 67370, Miss_rate = 0.833, Pending_hits = 4575, Reservation_fails = 594484
	L1D_total_cache_accesses = 1233140
	L1D_total_cache_misses = 1029947
	L1D_total_cache_miss_rate = 0.8352
	L1D_total_cache_pending_hits = 70172
	L1D_total_cache_reservation_fails = 9012182
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 127271
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69981
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 620162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6580179
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126791
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2981
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 191
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2432003
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 898869
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2353, 2471, 2057, 2516, 2260, 2226, 2660, 2414, 3031, 2835, 2328, 2694, 2999, 2235, 2692, 2396, 2662, 2340, 2754, 2490, 2172, 2510, 2682, 2584, 2253, 2062, 2925, 2399, 2005, 2192, 2128, 2129, 2359, 1893, 2476, 2465, 2298, 1974, 2604, 2429, 2174, 1311, 1928, 2159, 1416, 1912, 1721, 1913, 
gpgpu_n_tot_thrd_icount = 52813536
gpgpu_n_tot_w_icount = 1650423
gpgpu_n_stall_shd_mem = 9853447
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 620162
gpgpu_n_mem_write_global = 412957
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1968186
gpgpu_n_store_insn = 679232
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1484752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9850290
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16360467	W0_Idle:817816	W0_Scoreboard:3059832	W1:416653	W2:192026	W3:124444	W4:90208	W5:69215	W6:61121	W7:53706	W8:47278	W9:42634	W10:38293	W11:36441	W12:32518	W13:26982	W14:23017	W15:21147	W16:17423	W17:15103	W18:12933	W19:13794	W20:13079	W21:12197	W22:12969	W23:14791	W24:13488	W25:11310	W26:9310	W27:6760	W28:3677	W29:2125	W30:566	W31:123	W32:215092
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4961296 {8:620162,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16537864 {40:412695,72:87,136:175,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84342032 {136:620162,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3303656 {8:412957,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 284 
maxdqlatency = 0 
maxmflatency = 1164 
averagemflatency = 395 
max_icnt2mem_latency = 929 
max_icnt2sh_latency = 756774 
mrq_lat_table:16833 	1581 	470 	1039 	1238 	248 	114 	41 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	129104 	720919 	183075 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	79607 	29763 	79683 	325344 	246361 	268184 	4252 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	34006 	295032 	273641 	17391 	107 	0 	0 	2 	9 	38 	938 	9267 	18920 	44488 	98974 	167908 	72413 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	93 	1424 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        28        27        26        25        24        29        26        28        26        30        25        28        27        31        28 
dram[1]:        31        30        25        27        22        24        22        21        28        28        25        30        30        31        25        23 
dram[2]:        24        20        26        25        23        23        27        26        25        23        27        25        27        25        27        25 
dram[3]:        23        28        25        25        34        26        25        18        28        25        23        22        27        24        24        26 
dram[4]:        29        26        27        25        24        27        21        27        28        28        22        22        25        27        29        25 
dram[5]:        30        21        24        25        25        26        25        29        29        26        22        22        25        24        24        22 
maximum service time to same row:
dram[0]:    107732     94736    173077    172219    127732    127822    209413    153594    117988    159727    112184    103743     99200     66970     76291    126556 
dram[1]:     72278    115444    119791    117690    187448    128676    220185    106922     90831    149226    124662    102944    110200     95205     70413     79916 
dram[2]:     73684     84186    116355    114404    122172    125288    147241    150288    143807    147469     93464    119083     66108     66191    157396    150022 
dram[3]:    121747    152688    117400    116146    128196    128097    149679     92497    109055    115416    115103     60290    110335     99774     64301     68053 
dram[4]:    232303    107636    117310    115668    141582    145718    147371    151353    141204    108859    181920    104078    118569    113016    232167    115999 
dram[5]:    160172    145898    116478    117166    146792    148588    157066    101319    108046    109277     96977     97058     80175    104025    151109    138580 
average row accesses per activate:
dram[0]:  6.848485  5.769231  6.428571  5.232558  5.875000  6.157895  5.688889  4.759259  5.489362  4.543859  5.268293  5.047619  5.052631  5.189189  7.384615  8.347826 
dram[1]:  6.108108  7.724138  6.135135  5.000000  4.351852  3.714286  5.565217  4.589286  5.039216  5.333333  5.837838  6.085714  5.818182  5.647059  4.923077  4.465117 
dram[2]:  5.794872  5.650000  3.796610  5.136364  5.707317  5.619048  7.166667  7.787879  5.140000  4.654545  6.000000  4.840909  5.052631  5.216216  7.680000  8.000000 
dram[3]:  5.022222  5.136364  4.765957  6.428571  6.882353  5.642857  6.763158  6.023256  5.688889  5.039216  3.857143  4.000000  6.620690  5.333333  5.189189  4.682927 
dram[4]:  8.071428  5.743590  6.222222  5.159091  5.200000  7.375000  5.140000  6.615385  6.243902  6.450000  4.367347  5.300000  5.333333  4.800000  6.857143  6.857143 
dram[5]:  4.977778  3.733333  4.500000  7.031250  4.700000  6.771429  6.095238  7.787879  5.688889  4.491228  4.176471  4.608696  5.189189  5.647059  5.485714  4.682927 
average row locality = 21567/3952 = 5.457237
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       195       192       192       192       202       202       224       224       224       224       204       202       192       192       192       192 
dram[1]:       194       192       192       192       202       202       224       224       224       224       204       202       192       192       192       192 
dram[2]:       192       192       192       192       202       204       224       224       224       224       204       202       192       192       192       192 
dram[3]:       192       192       192       192       202       204       224       224       224       224       204       202       192       192       192       192 
dram[4]:       192       192       192       192       202       204       224       224       224       224       203       202       192       192       192       192 
dram[5]:       192       192       192       192       202       204       224       224       224       224       202       202       192       192       192       192 
total reads: 19462
bank skew: 224/192 = 1.17
chip skew: 3245/3242 = 1.00
number of total write accesses:
dram[0]:        31        33        33        33        33        32        32        33        34        35        12        10         0         0         0         0 
dram[1]:        32        32        35        33        33        32        32        33        33        32        12        11         0         0         0         0 
dram[2]:        34        34        32        34        32        32        34        33        33        32        12        11         0         1         0         0 
dram[3]:        34        34        32        33        32        33        33        35        32        33        12        10         0         0         0         0 
dram[4]:        34        32        32        35        32        32        33        34        32        34        11        10         0         0         0         0 
dram[5]:        32        32        33        33        33        33        32        33        32        32        11        10         0         0         0         0 
total reads: 2105
min_bank_accesses = 0!
chip skew: 354/346 = 1.02
average mf latency per bank:
dram[0]:       8785      9111      9993     10093      9740      9825      9327      9294      8365      8784     19112     20168     34147     34898     47640     48536
dram[1]:       8896      9549      9960     10542     10187     10546      9588     10153      8945      9326     18971     20979     34197     36010     49182     51179
dram[2]:       8962      8828      9812      9687      9914      9932      9118      9275      8938      9051     18953     20946     34024     35755     47086     48649
dram[3]:       9130      8791      9717      9929      9659      9698      9307      9308      8744      8578     18973     20120     34181     35259     47568     48670
dram[4]:      11624      9055     13107      9760     13089      9987     12561      9171     11726      8508    120473     20859     45437     35595     63417     48263
dram[5]:       8906      9300      9608     10090      9445      9868      8898      9488      8397      8823     20145     20833     33590     36121     45980     48873
maximum mf latency per bank:
dram[0]:        936       978       852       900       925       906       972       833       923       867       852       867       914       877       987       925
dram[1]:       1007       929      1075       872       930       952       896      1065      1033       904       970      1011       940       971      1026       963
dram[2]:        867       815       827       851       930       958       868      1018       824       859       905       901       998      1033       954       909
dram[3]:        847       856      1021       919       944       963       900       921       961       957       943       881       901       951      1033       946
dram[4]:       1012       873      1164       888      1145       899      1000      1022      1120       894      1122       850      1127       912      1088       971
dram[5]:        913       882       784       857       864       892       884       927       920       915       845       936       893       899       986       943

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001867 n_nop=993766 n_act=638 n_pre=622 n_req=3596 n_rd=6490 n_write=351 bw_util=0.01366
n_activity=54604 dram_eff=0.2506
bk0: 390a 999622i bk1: 384a 999501i bk2: 384a 999642i bk3: 384a 999360i bk4: 404a 999283i bk5: 404a 999171i bk6: 448a 999256i bk7: 448a 998722i bk8: 448a 999125i bk9: 448a 998846i bk10: 408a 999574i bk11: 404a 999454i bk12: 384a 999662i bk13: 384a 999461i bk14: 384a 999887i bk15: 384a 999755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0173716
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001867 n_nop=993671 n_act=687 n_pre=671 n_req=3594 n_rd=6488 n_write=350 bw_util=0.01365
n_activity=57011 dram_eff=0.2399
bk0: 388a 999625i bk1: 384a 999751i bk2: 384a 999394i bk3: 384a 999341i bk4: 404a 998932i bk5: 404a 998770i bk6: 448a 999101i bk7: 448a 998803i bk8: 448a 999046i bk9: 448a 999119i bk10: 408a 999733i bk11: 404a 999817i bk12: 384a 1000028i bk13: 384a 999824i bk14: 384a 999802i bk15: 384a 999648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0114227
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001867 n_nop=993755 n_act=643 n_pre=627 n_req=3598 n_rd=6488 n_write=354 bw_util=0.01366
n_activity=54577 dram_eff=0.2507
bk0: 384a 999515i bk1: 384a 999529i bk2: 384a 998897i bk3: 384a 999302i bk4: 404a 999381i bk5: 408a 999194i bk6: 448a 999126i bk7: 448a 999097i bk8: 448a 999103i bk9: 448a 998886i bk10: 408a 999591i bk11: 404a 999417i bk12: 384a 999646i bk13: 384a 999515i bk14: 384a 999934i bk15: 384a 1000110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.020359
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001867 n_nop=993690 n_act=676 n_pre=660 n_req=3597 n_rd=6488 n_write=353 bw_util=0.01366
n_activity=55927 dram_eff=0.2446
bk0: 384a 999269i bk1: 384a 999362i bk2: 384a 999238i bk3: 384a 999535i bk4: 404a 999569i bk5: 408a 999290i bk6: 448a 999364i bk7: 448a 999134i bk8: 448a 999255i bk9: 448a 999143i bk10: 408a 999288i bk11: 404a 999366i bk12: 384a 1000075i bk13: 384a 999831i bk14: 384a 999934i bk15: 384a 999858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0105214
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001867 n_nop=993816 n_act=615 n_pre=599 n_req=3594 n_rd=6486 n_write=351 bw_util=0.01365
n_activity=55183 dram_eff=0.2478
bk0: 384a 999775i bk1: 384a 999382i bk2: 384a 999554i bk3: 384a 999400i bk4: 404a 999316i bk5: 408a 999542i bk6: 448a 999040i bk7: 448a 999118i bk8: 448a 999355i bk9: 448a 999131i bk10: 406a 999366i bk11: 404a 999506i bk12: 384a 999688i bk13: 384a 999367i bk14: 384a 999706i bk15: 384a 999677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0205446
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001867 n_nop=993667 n_act=693 n_pre=677 n_req=3588 n_rd=6484 n_write=346 bw_util=0.01363
n_activity=56305 dram_eff=0.2426
bk0: 384a 999377i bk1: 384a 998912i bk2: 384a 999237i bk3: 384a 999655i bk4: 404a 999130i bk5: 408a 999464i bk6: 448a 999147i bk7: 448a 999312i bk8: 448a 999377i bk9: 448a 999032i bk10: 404a 999440i bk11: 404a 999464i bk12: 384a 999887i bk13: 384a 999752i bk14: 384a 999932i bk15: 384a 999713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0116502

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82077, Miss = 1625, Miss_rate = 0.020, Pending_hits = 11, Reservation_fails = 224
L2_cache_bank[1]: Access = 82749, Miss = 1620, Miss_rate = 0.020, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[2]: Access = 81916, Miss = 1624, Miss_rate = 0.020, Pending_hits = 8, Reservation_fails = 109
L2_cache_bank[3]: Access = 83695, Miss = 1620, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 81799, Miss = 1622, Miss_rate = 0.020, Pending_hits = 7, Reservation_fails = 64
L2_cache_bank[5]: Access = 83037, Miss = 1622, Miss_rate = 0.020, Pending_hits = 9, Reservation_fails = 129
L2_cache_bank[6]: Access = 82672, Miss = 1622, Miss_rate = 0.020, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 83065, Miss = 1622, Miss_rate = 0.020, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 122411, Miss = 1621, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 104
L2_cache_bank[9]: Access = 83402, Miss = 1622, Miss_rate = 0.019, Pending_hits = 10, Reservation_fails = 157
L2_cache_bank[10]: Access = 82738, Miss = 1620, Miss_rate = 0.020, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 83633, Miss = 1622, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 1033194
L2_total_cache_misses = 19462
L2_total_cache_miss_rate = 0.0188
L2_total_cache_pending_hits = 87
L2_total_cache_reservation_fails = 787
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 602732
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 410852
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2049
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.310
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=3514112
icnt_total_pkts_simt_to_mem=1446763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.5928
	minimum = 6
	maximum = 691
Network latency average = 32.9449
	minimum = 6
	maximum = 474
Slowest packet = 1984388
Flit latency average = 21.0601
	minimum = 6
	maximum = 474
Slowest flit = 4723763
Fragmentation average = 0.0406983
	minimum = 0
	maximum = 407
Injected packet rate average = 0.0914396
	minimum = 0.0781843 (at node 9)
	maximum = 0.114658 (at node 23)
Accepted packet rate average = 0.0914396
	minimum = 0.0781843 (at node 9)
	maximum = 0.114658 (at node 23)
Injected flit rate average = 0.261849
	minimum = 0.0862765 (at node 9)
	maximum = 0.491 (at node 23)
Accepted flit rate average= 0.261849
	minimum = 0.105811 (at node 25)
	maximum = 0.405242 (at node 0)
Injected packet length average = 2.86363
Accepted packet length average = 2.86363
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.4824 (7 samples)
	minimum = 6 (7 samples)
	maximum = 381.571 (7 samples)
Network latency average = 24.9679 (7 samples)
	minimum = 6 (7 samples)
	maximum = 300.143 (7 samples)
Flit latency average = 18.6108 (7 samples)
	minimum = 6 (7 samples)
	maximum = 298.286 (7 samples)
Fragmentation average = 0.0384621 (7 samples)
	minimum = 0 (7 samples)
	maximum = 200 (7 samples)
Injected packet rate average = 0.0589571 (7 samples)
	minimum = 0.0472194 (7 samples)
	maximum = 0.110747 (7 samples)
Accepted packet rate average = 0.0589571 (7 samples)
	minimum = 0.0472194 (7 samples)
	maximum = 0.110747 (7 samples)
Injected flit rate average = 0.143769 (7 samples)
	minimum = 0.0642782 (7 samples)
	maximum = 0.278397 (7 samples)
Accepted flit rate average = 0.143769 (7 samples)
	minimum = 0.0800593 (7 samples)
	maximum = 0.244511 (7 samples)
Injected packet size average = 2.43853 (7 samples)
Accepted packet size average = 2.43853 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 27 sec (387 sec)
gpgpu_simulation_rate = 38701 (inst/sec)
gpgpu_simulation_rate = 1961 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,758994)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,758994)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,758994)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,758994)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,758994)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,758994)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,758994)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,758994)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,758994)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,758994)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,758994)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,758994)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,758994)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,758994)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,758994)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,758994)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,758994)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,758994)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,758994)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,758994)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,758994)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,758994)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,758994)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,758994)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,758994)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,758994)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,758994)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,758994)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,758994)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,758994)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,758994)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,758994)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,758994)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,758994)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,758994)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,758994)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,758994)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,758994)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,758994)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,758994)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,758994)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,758994)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,758994)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,758994)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,758994)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,758994)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,758994)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,758994)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,758994)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,758994)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,758994)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,758994)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,758994)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,758994)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,758994)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,758994)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,758994)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,758994)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,758994)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,758994)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,758994)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,758994)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,758994)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,758994)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,758994)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,758994)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,758994)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,758994)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,758994)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,758994)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,758994)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,758994)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,758994)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,758994)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,758994)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,758994)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,758994)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,758994)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,758994)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,758994)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,758994)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,758994)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,758994)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,758994)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,758994)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,758994)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,758994)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,758994)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,758994)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,758994)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(2,0,0) tid=(48,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(2,0,0) tid=(240,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(75,0,0) tid=(240,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (373,758994), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(374,758994)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (376,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (376,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (376,758994), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(377,758994)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(377,758994)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(377,758994)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(377,758994)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (377,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (377,758994), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(378,758994)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(378,758994)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (384,758994), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(385,758994)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (385,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (385,758994), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(386,758994)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(386,758994)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (390,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (390,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (390,758994), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(391,758994)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(391,758994)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(391,758994)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (391,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (391,758994), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(392,758994)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(392,758994)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (399,758994), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(400,758994)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (400,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (400,758994), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(401,758994)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(401,758994)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (401,758994), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(402,758994)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (404,758994), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(405,758994)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (406,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (406,758994), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(407,758994)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(407,758994)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (412,758994), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(413,758994)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (425,758994), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(426,758994)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (432,758994), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(433,758994)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (438,758994), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(439,758994)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (439,758994), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(440,758994)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (443,758994), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(444,758994)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (465,758994), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(466,758994)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (467,758994), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(468,758994)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (473,758994), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(474,758994)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (482,758994), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(483,758994)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(77,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 759494  inst.: 15329742 (ipc=704.7) sim_rate=39509 (inst/sec) elapsed = 0:0:06:28 / Sun Feb 28 21:52:26 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (535,758994), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(536,758994)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (672,758994), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(673,758994)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (700,758994), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(701,758994)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (708,758994), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(709,758994)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (716,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (716,758994), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(717,758994)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(717,758994)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (719,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (719,758994), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(720,758994)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(720,758994)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (724,758994), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(725,758994)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (726,758994), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(727,758994)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (745,758994), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(746,758994)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (750,758994), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(751,758994)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (757,758994), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(758,758994)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(107,0,0) tid=(152,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (765,758994), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(766,758994)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (766,758994), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(767,758994)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (767,758994), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(768,758994)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (775,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (775,758994), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(776,758994)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(776,758994)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (800,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (800,758994), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(801,758994)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(801,758994)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (801,758994), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(802,758994)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (813,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (813,758994), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(814,758994)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(814,758994)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (819,758994), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(820,758994)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (834,758994), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(835,758994)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (835,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (835,758994), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(836,758994)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(836,758994)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (863,758994), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(864,758994)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (864,758994), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(865,758994)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (885,758994), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(886,758994)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (892,758994), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(893,758994)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (928,758994), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(929,758994)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (959,758994), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(960,758994)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (972,758994), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(973,758994)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (979,758994), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(980,758994)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (980,758994), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(981,758994)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (982,758994), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(983,758994)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (986,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (986,758994), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(987,758994)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(987,758994)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(156,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 759994  inst.: 15509223 (ipc=531.8) sim_rate=39869 (inst/sec) elapsed = 0:0:06:29 / Sun Feb 28 21:52:27 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1006,758994), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1007,758994)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1019,758994), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1020,758994)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1025,758994), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1026,758994)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1030,758994), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1031,758994)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1032,758994), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1033,758994)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1047,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1047,758994), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1048,758994)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1048,758994)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1050,758994), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1051,758994)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1052,758994), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1053,758994)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1079,758994), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1080,758994)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1081,758994), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1082,758994)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1087,758994), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1088,758994)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1088,758994), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1089,758994)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1090,758994), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1091,758994)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1100,758994), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1101,758994)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1107,758994), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1108,758994)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1122,758994), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1123,758994)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1123,758994), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1124,758994)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1130,758994), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1131,758994)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1141,758994), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1142,758994)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1147,758994), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1148,758994)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1148,758994), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1149,758994)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1164,758994), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1165,758994)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1168,758994), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1169,758994)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1198,758994), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1199,758994)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(172,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1217,758994), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1218,758994)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1235,758994), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1236,758994)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1236,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1236,758994), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1237,758994)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1237,758994)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1245,758994), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1246,758994)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1247,758994), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1248,758994)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1256,758994), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1257,758994)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1277,758994), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1278,758994)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1278,758994), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1279,758994)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1283,758994), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1284,758994)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1288,758994), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1289,758994)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1290,758994), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1291,758994)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1312,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1312,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1312,758994), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1313,758994)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1313,758994)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1313,758994)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1314,758994), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1315,758994)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1317,758994), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1318,758994)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1339,758994), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1340,758994)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1345,758994), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1346,758994)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1357,758994), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1358,758994)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1358,758994), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1359,758994)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1359,758994), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1360,758994)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1369,758994), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1370,758994)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1383,758994), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1384,758994)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1387,758994), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1388,758994)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1392,758994), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1393,758994)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1393,758994), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1394,758994)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(204,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1413,758994), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1414,758994)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1429,758994), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1430,758994)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1431,758994), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1432,758994)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1451,758994), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1452,758994)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1456,758994), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1457,758994)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1465,758994), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1466,758994)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1476,758994), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1477,758994)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1480,758994), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1481,758994)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1482,758994), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1483,758994)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1489,758994), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1490,758994)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1490,758994), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1491,758994)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1503,758994), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1504,758994)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1526,758994), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1527,758994)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1533,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1533,758994), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1534,758994)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1534,758994)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1537,758994), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1538,758994)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1541,758994), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1542,758994)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1547,758994), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1548,758994)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1562,758994), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1563,758994)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1563,758994), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1564,758994)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1570,758994), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1571,758994)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1576,758994), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1577,758994)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1580,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1580,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1580,758994), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1581,758994)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1581,758994)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1581,758994)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1591,758994), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1592,758994)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1606,758994), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1607,758994)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1608,758994), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1609,758994)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(229,0,0) tid=(222,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1613,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1613,758994), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1614,758994)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1614,758994)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1618,758994), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1619,758994)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1622,758994), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1623,758994)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1627,758994), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1628,758994)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1632,758994), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1633,758994)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1636,758994), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1637,758994)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1641,758994), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1642,758994)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1656,758994), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1657,758994)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1663,758994), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1664,758994)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1671,758994), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1672,758994)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1680,758994), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1681,758994)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1697,758994), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1698,758994)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1698,758994), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1699,758994)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1705,758994), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1706,758994)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1708,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1716,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1729,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1729,758994), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1730,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1731,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1731,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1740,758994), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1740,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1741,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1756,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1757,758994), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1759,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1780,758994), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1784,758994), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1785,758994), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1789,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1791,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1800,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1801,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1809,758994), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1823,758994), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1824,758994), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1832,758994), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1835,758994), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1836,758994), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1836,758994), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1844,758994), 3 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(239,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1853,758994), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1856,758994), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1857,758994), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1857,758994), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1863,758994), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1865,758994), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1865,758994), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1875,758994), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1878,758994), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1879,758994), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1879,758994), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1881,758994), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1885,758994), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1887,758994), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1915,758994), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1917,758994), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1924,758994), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1924,758994), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1926,758994), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1927,758994), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1934,758994), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1938,758994), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1945,758994), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1965,758994), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1969,758994), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1989,758994), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1996,758994), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1998,758994), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 760994  inst.: 15900755 (ipc=461.7) sim_rate=40771 (inst/sec) elapsed = 0:0:06:30 / Sun Feb 28 21:52:28 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2000,758994), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2002,758994), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2009,758994), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2027,758994), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2047,758994), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2080,758994), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2122,758994), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2149,758994), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2230,758994), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2253,758994), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2298,758994), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2330,758994), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2340,758994), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2347,758994), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2353,758994), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2378,758994), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2398,758994), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2438,758994), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2528,758994), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2538,758994), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2546,758994), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2584,758994), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2597,758994), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2619,758994), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2673,758994), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2686,758994), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2712,758994), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2745,758994), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2750,758994), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2772,758994), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2789,758994), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2800,758994), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2845,758994), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2972,758994), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2973
gpu_sim_insn = 926200
gpu_ipc =     311.5372
gpu_tot_sim_cycle = 761967
gpu_tot_sim_insn = 15903575
gpu_tot_ipc =      20.8717
gpu_tot_issued_cta = 2048
gpu_stall_dramfull = 1993264
gpu_stall_icnt2sh    = 4813973
gpu_total_sim_rate=40778

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 922871
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 83437, Miss = 69559, Miss_rate = 0.834, Pending_hits = 4832, Reservation_fails = 607635
	L1D_cache_core[1]: Access = 81181, Miss = 67578, Miss_rate = 0.832, Pending_hits = 4695, Reservation_fails = 599506
	L1D_cache_core[2]: Access = 81054, Miss = 67470, Miss_rate = 0.832, Pending_hits = 4692, Reservation_fails = 592859
	L1D_cache_core[3]: Access = 83925, Miss = 70161, Miss_rate = 0.836, Pending_hits = 4956, Reservation_fails = 601050
	L1D_cache_core[4]: Access = 80829, Miss = 67280, Miss_rate = 0.832, Pending_hits = 4764, Reservation_fails = 599176
	L1D_cache_core[5]: Access = 84898, Miss = 71147, Miss_rate = 0.838, Pending_hits = 4941, Reservation_fails = 616091
	L1D_cache_core[6]: Access = 85663, Miss = 71707, Miss_rate = 0.837, Pending_hits = 4872, Reservation_fails = 609148
	L1D_cache_core[7]: Access = 80159, Miss = 66761, Miss_rate = 0.833, Pending_hits = 4630, Reservation_fails = 590558
	L1D_cache_core[8]: Access = 83325, Miss = 69526, Miss_rate = 0.834, Pending_hits = 4755, Reservation_fails = 608876
	L1D_cache_core[9]: Access = 84280, Miss = 70157, Miss_rate = 0.832, Pending_hits = 4945, Reservation_fails = 606252
	L1D_cache_core[10]: Access = 79192, Miss = 66011, Miss_rate = 0.834, Pending_hits = 4616, Reservation_fails = 578479
	L1D_cache_core[11]: Access = 83033, Miss = 69088, Miss_rate = 0.832, Pending_hits = 4739, Reservation_fails = 601946
	L1D_cache_core[12]: Access = 80683, Miss = 67139, Miss_rate = 0.832, Pending_hits = 4655, Reservation_fails = 595888
	L1D_cache_core[13]: Access = 84129, Miss = 70326, Miss_rate = 0.836, Pending_hits = 4962, Reservation_fails = 610234
	L1D_cache_core[14]: Access = 81041, Miss = 67450, Miss_rate = 0.832, Pending_hits = 4653, Reservation_fails = 594484
	L1D_total_cache_accesses = 1236829
	L1D_total_cache_misses = 1031360
	L1D_total_cache_miss_rate = 0.8339
	L1D_total_cache_pending_hits = 71707
	L1D_total_cache_reservation_fails = 9012182
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 131706
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 71516
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 621451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6580179
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131226
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3083
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 191
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2432003
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 921873
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2383, 2501, 2087, 2546, 2364, 2256, 2690, 2444, 3121, 2925, 2418, 2784, 3089, 2325, 2782, 2486, 2677, 2355, 2769, 2505, 2187, 2643, 2697, 2599, 2268, 2077, 2940, 2414, 2020, 2314, 2173, 2144, 2389, 1923, 2506, 2495, 2328, 2056, 2634, 2500, 2189, 1326, 2050, 2174, 1431, 1927, 1799, 1928, 
gpgpu_n_tot_thrd_icount = 54049728
gpgpu_n_tot_w_icount = 1689054
gpgpu_n_stall_shd_mem = 9853588
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 621451
gpgpu_n_mem_write_global = 413183
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2035184
gpgpu_n_store_insn = 679494
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1616217
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9850431
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16361323	W0_Idle:824508	W0_Scoreboard:3091379	W1:423386	W2:193204	W3:124444	W4:90208	W5:69215	W6:61121	W7:53706	W8:47278	W9:42634	W10:38293	W11:36441	W12:32518	W13:26982	W14:23017	W15:21147	W16:17423	W17:15103	W18:12933	W19:13794	W20:13079	W21:12197	W22:12969	W23:14791	W24:13488	W25:11310	W26:9310	W27:6760	W28:3677	W29:2125	W30:566	W31:123	W32:245812
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4971608 {8:621451,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16546904 {40:412921,72:87,136:175,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84517336 {136:621451,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3305464 {8:413183,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 284 
maxdqlatency = 0 
maxmflatency = 1164 
averagemflatency = 394 
max_icnt2mem_latency = 929 
max_icnt2sh_latency = 760168 
mrq_lat_table:16833 	1581 	470 	1039 	1238 	248 	114 	41 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	130619 	720919 	183075 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	81055 	29830 	79683 	325344 	246361 	268184 	4252 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	34774 	295520 	273674 	17391 	107 	0 	0 	2 	9 	38 	938 	9267 	18920 	44488 	98974 	167908 	72639 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	99 	1424 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        28        27        26        25        24        29        26        28        26        30        25        28        27        31        28 
dram[1]:        31        30        25        27        22        24        22        21        28        28        25        30        30        31        25        23 
dram[2]:        24        20        26        25        23        23        27        26        25        23        27        25        27        25        27        25 
dram[3]:        23        28        25        25        34        26        25        18        28        25        23        22        27        24        24        26 
dram[4]:        29        26        27        25        24        27        21        27        28        28        22        22        25        27        29        25 
dram[5]:        30        21        24        25        25        26        25        29        29        26        22        22        25        24        24        22 
maximum service time to same row:
dram[0]:    107732     94736    173077    172219    127732    127822    209413    153594    117988    159727    112184    103743     99200     66970     76291    126556 
dram[1]:     72278    115444    119791    117690    187448    128676    220185    106922     90831    149226    124662    102944    110200     95205     70413     79916 
dram[2]:     73684     84186    116355    114404    122172    125288    147241    150288    143807    147469     93464    119083     66108     66191    157396    150022 
dram[3]:    121747    152688    117400    116146    128196    128097    149679     92497    109055    115416    115103     60290    110335     99774     64301     68053 
dram[4]:    232303    107636    117310    115668    141582    145718    147371    151353    141204    108859    181920    104078    118569    113016    232167    115999 
dram[5]:    160172    145898    116478    117166    146792    148588    157066    101319    108046    109277     96977     97058     80175    104025    151109    138580 
average row accesses per activate:
dram[0]:  6.848485  5.769231  6.428571  5.232558  5.875000  6.157895  5.688889  4.759259  5.489362  4.543859  5.268293  5.047619  5.052631  5.189189  7.384615  8.347826 
dram[1]:  6.108108  7.724138  6.135135  5.000000  4.351852  3.714286  5.565217  4.589286  5.039216  5.333333  5.837838  6.085714  5.818182  5.647059  4.923077  4.465117 
dram[2]:  5.794872  5.650000  3.796610  5.136364  5.707317  5.619048  7.166667  7.787879  5.140000  4.654545  6.000000  4.840909  5.052631  5.216216  7.680000  8.000000 
dram[3]:  5.022222  5.136364  4.765957  6.428571  6.882353  5.642857  6.763158  6.023256  5.688889  5.039216  3.857143  4.000000  6.620690  5.333333  5.189189  4.682927 
dram[4]:  8.071428  5.743590  6.222222  5.159091  5.200000  7.375000  5.140000  6.615385  6.243902  6.450000  4.367347  5.300000  5.333333  4.800000  6.857143  6.857143 
dram[5]:  4.977778  3.733333  4.500000  7.031250  4.700000  6.771429  6.095238  7.787879  5.688889  4.491228  4.176471  4.608696  5.189189  5.647059  5.485714  4.682927 
average row locality = 21567/3952 = 5.457237
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       195       192       192       192       202       202       224       224       224       224       204       202       192       192       192       192 
dram[1]:       194       192       192       192       202       202       224       224       224       224       204       202       192       192       192       192 
dram[2]:       192       192       192       192       202       204       224       224       224       224       204       202       192       192       192       192 
dram[3]:       192       192       192       192       202       204       224       224       224       224       204       202       192       192       192       192 
dram[4]:       192       192       192       192       202       204       224       224       224       224       203       202       192       192       192       192 
dram[5]:       192       192       192       192       202       204       224       224       224       224       202       202       192       192       192       192 
total reads: 19462
bank skew: 224/192 = 1.17
chip skew: 3245/3242 = 1.00
number of total write accesses:
dram[0]:        31        33        33        33        33        32        32        33        34        35        12        10         0         0         0         0 
dram[1]:        32        32        35        33        33        32        32        33        33        32        12        11         0         0         0         0 
dram[2]:        34        34        32        34        32        32        34        33        33        32        12        11         0         1         0         0 
dram[3]:        34        34        32        33        32        33        33        35        32        33        12        10         0         0         0         0 
dram[4]:        34        32        32        35        32        32        33        34        32        34        11        10         0         0         0         0 
dram[5]:        32        32        33        33        33        33        32        33        32        32        11        10         0         0         0         0 
total reads: 2105
min_bank_accesses = 0!
chip skew: 354/346 = 1.02
average mf latency per bank:
dram[0]:       8786      9111      9994     10095      9740      9827      9328      9295      8365      8785     19137     20195     34184     34930     47668     48560
dram[1]:       8897      9549      9961     10543     10187     10547      9588     10153      8948      9332     18995     21007     34239     36045     49213     51204
dram[2]:       8964      8830      9812      9687      9914      9935      9118      9276      8940      9053     18972     20972     34056     35786     47106     48679
dram[3]:       9131      8793      9717      9930      9661      9699      9308      9309      8749      8579     19000     20147     34220     35299     47591     48699
dram[4]:      11624      9057     13109      9761     13089      9988     12562      9171     11728      8508    120497     20886     45474     35631     63444     48283
dram[5]:       8907      9301      9609     10092      9445      9868      8899      9490      8400      8827     20176     20863     33625     36157     46005     48901
maximum mf latency per bank:
dram[0]:        936       978       852       900       925       906       972       833       923       867       852       867       914       877       987       925
dram[1]:       1007       929      1075       872       930       952       896      1065      1033       904       970      1011       940       971      1026       963
dram[2]:        867       815       827       851       930       958       868      1018       824       859       905       901       998      1033       954       909
dram[3]:        847       856      1021       919       944       963       900       921       961       957       943       881       901       951      1033       946
dram[4]:       1012       873      1164       888      1145       899      1000      1022      1120       894      1122       850      1127       912      1088       971
dram[5]:        913       882       784       857       864       892       884       927       920       915       845       936       893       899       986       943

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005791 n_nop=997690 n_act=638 n_pre=622 n_req=3596 n_rd=6490 n_write=351 bw_util=0.0136
n_activity=54604 dram_eff=0.2506
bk0: 390a 1003546i bk1: 384a 1003425i bk2: 384a 1003566i bk3: 384a 1003284i bk4: 404a 1003207i bk5: 404a 1003095i bk6: 448a 1003180i bk7: 448a 1002646i bk8: 448a 1003049i bk9: 448a 1002770i bk10: 408a 1003498i bk11: 404a 1003378i bk12: 384a 1003586i bk13: 384a 1003385i bk14: 384a 1003811i bk15: 384a 1003679i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0173038
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005791 n_nop=997595 n_act=687 n_pre=671 n_req=3594 n_rd=6488 n_write=350 bw_util=0.0136
n_activity=57011 dram_eff=0.2399
bk0: 388a 1003549i bk1: 384a 1003675i bk2: 384a 1003318i bk3: 384a 1003265i bk4: 404a 1002856i bk5: 404a 1002694i bk6: 448a 1003025i bk7: 448a 1002727i bk8: 448a 1002970i bk9: 448a 1003043i bk10: 408a 1003657i bk11: 404a 1003741i bk12: 384a 1003952i bk13: 384a 1003748i bk14: 384a 1003726i bk15: 384a 1003572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0113781
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005791 n_nop=997679 n_act=643 n_pre=627 n_req=3598 n_rd=6488 n_write=354 bw_util=0.01361
n_activity=54577 dram_eff=0.2507
bk0: 384a 1003439i bk1: 384a 1003453i bk2: 384a 1002821i bk3: 384a 1003226i bk4: 404a 1003305i bk5: 408a 1003118i bk6: 448a 1003050i bk7: 448a 1003021i bk8: 448a 1003027i bk9: 448a 1002810i bk10: 408a 1003515i bk11: 404a 1003341i bk12: 384a 1003570i bk13: 384a 1003439i bk14: 384a 1003858i bk15: 384a 1004034i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0202796
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005791 n_nop=997614 n_act=676 n_pre=660 n_req=3597 n_rd=6488 n_write=353 bw_util=0.0136
n_activity=55927 dram_eff=0.2446
bk0: 384a 1003193i bk1: 384a 1003286i bk2: 384a 1003162i bk3: 384a 1003459i bk4: 404a 1003493i bk5: 408a 1003214i bk6: 448a 1003288i bk7: 448a 1003058i bk8: 448a 1003179i bk9: 448a 1003067i bk10: 408a 1003212i bk11: 404a 1003290i bk12: 384a 1003999i bk13: 384a 1003755i bk14: 384a 1003858i bk15: 384a 1003782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0104803
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005791 n_nop=997740 n_act=615 n_pre=599 n_req=3594 n_rd=6486 n_write=351 bw_util=0.0136
n_activity=55183 dram_eff=0.2478
bk0: 384a 1003699i bk1: 384a 1003306i bk2: 384a 1003478i bk3: 384a 1003324i bk4: 404a 1003240i bk5: 408a 1003466i bk6: 448a 1002964i bk7: 448a 1003042i bk8: 448a 1003279i bk9: 448a 1003055i bk10: 406a 1003290i bk11: 404a 1003430i bk12: 384a 1003612i bk13: 384a 1003291i bk14: 384a 1003630i bk15: 384a 1003601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0204645
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005791 n_nop=997591 n_act=693 n_pre=677 n_req=3588 n_rd=6484 n_write=346 bw_util=0.01358
n_activity=56305 dram_eff=0.2426
bk0: 384a 1003301i bk1: 384a 1002836i bk2: 384a 1003161i bk3: 384a 1003579i bk4: 404a 1003054i bk5: 408a 1003388i bk6: 448a 1003071i bk7: 448a 1003236i bk8: 448a 1003301i bk9: 448a 1002956i bk10: 404a 1003364i bk11: 404a 1003388i bk12: 384a 1003811i bk13: 384a 1003676i bk14: 384a 1003856i bk15: 384a 1003637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0116048

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82203, Miss = 1625, Miss_rate = 0.020, Pending_hits = 11, Reservation_fails = 224
L2_cache_bank[1]: Access = 82870, Miss = 1620, Miss_rate = 0.020, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[2]: Access = 82050, Miss = 1624, Miss_rate = 0.020, Pending_hits = 8, Reservation_fails = 109
L2_cache_bank[3]: Access = 83821, Miss = 1620, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 81903, Miss = 1622, Miss_rate = 0.020, Pending_hits = 7, Reservation_fails = 64
L2_cache_bank[5]: Access = 83166, Miss = 1622, Miss_rate = 0.020, Pending_hits = 9, Reservation_fails = 129
L2_cache_bank[6]: Access = 82801, Miss = 1622, Miss_rate = 0.020, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 83200, Miss = 1622, Miss_rate = 0.019, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 122537, Miss = 1621, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 104
L2_cache_bank[9]: Access = 83521, Miss = 1622, Miss_rate = 0.019, Pending_hits = 10, Reservation_fails = 157
L2_cache_bank[10]: Access = 82868, Miss = 1620, Miss_rate = 0.020, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 83769, Miss = 1622, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 1034709
L2_total_cache_misses = 19462
L2_total_cache_miss_rate = 0.0188
L2_total_cache_pending_hits = 87
L2_total_cache_reservation_fails = 787
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 604021
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 454
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 411078
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2049
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.309
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=3520783
icnt_total_pkts_simt_to_mem=1448504
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.4416
	minimum = 6
	maximum = 57
Network latency average = 9.75677
	minimum = 6
	maximum = 51
Slowest packet = 2067449
Flit latency average = 8.42071
	minimum = 6
	maximum = 47
Slowest flit = 4963255
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0377471
	minimum = 0.0269088 (at node 13)
	maximum = 0.0511268 (at node 7)
Accepted packet rate average = 0.0377471
	minimum = 0.0269088 (at node 13)
	maximum = 0.0511268 (at node 7)
Injected flit rate average = 0.104795
	minimum = 0.0302725 (at node 13)
	maximum = 0.205853 (at node 26)
Accepted flit rate average= 0.104795
	minimum = 0.0393542 (at node 19)
	maximum = 0.223343 (at node 7)
Injected packet length average = 2.77624
Accepted packet length average = 2.77624
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.8523 (8 samples)
	minimum = 6 (8 samples)
	maximum = 341 (8 samples)
Network latency average = 23.0665 (8 samples)
	minimum = 6 (8 samples)
	maximum = 269 (8 samples)
Flit latency average = 17.337 (8 samples)
	minimum = 6 (8 samples)
	maximum = 266.875 (8 samples)
Fragmentation average = 0.0336544 (8 samples)
	minimum = 0 (8 samples)
	maximum = 175 (8 samples)
Injected packet rate average = 0.0563059 (8 samples)
	minimum = 0.0446806 (8 samples)
	maximum = 0.103295 (8 samples)
Accepted packet rate average = 0.0563059 (8 samples)
	minimum = 0.0446806 (8 samples)
	maximum = 0.103295 (8 samples)
Injected flit rate average = 0.138897 (8 samples)
	minimum = 0.0600275 (8 samples)
	maximum = 0.269329 (8 samples)
Accepted flit rate average = 0.138897 (8 samples)
	minimum = 0.0749712 (8 samples)
	maximum = 0.241865 (8 samples)
Injected packet size average = 2.46683 (8 samples)
Accepted packet size average = 2.46683 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 30 sec (390 sec)
gpgpu_simulation_rate = 40778 (inst/sec)
gpgpu_simulation_rate = 1953 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 388426.687500 (ms)
Result stored in result.txt
