-sverilog
/home2/zhangyw/Projects/tinyriscv/rtl/core/tinyriscv_pkg.sv
./design.sv
./tb.sv
