/*
 * P1010 RDB Device Tree Source with MIC-400 changes
 *
 * Copyright 2011 Freescale Semiconductor Inc.
 * Copyright 2013 OMICRON electronics GmbH.
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 *
 * This is a device tree for the P1010 RDB, but configured to look as
 * much like a MIC-400 as possible.
 */

/include/ "p1010si.dtsi"

/ {
	model = "fsl,P1010RDB";
	compatible = "fsl,P1010RDB";

	aliases {
		serial0 = &serial0;
		serial1 = &serial1;
		ethernet1 = &enet1;
		ethernet2 = &enet2;
		pci0 = &pci0;
		pci1 = &pci1;
		can0 = &can0;
		can1 = &can1;
	};

	memory {
		device_type = "memory";
	};

	ifc@ffe1e000 {
		/* NOR, NAND Flashes and CPLD on board */
		ranges = <0x0 0x0 0x0 0xee000000 0x02000000
			  0x1 0x0 0x0 0xff800000 0x00010000
			  0x3 0x0 0x0 0xffb00000 0x00000020>;

		cpld@3,0 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "fsl,p1010rdb-cpld";
			reg = <0x3 0x0 0x0000020>;
			bank-width = <1>;
			device-width = <1>;
		};
	};

	soc@ffe00000 {
		i2c@3000 {
			PCA9557PW@18 {
				/* IO Port expander */
				compatible = "PCA9557PW";
				reg = <0x18>;
			};
			m24256@50 {
				/* 32 K byte eeprom */
				compatible = "st,24c256";
				reg = <0x50>;
			};
			PT7C4338@68 {
				/* RTC and NVRAM */
				compatible = "dallas,ds1307";
				reg = <0x68>;
			};
		};

		i2c@3100 {
			ZL2006@11 {
				/* Some sort of power control thing?? */
				compatible = "zl,ZL2006";
				reg = <0x11>;
			};
			at24c01@52 {
				/* 128 byte eeprom */
				compatible = "atmel,24c01";
				reg = <0x52>;
			};
		};

		spi@7000 {
			flash@0 {
				#address-cells = <1>;
				#size-cells = <1>;
				compatible = "spansion,s25fl512s";
				reg = <0>;
				spi-max-frequency = <50000000>;

				partition@0 {
					/* 768KB for u-boot Bootloader Image */
					reg = <0x00000000 0x000C0000>;
					label = "SPI Flash U-Boot Image";
					read-only;
				};

				partition@0C0000 {
					/* 256KB Spare? */
					reg = <0x000C0000 0x00040000>;
					label = "SPI Flash Config Data";
					read-only;
				};

				partition@100000 {
					/* 512KB for Environment */
					reg = <0x00100000 0x00080000>;
					label = "SPI Flash U-Boot Environment";
				};

				partition@180000 {
					/* 256KB for Device Tree */
					reg = <0x00180000 0x00040000>;
					label = "SPI Flash DTB Image";
				};

				partition@1C0000 {
					/* 256KB Spare? */
					reg = <0x001C0000 0x00040000>;
					label = "SPI Flash Spare";
				};

				partition@200000 {
					/* 2MB for FPGA Image */
					reg = <0x00200000 0x00200000>;
					label = "SPI Flash FPGA Image";
				};

				partition@400000 {
					/* 16MB for Rescue Linux Kernel */
					reg = <0x00400000 0x01000000>;
					label = "SPI Flash Rescue Linux Kernel";
				};

				partition@1400000 {
					/* 8MB for Omicron Linux Kernel */
					reg = <0x01400000 0x00800000>;
					label = "SPI Flash Omicron Linux Kernel";
				};

				partition@1C00000 {
					/* 36MB for File System */
					reg = <0x01C00000 0x02400000>;
					label = "SPI Flash File System";
				};
			};
		};

		usb@22000 {
			phy_type = "utmi";
		};

		mdio@24000 {
			phy0: ethernet-phy@0 {
                        	status = "disabled";
			};

			phy1: ethernet-phy@1 {
				interrupt-parent = <&mpic>;
				interrupts = <2 1>;
				reg = <0x0>;
			};

			phy2: ethernet-phy@2 {
				interrupt-parent = <&mpic>;
				interrupts = <2 1>;
				reg = <0x2>;
			};
		};

		enet0: ethernet@b0000 {
                        status = "disabled";
		};

		enet1: ethernet@b1000 {
			phy-handle = <&phy1>;
			tbi-handle = <&tbi0>;
			phy-connection-type = "sgmii";
		};

		enet2: ethernet@b2000 {
			phy-handle = <&phy2>;
			tbi-handle = <&tbi1>;
			phy-connection-type = "sgmii";
		};

                omicron-pwr-fail {
                        compatible = "omicron-pwr-fail";
                        interrupt-parent = <&mpic>;
                        interrupts = <5 1>;
                };
	};

	pci0: pcie@ffe09000 {
		ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x20000000
			  0x1000000 0x0 0x00000000 0 0xffc10000 0x0 0x10000>;
		pcie@0 {
			reg = <0x0 0x0 0x0 0x0 0x0>;
			#interrupt-cells = <1>;
			#size-cells = <2>;
			#address-cells = <3>;
			device_type = "pci";
			interrupt-parent = <&mpic>;
			interrupts = <16 2>;
			interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
			interrupt-map = <
			/* IDSEL 0x0 */
			0000 0x0 0x0 0x1 &mpic 0x4 0x1
			0000 0x0 0x0 0x2 &mpic 0x5 0x1
			0000 0x0 0x0 0x3 &mpic 0x6 0x1
			0000 0x0 0x0 0x4 &mpic 0x7 0x1
			>;

			ranges = <0x2000000 0x0 0xa0000000
				  0x2000000 0x0 0xa0000000
				  0x0 0x20000000

				  0x1000000 0x0 0x0
				  0x1000000 0x0 0x0
				  0x0 0x100000>;
		};
	};

	pci1: pcie@ffe0a000 {
		ranges = <0x2000000 0x0 0x80000000 0 0x80000000 0x0 0x20000000
			  0x1000000 0x0 0x00000000 0 0xffc00000 0x0 0x10000>;
		pcie@0 {
			reg = <0x0 0x0 0x0 0x0 0x0>;
			#interrupt-cells = <1>;
			#size-cells = <2>;
			#address-cells = <3>;
			device_type = "pci";
			interrupt-parent = <&mpic>;
			interrupts = <16 2>;
			interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
			interrupt-map = <
			/* IDSEL 0x0 */
			0000 0x0 0x0 0x1 &mpic 0x4 0x1
			0000 0x0 0x0 0x2 &mpic 0x5 0x1
			0000 0x0 0x0 0x3 &mpic 0x6 0x1
			0000 0x0 0x0 0x4 &mpic 0x7 0x1
			>;
			ranges = <0x2000000 0x0 0x80000000
				  0x2000000 0x0 0x80000000
				  0x0 0x20000000

				  0x1000000 0x0 0x0
				  0x1000000 0x0 0x0
				  0x0 0x100000>;
		};
	};
};
