<profile>

<section name = "Vivado HLS Report for 'rgb2yuv11'" level="0">
<item name = "Date">Sun Aug  2 15:34:21 2020
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">yuv_filter.prj</item>
<item name = "Solution">solution3</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 11.004 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">40007, 2457607, 0.440 ms, 27.044 ms, 40007, 2457607, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y">40005, 2457605, 7, 1, 1, 40000 ~ 2457600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 6, -, -, -</column>
<column name="Expression">-, -, 0, 423, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 165, -</column>
<column name="Register">0, -, 284, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="yuv_filter_mac_mucud_U2">yuv_filter_mac_mucud, i0 * i1 + i2</column>
<column name="yuv_filter_mac_mudEe_U3">yuv_filter_mac_mudEe, i0 + i1 * i2</column>
<column name="yuv_filter_mac_mueOg_U4">yuv_filter_mac_mueOg, i0 + i1 * i2</column>
<column name="yuv_filter_mac_mufYi_U5">yuv_filter_mac_mufYi, i0 + i1 * i2</column>
<column name="yuv_filter_mac_mufYi_U6">yuv_filter_mac_mufYi, i0 + i1 * i2</column>
<column name="yuv_filter_mul_mubkb_U1">yuv_filter_mul_mubkb, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln45_fu_312_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln54_1_fu_379_p2">+, 0, 0, 23, 23, 23</column>
<column name="add_ln54_fu_369_p2">+, 0, 0, 23, 23, 23</column>
<column name="add_ln57_1_fu_449_p2">+, 0, 0, 21, 15, 15</column>
<column name="add_ln57_2_fu_459_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln57_4_fu_468_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln57_fu_439_p2">+, 0, 0, 14, 8, 10</column>
<column name="add_ln58_1_fu_519_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln59_1_fu_559_p2">+, 0, 0, 23, 16, 16</column>
<column name="out_channels_ch1_din">+, 0, 0, 15, 5, 8</column>
<column name="x_fu_318_p2">+, 0, 0, 23, 1, 16</column>
<column name="y_fu_385_p2">+, 0, 0, 23, 1, 16</column>
<column name="sub_ln58_fu_510_p2">-, 0, 0, 23, 16, 16</column>
<column name="sub_ln59_1_fu_546_p2">-, 0, 0, 19, 14, 14</column>
<column name="sub_ln59_fu_525_p2">-, 0, 0, 17, 1, 13</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln45_fu_307_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln48_fu_324_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_pp0_stage0_iter6">or, 0, 0, 2, 1, 1</column>
<column name="select_ln54_1_fu_337_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln54_fu_329_p3">select, 0, 0, 16, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="out_channels_ch2_din">xor, 0, 0, 9, 8, 9</column>
<column name="out_channels_ch3_din">xor, 0, 0, 9, 8, 9</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="U_scale_out_blk_n">9, 2, 1, 2</column>
<column name="V_scale_out_blk_n">9, 2, 1, 2</column>
<column name="Y_scale_out_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter6">9, 2, 1, 2</column>
<column name="ap_phi_mux_x_0_i_i_phi_fu_281_p4">9, 2, 16, 32</column>
<column name="indvar_flatten_reg_266">9, 2, 32, 64</column>
<column name="out_channels_ch1_blk_n">9, 2, 1, 2</column>
<column name="out_channels_ch2_blk_n">9, 2, 1, 2</column>
<column name="out_channels_ch3_blk_n">9, 2, 1, 2</column>
<column name="out_height_blk_n">9, 2, 1, 2</column>
<column name="out_width_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="x_0_i_i_reg_277">9, 2, 16, 32</column>
<column name="y_0_i_i_reg_288">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="B_reg_718">8, 0, 8, 0</column>
<column name="G_reg_711">8, 0, 8, 0</column>
<column name="G_reg_711_pp0_iter5_reg">8, 0, 8, 0</column>
<column name="R_reg_704">8, 0, 8, 0</column>
<column name="add_ln54_1_reg_679">23, 0, 23, 0</column>
<column name="add_ln58_1_reg_731">16, 0, 16, 0</column>
<column name="add_ln59_1_reg_736">16, 0, 16, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="bound_reg_660">32, 0, 32, 0</column>
<column name="icmp_ln45_reg_665">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_266">32, 0, 32, 0</column>
<column name="select_ln54_1_reg_674">16, 0, 16, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="trunc_ln_reg_726">8, 0, 8, 0</column>
<column name="x_0_i_i_reg_277">16, 0, 16, 0</column>
<column name="y_0_i_i_reg_288">16, 0, 16, 0</column>
<column name="icmp_ln45_reg_665">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, rgb2yuv11, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, rgb2yuv11, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, rgb2yuv11, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, rgb2yuv11, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, rgb2yuv11, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, rgb2yuv11, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, rgb2yuv11, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, rgb2yuv11, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, rgb2yuv11, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, rgb2yuv11, return value</column>
<column name="in_channels_ch1_address0">out, 22, ap_memory, in_channels_ch1, array</column>
<column name="in_channels_ch1_ce0">out, 1, ap_memory, in_channels_ch1, array</column>
<column name="in_channels_ch1_q0">in, 8, ap_memory, in_channels_ch1, array</column>
<column name="in_channels_ch2_address0">out, 22, ap_memory, in_channels_ch2, array</column>
<column name="in_channels_ch2_ce0">out, 1, ap_memory, in_channels_ch2, array</column>
<column name="in_channels_ch2_q0">in, 8, ap_memory, in_channels_ch2, array</column>
<column name="in_channels_ch3_address0">out, 22, ap_memory, in_channels_ch3, array</column>
<column name="in_channels_ch3_ce0">out, 1, ap_memory, in_channels_ch3, array</column>
<column name="in_channels_ch3_q0">in, 8, ap_memory, in_channels_ch3, array</column>
<column name="in_width">in, 16, ap_none, in_width, pointer</column>
<column name="in_height">in, 16, ap_none, in_height, pointer</column>
<column name="out_channels_ch1_din">out, 8, ap_fifo, out_channels_ch1, pointer</column>
<column name="out_channels_ch1_full_n">in, 1, ap_fifo, out_channels_ch1, pointer</column>
<column name="out_channels_ch1_write">out, 1, ap_fifo, out_channels_ch1, pointer</column>
<column name="out_channels_ch2_din">out, 8, ap_fifo, out_channels_ch2, pointer</column>
<column name="out_channels_ch2_full_n">in, 1, ap_fifo, out_channels_ch2, pointer</column>
<column name="out_channels_ch2_write">out, 1, ap_fifo, out_channels_ch2, pointer</column>
<column name="out_channels_ch3_din">out, 8, ap_fifo, out_channels_ch3, pointer</column>
<column name="out_channels_ch3_full_n">in, 1, ap_fifo, out_channels_ch3, pointer</column>
<column name="out_channels_ch3_write">out, 1, ap_fifo, out_channels_ch3, pointer</column>
<column name="out_width_din">out, 16, ap_fifo, out_width, pointer</column>
<column name="out_width_full_n">in, 1, ap_fifo, out_width, pointer</column>
<column name="out_width_write">out, 1, ap_fifo, out_width, pointer</column>
<column name="out_height_din">out, 16, ap_fifo, out_height, pointer</column>
<column name="out_height_full_n">in, 1, ap_fifo, out_height, pointer</column>
<column name="out_height_write">out, 1, ap_fifo, out_height, pointer</column>
<column name="Y_scale">in, 8, ap_none, Y_scale, scalar</column>
<column name="U_scale">in, 8, ap_none, U_scale, scalar</column>
<column name="V_scale">in, 8, ap_none, V_scale, scalar</column>
<column name="Y_scale_out_din">out, 8, ap_fifo, Y_scale_out, pointer</column>
<column name="Y_scale_out_full_n">in, 1, ap_fifo, Y_scale_out, pointer</column>
<column name="Y_scale_out_write">out, 1, ap_fifo, Y_scale_out, pointer</column>
<column name="U_scale_out_din">out, 8, ap_fifo, U_scale_out, pointer</column>
<column name="U_scale_out_full_n">in, 1, ap_fifo, U_scale_out, pointer</column>
<column name="U_scale_out_write">out, 1, ap_fifo, U_scale_out, pointer</column>
<column name="V_scale_out_din">out, 8, ap_fifo, V_scale_out, pointer</column>
<column name="V_scale_out_full_n">in, 1, ap_fifo, V_scale_out, pointer</column>
<column name="V_scale_out_write">out, 1, ap_fifo, V_scale_out, pointer</column>
</table>
</item>
</section>
</profile>
