EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# +5V
#
DEF +5V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "+5V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +5V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# 2N3904
#
DEF 2N3904 Q 0 0 Y N 1 F N
F0 "Q" 200 75 50 H V L CNN
F1 "2N3904" 200 0 50 H V L CNN
F2 "TO_SOT_Packages_THT:TO-92_Molded_Narrow" 200 -75 50 H I L CIN
F3 "" 0 0 50 H I L CNN
$FPLIST
 TO?92*
$ENDFPLIST
DRAW
C 50 0 111 0 1 10 N
P 2 0 1 0 25 25 100 100 N
P 3 0 1 0 25 -25 100 -100 100 -100 N
P 3 0 1 20 25 75 25 -75 25 -75 N
P 5 0 1 0 50 -70 70 -50 90 -90 50 -70 50 -70 F
X E 1 100 -200 100 U 50 50 1 1 P
X B 2 -200 0 225 R 50 50 1 1 P
X C 3 100 200 100 D 50 50 1 1 P
ENDDRAW
ENDDEF
#
# GND
#
DEF GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# R
#
DEF R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 R_*
 R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# R_Network03
#
DEF R_Network03 RN 0 0 N N 1 F N
F0 "RN" -200 0 50 V V C CNN
F1 "R_Network03" 200 0 50 V V C CNN
F2 "Resistors_THT:R_Array_SIP4" 275 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 R?Array?SIP*
$ENDFPLIST
DRAW
C -100 90 10 0 1 0 F
C 0 90 10 0 1 0 F
S -150 -125 150 125 0 1 10 f
S -130 60 -70 -100 0 1 10 N
S -30 60 30 -100 0 1 10 N
S 70 60 130 -100 0 1 10 N
P 2 0 1 0 -100 100 -100 60 N
P 4 0 1 0 -100 60 -100 90 0 90 0 60 N
P 4 0 1 0 0 60 0 90 100 90 100 60 N
X common 1 -100 200 100 D 50 50 1 1 P
X R1 2 -100 -200 100 U 50 50 1 1 P
X R2 3 0 -200 100 U 50 50 1 1 P
X R3 4 100 -200 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# R_Network08
#
DEF R_Network08 RN 0 0 N N 1 F N
F0 "RN" -500 0 50 V V C CNN
F1 "R_Network08" 400 0 50 V V C CNN
F2 "Resistors_THT:R_Array_SIP9" 475 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 R?Array?SIP*
$ENDFPLIST
DRAW
C -400 90 10 0 1 0 F
C -300 90 10 0 1 0 F
C -200 90 10 0 1 0 F
C -100 90 10 0 1 0 F
C 0 90 10 0 1 0 F
C 100 90 10 0 1 0 F
C 200 90 10 0 1 0 F
S -450 -125 350 125 0 1 10 f
S -430 60 -370 -100 0 1 10 N
S -330 60 -270 -100 0 1 10 N
S -230 60 -170 -100 0 1 10 N
S -130 60 -70 -100 0 1 10 N
S -30 60 30 -100 0 1 10 N
S 70 60 130 -100 0 1 10 N
S 170 60 230 -100 0 1 10 N
S 270 60 330 -100 0 1 10 N
P 2 0 1 0 -400 100 -400 60 N
P 4 0 1 0 -400 60 -400 90 -300 90 -300 60 N
P 4 0 1 0 -300 60 -300 90 -200 90 -200 60 N
P 4 0 1 0 -200 60 -200 90 -100 90 -100 60 N
P 4 0 1 0 -100 60 -100 90 0 90 0 60 N
P 4 0 1 0 0 60 0 90 100 90 100 60 N
P 4 0 1 0 100 60 100 90 200 90 200 60 N
P 4 0 1 0 200 60 200 90 300 90 300 60 N
X common 1 -400 200 100 D 50 50 1 1 P
X R1 2 -400 -200 100 U 50 50 1 1 P
X R2 3 -300 -200 100 U 50 50 1 1 P
X R3 4 -200 -200 100 U 50 50 1 1 P
X R4 5 -100 -200 100 U 50 50 1 1 P
X R5 6 0 -200 100 U 50 50 1 1 P
X R6 7 100 -200 100 U 50 50 1 1 P
X R7 8 200 -200 100 U 50 50 1 1 P
X R8 9 300 -200 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# R_Pack03
#
DEF R_Pack03 RN 0 0 Y N 1 F N
F0 "RN" -200 0 50 V V C CNN
F1 "R_Pack03" 200 0 50 V V C CNN
F2 "" 275 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 DIP*
 SOIC*
$ENDFPLIST
DRAW
S -150 -95 150 95 0 1 10 f
S -125 75 -75 -75 0 1 10 N
S -25 75 25 -75 0 1 10 N
S 75 75 125 -75 0 1 10 N
P 2 0 1 0 -100 -100 -100 -75 N
P 2 0 1 0 -100 75 -100 100 N
P 2 0 1 0 0 -100 0 -75 N
P 2 0 1 0 0 75 0 100 N
P 2 0 1 0 100 -100 100 -75 N
P 2 0 1 0 100 75 100 100 N
X R1.1 1 -100 -200 100 U 50 50 1 1 P
X R2.1 2 0 -200 100 U 50 50 1 1 P
X R3.1 3 100 -200 100 U 50 50 1 1 P
X R3.2 4 100 200 100 D 50 50 1 1 P
X R2.2 5 0 200 100 D 50 50 1 1 P
X R1.2 6 -100 200 100 D 50 50 1 1 P
ENDDRAW
ENDDEF
#
# R_Pack08
#
DEF R_Pack08 RN 0 0 Y N 1 F N
F0 "RN" -500 0 50 V V C CNN
F1 "R_Pack08" 400 0 50 V V C CNN
F2 "" 475 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 DIP*
 SOIC*
$ENDFPLIST
DRAW
S -450 -95 350 95 0 1 10 f
S -425 75 -375 -75 0 1 10 N
S -325 75 -275 -75 0 1 10 N
S -225 75 -175 -75 0 1 10 N
S -125 75 -75 -75 0 1 10 N
S -25 75 25 -75 0 1 10 N
S 75 75 125 -75 0 1 10 N
S 175 75 225 -75 0 1 10 N
S 275 75 325 -75 0 1 10 N
P 2 0 1 0 -400 -100 -400 -75 N
P 2 0 1 0 -400 75 -400 100 N
P 2 0 1 0 -300 -100 -300 -75 N
P 2 0 1 0 -300 75 -300 100 N
P 2 0 1 0 -200 -100 -200 -75 N
P 2 0 1 0 -200 75 -200 100 N
P 2 0 1 0 -100 -100 -100 -75 N
P 2 0 1 0 -100 75 -100 100 N
P 2 0 1 0 0 -100 0 -75 N
P 2 0 1 0 0 75 0 100 N
P 2 0 1 0 100 -100 100 -75 N
P 2 0 1 0 100 75 100 100 N
P 2 0 1 0 200 -100 200 -75 N
P 2 0 1 0 200 75 200 100 N
P 2 0 1 0 300 -100 300 -75 N
P 2 0 1 0 300 75 300 100 N
X R1.1 1 -400 -200 100 U 50 50 1 1 P
X R2.1 2 -300 -200 100 U 50 50 1 1 P
X R3.1 3 -200 -200 100 U 50 50 1 1 P
X R4.1 4 -100 -200 100 U 50 50 1 1 P
X R5.1 5 0 -200 100 U 50 50 1 1 P
X R6.1 6 100 -200 100 U 50 50 1 1 P
X R7.1 7 200 -200 100 U 50 50 1 1 P
X R8.1 8 300 -200 100 U 50 50 1 1 P
X R8.2 9 300 200 100 D 50 50 1 1 P
X R7.2 10 200 200 100 D 50 50 1 1 P
X R6.2 11 100 200 100 D 50 50 1 1 P
X R5.2 12 0 200 100 D 50 50 1 1 P
X R4.2 13 -100 200 100 D 50 50 1 1 P
X R3.2 14 -200 200 100 D 50 50 1 1 P
X R2.2 15 -300 200 100 D 50 50 1 1 P
X R1.2 16 -400 200 100 D 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Raspberry_Pi_2_3
#
DEF Raspberry_Pi_2_3 J 0 40 Y Y 1 F N
F0 "J" 700 -1250 50 H V C CNN
F1 "Raspberry_Pi_2_3" -400 900 50 H V C CNN
F2 "Pin_Headers:Pin_Header_Straight_2x20" 1000 1250 50 H I C CNN
F3 "" 50 -150 50 H I C CNN
DRAW
S -800 1200 800 -1200 0 1 10 f
X 3V3 1 100 1300 100 D 50 50 1 1 w
X 5V 2 -200 1300 100 D 50 50 1 1 P
X (SDA1)_GPIO2 3 900 900 100 L 50 50 1 1 B
X 5V 4 -100 1300 100 D 50 50 1 1 P
X (SCL1)_GPIO3 5 900 800 100 L 50 50 1 1 B
X GND 6 -400 -1300 100 U 50 50 1 1 P
X (GCLK)_GPIO4 7 900 700 100 L 50 50 1 1 B
X (TXD0)_GPIO14 8 900 -700 100 L 50 50 1 1 B
X GND 9 -300 -1300 100 U 50 50 1 1 P
X (RXD0)_GPIO15 10 900 -800 100 L 50 50 1 1 B
X GND 20 -100 -1300 100 U 50 50 1 1 P
X GND 30 100 -1300 100 U 50 50 1 1 P
X GPIO21 40 -900 200 100 R 50 50 1 1 B
X GPIO17_(GEN0) 11 -900 600 100 R 50 50 1 1 B
X (SPI_MISO)_GPIO9 21 900 0 100 L 50 50 1 1 B
X GPIO6 31 900 400 100 L 50 50 1 1 B
X GPIO18_(GEN1) 12 -900 500 100 R 50 50 1 1 B
X GPIO25_(GEN6) 22 -900 -200 100 R 50 50 1 1 B
X GPIO12 32 900 -400 100 L 50 50 1 1 B
X GPIO27_(GEN2) 13 -900 -400 100 R 50 50 1 1 B
X (SPI_SCLK)_GPIO11 23 900 -200 100 L 50 50 1 1 B
X GPIO13 33 900 -500 100 L 50 50 1 1 B
X GND 14 -200 -1300 100 U 50 50 1 1 P
X (~SPI_CE0~)_GPIO8 24 900 100 100 L 50 50 1 1 B
X GND 34 200 -1300 100 U 50 50 1 1 P
X GPIO22_(GEN3) 15 -900 100 100 R 50 50 1 1 B
X GND 25 0 -1300 100 U 50 50 1 1 P
X GPIO19 35 -900 400 100 R 50 50 1 1 B
X GPIO23_(GEN4) 16 -900 0 100 R 50 50 1 1 B
X (~SPI_CE1~)_GPIO7 26 900 200 100 L 50 50 1 1 B
X GPIO16 36 -900 700 100 R 50 50 1 1 B
X 3V3 17 200 1300 100 D 50 50 1 1 w
X ID_SD(BCM0) 27 -900 -700 100 R 50 50 1 1 B
X GPIO26 37 -900 -300 100 R 50 50 1 1 B
X GPIO24_(GEN5) 18 -900 -100 100 R 50 50 1 1 B
X ID_SC(BCM1) 28 -900 -800 100 R 50 50 1 1 B
X GPIO20 38 -900 300 100 R 50 50 1 1 B
X (SPI_MOSI)_GPIO10 19 900 -100 100 L 50 50 1 1 B
X GPIO5 29 900 500 100 L 50 50 1 1 B
X GND 39 300 -1300 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# nescartheader
#
DEF nescartheader U 0 40 Y Y 1 F N
F0 "U" 950 400 60 H V C CNN
F1 "nescartheader" 50 400 60 H V C CNN
F2 "" 0 0 60 H I C CNN
F3 "" 0 0 60 H I C CNN
DRAW
X GND 1 -2750 950 100 D 50 50 1 1 w
X CPU_A11 2 -2650 950 100 D 50 50 1 1 B
X CPU_A10 3 -2550 950 100 D 50 50 1 1 B
X CPU_A9 4 -2450 950 100 D 50 50 1 1 B
X CPU_A8 5 -2350 950 100 D 50 50 1 1 B
X CPU_A7 6 -2250 950 100 D 50 50 1 1 B
X CPU_A6 7 -2150 950 100 D 50 50 1 1 B
X CPU_A5 8 -2050 950 100 D 50 50 1 1 B
X CPU_A4 9 -1950 950 100 D 50 50 1 1 B
X CPU_A3 10 -1850 950 100 D 50 50 1 1 B
X EXP_4 20 -850 950 100 D 50 50 1 1 B
X PPU_D0 30 150 950 100 D 50 50 1 1 B
X CPU_A13 40 -2450 -150 100 U 50 50 1 1 B
X /ROMSEL 50 -1450 -150 100 U 50 50 1 1 B
X PPU_A8 60 -450 -150 100 U 50 50 1 1 B
X /CIC_RST 70 550 -150 100 U 50 50 1 1 B
X CPU_A2 11 -1750 950 100 D 50 50 1 1 B
X /PPU_RD 21 -750 950 100 D 50 50 1 1 B
X PPU_D1 31 250 950 100 D 50 50 1 1 B
X CPU_A14 41 -2350 -150 100 U 50 50 1 1 B
X EXP_9 51 -1350 -150 100 U 50 50 1 1 B
X PPU_A9 61 -350 -150 100 U 50 50 1 1 B
X CIC_CLK 71 650 -150 100 U 50 50 1 1 B
X CPU_A1 12 -1650 950 100 D 50 50 1 1 B
X CIRAM_A10 22 -650 950 100 D 50 50 1 1 B
X PPU_D2 32 350 950 100 D 50 50 1 1 B
X CPU_D7 42 -2250 -150 100 U 50 50 1 1 B
X EXP_8 52 -1250 -150 100 U 50 50 1 1 B
X PPU_A11 62 -250 -150 100 U 50 50 1 1 B
X GND 72 750 -150 100 U 50 50 1 1 B
X CPU_A0 13 -1550 950 100 D 50 50 1 1 B
X PPU_A6 23 -550 950 100 D 50 50 1 1 B
X PPU_D3 33 450 950 100 D 50 50 1 1 B
X CPU_D6 43 -2150 -150 100 U 50 50 1 1 B
X EXP_7 53 -1150 -150 100 U 50 50 1 1 B
X PPU_A10 63 -150 -150 100 U 50 50 1 1 B
X CPU_R/W 14 -1450 950 100 D 50 50 1 1 B
X PPU_A5 24 -450 950 100 D 50 50 1 1 B
X CIC_toPak 34 550 950 100 D 50 50 1 1 B
X CPU_D5 44 -2050 -150 100 U 50 50 1 1 B
X EXP_6 54 -1050 -150 100 U 50 50 1 1 B
X PPU_A12 64 -50 -150 100 U 50 50 1 1 B
X /IRQ 15 -1350 950 100 D 50 50 1 1 B
X PPU_A4 25 -350 950 100 D 50 50 1 1 B
X CIC_toMB 35 650 950 100 D 50 50 1 1 B
X CPU_D4 45 -1950 -150 100 U 50 50 1 1 B
X EXP_5 55 -950 -150 100 U 50 50 1 1 B
X PPU_A13 65 50 -150 100 U 50 50 1 1 B
X EXP_0 16 -1250 950 100 D 50 50 1 1 B
X PPU_A3 26 -250 950 100 D 50 50 1 1 B
X +5v 36 750 950 100 D 50 50 1 1 B
X CPU_D3 46 -1850 -150 100 U 50 50 1 1 B
X /PPU_WR 56 -850 -150 100 U 50 50 1 1 B
X PPU_D7 66 150 -150 100 U 50 50 1 1 B
X EXP_1 17 -1150 950 100 D 50 50 1 1 B
X PPU_A2 27 -150 950 100 D 50 50 1 1 B
X SYS_CLK 37 -2750 -150 100 U 50 50 1 1 B
X CPU_D2 47 -1750 -150 100 U 50 50 1 1 B
X /CIRAM_CE 57 -750 -150 100 U 50 50 1 1 B
X PPU_D6 67 250 -150 100 U 50 50 1 1 B
X EXP_2 18 -1050 950 100 D 50 50 1 1 B
X PPU_A1 28 -50 950 100 D 50 50 1 1 B
X M2 38 -2650 -150 100 U 50 50 1 1 B
X CPU_D1 48 -1650 -150 100 U 50 50 1 1 B
X /PPU_A13 58 -650 -150 100 U 50 50 1 1 B
X PPU_D5 68 350 -150 100 U 50 50 1 1 B
X EXP_3 19 -950 950 100 D 50 50 1 1 B
X PPU_A0 29 50 950 100 D 50 50 1 1 B
X CPU_A12 39 -2550 -150 100 U 50 50 1 1 B
X CPU_D0 49 -1550 -150 100 U 50 50 1 1 B
X PPU_A7 59 -550 -150 100 U 50 50 1 1 B
X PPU_D4 69 450 -150 100 U 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
