$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  4 $ in_x [3:0] $end
  $var wire  4 % in_y [3:0] $end
  $var wire  3 # op [2:0] $end
  $var wire  1 ( out_c $end
  $var wire  4 & out_s [3:0] $end
  $var wire  1 ' overflow $end
  $var wire  1 ) zero $end
  $scope module top $end
   $var wire  4 $ in_x [3:0] $end
   $var wire  4 % in_y [3:0] $end
   $var wire  3 # op [2:0] $end
   $var wire  1 ( out_c $end
   $var wire  4 & out_s [3:0] $end
   $var wire  1 ' overflow $end
   $var wire  4 * t_add_y [3:0] $end
   $var wire  1 ) zero $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b000 #
b1000 $
b0111 %
b1111 &
0'
1(
0)
b1000 *
#2
b1001 %
b0001 &
1'
b0110 *
#3
b0011 $
b0111 %
b1010 &
0(
b1000 *
#4
b0001 $
b0011 %
b0100 &
0'
b1100 *
#5
b1111 $
b1111 %
b1110 &
1(
b0000 *
#6
b001 #
b1000 $
b0111 %
b0001 &
1'
0(
b1000 *
#7
b1001 %
b1111 &
0'
1(
b0110 *
#8
b0011 $
b0111 %
b1100 &
0(
b1000 *
#9
b0111 $
b0011 %
b0100 &
1(
b1100 *
#10
b1111 $
b1111 %
b0000 &
0(
1)
b0000 *
#11
b010 #
b1000 $
b0111 %
b0111 &
0)
b1000 *
#12
b0001 $
b0011 %
b1110 &
b1100 *
#13
b1111 $
b1111 %
b0000 &
1)
b0000 *
#14
b011 #
b1000 $
b0111 %
b1000 *
#15
b1001 %
b1000 &
0)
b0110 *
#16
b0011 $
b0111 %
b0011 &
b1000 *
#17
b0001 $
b0011 %
b0001 &
b1100 *
#18
b1111 $
b1111 %
b1111 &
b0000 *
#19
b100 #
b1000 $
b0111 %
b1000 *
#20
b1001 %
b1001 &
b0110 *
#21
b0011 $
b0111 %
b0111 &
b1000 *
#22
b0001 $
b0011 %
b0011 &
b1100 *
#23
b1111 $
b1111 %
b1111 &
b0000 *
#24
b101 #
b1000 $
b0111 %
b1000 *
#25
b1001 %
b0001 &
b0110 *
#26
b0011 $
b0111 %
b0100 &
b1000 *
#27
b0001 $
b0011 %
b0010 &
b1100 *
#28
b1111 $
b1111 %
b0000 &
1)
b0000 *
#29
b110 #
b1000 $
b0111 %
b0001 &
0)
b1000 *
#30
b0110 $
b1001 %
b0000 &
1)
b0110 *
#31
b1101 $
#32
b0001 $
b0011 %
b0001 &
0)
b1100 *
#33
b0001 %
b0000 &
1)
b1110 *
#34
b111 #
b1000 $
b0111 %
b1000 *
#35
b0011 $
#36
b0001 $
b0001 %
b0001 &
0)
b1110 *
#37
b1111 $
b1111 %
b0000 *
#38
