{
  "Top": "fft32",
  "RtlTop": "fft32",
  "RtlPrefix": "",
  "RtlSubPrefix": "fft32_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z030",
    "Package": "-sbv485",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_stream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<axis_data, 0>&",
      "srcSize": "48",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_stream": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<axis_data, 0>&",
      "srcSize": "48",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_cosim -tool=xsim"],
    "DirectiveTcl": [
      "set_directive_top fft32 -name fft32",
      "set_directive_inline cmul",
      "set_directive_inline radix4_bfly",
      "set_directive_inline radix2_bfly",
      "set_directive_inline bit_reverse",
      "set_directive_interface fft32 -mode ap_ctrl_none return",
      "set_directive_interface fft32 -mode axis -register_mode both in_stream -register",
      "set_directive_interface fft32 -mode axis -register_mode both out_stream -register",
      "set_directive_array_partition fft32 -type complete -dim 1 data",
      "set_directive_array_partition fft32 -type cyclic -factor 4 stage0",
      "set_directive_array_partition fft32 -type block -factor 8 stage1",
      "set_directive_array_partition fft32 -type cyclic -factor 2 stage2",
      "set_directive_unroll fft32\/bit_rev_assign_loop",
      "set_directive_unroll fft32\/stage1_loop",
      "set_directive_unroll fft32\/stage2_loop",
      "set_directive_array_partition fft32\/stage2_loop -type complete -dim 1 w",
      "set_directive_unroll fft32\/twiddle_loop",
      "set_directive_unroll fft32\/stage3_loop",
      "set_directive_pipeline fft32\/output_loop -II 1",
      "set_directive_pipeline fft32\/input_loop -II 1",
      "set_directive_pipeline fft32 -II 32",
      "set_directive_top fft32 -name fft32"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "fft32"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "32",
    "Latency": "72"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fft32",
    "Version": "1.0",
    "DisplayName": "Fft32",
    "Revision": "2114143137",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_fft32_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/FFT32_check.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fft32_cordic_circ_apfixed_18_3_0_s.vhd",
      "impl\/vhdl\/fft32_cos_16_4_s.vhd",
      "impl\/vhdl\/fft32_mac_muladd_2ns_16ns_18ns_18_4_1.vhd",
      "impl\/vhdl\/fft32_mac_muladd_16s_14s_28s_28_4_1.vhd",
      "impl\/vhdl\/fft32_mac_mulsub_16s_14s_28s_28_4_1.vhd",
      "impl\/vhdl\/fft32_mul_14ns_22ns_35_1_1.vhd",
      "impl\/vhdl\/fft32_mul_16s_14s_28_1_1.vhd",
      "impl\/vhdl\/fft32_regslice_both.vhd",
      "impl\/vhdl\/fft32_sin_16_4_s.vhd",
      "impl\/vhdl\/fft32.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fft32_cordic_circ_apfixed_18_3_0_s.v",
      "impl\/verilog\/fft32_cos_16_4_s.v",
      "impl\/verilog\/fft32_mac_muladd_2ns_16ns_18ns_18_4_1.v",
      "impl\/verilog\/fft32_mac_muladd_16s_14s_28s_28_4_1.v",
      "impl\/verilog\/fft32_mac_mulsub_16s_14s_28s_28_4_1.v",
      "impl\/verilog\/fft32_mul_14ns_22ns_35_1_1.v",
      "impl\/verilog\/fft32_mul_16s_14s_28_1_1.v",
      "impl\/verilog\/fft32_regslice_both.v",
      "impl\/verilog\/fft32_sin_16_4_s.v",
      "impl\/verilog\/fft32.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/fft32.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "in_stream:out_stream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "in_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "48",
      "portPrefix": "in_stream_",
      "ports": [
        "in_stream_TDATA",
        "in_stream_TREADY",
        "in_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in_stream"
        }]
    },
    "out_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "48",
      "portPrefix": "out_stream_",
      "ports": [
        "out_stream_TDATA",
        "out_stream_TREADY",
        "out_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "out_stream"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TDATA": {
      "dir": "in",
      "width": "48"
    },
    "in_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_TDATA": {
      "dir": "out",
      "width": "48"
    },
    "out_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "fft32",
      "Instances": [
        {
          "ModuleName": "cos_16_4_s",
          "InstanceName": "grp_cos_16_4_s_fu_101",
          "Instances": [{
              "ModuleName": "cordic_circ_apfixed_18_3_0_s",
              "InstanceName": "grp_cordic_circ_apfixed_18_3_0_s_fu_59"
            }]
        },
        {
          "ModuleName": "sin_16_4_s",
          "InstanceName": "grp_sin_16_4_s_fu_122",
          "Instances": [{
              "ModuleName": "cordic_circ_apfixed_18_3_0_s",
              "InstanceName": "grp_cordic_circ_apfixed_18_3_0_s_fu_48"
            }]
        }
      ]
    },
    "Info": {
      "cordic_circ_apfixed_18_3_0_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cos_16_4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sin_16_4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft32": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "cordic_circ_apfixed_18_3_0_s": {
        "Latency": {
          "LatencyBest": "13",
          "LatencyAvg": "13",
          "LatencyWorst": "13",
          "PipelineII": "2",
          "PipelineDepth": "14",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.101"
        },
        "Area": {
          "FF": "931",
          "AVAIL_FF": "157200",
          "UTIL_FF": "~0",
          "LUT": "2964",
          "AVAIL_LUT": "78600",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "530",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "400",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cos_16_4_s": {
        "Latency": {
          "LatencyBest": "20",
          "LatencyAvg": "20",
          "LatencyWorst": "20",
          "PipelineII": "2",
          "PipelineDepth": "21",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.101"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "400",
          "UTIL_DSP": "~0",
          "FF": "1086",
          "AVAIL_FF": "157200",
          "UTIL_FF": "~0",
          "LUT": "3161",
          "AVAIL_LUT": "78600",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "530",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sin_16_4_s": {
        "Latency": {
          "LatencyBest": "20",
          "LatencyAvg": "20",
          "LatencyWorst": "20",
          "PipelineII": "2",
          "PipelineDepth": "21",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.101"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "400",
          "UTIL_DSP": "~0",
          "FF": "1024",
          "AVAIL_FF": "157200",
          "UTIL_FF": "~0",
          "LUT": "3108",
          "AVAIL_LUT": "78600",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "530",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft32": {
        "Latency": {
          "LatencyBest": "72",
          "LatencyAvg": "72",
          "LatencyWorst": "72",
          "PipelineII": "32",
          "PipelineDepth": "73",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.101"
        },
        "Area": {
          "DSP": "164",
          "AVAIL_DSP": "400",
          "UTIL_DSP": "41",
          "FF": "10982",
          "AVAIL_FF": "157200",
          "UTIL_FF": "6",
          "LUT": "14606",
          "AVAIL_LUT": "78600",
          "UTIL_LUT": "18",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "530",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-06-25 08:57:02 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
