Verilog files
It can be implemented in two ways:
1.set the clk signal to one of the button, once you pressed is a posedge.
2.using the default clk in nvboard, but the frequency is too large which can not be observed, so in this case, we can use a divider to divide the frequency of the clk.
