{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608065045062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608065045064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 15:44:04 2020 " "Processing started: Tue Dec 15 15:44:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608065045064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608065045064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MDE -c MDE " "Command: quartus_map --read_settings_files=on --write_settings_files=off MDE -c MDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608065045064 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608065046528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608065046528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispensador.v 1 1 " "Found 1 design units, including 1 entities, in source file dispensador.v" { { "Info" "ISGN_ENTITY_NAME" "1 DISPENSADOR " "Found entity 1: DISPENSADOR" {  } { { "DISPENSADOR.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/DISPENSADOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608065086639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608065086639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.v 1 1 " "Found 1 design units, including 1 entities, in source file divfreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIVFREQ " "Found entity 1: DIVFREQ" {  } { { "DIVFREQ.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/DIVFREQ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608065086644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608065086644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinadeestados.v 1 1 " "Found 1 design units, including 1 entities, in source file maquinadeestados.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDE " "Found entity 1: MDE" {  } { { "MaquinaDeEstados.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/MaquinaDeEstados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608065086650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608065086650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "TOP.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608065086655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608065086655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_baudrate_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_baudrate_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_BaudRate_generator " "Found entity 1: UART_BaudRate_generator" {  } { { "UART_baudrate_generator.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_baudrate_generator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608065086660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608065086660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rs232_rx " "Found entity 1: UART_rs232_rx" {  } { { "UART_rx.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608065086667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608065086667 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_tx.v(80) " "Verilog HDL information at UART_tx.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "UART_tx.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_tx.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608065086674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rs232_tx " "Found entity 1: UART_rs232_tx" {  } { { "UART_tx.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608065086676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608065086676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608065086683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608065086683 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_2 DISPENSADOR.v(11) " "Verilog HDL Implicit Net warning at DISPENSADOR.v(11): created implicit net for \"clk_2\"" {  } { { "DISPENSADOR.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/DISPENSADOR.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608065086683 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MDE " "Elaborating entity \"MDE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608065086808 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D MaquinaDeEstados.v(17) " "Verilog HDL or VHDL warning at MaquinaDeEstados.v(17): object \"D\" assigned a value but never read" {  } { { "MaquinaDeEstados.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/MaquinaDeEstados.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608065086810 "|MDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T MaquinaDeEstados.v(18) " "Verilog HDL or VHDL warning at MaquinaDeEstados.v(18): object \"T\" assigned a value but never read" {  } { { "MaquinaDeEstados.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/MaquinaDeEstados.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608065086811 "|MDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LCD MaquinaDeEstados.v(21) " "Verilog HDL or VHDL warning at MaquinaDeEstados.v(21): object \"LCD\" assigned a value but never read" {  } { { "MaquinaDeEstados.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/MaquinaDeEstados.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608065086811 "|MDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E MaquinaDeEstados.v(22) " "Verilog HDL or VHDL warning at MaquinaDeEstados.v(22): object \"E\" assigned a value but never read" {  } { { "MaquinaDeEstados.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/MaquinaDeEstados.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608065086811 "|MDE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MaquinaDeEstados.v(95) " "Verilog HDL assignment warning at MaquinaDeEstados.v(95): truncated value with size 32 to match size of target (1)" {  } { { "MaquinaDeEstados.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/MaquinaDeEstados.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065086814 "|MDE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MaquinaDeEstados.v(124) " "Verilog HDL assignment warning at MaquinaDeEstados.v(124): truncated value with size 32 to match size of target (1)" {  } { { "MaquinaDeEstados.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/MaquinaDeEstados.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065086815 "|MDE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:uartSC " "Elaborating entity \"UART\" for hierarchy \"UART:uartSC\"" {  } { { "MaquinaDeEstados.v" "uartSC" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/MaquinaDeEstados.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608065086868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rs232_rx UART:uartSC\|UART_rs232_rx:I_RS232RX " "Elaborating entity \"UART_rs232_rx\" for hierarchy \"UART:uartSC\|UART_rs232_rx:I_RS232RX\"" {  } { { "TOP.v" "I_RS232RX" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/TOP.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608065086872 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_rx.v(83) " "Verilog HDL assignment warning at UART_rx.v(83): truncated value with size 32 to match size of target (4)" {  } { { "UART_rx.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_rx.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065086874 "|MDE|UART:uartSC|UART_rs232_rx:I_RS232RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART_rx.v(92) " "Verilog HDL assignment warning at UART_rx.v(92): truncated value with size 32 to match size of target (5)" {  } { { "UART_rx.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_rx.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065086875 "|MDE|UART:uartSC|UART_rs232_rx:I_RS232RX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rs232_tx UART:uartSC\|UART_rs232_tx:I_RS232TX " "Elaborating entity \"UART_rs232_tx\" for hierarchy \"UART:uartSC\|UART_rs232_tx:I_RS232TX\"" {  } { { "TOP.v" "I_RS232TX" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/TOP.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608065086876 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_tx.v(92) " "Verilog HDL assignment warning at UART_tx.v(92): truncated value with size 32 to match size of target (4)" {  } { { "UART_tx.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_tx.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065086883 "|MDE|UART:uartSC|UART_rs232_tx:I_RS232TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART_tx.v(110) " "Verilog HDL assignment warning at UART_tx.v(110): truncated value with size 32 to match size of target (5)" {  } { { "UART_tx.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_tx.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065086883 "|MDE|UART:uartSC|UART_rs232_tx:I_RS232TX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_BaudRate_generator UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN " "Elaborating entity \"UART_BaudRate_generator\" for hierarchy \"UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\"" {  } { { "TOP.v" "I_BAUDGEN" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/TOP.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608065086885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISPENSADOR DISPENSADOR:dsp " "Elaborating entity \"DISPENSADOR\" for hierarchy \"DISPENSADOR:dsp\"" {  } { { "MaquinaDeEstados.v" "dsp" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/MaquinaDeEstados.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608065086889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVFREQ DISPENSADOR:dsp\|DIVFREQ:div " "Elaborating entity \"DIVFREQ\" for hierarchy \"DISPENSADOR:dsp\|DIVFREQ:div\"" {  } { { "DISPENSADOR.v" "div" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/DISPENSADOR.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608065086893 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 DIVFREQ.v(12) " "Verilog HDL assignment warning at DIVFREQ.v(12): truncated value with size 32 to match size of target (28)" {  } { { "DIVFREQ.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/DIVFREQ.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065086895 "|MDE|DISPENSADOR:dsp|DIVFREQ:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer buzzer:bzz " "Elaborating entity \"buzzer\" for hierarchy \"buzzer:bzz\"" {  } { { "MaquinaDeEstados.v" "bzz" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/MaquinaDeEstados.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608065086897 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 buzzer.v(29) " "Verilog HDL assignment warning at buzzer.v(29): truncated value with size 32 to match size of target (4)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065086900 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 buzzer.v(47) " "Verilog HDL assignment warning at buzzer.v(47): truncated value with size 32 to match size of target (22)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065086900 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 buzzer.v(51) " "Verilog HDL assignment warning at buzzer.v(51): truncated value with size 32 to match size of target (13)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065086900 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 buzzer.v(58) " "Verilog HDL assignment warning at buzzer.v(58): truncated value with size 32 to match size of target (22)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065086900 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 buzzer.v(62) " "Verilog HDL assignment warning at buzzer.v(62): truncated value with size 32 to match size of target (13)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065086900 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 buzzer.v(69) " "Verilog HDL assignment warning at buzzer.v(69): truncated value with size 32 to match size of target (22)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065086901 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 buzzer.v(73) " "Verilog HDL assignment warning at buzzer.v(73): truncated value with size 32 to match size of target (13)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065086901 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 buzzer.v(80) " "Verilog HDL assignment warning at buzzer.v(80): truncated value with size 32 to match size of target (22)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065086901 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 buzzer.v(84) " "Verilog HDL assignment warning at buzzer.v(84): truncated value with size 32 to match size of target (13)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065086901 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 buzzer.v(91) " "Verilog HDL assignment warning at buzzer.v(91): truncated value with size 32 to match size of target (22)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065086901 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 buzzer.v(95) " "Verilog HDL assignment warning at buzzer.v(95): truncated value with size 32 to match size of target (13)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065086901 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 buzzer.v(102) " "Verilog HDL assignment warning at buzzer.v(102): truncated value with size 32 to match size of target (22)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065086902 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 buzzer.v(106) " "Verilog HDL assignment warning at buzzer.v(106): truncated value with size 32 to match size of target (13)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065086902 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 buzzer.v(113) " "Verilog HDL assignment warning at buzzer.v(113): truncated value with size 32 to match size of target (22)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065086902 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 buzzer.v(117) " "Verilog HDL assignment warning at buzzer.v(117): truncated value with size 32 to match size of target (13)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065086902 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 buzzer.v(124) " "Verilog HDL assignment warning at buzzer.v(124): truncated value with size 32 to match size of target (22)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065086902 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 buzzer.v(128) " "Verilog HDL assignment warning at buzzer.v(128): truncated value with size 32 to match size of target (13)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065086902 "|MDE|buzzer:bzz"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608065089373 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608065090880 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/output_files/MDE.map.smsg " "Generated suppressed messages file C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/output_files/MDE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608065091083 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608065091570 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608065091570 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "266 " "Implemented 266 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608065091824 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608065091824 ""} { "Info" "ICUT_CUT_TM_LCELLS" "249 " "Implemented 249 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608065091824 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608065091824 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608065091993 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 15:44:51 2020 " "Processing ended: Tue Dec 15 15:44:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608065091993 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608065091993 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608065091993 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608065091993 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1608065095113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608065095115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 15:44:53 2020 " "Processing started: Tue Dec 15 15:44:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608065095115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1608065095115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MDE -c MDE " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MDE -c MDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1608065095115 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1608065095553 ""}
{ "Info" "0" "" "Project  = MDE" {  } {  } 0 0 "Project  = MDE" 0 0 "Fitter" 0 0 1608065095554 ""}
{ "Info" "0" "" "Revision = MDE" {  } {  } 0 0 "Revision = MDE" 0 0 "Fitter" 0 0 1608065095555 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1608065095835 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1608065095836 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MDE EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"MDE\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1608065095866 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608065096047 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608065096047 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1608065096414 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1608065096435 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608065096918 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608065096918 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608065096918 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1608065096918 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608065096922 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608065096922 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608065096922 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608065096922 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608065096922 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1608065096922 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1608065096926 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 17 " "No exact pin location assignment(s) for 7 pins of 17 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1608065097833 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MDE.sdc " "Synopsys Design Constraints File file not found: 'MDE.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1608065098295 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1608065098296 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1608065098306 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1608065098308 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1608065098310 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608065098404 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[1\] " "Destination node UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[1\]" {  } { { "UART_baudrate_generator.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_baudrate_generator.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608065098404 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[2\] " "Destination node UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[2\]" {  } { { "UART_baudrate_generator.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_baudrate_generator.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608065098404 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[3\] " "Destination node UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[3\]" {  } { { "UART_baudrate_generator.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_baudrate_generator.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608065098404 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[4\] " "Destination node UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[4\]" {  } { { "UART_baudrate_generator.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_baudrate_generator.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608065098404 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[5\] " "Destination node UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[5\]" {  } { { "UART_baudrate_generator.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_baudrate_generator.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608065098404 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[6\] " "Destination node UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[6\]" {  } { { "UART_baudrate_generator.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_baudrate_generator.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608065098404 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[7\] " "Destination node UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[7\]" {  } { { "UART_baudrate_generator.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_baudrate_generator.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608065098404 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[8\] " "Destination node UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[8\]" {  } { { "UART_baudrate_generator.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_baudrate_generator.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608065098404 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[9\] " "Destination node UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[9\]" {  } { { "UART_baudrate_generator.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_baudrate_generator.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608065098404 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[10\] " "Destination node UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[10\]" {  } { { "UART_baudrate_generator.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_baudrate_generator.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608065098404 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1608065098404 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608065098404 ""}  } { { "MaquinaDeEstados.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/MaquinaDeEstados.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608065098404 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|Equal0  " "Automatically promoted node UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608065098406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " "Destination node UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]" {  } { { "UART_baudrate_generator.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_baudrate_generator.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608065098406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[1\] " "Destination node UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[1\]" {  } { { "UART_baudrate_generator.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_baudrate_generator.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608065098406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[2\] " "Destination node UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[2\]" {  } { { "UART_baudrate_generator.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_baudrate_generator.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608065098406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[3\] " "Destination node UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[3\]" {  } { { "UART_baudrate_generator.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_baudrate_generator.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608065098406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[4\] " "Destination node UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[4\]" {  } { { "UART_baudrate_generator.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_baudrate_generator.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608065098406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[5\] " "Destination node UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[5\]" {  } { { "UART_baudrate_generator.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_baudrate_generator.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608065098406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[6\] " "Destination node UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[6\]" {  } { { "UART_baudrate_generator.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_baudrate_generator.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608065098406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[7\] " "Destination node UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[7\]" {  } { { "UART_baudrate_generator.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_baudrate_generator.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608065098406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[8\] " "Destination node UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[8\]" {  } { { "UART_baudrate_generator.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_baudrate_generator.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608065098406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[9\] " "Destination node UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[9\]" {  } { { "UART_baudrate_generator.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_baudrate_generator.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608065098406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1608065098406 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608065098406 ""}  } { { "UART_baudrate_generator.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_baudrate_generator.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608065098406 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DISPENSADOR:dsp\|DIVFREQ:div\|clk2h  " "Automatically promoted node DISPENSADOR:dsp\|DIVFREQ:div\|clk2h " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608065098409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DISPENSADOR:dsp\|DIVFREQ:div\|clk2h~0 " "Destination node DISPENSADOR:dsp\|DIVFREQ:div\|clk2h~0" {  } { { "DIVFREQ.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/DIVFREQ.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608065098409 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608065098409 ""}  } { { "DIVFREQ.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/DIVFREQ.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608065098409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN 89 (CLK6, DIFFCLK_3p)) " "Automatically promoted node reset~input (placed in PIN 89 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608065098409 ""}  } { { "MaquinaDeEstados.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/MaquinaDeEstados.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608065098409 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1608065098896 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608065098898 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608065098898 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608065098902 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608065098904 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1608065098907 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1608065098907 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1608065098908 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1608065098955 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1608065098956 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1608065098956 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 2.5V 0 6 0 " "Number of I/O pins in group: 6 (unused VREF, 2.5V VCCIO, 0 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1608065098962 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1608065098962 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1608065098962 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608065098965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608065098965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 10 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608065098965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608065098965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 5 8 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608065098965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 8 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608065098965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 10 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608065098965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608065098965 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1608065098965 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1608065098965 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RG\[0\] " "Node \"RG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608065099003 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1608065099003 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608065099004 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1608065099028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1608065100753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608065101094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1608065101140 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1608065105374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608065105374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1608065105973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1608065107622 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1608065107622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1608065109093 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1608065109093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608065109105 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.17 " "Total time spent on timing analysis during the Fitter is 1.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1608065109479 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608065109492 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608065109853 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608065109853 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608065110388 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608065111504 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1608065112291 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/output_files/MDE.fit.smsg " "Generated suppressed messages file C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/output_files/MDE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1608065112469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5209 " "Peak virtual memory: 5209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608065114016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 15:45:14 2020 " "Processing ended: Tue Dec 15 15:45:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608065114016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608065114016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608065114016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1608065114016 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1608065116515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608065116516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 15:45:16 2020 " "Processing started: Tue Dec 15 15:45:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608065116516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1608065116516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MDE -c MDE " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MDE -c MDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1608065116517 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1608065117613 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1608065118434 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1608065118543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608065119046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 15:45:19 2020 " "Processing ended: Tue Dec 15 15:45:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608065119046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608065119046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608065119046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1608065119046 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1608065120157 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1608065122575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608065122576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 15:45:21 2020 " "Processing started: Tue Dec 15 15:45:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608065122576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1608065122576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MDE -c MDE " "Command: quartus_sta MDE -c MDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1608065122576 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1608065123008 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1608065123645 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1608065123645 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608065123814 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608065123814 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MDE.sdc " "Synopsys Design Constraints File file not found: 'MDE.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1608065124505 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1608065124505 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608065124512 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " "create_clock -period 1.000 -name UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608065124512 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DISPENSADOR:dsp\|DIVFREQ:div\|clk2h DISPENSADOR:dsp\|DIVFREQ:div\|clk2h " "create_clock -period 1.000 -name DISPENSADOR:dsp\|DIVFREQ:div\|clk2h DISPENSADOR:dsp\|DIVFREQ:div\|clk2h" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608065124512 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608065124512 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1608065124520 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608065124523 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1608065124524 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1608065124554 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608065124706 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608065124706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.571 " "Worst-case setup slack is -4.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065124732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065124732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.571            -337.804 clk  " "   -4.571            -337.804 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065124732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.645             -63.801 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]  " "   -2.645             -63.801 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065124732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.267              -0.488 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h  " "   -0.267              -0.488 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065124732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608065124732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.236 " "Worst-case hold slack is -0.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065124763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065124763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.236              -1.092 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]  " "   -0.236              -1.092 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065124763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk  " "    0.453               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065124763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.549               0.000 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h  " "    0.549               0.000 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065124763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608065124763 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608065124795 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608065124825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065124846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065124846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -169.544 clk  " "   -3.000            -169.544 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065124846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -47.584 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]  " "   -1.487             -47.584 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065124846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h  " "   -1.487              -2.974 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065124846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608065124846 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608065125245 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608065125333 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608065125958 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608065126408 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608065126445 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608065126445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.259 " "Worst-case setup slack is -4.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065126467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065126467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.259            -306.537 clk  " "   -4.259            -306.537 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065126467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.386             -56.908 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]  " "   -2.386             -56.908 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065126467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.142              -0.242 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h  " "   -0.142              -0.242 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065126467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608065126467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.252 " "Worst-case hold slack is -0.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065126500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065126500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.252              -1.245 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]  " "   -0.252              -1.245 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065126500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk  " "    0.402               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065126500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h  " "    0.486               0.000 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065126500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608065126500 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608065126523 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608065126564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065126589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065126589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -169.544 clk  " "   -3.000            -169.544 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065126589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -48.536 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]  " "   -1.487             -48.536 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065126589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h  " "   -1.487              -2.974 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065126589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608065126589 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608065126909 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608065127241 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608065127248 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608065127248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.379 " "Worst-case setup slack is -1.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065127287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065127287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.379             -87.095 clk  " "   -1.379             -87.095 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065127287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.599             -11.291 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]  " "   -0.599             -11.291 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065127287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h  " "    0.433               0.000 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065127287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608065127287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065127350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065127350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]  " "    0.183               0.000 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065127350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065127350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h  " "    0.244               0.000 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065127350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608065127350 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608065127374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608065127397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065127423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065127423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -121.373 clk  " "   -3.000            -121.373 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065127423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]  " "   -1.000             -32.000 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065127423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h  " "   -1.000              -2.000 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065127423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608065127423 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608065128668 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608065128669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608065128954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 15:45:28 2020 " "Processing ended: Tue Dec 15 15:45:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608065128954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608065128954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608065128954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1608065128954 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 44 s " "Quartus Prime Full Compilation was successful. 0 errors, 44 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1608065130030 ""}
