---
outline: 2
---

# Instruction Fetch <Badge type="info" text="STAGE_IF.vhd"/>

![Instruction Fetch Stage Logic Gate Diagram](/images/referencia/componentes/stage_if_rtl.drawio.svg)


[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/src/STAGE_IF.vhd).

## Generic Map

::: danger TO DO

Work in progress.

:::

## Port Map

::: danger TO DO

Work in progress.

:::

## RTL Diagram

![Instruction Fetch Stage RTL Diagram](../../public/images/referencia/componentes/stage_if_netlist.svg)

## Test Cases

`test_STAGE_IF.py`.
[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/test/test_STAGE_IF.py).

::: danger TO DO

Work in progress.

:::
