# SprintRV
A traditional 5-level pipelined RISCVIMZicsr instruction set core based on System Verilog.
