(pcb "/home/ebrithil/UTFPR/Eletronica B/Kicad/tutorial2/onda_triangular/onda_triangular.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.6")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (rect pcb 87085 -82445 220785 -157100)
    )
    (via "Via[0-1]_600:500_um")
    (rule
      (width 1000)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_THT:C_Rect_L11.0mm_W6.3mm_P10.00mm_MKT
      (place C1 130810 -87630 front 180 (PN 10n))
      (place C2 133350 -118110 front 0 (PN 100n))
      (place C3 173990 -118110 front 180 (PN 100n))
      (place C4 167640 -149860 front 180 (PN 10n))
    )
    (component "Diodes_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (place D1 124460 -129540 front 90 (PN D_Zener))
      (place D2 130810 -139700 front 90 (PN D_Zener))
    )
    (component Connectors_Others:bornier3
      (place J1 92710 -123190 front 90 (PN bourn_3vias))
    )
    (component Connectors_Others:bornier2
      (place J2 214630 -113030 front 270 (PN bourn_2vias))
    )
    (component Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R1 114300 -95250 front 270 (PN 10k))
      (place R2 149860 -87630 front 180 (PN 10k))
      (place R3 124460 -110490 front 180 (PN 10k))
      (place R4 167640 -138430 front 180 (PN 120k))
      (place R5 176530 -128270 front 270 (PN 10k))
      (place R6 129540 -148590 front 180 (PN 10k))
      (place R7 193040 -111760 front 270 (PN 10k))
      (place R8 171450 -96520 front 270 (PN 10k))
    )
    (component "Potentiometers:Potentiometer_Trimmer_Suntan_TSR-3386P_Horizontal"
      (place RV1 143510 -152400 front 0 (PN trimpot_100k))
    )
    (component "Housings_DIP:DIP-14_W7.62mm_Socket_LongPads"
      (place U1 149860 -110490 front 0 (PN TL084))
    )
  )
  (library
    (image Capacitors_THT:C_Rect_L11.0mm_W6.3mm_P10.00mm_MKT
      (outline (path signal 100  -500 3150  -500 -3150))
      (outline (path signal 100  -500 -3150  10500 -3150))
      (outline (path signal 100  10500 -3150  10500 3150))
      (outline (path signal 100  10500 3150  -500 3150))
      (outline (path signal 120  -560 3210  10560 3210))
      (outline (path signal 120  -560 -3210  10560 -3210))
      (outline (path signal 120  -560 3210  -560 996))
      (outline (path signal 120  -560 -996  -560 -3210))
      (outline (path signal 120  10560 3210  10560 996))
      (outline (path signal 120  10560 -996  10560 -3210))
      (outline (path signal 50  -1050 3500  -1050 -3500))
      (outline (path signal 50  -1050 -3500  11050 -3500))
      (outline (path signal 50  11050 -3500  11050 3500))
      (outline (path signal 50  11050 3500  -1050 3500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 10000 0)
    )
    (image "Diodes_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (outline (path signal 100  2480 1350  2480 -1350))
      (outline (path signal 100  2480 -1350  7680 -1350))
      (outline (path signal 100  7680 -1350  7680 1350))
      (outline (path signal 100  7680 1350  2480 1350))
      (outline (path signal 100  0 0  2480 0))
      (outline (path signal 100  10160 0  7680 0))
      (outline (path signal 100  3260 1350  3260 -1350))
      (outline (path signal 120  2420 1410  2420 -1410))
      (outline (path signal 120  2420 -1410  7740 -1410))
      (outline (path signal 120  7740 -1410  7740 1410))
      (outline (path signal 120  7740 1410  2420 1410))
      (outline (path signal 120  1280 0  2420 0))
      (outline (path signal 120  8880 0  7740 0))
      (outline (path signal 120  3260 1410  3260 -1410))
      (outline (path signal 50  -1350 1700  -1350 -1700))
      (outline (path signal 50  -1350 -1700  11550 -1700))
      (outline (path signal 50  11550 -1700  11550 1700))
      (outline (path signal 50  11550 1700  -1350 1700))
      (pin Rect[A]Pad_2200x2200_um 1 0 0)
      (pin Oval[A]Pad_2200x2200_um 2 10160 0)
    )
    (image Connectors_Others:bornier3
      (outline (path signal 100  -2470 -2550  12630 -2550))
      (outline (path signal 100  -2470 3750  12630 3750))
      (outline (path signal 100  12630 3750  12630 -3750))
      (outline (path signal 100  12630 -3750  -2470 -3750))
      (outline (path signal 100  -2470 -3750  -2470 3750))
      (outline (path signal 120  -2540 -3810  -2540 3810))
      (outline (path signal 120  12700 -3810  12700 3810))
      (outline (path signal 120  -2540 -2540  12700 -2540))
      (outline (path signal 120  -2540 3810  12700 3810))
      (outline (path signal 120  -2540 -3810  12700 -3810))
      (outline (path signal 50  -2720 4000  12880 4000))
      (outline (path signal 50  -2720 4000  -2720 -4000))
      (outline (path signal 50  12880 -4000  12880 4000))
      (outline (path signal 50  12880 -4000  -2720 -4000))
      (pin Rect[A]Pad_3000x3000_um 1 0 0)
      (pin Round[A]Pad_3000_um 2 5080 0)
      (pin Round[A]Pad_3000_um 3 10160 0)
    )
    (image Connectors_Others:bornier2
      (outline (path signal 100  -2410 -2550  7490 -2550))
      (outline (path signal 100  -2460 3750  -2460 -3750))
      (outline (path signal 100  -2460 -3750  7540 -3750))
      (outline (path signal 100  7540 -3750  7540 3750))
      (outline (path signal 100  7540 3750  -2460 3750))
      (outline (path signal 120  7620 -2540  -2540 -2540))
      (outline (path signal 120  7620 -3810  7620 3810))
      (outline (path signal 120  7620 3810  -2540 3810))
      (outline (path signal 120  -2540 3810  -2540 -3810))
      (outline (path signal 120  -2540 -3810  7620 -3810))
      (outline (path signal 50  -2710 4000  7790 4000))
      (outline (path signal 50  -2710 4000  -2710 -4000))
      (outline (path signal 50  7790 -4000  7790 4000))
      (outline (path signal 50  7790 -4000  -2710 -4000))
      (pin Rect[A]Pad_3000x3000_um 1 0 0)
      (pin Round[A]Pad_3000_um 2 5080 0)
    )
    (image Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 120  1870 1310  1870 -1310))
      (outline (path signal 120  1870 -1310  8290 -1310))
      (outline (path signal 120  8290 -1310  8290 1310))
      (outline (path signal 120  8290 1310  1870 1310))
      (outline (path signal 120  980 0  1870 0))
      (outline (path signal 120  9180 0  8290 0))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 50  -1050 -1600  11250 -1600))
      (outline (path signal 50  11250 -1600  11250 1600))
      (outline (path signal 50  11250 1600  -1050 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
    )
    (image "Potentiometers:Potentiometer_Trimmer_Suntan_TSR-3386P_Horizontal"
      (outline (path signal 100  685 2540  607.914 2053.3  384.202 1614.24  35.762 1265.8
            -403.298 1042.09  -890 965  -1376.7 1042.09  -1815.76 1265.8
            -2164.2 1614.24  -2387.91 2053.3  -2465 2540  -2387.91 3026.7
            -2164.2 3465.76  -1815.76 3814.2  -1376.7 4037.91  -890 4115
            -403.298 4037.91  35.762 3814.2  384.202 3465.76  607.914 3026.7))
      (outline (path signal 100  684 2540  606.914 2053.3  383.202 1614.24  34.762 1265.8
            -404.298 1042.09  -891 965  -1377.7 1042.09  -1816.76 1265.8
            -2165.2 1614.24  -2388.91 2053.3  -2466 2540  -2388.91 3026.7
            -2165.2 3465.76  -1816.76 3814.2  -1377.7 4037.91  -891 4115
            -404.298 4037.91  34.762 3814.2  383.202 3465.76  606.914 3026.7))
      (outline (path signal 100  -4780 7455  -4780 -2375))
      (outline (path signal 100  -4780 -2375  4750 -2375))
      (outline (path signal 100  4750 -2375  4750 7455))
      (outline (path signal 100  4750 7455  -4780 7455))
      (outline (path signal 100  305 3542  -1893 1345))
      (outline (path signal 100  113 3734  -2085 1537))
      (outline (path signal 120  -4840 7515  4810 7515))
      (outline (path signal 120  -4840 -2435  4810 -2435))
      (outline (path signal 120  -4840 7515  -4840 -2435))
      (outline (path signal 120  4810 7515  4810 -2435))
      (outline (path signal 50  -5050 7750  -5050 -2650))
      (outline (path signal 50  -5050 -2650  5000 -2650))
      (outline (path signal 50  5000 -2650  5000 7750))
      (outline (path signal 50  5000 7750  -5050 7750))
      (pin Round[A]Pad_1440_um 3 0 5080)
      (pin Round[A]Pad_1440_um 2 2540 2540)
      (pin Round[A]Pad_1440_um 1 0 0)
    )
    (image "Housings_DIP:DIP-14_W7.62mm_Socket_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1270  -1270 -16510))
      (outline (path signal 100  -1270 -16510  8890 -16510))
      (outline (path signal 100  8890 -16510  8890 1270))
      (outline (path signal 100  8890 1270  -1270 1270))
      (outline (path signal 120  2810 1390  1440 1390))
      (outline (path signal 120  1440 1390  1440 -16630))
      (outline (path signal 120  1440 -16630  6180 -16630))
      (outline (path signal 120  6180 -16630  6180 1390))
      (outline (path signal 120  6180 1390  4810 1390))
      (outline (path signal 120  -1390 1390  -1390 -16630))
      (outline (path signal 120  -1390 -16630  9010 -16630))
      (outline (path signal 120  9010 -16630  9010 1390))
      (outline (path signal 120  9010 1390  -1390 1390))
      (outline (path signal 50  -1700 1700  -1700 -16900))
      (outline (path signal 50  -1700 -16900  9300 -16900))
      (outline (path signal 50  9300 -16900  9300 1700))
      (outline (path signal 50  9300 1700  -1700 1700))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
    )
    (padstack Round[A]Pad_1440_um
      (shape (circle F.Cu 1440))
      (shape (circle B.Cu 1440))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_3000_um
      (shape (circle F.Cu 3000))
      (shape (circle B.Cu 3000))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2200x2200_um
      (shape (path F.Cu 2200  0 0  0 0))
      (shape (path B.Cu 2200  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2200x2200_um
      (shape (rect F.Cu -1100 -1100 1100 1100))
      (shape (rect B.Cu -1100 -1100 1100 1100))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_3000x3000_um
      (shape (rect F.Cu -1500 -1500 1500 1500))
      (shape (rect B.Cu -1500 -1500 1500 1500))
      (attach off)
    )
    (padstack "Via[0-1]_600:500_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad1)"
      (pins C1-1 R2-2 U1-2)
    )
    (net GND
      (pins C1-2 C2-1 C3-1 D2-2 J2-2 R1-1 R7-1 RV1-3 U1-5)
    )
    (net /V+
      (pins C2-2 J1-3 U1-4)
    )
    (net "/V-"
      (pins C3-2 J1-2 U1-11)
    )
    (net "Net-(C4-Pad1)"
      (pins C4-1 R4-1 R5-2 U1-7)
    )
    (net "Net-(C4-Pad2)"
      (pins C4-2 R4-2 RV1-2 U1-6)
    )
    (net "Net-(D1-Pad1)"
      (pins D1-1 D2-1)
    )
    (net "Net-(D1-Pad2)"
      (pins D1-2 R2-1 R3-1 RV1-1 U1-1)
    )
    (net /Off_set
      (pins J1-1 R6-2)
    )
    (net /V_tri
      (pins J2-1 U1-13 U1-14)
    )
    (net "Net-(R1-Pad2)"
      (pins R1-2 R3-2 U1-3)
    )
    (net "Net-(R5-Pad1)"
      (pins R5-1 R6-1 U1-10)
    )
    (net "Net-(R7-Pad2)"
      (pins R7-2 R8-2 U1-9)
    )
    (net "Net-(R8-Pad1)"
      (pins R8-1 U1-8 U1-12)
    )
    (class kicad_default "" /Off_set /V+ "/V-" /V_tri GND "Net-(C1-Pad1)"
      "Net-(C4-Pad1)" "Net-(C4-Pad2)" "Net-(D1-Pad1)" "Net-(D1-Pad2)" "Net-(R1-Pad2)"
      "Net-(R5-Pad1)" "Net-(R7-Pad2)" "Net-(R8-Pad1)"
      (circuit
        (use_via Via[0-1]_600:500_um)
      )
      (rule
        (width 1000)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
