
AVRASM ver. 2.2.8  C:\My_Project\DS3231_AVR\DS3231_AVR\main.asm Sat May 24 18:03:52 2025

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; DS3231_AVR.asm
                                 ;
                                 ; Created: 5/20/2025 9:38:50 PM
                                 ; Author : KHANH
                                 ;Write thi bit 0
                                 ;Read thi bit 1
                                 .EQU LCD_DDR = DDRD 
                                 .EQU LCD_PORT = PORTD
                                 .EQU LCD_IN   = PIND
                                 .EQU RS = 3
                                 .EQU RW = 2
                                 .EQU EN = 4
                                 
                                 //--------------Dat gia tri thoi gian ban dau (BCD)----------------------
                                 .EQU HOURS = 0b00_10_0000  ;bit7=0, bit6=12-or-/24, bit5=/AM-or-PM-or-20hour, bit4=10hour, bit3->bit0=hours
                                 .EQU MINUTES = 0x00
                                 .EQU SECOND = 0x00
                                 
                                 //-------------Dat ngay thang nam ban dau (BCD)--------------------------
                                 .EQU DATE = 0x22
                                 .EQU YEAR = 0x24
                                 .EQU MONTH = 0x05
                                 
                                 .ORG 0x00
000000 c03f                      RJMP MAIN_LCD
                                 
                                 .ORG 0x0016
000016 c137                      RJMP TIMER1_COMPA_ISR
                                 
                                 //PCINT8 thuoc PCINT1 (PC0)
                                 .ORG 0x0008
000008 c19a                      RJMP PCINT1_ISR
                                 
                                 .ORG 0X40
                                 MAIN_LCD:
000040 e070                      	LDI R23,0x00
                                 	
000041 9a3b                      	SBI DDRC,3		;Buzzer off
000042 9843                      	CBI PORTC,3
                                 
000043 9a39                      	SBI DDRC,1		;LED PCINT Test
                                 	
000044 9838                      	CBI DDRC,0		;PCINT button
000045 9a40                      	SBI PORTC,0
                                 
000046 9a3a                      	SBI DDRC,2		;Timer LED Test
                                 				
000047 d077                      	RCALL LCD_INIT
000048 d0b1                      	RCALL I2C_INIT
000049 d16d                      	RCALL SET_TIME
00004a d17a                      	RCALL SET_DATE
00004b d0f3                      	RCALL DELAY_1S_CTC_INIT
00004c e002                      	LDI R16,(1<<OCIE1A)
00004d 9300 006f                 	STS TIMSK1,R16
                                 
00004f e002                      	LDI R16,(1<<PCIE1)
000050 9300 0068                 	STS PCICR,R16
000052 e001                      	LDI R16,(1<<PCINT8)
000053 9300 006c                 	STS PCMSK1,R16
                                 
000055 9478                      	SEI
                                 	
                                 HERE:
000056 cfff                      	RJMP HERE
                                 
                                 
                                 //-----------------------ChuongTrinhCon-------------------------------
                                 
                                 //-----------##@-ChuongTrinhCon_LCD-@##-----------------------
                                 PRINT_LINE1:
000057 e810                      	LDI		R17, 0x80
000058 d079                      	RCALL	WRITECOM
000059 e0f4                      	LDI     ZH, HIGH(LINE1<<1) 
00005a e0e0                      	LDI     ZL, LOW (LINE1<<1)
                                 PRINT_LINE1_LOOP:
00005b 9115                      	LPM		R17, Z+
00005c 3010                      	CPI		R17, 0
00005d f011                      	BREQ	EXIT_PRINT_LINE1	
00005e d087                      	RCALL	WRITECHAR
00005f cffb                      	RJMP PRINT_LINE1_LOOP
                                 EXIT_PRINT_LINE1:
000060 d0a3                      	RCALL I2C_START
000061 ed60                      	LDI R22,0xD0		;Chon Slave (0x68 + bit WRITE) 
000062 d0ad                      	RCALL I2C_WRITE
000063 e060                      	LDI R22,0x00		;Pointer toi 0x00
000064 d0ab                      	RCALL I2C_WRITE
000065 d0a6                      	RCALL I2C_STOP
                                 
000066 d09d                      	RCALL I2C_START
000067 ed61                      	LDI R22,0xD1		;Bat dau doc (0x68 + bit READ)
000068 d0a7                      	RCALL I2C_WRITE
                                 
                                 	
                                 
000069 d0b0                      	RCALL I2C_READ		//Read Second
00006a 2f86                      	MOV R24,R22
                                 	
00006b d0ae                      	RCALL I2C_READ		//Read Minutes
00006c 2f96                      	MOV R25,R22
                                 	 
00006d d0ac                      	RCALL I2C_READ
00006e 2fa6                      	MOV R26,R22			//Read Hours
00006f d0b4                      	RCALL I2C_NACK
000070 d09b                      	RCALL I2C_STOP
000071 d0ba                      	RCALL DELAY_2MS
                                 
                                 //----------------Hien_Thi_Thoi_Gian--------------------
                                 	//Hien Thi Gio
000072 2f6a                      	MOV R22,R26
000073 d15f                      	RCALL BCD_TO_ASCII
000074 2f13                      	MOV R17,R19
000075 d070                      	RCALL WRITECHAR
000076 2f12                      	MOV R17,R18
000077 d06e                      	RCALL WRITECHAR
                                 
                                 	//----------------------
000078 e31a                      	LDI R17,':'
000079 d06c                      	RCALL WRITECHAR
                                 	//----------------------
                                 
                                 	//Hien Thi Phut
00007a 2f69                      	MOV R22,R25
00007b d157                      	RCALL BCD_TO_ASCII
00007c 2f13                      	MOV R17,R19
00007d d068                      	RCALL WRITECHAR
00007e 2f12                      	MOV R17,R18
00007f d066                      	RCALL WRITECHAR
                                 
                                 	//-----------------------
000080 e31a                      	LDI R17,':'
000081 d064                      	RCALL WRITECHAR
                                 	//-----------------------
                                 
                                 	//Hien Thi Giay
000082 2f68                      	MOV R22,R24
000083 d14f                      	RCALL BCD_TO_ASCII
000084 2f13                      	MOV R17,R19
000085 d060                      	RCALL WRITECHAR
000086 2f12                      	MOV R17,R18
000087 d05e                      	RCALL WRITECHAR
                                 /*
                                 	//-----------------------
                                 	LDI R17,' '
                                 	RCALL WRITECHAR
                                 	//-----------------------
                                 	
                                 	ANDI R26,0x20
                                 	CPI R26,0x00
                                 	BREQ AM
                                 	LDI R17,'P'
                                 	RCALL WRITECHAR
                                 	LDI R17,'M'
                                 	RCALL WRITECHAR
                                 	RJMP EXIT
                                 AM:
                                 	LDI R17,'A'
                                 	RCALL WRITECHAR
                                 	LDI R17,'M'
                                 	RCALL WRITECHAR
                                 	RJMP EXIT
                                 	*/
000088 9508                      EXIT:	RET	
                                 
                                 PRINT_LINE2:
000089 ec10                      	LDI		R17, 0xC0
00008a d047                      	RCALL	WRITECOM
00008b e0f4                      	LDI     ZH, HIGH(LINE2<<1) 
00008c e0e6                      	LDI     ZL, LOW (LINE2<<1)
                                 PRINT_LINE2_LOOP:
00008d 9115                      	LPM		R17, Z+
00008e 3010                      	CPI		R17, 0
00008f f011                      	BREQ	EXIT_PRINT_LINE2	
000090 d055                      	RCALL	WRITECHAR
000091 cffb                      	RJMP PRINT_LINE2_LOOP
                                 EXIT_PRINT_LINE2:
000092 d071                      	RCALL I2C_START
000093 ed60                      	LDI R22,0xD0			;Chon Slave (0x68 + bit WRITE)
000094 d07b                      	RCALL I2C_WRITE
000095 e064                      	LDI R22,0x04			;Pointer toi 0x04
000096 d079                      	RCALL I2C_WRITE
000097 d074                      	RCALL I2C_STOP
                                 
000098 d06b                      	RCALL I2C_START
000099 ed61                      	LDI R22,0xD1			;Bat dau doc (0x68 + bit READ)
00009a d075                      	RCALL I2C_WRITE
                                 
00009b d07e                      	RCALL I2C_READ		//Read Day
00009c 2fb6                      	MOV R27,R22
                                 
00009d d07c                      	RCALL I2C_READ		//Read Month
00009e 2fc6                      	MOV R28,R22
                                 	 
00009f d07a                      	RCALL I2C_READ		//Read Year
0000a0 2fd6                      	MOV R29,R22
                                 
0000a1 d082                      	RCALL I2C_NACK
0000a2 d069                      	RCALL I2C_STOP
0000a3 d088                      	RCALL DELAY_2MS
                                 
                                 	//----------------Hien_Thi_Ngay_Thang_Nam--------------------
                                 	//Hien Thi Ngay
0000a4 2f6b                      	MOV R22,R27
0000a5 d12d                      	RCALL BCD_TO_ASCII
0000a6 2f13                      	MOV R17,R19
0000a7 d03e                      	RCALL WRITECHAR
0000a8 2f12                      	MOV R17,R18
0000a9 d03c                      	RCALL WRITECHAR
                                 
                                 	//----------------------
0000aa e21f                      	LDI R17,'/'
0000ab d03a                      	RCALL WRITECHAR
                                 	//----------------------
                                 
                                 	//Hien Thi Thang
0000ac 2f6c                      	MOV R22,R28
0000ad d125                      	RCALL BCD_TO_ASCII
0000ae 2f13                      	MOV R17,R19
0000af d036                      	RCALL WRITECHAR
0000b0 2f12                      	MOV R17,R18
0000b1 d034                      	RCALL WRITECHAR
                                 
                                 	//-----------------------
0000b2 e21f                      	LDI R17,'/'
0000b3 d032                      	RCALL WRITECHAR
                                 	//-----------------------
                                 
                                 	//Hien Thi Nam
0000b4 e312                      	LDI R17,'2'
0000b5 d030                      	RCALL WRITECHAR
0000b6 e310                      	LDI R17,'0'
0000b7 d02e                      	RCALL WRITECHAR
                                 
0000b8 2f6d                      	MOV R22,R29
0000b9 d119                      	RCALL BCD_TO_ASCII
0000ba 2f13                      	MOV R17,R19
0000bb d02a                      	RCALL WRITECHAR
0000bc 2f12                      	MOV R17,R18
0000bd d028                      	RCALL WRITECHAR
0000be 9508                      	RET	
                                 
                                 LCD_INIT:
0000bf ef0f                      	LDI R16,0xFF
0000c0 b904                      	OUT DDRB,R16
0000c1 ef0f                      	LDI R16, 0xFF
0000c2 b90a                      	OUT LCD_DDR, R16
                                 
0000c3 d068                      	RCALL DELAY_2MS
0000c4 d067                      	RCALL DELAY_2MS
0000c5 e012                      	LDI R17, 0x02
0000c6 d00b                      	RCALL WRITECOM
0000c7 e218                      	LDI R17, 0x28
0000c8 d009                      	RCALL WRITECOM
0000c9 e011                      	LDI R17, 0x01
0000ca d007                      	RCALL WRITECOM
0000cb e01c                      	LDI R17, 0x0C
0000cc d005                      	RCALL WRITECOM
0000cd e016                      	LDI R17, 0x06
0000ce d003                      	RCALL WRITECOM
0000cf e810                          LDI R17, 0x80
0000d0 d001                      	RCALL WRITECOM
0000d1 9508                      	RET
                                 
                                 WRITECOM:
                                 	;;Gui byte lenh ra cac chan data (D0->D7)
0000d2 2f01                      	MOV R16, R17
0000d3 7f00                      	ANDI R16, 0xF0		;lay 4 bit cao
0000d4 b90b                      	OUT LCD_PORT, R16
0000d5 982b                      	CBI PORTB, RS	;Chon che do ghi LENH
0000d6 982a                      	CBI PORTB, RW	;Chon che do GHI
0000d7 9a2c                      	SBI PORTB, EN
0000d8 0000                      	NOP
0000d9 982c                      	CBI PORTB, EN	;Cho Phep
0000da d051                      	RCALL DELAY_2MS
0000db 2f01                      	MOV R16, R17
0000dc 9502                      	SWAP R16
0000dd 7f00                      	ANDI R16, 0xF0		;lay 4 bit thap
0000de b90b                      	OUT LCD_PORT, R16
0000df 982b                      	CBI PORTB, RS
0000e0 982a                      	CBI PORTB, RW
0000e1 9a2c                      	SBI PORTB, EN
0000e2 0000                      	NOP
0000e3 982c                      	CBI PORTB, EN
0000e4 d047                      	RCALL DELAY_2MS
0000e5 9508                      	RET
                                 
                                 WRITECHAR:
                                 	;;Gui ma ASCII ra cac chan data (D0->D7)
0000e6 2f01                      	MOV R16, R17
0000e7 7f00                      	ANDI R16, 0xF0
0000e8 b90b                      	OUT LCD_PORT, R16
0000e9 9a2b                      	SBI PORTB, RS	;Chon che do ghi DATA
0000ea 982a                      	CBI PORTB, RW	;Chon che do GHI
0000eb 9a2c                      	SBI PORTB, EN	;Cho phep
0000ec 0000                      	NOP
0000ed 982c                      	CBI PORTB, EN
0000ee d03d                      	RCALL DELAY_2MS
                                 	
0000ef 2f01                      	MOV R16, R17
0000f0 9502                      	SWAP R16
0000f1 7f00                      	ANDI R16, 0xF0
0000f2 b90b                      	OUT LCD_PORT, R16
0000f3 9a2b                      	SBI PORTB, RS
0000f4 982a                      	CBI PORTB, RW
0000f5 9a2c                      	SBI PORTB, EN
0000f6 0000                      	NOP
0000f7 982c                      	CBI PORTB, EN
0000f8 d033                      	RCALL DELAY_2MS
0000f9 9508                      	RET
                                 
                                 
                                 
                                 
                                 //-----------##@-CauHinh_I2C-@##-----------------------
                                 //I2C_INIT:
                                 I2C_INIT:
0000fa e008                      	LDI R16,8				;fSCL = 100kHz
0000fb 9300 00b8                 	STS TWBR,R16	
0000fd e001                      	LDI R16,(1<<TWPS0)		;He so chia 4
0000fe 9300 00b9                 	STS TWSR,R16
000100 e004                      	LDI R16,(1<<TWEN)
000101 9300 00bc                 	STS TWCR,R16		;Enable TWI
000103 9508                      	RET
                                 
                                 //Chuong trinh con gui tin hieu START
                                 //I2C_START
                                 I2C_START:
000104 ea04                      	LDI R16,(1<<TWEN)|(1<<TWSTA)|(1<<TWINT)
000105 9300 00bc                 	STS TWCR,R16
                                 I2C_WAIT1:
000107 9100 00bc                 	LDS R16,TWCR		;Doc bit TWINT
000109 ff07                      	SBRS R16,TWINT		;Cho TWINT=1 thi truyen xong
00010a cffc                      	RJMP I2C_WAIT1
00010b 9508                      	RET 
                                 
                                 //Chuong trinh con gui tin hieu STOP
                                 I2C_STOP:
00010c e904                      	LDI R16,(1<<TWEN)|(1<<TWSTO)|(1<<TWINT)
00010d 9300 00bc                 	STS TWCR,R16
00010f 9508                      	RET
                                 
                                 //Chuong trinh con gui du lieu Master
                                 //Du lieu tu R22 gui di
                                 I2C_WRITE:
000110 9360 00bb                 	STS TWDR,R22
000112 ec04                      	LDI R16,(1<<TWEN)|(1<<TWINT)|(1<<TWEA)
000113 9300 00bc                 	STS TWCR,R16
                                 I2C_WAIT2:
000115 9100 00bc                 	LDS R16,TWCR		;Doc bit TWINT
000117 ff07                      	SBRS R16,TWINT		;Cho TWINT=1 thi truyen xong
000118 cffc                      	RJMP I2C_WAIT2
000119 9508                      	RET 
                                 
                                 //Chuong trinh con doc du lieu Master
                                 //Du lieu doc duoc luu vao R22
                                 I2C_READ:
00011a ec04                      	LDI R16,(1<<TWEN)|(1<<TWINT)|(1<<TWEA)
00011b 9300 00bc                 	STS TWCR,R16
                                 I2C_WAIT3:
00011d 9100 00bc                 	LDS R16,TWCR		;Doc bit TWINT
00011f ff07                      	SBRS R16,TWINT		;Cho TWINT=1 thi truyen xong
000120 cffc                      	RJMP I2C_WAIT3
000121 9160 00bb                 	LDS R22,TWDR
000123 9508                      	RET
                                 
                                 //Chuong trinh con MASTER tra tin hieu NACK
                                 I2C_NACK:
000124 e804                      	LDI R16,(1<<TWEN)|(1<<TWINT)
000125 9300 00bc                 	STS TWCR,R16
                                 I2C_WAIT4:
000127 9100 00bc                 	LDS R16,TWCR		;Doc bit TWINT
000129 ff07                      	SBRS R16,TWINT		;Cho TWINT=1 thi truyen xong
00012a cffc                      	RJMP I2C_WAIT4
00012b 9508                      	RET
                                 
                                 
                                 //-----------------------------##DELAYS#-------------------------------
                                 //Delay2ms_Timer
                                 //Mode CTC => WGM = 010
                                 //Prescale 128 => CS = 101
                                 DELAY_2MS:
00012c 930f                      	PUSH R16
00012d ef09                      	LDI R16,249
00012e 9300 00b3                 	STS OCR2A,R16
                                 
000130 e002                      	LDI R16,(1<<WGM21)
000131 9300 00b0                 	STS TCCR2A,R16
000133 e005                      	LDI R16,(1<<CS22)|(1<<CS20)
000134 9300 00b1                 	STS TCCR2B,R16
                                 
                                 	WAIT_T2:
000136 b307                      	IN R16,TIFR2
000137 ff01                      	SBRS R16,OCF2A
000138 cffd                      	RJMP WAIT_T2
000139 bb07                      	OUT TIFR2,R16
00013a e000                      	LDI R16,0x00
00013b 9300 00b1                 	STS TCCR2B,R16
00013d 910f                      	POP R16
00013e 9508                      	RET
                                 	
                                 //Delay 1s Timer1
                                 //Mode CTC
                                 //Prescale = 256
                                 DELAY_1S_CTC_INIT:
00013f 930f                      	PUSH R16
000140 ef04                      	LDI R16,HIGH(62499)
000141 9300 0089                 	STS OCR1AH,R16
000143 e203                      	LDI R16,LOW(62499)
000144 9300 0088                 	STS OCR1AL,R16
                                 
000146 e000                      	LDI R16,0x00
000147 9300 0080                 	STS TCCR1A,R16
000149 e00c                      	LDI R16,0x0C
00014a 9300 0081                 	STS TCCR1B,R16
00014c 910f                      	POP R16
00014d 9508                      	RET
                                 
                                 //-----------------------------CHUONG_CON_NGAT---------------------------------------------
                                 TIMER1_COMPA_ISR:
00014e 3071                      	CPI R23,0x01
00014f b70f                      	IN R16,SREG
000150 fd00                      	SBRC R16,0
000151 c04a                      	RJMP CLOCK
                                 
                                 PODOMORO:
000152 d099                      	RCALL PRINT_LINE3
000153 ec10                      	LDI R17,0xC0
000154 df7d                      	RCALL WRITECOM
                                 
                                 LOOP_T:
000155 d096                      	RCALL PRINT_LINE3
000156 ec10                      	LDI R17,0xC0
000157 df7a                      	RCALL WRITECOM
000158 9583                      	INC R24
000159 338c                      	CPI R24,60
00015a f498                      	BRSH CHANGE
                                 
00015b 2f29                      	MOV R18,R25					;Hien So Phut
00015c d085                      	RCALL BIN_TO_BCD
00015d 2f63                      	MOV R22,R19
00015e d074                      	RCALL BCD_TO_ASCII
00015f 2f13                      	MOV R17,R19
000160 df85                      	RCALL WRITECHAR
000161 2f12                      	MOV R17,R18
000162 df83                      	RCALL WRITECHAR
                                 
000163 e31a                      	LDI R17,':'
000164 df81                      	RCALL WRITECHAR
                                 
000165 2f28                      	MOV R18,R24					;Hien So Giay
000166 d07b                      	RCALL BIN_TO_BCD
000167 2f63                      	MOV R22,R19
000168 d06a                      	RCALL BCD_TO_ASCII
000169 2f13                      	MOV R17,R19
00016a df7b                      	RCALL WRITECHAR
00016b 2f12                      	MOV R17,R18
00016c df79                      	RCALL WRITECHAR
                                 
00016d c034                      	RJMP EXIT1
                                 
                                 
                                 CHANGE:
00016e 2788                      	CLR R24
00016f 9593                      	INC R25
000170 3392                      	CPI R25,50
000171 f099                      	BREQ STOP_T
                                 
000172 2f29                      	MOV R18,R25					;Hien So Phut
000173 d06e                      	RCALL BIN_TO_BCD
000174 2f63                      	MOV R22,R19
000175 d05d                      	RCALL BCD_TO_ASCII
000176 2f13                      	MOV R17,R19
000177 df6e                      	RCALL WRITECHAR
000178 2f12                      	MOV R17,R18
000179 df6c                      	RCALL WRITECHAR
                                 
00017a e31a                      	LDI R17,':'
00017b df6a                      	RCALL WRITECHAR
                                 
00017c 2f28                      	MOV R18,R24					;Hien So Giay
00017d d064                      	RCALL BIN_TO_BCD
00017e 2f63                      	MOV R22,R19
00017f d053                      	RCALL BCD_TO_ASCII
000180 2f13                      	MOV R17,R19
000181 df64                      	RCALL WRITECHAR
000182 2f12                      	MOV R17,R18
000183 df62                      	RCALL WRITECHAR
                                 
000184 c01d                      	RJMP EXIT1
                                 
                                 STOP_T:
000185 2f29                      	MOV R18,R25					;Hien So Phut
000186 d05b                      	RCALL BIN_TO_BCD
000187 2f63                      	MOV R22,R19
000188 d04a                      	RCALL BCD_TO_ASCII
000189 2f13                      	MOV R17,R19
00018a df5b                      	RCALL WRITECHAR
00018b 2f12                      	MOV R17,R18
00018c df59                      	RCALL WRITECHAR
                                 
00018d e31a                      	LDI R17,':'
00018e df57                      	RCALL WRITECHAR
                                 
00018f 2f28                      	MOV R18,R24					;Hien So Giay
000190 d051                      	RCALL BIN_TO_BCD
000191 2f63                      	MOV R22,R19
000192 d040                      	RCALL BCD_TO_ASCII
000193 2f13                      	MOV R17,R19
000194 df51                      	RCALL WRITECHAR
000195 2f12                      	MOV R17,R18
000196 df4f                      	RCALL WRITECHAR
                                 
000197 9a43                      	SBI PORTC,3
000198 e000                      	LDI R16,0x00
000199 9300 0081                 	STS TCCR1B,R16
00019b c006                      	RJMP EXIT1
                                 	
                                 CLOCK:
00019c deba                      	RCALL PRINT_LINE1
00019d deeb                      	RCALL PRINT_LINE2
00019e b158                      	IN R21,PORTC
00019f e044                      	LDI R20,0x04
0001a0 2754                      	EOR R21,R20
0001a1 b958                      	OUT PORTC,R21
                                 EXIT1:
0001a2 9518                      	RETI
                                 
                                 //Ngat PINCT8 !!
                                 PCINT1_ISR:
0001a3 930f                      	PUSH R16
0001a4 931f                      	PUSH R17
0001a5 b71f                      	IN R17,SREG
0001a6 931f                      	PUSH R17
                                 
0001a7 e382                      		LDI R24,50
0001a8 e391                      		LDI R25,49
                                 		//CLR R24
                                 		//CLR R25
0001a9 9843                      		CBI PORTC,3
0001aa df94                      		RCALL DELAY_1S_CTC_INIT
                                 
0001ab d04a                      		RCALL CLEAR_DISPLAY
0001ac b118                      		IN R17,PORTC
0001ad e002                      		LDI R16,0x02
0001ae 2710                      		EOR R17,R16
0001af b918                      		OUT PORTC,R17
                                 		
0001b0 e001                      		LDI R16,0x01
0001b1 2770                      		EOR R23,R16
                                 		
0001b2 911f                      		POP R17
0001b3 bf1f                      		OUT SREG,R17
0001b4 911f                      		POP R17
0001b5 910f                      		POP R16
0001b6 9518                      	RETI
                                 
                                 
                                 //-----------------------------------------------------------
                                 //Set gio phut giay
                                 SET_TIME:
0001b7 df4c                      	RCALL I2C_START
0001b8 ed60                      	LDI R22,0xD0		;Chon Slave (0x68 + bit WRITE) 
0001b9 df56                      	RCALL I2C_WRITE
0001ba e060                      	LDI R22,0x00
0001bb df54                      	RCALL I2C_WRITE
                                 
0001bc e060                      	LDI R22,SECOND		;Write Seconds	(BCD)
0001bd df52                      	RCALL I2C_WRITE
                                 
0001be e060                      	LDI R22,MINUTES		;Write Minutes	(BCD)
0001bf df50                      	RCALL I2C_WRITE
                                 
0001c0 e260                      	LDI R22,HOURS		;Write Hours (BCD)
0001c1 df4e                      	RCALL I2C_WRITE
0001c2 df49                      	RCALL I2C_STOP
0001c3 df68                      	RCALL DELAY_2MS
0001c4 9508                      	RET
                                 
                                 //Set ngay thang nam
                                 SET_DATE:
0001c5 df3e                      	RCALL I2C_START
0001c6 ed60                      	LDI R22,0xD0		;Chon Slave (0x68 + bit WRITE)
0001c7 df48                      	RCALL I2C_WRITE
0001c8 e064                      	LDI R22,0x04		;Pointer toi 0x04
0001c9 df46                      	RCALL I2C_WRITE
                                 
0001ca e262                      	LDI R22,DATE		;Write DATE	(BCD)
0001cb df44                      	RCALL I2C_WRITE
                                 
0001cc e065                      	LDI R22,MONTH		;Write MONTH (BCD)
0001cd df42                      	RCALL I2C_WRITE
                                 
0001ce e264                      	LDI R22,YEAR	;Write YEAR (BCD)
0001cf df40                      	RCALL I2C_WRITE
0001d0 df3b                      	RCALL I2C_STOP
0001d1 df5a                      	RCALL DELAY_2MS
0001d2 9508                      	RET
                                 
                                 //-------Chuyen doi BCD 2 chu so thanh 2 so ASCII--------------------
                                 //Lay du lieu tu R22
                                 //Byte Cao: R19
                                 //Byte Thap: R18
                                 BCD_TO_ASCII:
0001d3 930f                      	PUSH R16
0001d4 931f                      	PUSH R17
0001d5 e300                      	LDI R16,0x30
0001d6 2f16                      	MOV R17,R22
0001d7 701f                      	ANDI R17,0x0F
0001d8 2f21                      	MOV R18,R17
0001d9 2f16                      	MOV R17,R22
0001da 9512                      	SWAP R17
0001db 701f                      	ANDI R17,0x0F
0001dc 2f31                      	MOV R19,R17
                                 
0001dd 0f30                      	ADD R19,R16
0001de 0f20                      	ADD R18,R16
0001df 911f                      	POP R17
0001e0 910f                      	POP R16
0001e1 9508                      	RET
                                 
                                 //Doan code chuyen binary sang BCD2 digit
                                 //Input R18
                                 //Output: R19
                                 BIN_TO_BCD:
                                 	;Khoi tao hang chuc ve 0
0001e2 2733                      	CLR R19
                                 
                                 	Compare_Loop:
0001e3 302a                      		CPI R18,10
0001e4 f018                      		BRLO End_Compare	;Check xem R18 < 10 ?
                                 
0001e5 502a                      		SUBI R18,10			;Neu chua thi -10
0001e6 9533                      		INC R19
0001e7 cffb                      		RJMP Compare_Loop
                                 
                                 	End_Compare:
0001e8 9532                      		SWAP R19
0001e9 7f30                      		ANDI R19,0xF0
0001ea 0f32                      		ADD R19,R18
0001eb 9508                      		RET
                                 
                                 //----------------------------------------
                                 PRINT_LINE3:
0001ec e810                      	LDI		R17, 0x80
0001ed dee4                      	RCALL	WRITECOM
0001ee e0f4                      	LDI     ZH, HIGH(LINE3<<1) 
0001ef e0ec                      	LDI     ZL, LOW (LINE3<<1)
                                 PRINT_LINE3_LOOP:
0001f0 9115                      	LPM		R17, Z+
0001f1 3010                      	CPI		R17, 0
0001f2 f011                      	BREQ	EXIT_PRINT_LINE3	
0001f3 def2                      	RCALL	WRITECHAR
0001f4 cffb                      	RJMP PRINT_LINE3_LOOP
                                 EXIT_PRINT_LINE3:
0001f5 9508                      	RET
                                 
                                 //----------------------------------------
                                 CLEAR_DISPLAY:
0001f6 e011                      	LDI		R17, 0x01
0001f7 deda                      	RCALL	WRITECOM
0001f8 9508                      	RET
                                 
                                 .ORG 0X200
000200 4954
000201 454d
000202 007c                      LINE1:.DB "TIME|",0		;DIEN CHUOI CAN HIEN O DONG 1 "......."
000203 4144
000204 4554
000205 007c                      LINE2:.DB "DATE|",0			;DIEN CHUOI CAN HIEN O DONG 2 "......."
000206 4548
000207 4c4c
000208 204f
000209 4843
00020a 4e41
00020b 2120


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   3 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  86 r17:  73 r18:  23 r19:  25 r20:   2 
r21:   3 r22:  38 r23:   3 r24:   9 r25:   8 r26:   2 r27:   2 r28:   2 
r29:   2 r30:   3 r31:   3 
Registers used: 17 out of 35 (48.6%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   3 adiw  :   0 and   :   0 
andi  :   7 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   4 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   1 brlt  :   0 brmi  :   0 
brne  :   0 brpl  :   0 brsh  :   1 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :  13 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   2 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :   7 cpse  :   0 dec   :   0 eor   :   3 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   5 inc   :   3 jmp   :   0 
ld    :   0 ldd   :   0 ldi   :  72 lds   :   5 lpm   :   3 lsl   :   0 
lsr   :   0 mov   :  56 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   4 or    :   0 ori   :   0 out   :  10 pop   :   7 
push  :   7 rcall : 123 ret   :  19 reti  :   2 rjmp  :  17 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  11 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   1 sbrs  :   5 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :  21 
sub   :   0 subi  :   1 swap  :   4 tst   :   0 wdr   :   0 
Instructions used: 30 out of 113 (26.5%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00041a    888     26    914   32768   2.8%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
