
meadowphysics.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .init         0000001a  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .text         0000524c  80002020  80002020  00002420  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .exception    00000200  80007400  80007400  00007800  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .fini         00000018  80007600  80007600  00007a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .rodata       00000344  80007618  80007618  00007a18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .lalign       00000004  8000795c  8000795c  00007d5c  2**0
                  ALLOC
  8 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  9 .ctors        00000008  00000008  80007960  00008008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .dtors        00000008  00000010  80007968  00008010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .jcr          00000004  00000018  80007970  00008018  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .got          00000000  0000001c  80007974  0000801c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 13 .data         00000528  0000001c  80007974  0000801c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 14 .bss          000007fc  00000564  00000564  00000000  2**2
                  ALLOC
 15 .heap         000062a0  00000d60  00000d60  00000000  2**0
                  ALLOC
 16 .comment      00000028  00000000  00000000  00008544  2**0
                  CONTENTS, READONLY
 17 .debug_aranges 00000ff8  00000000  00000000  0000856c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_pubnames 000022e3  00000000  00000000  00009564  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_info   00027b38  00000000  00000000  0000b847  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 00004c71  00000000  00000000  0003337f  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_line   00011e13  00000000  00000000  00037ff0  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_frame  00002b74  00000000  00000000  00049e04  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_str    000089c9  00000000  00000000  0004c978  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_loc    00006c28  00000000  00000000  00055341  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_macinfo 010f79af  00000000  00000000  0005bf69  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .stack        00001000  00007000  00007000  00000000  2**0
                  ALLOC
 27 .flash_nvram  00000202  80030000  80007e9c  00008800  2**0
                  ALLOC
 28 .debug_ranges 000016a0  00000000  00000000  01153918  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:
80002000:	fe cf ff e0 	sub	pc,pc,-32

Disassembly of section .init:

80002004 <_init>:
80002004:	eb cd 40 40 	pushm	r6,lr
80002008:	48 26       	lddpc	r6,80002010 <_init+0xc>
8000200a:	1e 26       	rsub	r6,pc
8000200c:	c0 48       	rjmp	80002014 <_init+0x10>
8000200e:	d7 03       	nop
80002010:	80 00       	ld.sh	r0,r0[0x0]
80002012:	1f ee       	ld.ub	lr,pc[0x6]
80002014:	c5 4c       	rcall	800020bc <frame_dummy>
80002016:	e0 a0 29 21 	rcall	80007258 <__do_global_ctors_aux>
8000201a:	e3 cd 80 40 	ldm	sp++,r6,pc

Disassembly of section .text:

80002020 <_stext>:
80002020:	30 07       	mov	r7,0
80002022:	e0 6a 80 00 	mov	r10,32768
80002026:	5b fa       	cp.w	r10,-1
80002028:	f4 0d 17 10 	movne	sp,r10
8000202c:	fe cb a6 cc 	sub	r11,pc,-22836
80002030:	30 8c       	mov	r12,8
80002032:	18 3b       	cp.w	r11,r12
80002034:	c0 70       	breq	80002042 <_stext+0x22>
80002036:	e0 6a 05 48 	mov	r10,1352
8000203a:	b7 09       	ld.d	r8,r11++
8000203c:	b9 28       	st.d	r12++,r8
8000203e:	14 3c       	cp.w	r12,r10
80002040:	cf d5       	brlt	8000203a <_stext+0x1a>
80002042:	e0 6a 0d 60 	mov	r10,3424
80002046:	e0 6c 05 48 	mov	r12,1352
8000204a:	30 08       	mov	r8,0
8000204c:	30 09       	mov	r9,0
8000204e:	b9 28       	st.d	r12++,r8
80002050:	14 3c       	cp.w	r12,r10
80002052:	cf e5       	brlt	8000204e <_stext+0x2e>
80002054:	e0 a0 27 15 	rcall	80006e7e <_init_startup>
80002058:	fe cc aa 58 	sub	r12,pc,-21928
8000205c:	e0 a0 24 0c 	rcall	80006874 <atexit>
80002060:	cd 2f       	rcall	80002004 <_init>
80002062:	1a 9c       	mov	r12,sp
80002064:	30 0b       	mov	r11,0
80002066:	e0 a0 27 0d 	rcall	80006e80 <_init_argv>
8000206a:	5b fc       	cp.w	r12,-1
8000206c:	f9 bc 00 00 	moveq	r12,0
80002070:	f9 ba 00 00 	moveq	r10,0
80002074:	14 1d       	sub	sp,r10
80002076:	e0 a0 05 71 	rcall	80002b58 <main>
8000207a:	e0 a0 24 05 	rcall	80006884 <exit>
8000207e:	d7 03       	nop

80002080 <__do_global_dtors_aux>:
80002080:	d4 21       	pushm	r4-r7,lr
80002082:	e0 68 05 64 	mov	r8,1380
80002086:	11 89       	ld.ub	r9,r8[0x0]
80002088:	30 08       	mov	r8,0
8000208a:	f0 09 18 00 	cp.b	r9,r8
8000208e:	c1 61       	brne	800020ba <__do_global_dtors_aux+0x3a>
80002090:	31 08       	mov	r8,16
80002092:	31 46       	mov	r6,20
80002094:	10 95       	mov	r5,r8
80002096:	10 16       	sub	r6,r8
80002098:	e0 67 05 68 	mov	r7,1384
8000209c:	a3 46       	asr	r6,0x2
8000209e:	20 16       	sub	r6,1
800020a0:	c0 68       	rjmp	800020ac <__do_global_dtors_aux+0x2c>
800020a2:	2f f8       	sub	r8,-1
800020a4:	8f 08       	st.w	r7[0x0],r8
800020a6:	ea 08 03 28 	ld.w	r8,r5[r8<<0x2]
800020aa:	5d 18       	icall	r8
800020ac:	6e 08       	ld.w	r8,r7[0x0]
800020ae:	0c 38       	cp.w	r8,r6
800020b0:	cf 93       	brcs	800020a2 <__do_global_dtors_aux+0x22>
800020b2:	30 19       	mov	r9,1
800020b4:	e0 68 05 64 	mov	r8,1380
800020b8:	b0 89       	st.b	r8[0x0],r9
800020ba:	d8 22       	popm	r4-r7,pc

800020bc <frame_dummy>:
800020bc:	d4 01       	pushm	lr
800020be:	31 8c       	mov	r12,24
800020c0:	78 08       	ld.w	r8,r12[0x0]
800020c2:	58 08       	cp.w	r8,0
800020c4:	c0 50       	breq	800020ce <frame_dummy+0x12>
800020c6:	48 38       	lddpc	r8,800020d0 <frame_dummy+0x14>
800020c8:	58 08       	cp.w	r8,0
800020ca:	c0 20       	breq	800020ce <frame_dummy+0x12>
800020cc:	5d 18       	icall	r8
800020ce:	d8 02       	popm	pc
800020d0:	00 00       	add	r0,r0
	...

800020d4 <handler_None>:

// check the event queue
static void check_events(void);

// handler protos
static void handler_None(s32 data) { ;; }
800020d4:	5e fc       	retal	r12
800020d6:	d7 03       	nop

800020d8 <clockTimer_callback>:
static softTimer_t monomePollTimer = { .next = NULL, .prev = NULL };
static softTimer_t monomeRefreshTimer  = { .next = NULL, .prev = NULL };



static void clockTimer_callback(void* o) {  
800020d8:	d4 01       	pushm	lr
	if(clock_external == 0) {
800020da:	e0 68 0b 70 	mov	r8,2928
800020de:	11 89       	ld.ub	r9,r8[0x0]
800020e0:	58 09       	cp.w	r9,0
		// print_dbg("\r\ntimer.");

		clock_phase++;
800020e2:	c1 21       	brne	80002106 <clockTimer_callback+0x2e>
800020e4:	e0 68 0a e4 	mov	r8,2788
800020e8:	11 8a       	ld.ub	r10,r8[0x0]
		if(clock_phase>1) clock_phase=0;
800020ea:	2f fa       	sub	r10,-1
800020ec:	b0 8a       	st.b	r8[0x0],r10
800020ee:	30 1b       	mov	r11,1
800020f0:	f6 0a 18 00 	cp.b	r10,r11
800020f4:	e0 88 00 03 	brls	800020fa <clockTimer_callback+0x22>
		(*clock_pulse)(clock_phase);
800020f8:	b0 89       	st.b	r8[0x0],r9
800020fa:	e0 69 0a e4 	mov	r9,2788
800020fe:	31 c8       	mov	r8,28
80002100:	13 8c       	ld.ub	r12,r9[0x0]
80002102:	70 08       	ld.w	r8,r8[0x0]
80002104:	5d 18       	icall	r8
80002106:	d8 02       	popm	pc

80002108 <handler_MonomePoll>:
80002108:	d4 01       	pushm	lr
8000210a:	33 08       	mov	r8,48
8000210c:	70 08       	ld.w	r8,r8[0x0]
8000210e:	5d 18       	icall	r8
	// monome_set_quadrant_flag(0);
	// monome_set_quadrant_flag(1);
	timers_set_monome();
}

static void handler_MonomePoll(s32 data) { monome_read_serial(); }
80002110:	d8 02       	popm	pc
80002112:	d7 03       	nop

80002114 <handler_Front>:
80002114:	d4 21       	pushm	r4-r7,lr
80002116:	18 97       	mov	r7,r12
	}
}


static void handler_Front(s32 data) {
	print_dbg("\r\n FRONT HOLD");
80002118:	fe cc aa f8 	sub	r12,pc,-21768
8000211c:	e0 a0 1e ba 	rcall	80005e90 <print_dbg>

	if(data == 0) {
80002120:	e0 68 0a e5 	mov	r8,2789
		front_timer = 15;
80002124:	58 07       	cp.w	r7,0
80002126:	c0 d1       	brne	80002140 <handler_Front+0x2c>
		if(preset_mode) preset_mode = 0;
80002128:	30 f9       	mov	r9,15
8000212a:	b0 89       	st.b	r8[0x0],r9
8000212c:	e0 68 0a e2 	mov	r8,2786
80002130:	11 8a       	ld.ub	r10,r8[0x0]
80002132:	ee 0a 18 00 	cp.b	r10,r7
		else preset_mode = 1;
80002136:	c0 30       	breq	8000213c <handler_Front+0x28>
80002138:	b0 87       	st.b	r8[0x0],r7
	}
	else {
		front_timer = 0;
8000213a:	c0 58       	rjmp	80002144 <handler_Front+0x30>
8000213c:	30 19       	mov	r9,1
	}

	monomeFrameDirty++;
8000213e:	c0 28       	rjmp	80002142 <handler_Front+0x2e>
80002140:	30 09       	mov	r9,0
80002142:	b0 89       	st.b	r8[0x0],r9
80002144:	e0 68 07 48 	mov	r8,1864
}
80002148:	11 89       	ld.ub	r9,r8[0x0]
8000214a:	2f f9       	sub	r9,-1
8000214c:	b0 89       	st.b	r8[0x0],r9
8000214e:	d8 22       	popm	r4-r7,pc

80002150 <flash_read>:
80002150:	d4 21       	pushm	r4-r7,lr
80002152:	fe cc ab 22 	sub	r12,pc,-21726
80002156:	e0 a0 1e 9d 	rcall	80005e90 <print_dbg>
8000215a:	e0 67 0a e0 	mov	r7,2784

void flash_read(void) {
	u8 i1;

	print_dbg("\r\n read preset ");
	print_dbg_ulong(preset_select);
8000215e:	0f 8c       	ld.ub	r12,r7[0x0]
80002160:	e0 a0 1e 92 	rcall	80005e84 <print_dbg_ulong>
80002164:	0f 88       	ld.ub	r8,r7[0x0]
80002166:	49 6a       	lddpc	r10,800021bc <flash_read+0x6c>
80002168:	f0 09 15 03 	lsl	r9,r8,0x3
8000216c:	10 19       	sub	r9,r8
8000216e:	e0 68 0a fa 	mov	r8,2810
	flashc_memcpy((void *)&flashy.m[preset_select], &m, sizeof(m), true);
	flashc_memcpy((void *)&flashy.glyph[preset_select], &glyph, sizeof(glyph), true);
	flashc_memset8((void*)&(flashy.preset_select), preset_select, 1, true);
}

void flash_read(void) {
80002172:	f4 09 00 39 	add	r9,r10,r9<<0x3
	// 	w.wp[i1].cv_mode[0] = flashy.w[preset_select].wp[i1].cv_mode[0];
	// 	w.wp[i1].cv_mode[1] = flashy.w[preset_select].wp[i1].cv_mode[1];
	// }

	for(i1=0;i1<8;i1++) {
		m.positions[i1] = flashy.m[preset_select].positions[i1];
80002176:	f0 ca ff f8 	sub	r10,r8,-8
		m.points[i1] = flashy.m[preset_select].points[i1];
8000217a:	2b e9       	sub	r9,-66
8000217c:	13 8b       	ld.ub	r11,r9[0x0]
8000217e:	b0 8b       	st.b	r8[0x0],r11
80002180:	f3 3b 00 08 	ld.ub	r11,r9[8]
		m.points_save[i1] = flashy.m[preset_select].points_save[i1];
80002184:	f1 6b 00 08 	st.b	r8[8],r11
80002188:	f3 3b 00 10 	ld.ub	r11,r9[16]
		m.triggers[i1] = flashy.m[preset_select].triggers[i1];
8000218c:	f1 6b 00 10 	st.b	r8[16],r11
80002190:	f3 3b 00 18 	ld.ub	r11,r9[24]
		m.trig_dests[i1] = flashy.m[preset_select].trig_dests[i1];
80002194:	f1 6b 00 18 	st.b	r8[24],r11
80002198:	f3 3b 00 20 	ld.ub	r11,r9[32]
		m.rules[i1] = flashy.m[preset_select].rules[i1];
8000219c:	f1 6b 00 20 	st.b	r8[32],r11
800021a0:	f3 3b 00 28 	ld.ub	r11,r9[40]
		m.rule_dests[i1] = flashy.m[preset_select].rule_dests[i1];
800021a4:	f1 6b 00 28 	st.b	r8[40],r11
800021a8:	f3 3b 00 30 	ld.ub	r11,r9[48]
800021ac:	f1 6b 00 30 	st.b	r8[48],r11
	// 	w.wp[i1].step_mode = flashy.w[preset_select].wp[i1].step_mode;
	// 	w.wp[i1].cv_mode[0] = flashy.w[preset_select].wp[i1].cv_mode[0];
	// 	w.wp[i1].cv_mode[1] = flashy.w[preset_select].wp[i1].cv_mode[1];
	// }

	for(i1=0;i1<8;i1++) {
800021b0:	2f f9       	sub	r9,-1
		m.triggers[i1] = flashy.m[preset_select].triggers[i1];
		m.trig_dests[i1] = flashy.m[preset_select].trig_dests[i1];
		m.rules[i1] = flashy.m[preset_select].rules[i1];
		m.rule_dests[i1] = flashy.m[preset_select].rule_dests[i1];
	}
}
800021b2:	2f f8       	sub	r8,-1
800021b4:	14 38       	cp.w	r8,r10
800021b6:	ce 31       	brne	8000217c <flash_read+0x2c>
800021b8:	d8 22       	popm	r4-r7,pc
800021ba:	d7 03       	nop
800021bc:	80 03       	ld.sh	r3,r0[0x0]
	...

800021c0 <handler_ClockNormal>:
800021c0:	d4 01       	pushm	lr
800021c2:	32 9c       	mov	r12,41
800021c4:	e0 a0 11 c1 	rcall	80004546 <gpio_get_pin_value>
800021c8:	e0 68 0b 70 	mov	r8,2928
		}
	}
}

static void handler_ClockNormal(s32 data) {
	clock_external = !gpio_get_pin_value(B09); 
800021cc:	ec 1c 00 01 	eorl	r12,0x1
}
800021d0:	b0 8c       	st.b	r8[0x0],r12
800021d2:	d8 02       	popm	pc

800021d4 <timers_set_monome>:
800021d4:	d4 01       	pushm	lr
800021d6:	30 09       	mov	r9,0
800021d8:	fe ca f4 70 	sub	r10,pc,-2960
}

// monome: start polling
void timers_set_monome(void) {
	// print_dbg("\r\n setting monome timers");
	timer_add(&monomePollTimer, 20, &monome_poll_timer_callback, NULL );
800021dc:	31 4b       	mov	r11,20
800021de:	e0 6c 05 74 	mov	r12,1396
	timer_add(&monomeRefreshTimer, 30, &monome_refresh_timer_callback, NULL );
800021e2:	e0 a0 0d 1f 	rcall	80003c20 <timer_add>
800021e6:	30 09       	mov	r9,0
800021e8:	fe ca f9 ac 	sub	r10,pc,-1620
800021ec:	31 eb       	mov	r11,30
}
800021ee:	e0 6c 06 08 	mov	r12,1544
800021f2:	e0 a0 0d 17 	rcall	80003c20 <timer_add>
800021f6:	d8 02       	popm	pc

800021f8 <handler_MonomeGridKey>:
800021f8:	d4 21       	pushm	r4-r7,lr
800021fa:	20 1d       	sub	sp,4
800021fc:	fa c9 ff ff 	sub	r9,sp,-1
80002200:	fa ca ff fe 	sub	r10,sp,-2
////////////////////////////////////////////////////////////////////////////////
// application grid code

static void handler_MonomeGridKey(s32 data) { 
	u8 x, y, z, index, i1, found;
	monome_grid_key_parse_event_data(data, &x, &y, &z);
80002204:	fa cb ff fd 	sub	r11,sp,-3
80002208:	e0 a0 08 08 	rcall	80003218 <monome_grid_key_parse_event_data>
	// print_dbg_hex(y); 
	// print_dbg("; z: 0x"); 
	// print_dbg_hex(z);

	//// TRACK LONG PRESSES
	index = y*16 + x;
8000220c:	1b a9       	ld.ub	r9,sp[0x2]
8000220e:	1b b7       	ld.ub	r7,sp[0x3]
80002210:	f2 0a 15 04 	lsl	r10,r9,0x4
80002214:	e0 6b 05 f2 	mov	r11,1522
80002218:	0e 0a       	add	r10,r7
8000221a:	e0 68 09 b8 	mov	r8,2488
	if(z) {
8000221e:	5c 5a       	castu.b	r10
80002220:	30 0c       	mov	r12,0
80002222:	1b 96       	ld.ub	r6,sp[0x1]
80002224:	f8 06 18 00 	cp.b	r6,r12
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
// application grid code

static void handler_MonomeGridKey(s32 data) { 
80002228:	c0 61       	brne	80002234 <handler_MonomeGridKey+0x3c>
8000222a:	17 8c       	ld.ub	r12,r11[0x0]
8000222c:	30 0b       	mov	r11,0
8000222e:	f0 0c 00 06 	add	r6,r8,r12
	// print_dbg_hex(z);

	//// TRACK LONG PRESSES
	index = y*16 + x;
	if(z) {
		held_keys[key_count] = index;
80002232:	c1 78       	rjmp	80002260 <handler_MonomeGridKey+0x68>
80002234:	17 89       	ld.ub	r9,r11[0x0]
		key_count++;
80002236:	f0 09 0b 0a 	st.b	r8[r9],r10
8000223a:	2f f9       	sub	r9,-1
		key_times[index] = 10;		//// THRESHOLD key hold time
8000223c:	e0 68 09 d8 	mov	r8,2520
80002240:	b6 89       	st.b	r11[0x0],r9
80002242:	30 a9       	mov	r9,10
	} else {
		found = 0; // "found"
		for(i1 = 0; i1<key_count; i1++) {
			if(held_keys[i1] == index) 
80002244:	f0 0a 0b 09 	st.b	r8[r10],r9
80002248:	c3 e8       	rjmp	800022c4 <handler_MonomeGridKey+0xcc>
8000224a:	11 8e       	ld.ub	lr,r8[0x0]
				found++;
8000224c:	f4 0e 18 00 	cp.b	lr,r10
			if(found) 
80002250:	c0 31       	brne	80002256 <handler_MonomeGridKey+0x5e>
80002252:	2f fb       	sub	r11,-1
				held_keys[i1] = held_keys[i1+1];
80002254:	5c 5b       	castu.b	r11
80002256:	58 0b       	cp.w	r11,0
80002258:	c0 30       	breq	8000225e <handler_MonomeGridKey+0x66>
		held_keys[key_count] = index;
		key_count++;
		key_times[index] = 10;		//// THRESHOLD key hold time
	} else {
		found = 0; // "found"
		for(i1 = 0; i1<key_count; i1++) {
8000225a:	11 9e       	ld.ub	lr,r8[0x1]
8000225c:	b0 8e       	st.b	r8[0x0],lr
			if(held_keys[i1] == index) 
				found++;
			if(found) 
				held_keys[i1] = held_keys[i1+1];
		}
		key_count--;
8000225e:	2f f8       	sub	r8,-1
80002260:	0c 38       	cp.w	r8,r6
80002262:	cf 41       	brne	8000224a <handler_MonomeGridKey+0x52>

		// FAST PRESS
		if(key_times[index] > 0) {
80002264:	e0 68 05 f2 	mov	r8,1522
80002268:	20 1c       	sub	r12,1
8000226a:	b0 8c       	st.b	r8[0x0],r12
8000226c:	e0 68 09 d8 	mov	r8,2520
80002270:	f0 0a 07 0a 	ld.ub	r10,r8[r10]
			if(preset_mode == 1) {
80002274:	30 08       	mov	r8,0
80002276:	f0 0a 18 00 	cp.b	r10,r8
8000227a:	c2 50       	breq	800022c4 <handler_MonomeGridKey+0xcc>
8000227c:	e0 66 0a e2 	mov	r6,2786
				if(x == 0 && y != preset_select) {
80002280:	30 18       	mov	r8,1
80002282:	0d 8a       	ld.ub	r10,r6[0x0]
80002284:	f0 0a 18 00 	cp.b	r10,r8
80002288:	c1 e1       	brne	800022c4 <handler_MonomeGridKey+0xcc>
8000228a:	58 07       	cp.w	r7,0
					preset_select = y;
8000228c:	c1 71       	brne	800022ba <handler_MonomeGridKey+0xc2>
8000228e:	e0 68 0a e0 	mov	r8,2784
80002292:	11 8a       	ld.ub	r10,r8[0x0]
80002294:	f2 0a 18 00 	cp.b	r10,r9
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
// application grid code

static void handler_MonomeGridKey(s32 data) { 
80002298:	c0 f0       	breq	800022b6 <handler_MonomeGridKey+0xbe>
8000229a:	b0 89       	st.b	r8[0x0],r9
		if(key_times[index] > 0) {
			if(preset_mode == 1) {
				if(x == 0 && y != preset_select) {
					preset_select = y;
					for(i1=0;i1<8;i1++)
						glyph[i1] = flashy.glyph[preset_select][i1];
8000229c:	4a c8       	lddpc	r8,8000234c <handler_MonomeGridKey+0x154>
8000229e:	f0 09 00 39 	add	r9,r8,r9<<0x3
		// FAST PRESS
		if(key_times[index] > 0) {
			if(preset_mode == 1) {
				if(x == 0 && y != preset_select) {
					preset_select = y;
					for(i1=0;i1<8;i1++)
800022a2:	e0 68 0a f0 	mov	r8,2800
						glyph[i1] = flashy.glyph[preset_select][i1];
				}
 				else if(x==0 && y == preset_select) {
					flash_read();
800022a6:	2f e9       	sub	r9,-2
800022a8:	f0 ca ff f8 	sub	r10,r8,-8

					preset_mode = 0;
				}

				monomeFrameDirty++;	
800022ac:	13 3b       	ld.ub	r11,r9++
800022ae:	10 cb       	st.b	r8++,r11
800022b0:	14 38       	cp.w	r8,r10
800022b2:	cf d1       	brne	800022ac <handler_MonomeGridKey+0xb4>
			// print_dbg_ulong(key_times[index]);
		}
	}

	// PRESET SCREEN
	if(preset_mode) {
800022b4:	c0 38       	rjmp	800022ba <handler_MonomeGridKey+0xc2>
800022b6:	c4 df       	rcall	80002150 <flash_read>
800022b8:	ac 87       	st.b	r6[0x0],r7
800022ba:	e0 68 07 48 	mov	r8,1864
800022be:	11 89       	ld.ub	r9,r8[0x0]
		// glyph magic
		if(z && x>7) {
800022c0:	2f f9       	sub	r9,-1
800022c2:	b0 89       	st.b	r8[0x0],r9
800022c4:	e0 68 0a e2 	mov	r8,2786
800022c8:	11 86       	ld.ub	r6,r8[0x0]
800022ca:	30 08       	mov	r8,0
800022cc:	f0 06 18 00 	cp.b	r6,r8
800022d0:	c1 a0       	breq	80002304 <handler_MonomeGridKey+0x10c>
800022d2:	1b 99       	ld.ub	r9,sp[0x1]
800022d4:	f0 09 18 00 	cp.b	r9,r8
			glyph[y] ^= 1<<(x-8);
800022d8:	e0 80 00 e0 	breq	80002498 <handler_MonomeGridKey+0x2a0>
800022dc:	1b b8       	ld.ub	r8,sp[0x3]
800022de:	30 79       	mov	r9,7
800022e0:	f2 08 18 00 	cp.b	r8,r9
800022e4:	e0 88 00 da 	brls	80002498 <handler_MonomeGridKey+0x2a0>
800022e8:	30 1b       	mov	r11,1
800022ea:	f0 ca 00 08 	sub	r10,r8,8
800022ee:	e0 69 0a f0 	mov	r9,2800
		monomeFrameDirty++;	
	}
	// NOT PRESET
	else {

		prev_mode = mode;
800022f2:	1b a8       	ld.ub	r8,sp[0x2]
800022f4:	f6 0a 09 4a 	lsl	r10,r11,r10
800022f8:	f2 08 07 0b 	ld.ub	r11,r9[r8]

		// mode check
		if(x == 0) {
800022fc:	16 5a       	eor	r10,r11
800022fe:	f2 08 0b 0a 	st.b	r9[r8],r10
			kcount += (z<<1)-1;
80002302:	cc b8       	rjmp	80002498 <handler_MonomeGridKey+0x2a0>
80002304:	e0 69 05 f1 	mov	r9,1521
80002308:	e0 6a 06 04 	mov	r10,1540

			if(kcount < 0)
				kcount = 0;
8000230c:	15 88       	ld.ub	r8,r10[0x0]
8000230e:	b2 88       	st.b	r9[0x0],r8
80002310:	10 97       	mov	r7,r8
80002312:	1b b9       	ld.ub	r9,sp[0x3]
80002314:	58 09       	cp.w	r9,0
80002316:	c3 61       	brne	80002382 <handler_MonomeGridKey+0x18a>
80002318:	e0 6b 05 f0 	mov	r11,1520

			// print_dbg("\r\nkey count: ");
			// print_dbg_ulong(kcount);

			if(kcount == 1 && z == 1)
8000231c:	1b 99       	ld.ub	r9,sp[0x1]
8000231e:	17 87       	ld.ub	r7,r11[0x0]
80002320:	ee 09 00 17 	add	r7,r7,r9<<0x1
80002324:	20 17       	sub	r7,1
80002326:	ec 07 18 00 	cp.b	r7,r6
8000232a:	ee 0c 17 40 	movge	r12,r7
				mode = 1; 
8000232e:	ec 0c 17 50 	movlt	r12,r6
80002332:	b6 8c       	st.b	r11[0x0],r12
80002334:	5c 5c       	castu.b	r12
80002336:	30 1b       	mov	r11,1
80002338:	f6 0c 18 00 	cp.b	r12,r11
8000233c:	c0 a1       	brne	80002350 <handler_MonomeGridKey+0x158>
8000233e:	f6 09 18 00 	cp.b	r9,r11
80002342:	e0 81 00 a5 	brne	8000248c <handler_MonomeGridKey+0x294>
80002346:	b4 89       	st.b	r10[0x0],r9
80002348:	c0 c8       	rjmp	80002360 <handler_MonomeGridKey+0x168>
8000234a:	d7 03       	nop
8000234c:	80 03       	ld.sh	r3,r0[0x0]
8000234e:	00 00       	add	r0,r0
80002350:	58 0c       	cp.w	r12,0
80002352:	c0 21       	brne	80002356 <handler_MonomeGridKey+0x15e>
80002354:	b4 8c       	st.b	r10[0x0],r12
80002356:	30 1a       	mov	r10,1
80002358:	f4 09 18 00 	cp.b	r9,r10
8000235c:	e0 81 00 98 	brne	8000248c <handler_MonomeGridKey+0x294>
80002360:	e0 69 06 04 	mov	r9,1540
			else if(kcount == 0)
80002364:	13 8a       	ld.ub	r10,r9[0x0]
80002366:	30 19       	mov	r9,1
				mode = 0;
80002368:	f2 0a 18 00 	cp.b	r10,r9

			if(z == 1 && mode == 1) {
8000236c:	e0 81 00 90 	brne	8000248c <handler_MonomeGridKey+0x294>
80002370:	e0 69 07 48 	mov	r9,1864
80002374:	13 8a       	ld.ub	r10,r9[0x0]
80002376:	2f fa       	sub	r10,-1
80002378:	b2 8a       	st.b	r9[0x0],r10
8000237a:	1b aa       	ld.ub	r10,sp[0x2]
8000237c:	e0 69 0a d9 	mov	r9,2777
80002380:	c3 08       	rjmp	800023e0 <handler_MonomeGridKey+0x1e8>
				edit_row = y;
				monomeFrameDirty++;
80002382:	30 1b       	mov	r11,1
80002384:	f6 09 18 00 	cp.b	r9,r11
80002388:	c1 61       	brne	800023b4 <handler_MonomeGridKey+0x1bc>
				mode = 1; 
			else if(kcount == 0)
				mode = 0;

			if(z == 1 && mode == 1) {
				edit_row = y;
8000238a:	58 08       	cp.w	r8,0
8000238c:	c1 60       	breq	800023b8 <handler_MonomeGridKey+0x1c0>
8000238e:	f6 08 18 00 	cp.b	r8,r11
				monomeFrameDirty++;
			}
		}
		else if(x == 1 && mode != 0) {
80002392:	c0 71       	brne	800023a0 <handler_MonomeGridKey+0x1a8>
80002394:	1b 99       	ld.ub	r9,sp[0x1]
80002396:	f0 09 18 00 	cp.b	r9,r8
8000239a:	c7 91       	brne	8000248c <handler_MonomeGridKey+0x294>
			if(mode == 1 && z == 1)
8000239c:	30 29       	mov	r9,2
8000239e:	c0 98       	rjmp	800023b0 <handler_MonomeGridKey+0x1b8>
800023a0:	30 2b       	mov	r11,2
800023a2:	f6 08 18 00 	cp.b	r8,r11
800023a6:	c7 31       	brne	8000248c <handler_MonomeGridKey+0x294>
800023a8:	1b 9b       	ld.ub	r11,sp[0x1]
				mode = 2;
800023aa:	ec 0b 18 00 	cp.b	r11,r6
			else if(mode == 2 && z == 0)
800023ae:	c6 f1       	brne	8000248c <handler_MonomeGridKey+0x294>
800023b0:	b4 89       	st.b	r10[0x0],r9
800023b2:	c6 d8       	rjmp	8000248c <handler_MonomeGridKey+0x294>
800023b4:	58 08       	cp.w	r8,0
800023b6:	c1 71       	brne	800023e4 <handler_MonomeGridKey+0x1ec>
800023b8:	30 1a       	mov	r10,1
800023ba:	1b 9b       	ld.ub	r11,sp[0x1]
800023bc:	f4 0b 18 00 	cp.b	r11,r10
				mode = 1;
800023c0:	c3 21       	brne	80002424 <handler_MonomeGridKey+0x22c>
		}
		else if(mode == 0 && z == 1) {
800023c2:	1b aa       	ld.ub	r10,sp[0x2]
800023c4:	e0 6b 0a fa 	mov	r11,2810
800023c8:	f6 0a 00 0c 	add	r12,r11,r10
800023cc:	f9 69 00 10 	st.b	r12[16],r9
			m.points[y] = x;
800023d0:	f9 69 00 08 	st.b	r12[8],r9
800023d4:	f6 0a 0b 09 	st.b	r11[r10],r9
			m.points_save[y] = x;
800023d8:	e0 69 07 48 	mov	r9,1864
				mode = 2;
			else if(mode == 2 && z == 0)
				mode = 1;
		}
		else if(mode == 0 && z == 1) {
			m.points[y] = x;
800023dc:	13 8a       	ld.ub	r10,r9[0x0]
800023de:	2f fa       	sub	r10,-1
			m.points_save[y] = x;
			m.positions[y] = x;
800023e0:	b2 8a       	st.b	r9[0x0],r10
800023e2:	c5 58       	rjmp	8000248c <handler_MonomeGridKey+0x294>
			monomeFrameDirty++;
800023e4:	f6 08 18 00 	cp.b	r8,r11
800023e8:	c1 e1       	brne	80002424 <handler_MonomeGridKey+0x22c>
800023ea:	1b 99       	ld.ub	r9,sp[0x1]
			if(mode == 1 && z == 1)
				mode = 2;
			else if(mode == 2 && z == 0)
				mode = 1;
		}
		else if(mode == 0 && z == 1) {
800023ec:	f0 09 18 00 	cp.b	r9,r8
			m.points[y] = x;
			m.points_save[y] = x;
			m.positions[y] = x;
			monomeFrameDirty++;
		}
		else if(mode == 1 && z == 1) {
800023f0:	c4 e1       	brne	8000248c <handler_MonomeGridKey+0x294>
800023f2:	e0 69 0a d9 	mov	r9,2777
800023f6:	1b aa       	ld.ub	r10,sp[0x2]
800023f8:	13 89       	ld.ub	r9,r9[0x0]
800023fa:	f2 0a 18 00 	cp.b	r10,r9
			if(y != edit_row) {    // filter out self-triggering
800023fe:	c4 70       	breq	8000248c <handler_MonomeGridKey+0x294>
80002400:	e0 6c 0a fa 	mov	r12,2810
80002404:	e0 6b 07 48 	mov	r11,1864
				m.trig_dests[edit_row] ^= (1<<y);
80002408:	f8 09 00 09 	add	r9,r12,r9
8000240c:	17 8c       	ld.ub	r12,r11[0x0]
8000240e:	2f fc       	sub	r12,-1
				monomeFrameDirty++;
80002410:	b6 8c       	st.b	r11[0x0],r12
80002412:	f3 3b 00 20 	ld.ub	r11,r9[32]
			m.positions[y] = x;
			monomeFrameDirty++;
		}
		else if(mode == 1 && z == 1) {
			if(y != edit_row) {    // filter out self-triggering
				m.trig_dests[edit_row] ^= (1<<y);
80002416:	30 1c       	mov	r12,1
80002418:	f8 0a 09 4a 	lsl	r10,r12,r10
8000241c:	16 5a       	eor	r10,r11
8000241e:	f3 6a 00 20 	st.b	r9[32],r10
80002422:	c3 58       	rjmp	8000248c <handler_MonomeGridKey+0x294>
80002424:	30 2a       	mov	r10,2
80002426:	f4 08 18 00 	cp.b	r8,r10
				monomeFrameDirty++;
			  // post("\ntrig_dests", edit_row, ":", trig_dests[edit_row]);
			}
		}
		else if(mode == 2 && z == 1) {
8000242a:	c3 11       	brne	8000248c <handler_MonomeGridKey+0x294>
8000242c:	30 1a       	mov	r10,1
8000242e:	1b 9b       	ld.ub	r11,sp[0x1]
80002430:	f4 0b 18 00 	cp.b	r11,r10
80002434:	c2 c1       	brne	8000248c <handler_MonomeGridKey+0x294>
80002436:	f2 cb 00 02 	sub	r11,r9,2
			if(x > 1 && x < 7) {
8000243a:	30 4a       	mov	r10,4
8000243c:	f4 0b 18 00 	cp.b	r11,r10
80002440:	e0 8b 00 12 	brhi	80002464 <handler_MonomeGridKey+0x26c>
80002444:	e0 69 07 48 	mov	r9,1864
				m.rule_dests[edit_row] = y;
				monomeFrameDirty++;
80002448:	13 8a       	ld.ub	r10,r9[0x0]
8000244a:	2f fa       	sub	r10,-1
8000244c:	b2 8a       	st.b	r9[0x0],r10
8000244e:	e0 6a 0a fa 	mov	r10,2810
			  // post("\ntrig_dests", edit_row, ":", trig_dests[edit_row]);
			}
		}
		else if(mode == 2 && z == 1) {
			if(x > 1 && x < 7) {
				m.rule_dests[edit_row] = y;
80002452:	e0 69 0a d9 	mov	r9,2777
80002456:	13 89       	ld.ub	r9,r9[0x0]
80002458:	f4 09 00 09 	add	r9,r10,r9
8000245c:	1b aa       	ld.ub	r10,sp[0x2]
8000245e:	f3 6a 00 30 	st.b	r9[48],r10
				monomeFrameDirty++;
			  // post("\nrule_dests", edit_row, ":", rule_dests[edit_row]);
			}
			else if(x > 6) {
80002462:	c1 58       	rjmp	8000248c <handler_MonomeGridKey+0x294>
80002464:	30 6a       	mov	r10,6
80002466:	f4 09 18 00 	cp.b	r9,r10
8000246a:	e0 88 00 11 	brls	8000248c <handler_MonomeGridKey+0x294>
				m.rules[edit_row] = y;
				monomeFrameDirty++;
8000246e:	e0 69 07 48 	mov	r9,1864
80002472:	13 8a       	ld.ub	r10,r9[0x0]
				m.rule_dests[edit_row] = y;
				monomeFrameDirty++;
			  // post("\nrule_dests", edit_row, ":", rule_dests[edit_row]);
			}
			else if(x > 6) {
				m.rules[edit_row] = y;
80002474:	2f fa       	sub	r10,-1
80002476:	b2 8a       	st.b	r9[0x0],r10
80002478:	e0 6a 0a fa 	mov	r10,2810
8000247c:	e0 69 0a d9 	mov	r9,2777
80002480:	13 89       	ld.ub	r9,r9[0x0]
80002482:	f4 09 00 09 	add	r9,r10,r9
				monomeFrameDirty++;
			  // post("\nrules", edit_row, ":", rules[edit_row]);
			}
		}

		if(mode != prev_mode) {
80002486:	1b aa       	ld.ub	r10,sp[0x2]
80002488:	f3 6a 00 28 	st.b	r9[40],r10
8000248c:	e0 69 06 04 	mov	r9,1540
			monomeFrameDirty++;
80002490:	13 89       	ld.ub	r9,r9[0x0]
80002492:	f0 09 18 00 	cp.b	r9,r8
			// post("\nnew mode", mode);
		}
	}
}
80002496:	c0 60       	breq	800024a2 <handler_MonomeGridKey+0x2aa>
80002498:	e0 68 07 48 	mov	r8,1864
8000249c:	11 89       	ld.ub	r9,r8[0x0]
8000249e:	2f f9       	sub	r9,-1
800024a0:	b0 89       	st.b	r8[0x0],r9
800024a2:	2f fd       	sub	sp,-4
800024a4:	d8 22       	popm	r4-r7,pc
800024a6:	d7 03       	nop

800024a8 <handler_MonomeRefresh>:
800024a8:	d4 21       	pushm	r4-r7,lr
800024aa:	e0 68 07 48 	mov	r8,1864
	timers_set_monome();
}

static void handler_MonomePoll(s32 data) { monome_read_serial(); }
static void handler_MonomeRefresh(s32 data) {
	if(monomeFrameDirty) {
800024ae:	11 89       	ld.ub	r9,r8[0x0]
800024b0:	30 08       	mov	r8,0
800024b2:	f0 09 18 00 	cp.b	r9,r8
		if(preset_mode == 0) (*re)(); //refresh_mono();
800024b6:	c4 60       	breq	80002542 <handler_MonomeRefresh+0x9a>
800024b8:	e0 69 0a e2 	mov	r9,2786
800024bc:	13 89       	ld.ub	r9,r9[0x0]
800024be:	f0 09 18 00 	cp.b	r9,r8
800024c2:	c0 61       	brne	800024ce <handler_MonomeRefresh+0x26>
800024c4:	e0 68 0a dc 	mov	r8,2780
800024c8:	70 08       	ld.w	r8,r8[0x0]

static void refresh_preset() {
	u8 i1,i2;

	for(i1=0;i1<128;i1++)
		monomeLedBuffer[i1] = 0;
800024ca:	5d 18       	icall	r8
800024cc:	c3 78       	rjmp	8000253a <handler_MonomeRefresh+0x92>


static void refresh_preset() {
	u8 i1,i2;

	for(i1=0;i1<128;i1++)
800024ce:	30 08       	mov	r8,0
		monomeLedBuffer[i1] = 0;
800024d0:	e0 6c 0b 80 	mov	r12,2944
800024d4:	10 9b       	mov	r11,r8


static void refresh_preset() {
	u8 i1,i2;

	for(i1=0;i1<128;i1++)
800024d6:	38 0a       	mov	r10,-128
800024d8:	f8 08 0b 0b 	st.b	r12[r8],r11
800024dc:	e0 69 0b 80 	mov	r9,2944
		monomeLedBuffer[i1] = 0;

	monomeLedBuffer[preset_select * 16] = 11;
800024e0:	2f f8       	sub	r8,-1
800024e2:	5c 58       	castu.b	r8
800024e4:	f4 08 18 00 	cp.b	r8,r10

	for(i1=0;i1<8;i1++)
		for(i2=0;i2<8;i2++)
			if(glyph[i1] & (1<<i2))
				monomeLedBuffer[i1*16+i2+8] = 11;
800024e8:	cf 81       	brne	800024d8 <handler_MonomeRefresh+0x30>
	u8 i1,i2;

	for(i1=0;i1<128;i1++)
		monomeLedBuffer[i1] = 0;

	monomeLedBuffer[preset_select * 16] = 11;
800024ea:	30 b8       	mov	r8,11
800024ec:	e0 6a 0a e0 	mov	r10,2784
800024f0:	15 8a       	ld.ub	r10,r10[0x0]
	// monome_set_quadrant_flag(1);
	timers_set_monome();
}

static void handler_MonomePoll(s32 data) { monome_read_serial(); }
static void handler_MonomeRefresh(s32 data) {
800024f2:	a5 6a       	lsl	r10,0x4
800024f4:	10 9e       	mov	lr,r8
800024f6:	f2 0a 0b 08 	st.b	r9[r10],r8

	monomeLedBuffer[preset_select * 16] = 11;

	for(i1=0;i1<8;i1++)
		for(i2=0;i2<8;i2++)
			if(glyph[i1] & (1<<i2))
800024fa:	12 97       	mov	r7,r9
800024fc:	e0 68 0a f0 	mov	r8,2800
80002500:	30 8a       	mov	r10,8
80002502:	f0 0a 00 0c 	add	r12,r8,r10
				monomeLedBuffer[i1*16+i2+8] = 11;
80002506:	c0 f8       	rjmp	80002524 <handler_MonomeRefresh+0x7c>
80002508:	ec 09 08 45 	asr	r5,r6,r9
		monomeLedBuffer[i1] = 0;

	monomeLedBuffer[preset_select * 16] = 11;

	for(i1=0;i1<8;i1++)
		for(i2=0;i2<8;i2++)
8000250c:	eb d5 c0 01 	bfextu	r5,r5,0x0,0x1
80002510:	c0 20       	breq	80002514 <handler_MonomeRefresh+0x6c>
	for(i1=0;i1<128;i1++)
		monomeLedBuffer[i1] = 0;

	monomeLedBuffer[preset_select * 16] = 11;

	for(i1=0;i1<8;i1++)
80002512:	b6 8e       	st.b	r11[0x0],lr
80002514:	2f f9       	sub	r9,-1
		for(i2=0;i2<8;i2++)
			if(glyph[i1] & (1<<i2))
80002516:	2f fb       	sub	r11,-1
80002518:	58 89       	cp.w	r9,8
8000251a:	cf 71       	brne	80002508 <handler_MonomeRefresh+0x60>
8000251c:	2f f8       	sub	r8,-1
8000251e:	2f 0a       	sub	r10,-16
				monomeLedBuffer[i1*16+i2+8] = 11;

	monome_set_quadrant_flag(0);
80002520:	18 38       	cp.w	r8,r12
80002522:	c0 60       	breq	8000252e <handler_MonomeRefresh+0x86>
80002524:	11 86       	ld.ub	r6,r8[0x0]
	monome_set_quadrant_flag(1);
80002526:	f4 07 00 0b 	add	r11,r10,r7
8000252a:	30 09       	mov	r9,0
static void handler_MonomeRefresh(s32 data) {
	if(monomeFrameDirty) {
		if(preset_mode == 0) (*re)(); //refresh_mono();
		else refresh_preset();

		(*monome_refresh)();
8000252c:	ce eb       	rjmp	80002508 <handler_MonomeRefresh+0x60>
8000252e:	30 0c       	mov	r12,0
80002530:	e0 a0 06 80 	rcall	80003230 <monome_set_quadrant_flag>
80002534:	30 1c       	mov	r12,1
80002536:	e0 a0 06 7d 	rcall	80003230 <monome_set_quadrant_flag>
8000253a:	e0 68 0b 74 	mov	r8,2932
8000253e:	70 08       	ld.w	r8,r8[0x0]
80002540:	5d 18       	icall	r8
80002542:	d8 22       	popm	r4-r7,pc

80002544 <refresh>:
80002544:	d4 31       	pushm	r0-r7,lr
80002546:	30 09       	mov	r9,0
80002548:	e0 6c 0b 80 	mov	r12,2944
8000254c:	12 9b       	mov	r11,r9
8000254e:	38 0a       	mov	r10,-128
80002550:	f8 09 0b 0b 	st.b	r12[r9],r11
// application grid redraw
static void refresh() {
	u8 i1, i2, i3;

	// clear grid
	for(i1=0;i1<128;i1++)
80002554:	e0 68 0b 80 	mov	r8,2944
80002558:	2f f9       	sub	r9,-1
8000255a:	5c 59       	castu.b	r9
8000255c:	f4 09 18 00 	cp.b	r9,r10
		monomeLedBuffer[i1] = 0;

	// SET POSITIONS
	if(mode == 0) {
80002560:	cf 81       	brne	80002550 <refresh+0xc>
80002562:	e0 69 06 04 	mov	r9,1540
	}
}

////////////////////////////////////////////////////////////////////////////////
// application grid redraw
static void refresh() {
80002566:	13 89       	ld.ub	r9,r9[0x0]

	// SET POSITIONS
	if(mode == 0) {
		for(i1=0;i1<8;i1++) {
			for(i2=m.positions[i1];i2<=m.points[i1];i2++)
				monomeLedBuffer[i1*16 + i2] = L1;
80002568:	58 09       	cp.w	r9,0
	// clear grid
	for(i1=0;i1<128;i1++)
		monomeLedBuffer[i1] = 0;

	// SET POSITIONS
	if(mode == 0) {
8000256a:	c2 21       	brne	800025ae <refresh+0x6a>
8000256c:	12 9a       	mov	r10,r9
	}
}

////////////////////////////////////////////////////////////////////////////////
// application grid redraw
static void refresh() {
8000256e:	30 85       	mov	r5,8
80002570:	e0 69 0a fa 	mov	r9,2810
		monomeLedBuffer[i1] = 0;

	// SET POSITIONS
	if(mode == 0) {
		for(i1=0;i1<8;i1++) {
			for(i2=m.positions[i1];i2<=m.points[i1];i2++)
80002574:	10 97       	mov	r7,r8
80002576:	f2 c6 ff f8 	sub	r6,r9,-8
8000257a:	30 ce       	mov	lr,12
8000257c:	13 8c       	ld.ub	r12,r9[0x0]
				monomeLedBuffer[i1*16 + i2] = L1;
8000257e:	f3 23 00 08 	ld.sb	r3,r9[8]
		monomeLedBuffer[i1] = 0;

	// SET POSITIONS
	if(mode == 0) {
		for(i1=0;i1<8;i1++) {
			for(i2=m.positions[i1];i2<=m.points[i1];i2++)
80002582:	f7 dc c0 08 	bfextu	r11,r12,0x0,0x8
				monomeLedBuffer[i1*16 + i2] = L1;
80002586:	f0 0a 00 04 	add	r4,r8,r10
		monomeLedBuffer[i1] = 0;

	// SET POSITIONS
	if(mode == 0) {
		for(i1=0;i1<8;i1++) {
			for(i2=m.positions[i1];i2<=m.points[i1];i2++)
8000258a:	c0 58       	rjmp	80002594 <refresh+0x50>
8000258c:	e8 0b 0b 05 	st.b	r4[r11],r5
80002590:	2f fb       	sub	r11,-1
				monomeLedBuffer[i1*16 + i2] = L1;

			monomeLedBuffer[i1*16 + m.positions[i1]] = L2;
80002592:	5c 5b       	castu.b	r11
80002594:	06 3b       	cp.w	r11,r3
80002596:	fe 9a ff fb 	brle	8000258c <refresh+0x48>
8000259a:	ee 0a 00 0b 	add	r11,r7,r10
8000259e:	5c 6c       	casts.b	r12
	for(i1=0;i1<128;i1++)
		monomeLedBuffer[i1] = 0;

	// SET POSITIONS
	if(mode == 0) {
		for(i1=0;i1<8;i1++) {
800025a0:	f6 0c 0b 0e 	st.b	r11[r12],lr
800025a4:	2f f9       	sub	r9,-1

			monomeLedBuffer[i1*16 + m.positions[i1]] = L2;
		}
	}
	// SET ROUTING
	else if(mode == 1) {
800025a6:	2f 0a       	sub	r10,-16
800025a8:	0c 39       	cp.w	r9,r6
800025aa:	ce 91       	brne	8000257c <refresh+0x38>
800025ac:	ca 18       	rjmp	800026ee <refresh+0x1aa>
		monomeLedBuffer[edit_row * 16] = L1;
800025ae:	30 1a       	mov	r10,1
800025b0:	f4 09 18 00 	cp.b	r9,r10
800025b4:	c3 61       	brne	80002620 <refresh+0xdc>
800025b6:	30 8a       	mov	r10,8
800025b8:	e0 69 0a d9 	mov	r9,2777
		monomeLedBuffer[edit_row * 16 + 1] = L1;
800025bc:	13 89       	ld.ub	r9,r9[0x0]
800025be:	f2 0b 15 04 	lsl	r11,r9,0x4

		for(i1=0;i1<8;i1++) {
			if((m.trig_dests[edit_row] & (1<<i1)) != 0) {
800025c2:	f0 0b 0b 0a 	st.b	r8[r11],r10
800025c6:	f0 0b 00 0b 	add	r11,r8,r11
800025ca:	b6 9a       	st.b	r11[0x1],r10
800025cc:	e0 6b 0a fa 	mov	r11,2810
800025d0:	f6 09 00 09 	add	r9,r11,r9
800025d4:	30 c7       	mov	r7,12
800025d6:	f3 36 00 20 	ld.ub	r6,r9[32]
800025da:	30 4e       	mov	lr,4
800025dc:	30 09       	mov	r9,0
				for(i2=0;i2<=m.points[i1];i2++)
800025de:	12 9a       	mov	r10,r9
800025e0:	ec 0a 08 4c 	asr	r12,r6,r10
800025e4:	ed bc 00 00 	bld	r12,0x0
800025e8:	c1 01       	brne	80002608 <refresh+0xc4>
					monomeLedBuffer[i1*16 + i2] = L2;
800025ea:	f7 25 00 08 	ld.sb	r5,r11[8]
800025ee:	30 0c       	mov	r12,0
800025f0:	c0 98       	rjmp	80002602 <refresh+0xbe>
		monomeLedBuffer[edit_row * 16] = L1;
		monomeLedBuffer[edit_row * 16 + 1] = L1;

		for(i1=0;i1<8;i1++) {
			if((m.trig_dests[edit_row] & (1<<i1)) != 0) {
				for(i2=0;i2<=m.points[i1];i2++)
800025f2:	f8 c4 ff ff 	sub	r4,r12,-1
800025f6:	f0 0c 00 0c 	add	r12,r8,r12
800025fa:	f8 09 0b 07 	st.b	r12[r9],r7
					monomeLedBuffer[i1*16 + i2] = L2;
			}
			monomeLedBuffer[i1*16 + m.positions[i1]] = L0;
800025fe:	f9 d4 c0 08 	bfextu	r12,r4,0x0,0x8
80002602:	0a 3c       	cp.w	r12,r5
80002604:	fe 9a ff f7 	brle	800025f2 <refresh+0xae>
80002608:	f7 2c 00 00 	ld.sb	r12,r11[0]
8000260c:	f0 09 00 05 	add	r5,r8,r9
	// SET ROUTING
	else if(mode == 1) {
		monomeLedBuffer[edit_row * 16] = L1;
		monomeLedBuffer[edit_row * 16 + 1] = L1;

		for(i1=0;i1<8;i1++) {
80002610:	ea 0c 0b 0e 	st.b	r5[r12],lr
80002614:	2f fa       	sub	r10,-1
80002616:	2f fb       	sub	r11,-1
80002618:	2f 09       	sub	r9,-16
8000261a:	58 8a       	cp.w	r10,8
8000261c:	ce 21       	brne	800025e0 <refresh+0x9c>
8000261e:	c6 88       	rjmp	800026ee <refresh+0x1aa>
80002620:	30 2a       	mov	r10,2
80002622:	f4 09 18 00 	cp.b	r9,r10
			}
			monomeLedBuffer[i1*16 + m.positions[i1]] = L0;
		}
	}
	// SET RULES
	else if(mode == 2) {
80002626:	c6 41       	brne	800026ee <refresh+0x1aa>
80002628:	30 8a       	mov	r10,8
8000262a:	e0 69 0a d9 	mov	r9,2777
		monomeLedBuffer[edit_row * 16] = L1;
8000262e:	13 89       	ld.ub	r9,r9[0x0]
80002630:	f2 0b 15 04 	lsl	r11,r9,0x4
80002634:	f0 0b 0b 0a 	st.b	r8[r11],r10
80002638:	f0 0b 00 0b 	add	r11,r8,r11
		monomeLedBuffer[edit_row * 16 + 1] = L1;
8000263c:	b6 9a       	st.b	r11[0x1],r10
8000263e:	e0 6a 0a fa 	mov	r10,2810
80002642:	12 0a       	add	r10,r9
80002644:	f5 3a 00 30 	ld.ub	r10,r10[48]
80002648:	a5 6a       	lsl	r10,0x4
8000264a:	2f ea       	sub	r10,-2

		for(i1=2;i1<7;i1++)
			monomeLedBuffer[m.rule_dests[edit_row] * 16 + i1] = L2;
8000264c:	30 cc       	mov	r12,12
		}
	}
	// SET RULES
	else if(mode == 2) {
		monomeLedBuffer[edit_row * 16] = L1;
		monomeLedBuffer[edit_row * 16 + 1] = L1;
8000264e:	f4 08 00 08 	add	r8,r10,r8

		for(i1=2;i1<7;i1++)
80002652:	30 7b       	mov	r11,7
		}
	}
	// SET RULES
	else if(mode == 2) {
		monomeLedBuffer[edit_row * 16] = L1;
		monomeLedBuffer[edit_row * 16 + 1] = L1;
80002654:	30 2a       	mov	r10,2

		for(i1=2;i1<7;i1++)
			monomeLedBuffer[m.rule_dests[edit_row] * 16 + i1] = L2;
80002656:	10 cc       	st.b	r8++,r12
	// SET RULES
	else if(mode == 2) {
		monomeLedBuffer[edit_row * 16] = L1;
		monomeLedBuffer[edit_row * 16 + 1] = L1;

		for(i1=2;i1<7;i1++)
80002658:	2f fa       	sub	r10,-1
8000265a:	5c 5a       	castu.b	r10
8000265c:	f6 0a 18 00 	cp.b	r10,r11
80002660:	cf b1       	brne	80002656 <refresh+0x112>
			monomeLedBuffer[m.rule_dests[edit_row] * 16 + i1] = L2;

		for(i1=8;i1<16;i1++)
			monomeLedBuffer[m.rules[edit_row] * 16 + i1] = L0;
80002662:	e0 68 0a fa 	mov	r8,2810
80002666:	e0 6a 0b 80 	mov	r10,2944
		monomeLedBuffer[edit_row * 16 + 1] = L1;

		for(i1=2;i1<7;i1++)
			monomeLedBuffer[m.rule_dests[edit_row] * 16 + i1] = L2;

		for(i1=8;i1<16;i1++)
8000266a:	f0 09 00 09 	add	r9,r8,r9
			monomeLedBuffer[m.rules[edit_row] * 16 + i1] = L0;
8000266e:	31 0e       	mov	lr,16
80002670:	f3 39 00 28 	ld.ub	r9,r9[40]
80002674:	30 88       	mov	r8,8
80002676:	f2 0c 15 04 	lsl	r12,r9,0x4
8000267a:	f8 08 00 0b 	add	r11,r12,r8
8000267e:	14 0b       	add	r11,r10
		monomeLedBuffer[edit_row * 16 + 1] = L1;

		for(i1=2;i1<7;i1++)
			monomeLedBuffer[m.rule_dests[edit_row] * 16 + i1] = L2;

		for(i1=8;i1<16;i1++)
80002680:	30 4a       	mov	r10,4
80002682:	16 ca       	st.b	r11++,r10
80002684:	2f f8       	sub	r8,-1
80002686:	5c 58       	castu.b	r8
80002688:	fc 08 18 00 	cp.b	r8,lr
			monomeLedBuffer[m.rules[edit_row] * 16 + i1] = L0;

		for(i1=0;i1<8;i1++) 
			monomeLedBuffer[i1*16 + m.positions[i1]] = L0;
8000268c:	cf b1       	brne	80002682 <refresh+0x13e>
8000268e:	30 08       	mov	r8,0
80002690:	e0 6e 0b 80 	mov	lr,2944
80002694:	e0 6b 0a fa 	mov	r11,2810
80002698:	f6 08 06 07 	ld.sb	r7,r11[r8]
8000269c:	f0 06 15 04 	lsl	r6,r8,0x4
800026a0:	ec 07 00 07 	add	r7,r6,r7
			monomeLedBuffer[m.rule_dests[edit_row] * 16 + i1] = L2;

		for(i1=8;i1<16;i1++)
			monomeLedBuffer[m.rules[edit_row] * 16 + i1] = L0;

		for(i1=0;i1<8;i1++) 
800026a4:	fc 07 0b 0a 	st.b	lr[r7],r10
			monomeLedBuffer[i1*16 + m.positions[i1]] = L0;

		for(i1=0;i1<8;i1++) {
			i3 = sign[m.rules[edit_row]][i1];
800026a8:	2f f8       	sub	r8,-1
			monomeLedBuffer[m.rule_dests[edit_row] * 16 + i1] = L2;

		for(i1=8;i1<16;i1++)
			monomeLedBuffer[m.rules[edit_row] * 16 + i1] = L0;

		for(i1=0;i1<8;i1++) 
800026aa:	58 88       	cp.w	r8,8
800026ac:	cf 61       	brne	80002698 <refresh+0x154>

		for(i1=0;i1<8;i1++) {
			i3 = sign[m.rules[edit_row]][i1];
			for(i2=0;i2<8;i2++) {
				if((i3 & (1<<i2)) != 0)
					monomeLedBuffer[i1*16 + 8 + i2] = L2;
800026ae:	fe ca b0 29 	sub	r10,pc,-20439

		for(i1=0;i1<8;i1++) 
			monomeLedBuffer[i1*16 + m.positions[i1]] = L0;

		for(i1=0;i1<8;i1++) {
			i3 = sign[m.rules[edit_row]][i1];
800026b2:	e0 67 0b 80 	mov	r7,2944
800026b6:	f4 09 00 3a 	add	r10,r10,r9<<0x3
			for(i2=0;i2<8;i2++) {
				if((i3 & (1<<i2)) != 0)
800026ba:	30 ce       	mov	lr,12
800026bc:	15 86       	ld.ub	r6,r10[0x0]
800026be:	f0 07 00 0b 	add	r11,r8,r7
					monomeLedBuffer[i1*16 + 8 + i2] = L2;
800026c2:	30 09       	mov	r9,0
800026c4:	ec 09 08 45 	asr	r5,r6,r9
		for(i1=0;i1<8;i1++) 
			monomeLedBuffer[i1*16 + m.positions[i1]] = L0;

		for(i1=0;i1<8;i1++) {
			i3 = sign[m.rules[edit_row]][i1];
			for(i2=0;i2<8;i2++) {
800026c8:	eb d5 c0 01 	bfextu	r5,r5,0x0,0x1
800026cc:	c0 20       	breq	800026d0 <refresh+0x18c>
800026ce:	b6 8e       	st.b	r11[0x0],lr
			monomeLedBuffer[m.rules[edit_row] * 16 + i1] = L0;

		for(i1=0;i1<8;i1++) 
			monomeLedBuffer[i1*16 + m.positions[i1]] = L0;

		for(i1=0;i1<8;i1++) {
800026d0:	2f f9       	sub	r9,-1
800026d2:	2f fb       	sub	r11,-1
800026d4:	58 89       	cp.w	r9,8
				if((i3 & (1<<i2)) != 0)
					monomeLedBuffer[i1*16 + 8 + i2] = L2;
			}
		}

		monomeLedBuffer[m.rules[edit_row] * 16 + 7] = L2;
800026d6:	cf 71       	brne	800026c4 <refresh+0x180>
800026d8:	2f fa       	sub	r10,-1
800026da:	2f 08       	sub	r8,-16
800026dc:	e0 48 00 88 	cp.w	r8,136
	}

	monome_set_quadrant_flag(0);
800026e0:	ce e1       	brne	800026bc <refresh+0x178>
800026e2:	e0 68 0b 80 	mov	r8,2944
	monome_set_quadrant_flag(1);
800026e6:	f0 0c 00 0c 	add	r12,r8,r12
800026ea:	30 c8       	mov	r8,12
}
800026ec:	b8 f8       	st.b	r12[0x7],r8
800026ee:	30 0c       	mov	r12,0
800026f0:	e0 a0 05 a0 	rcall	80003230 <monome_set_quadrant_flag>
800026f4:	30 1c       	mov	r12,1
800026f6:	e0 a0 05 9d 	rcall	80003230 <monome_set_quadrant_flag>
800026fa:	d8 32       	popm	r0-r7,pc

800026fc <refresh_mono>:
800026fc:	d4 01       	pushm	lr
800026fe:	c2 3f       	rcall	80002544 <refresh>
80002700:	d8 02       	popm	pc
80002702:	d7 03       	nop

80002704 <handler_MonomeConnect>:
static void refresh_mono() {
	refresh();

	// monome_set_quadrant_flag(0);
	// monome_set_quadrant_flag(1);
}
80002704:	d4 01       	pushm	lr
80002706:	30 09       	mov	r9,0
	// event_post(&e);
}

static void handler_MonomeConnect(s32 data) {
	// print_dbg("\r\n// monome connect /////////////////"); 
	key_count = 0;
80002708:	e0 68 05 f2 	mov	r8,1522
	SIZE = monome_size_x();
8000270c:	b0 89       	st.b	r8[0x0],r9
8000270e:	e0 a0 05 9b 	rcall	80003244 <monome_size_x>
	LENGTH = SIZE - 1;
80002712:	e0 68 0a d8 	mov	r8,2776
}

static void handler_MonomeConnect(s32 data) {
	// print_dbg("\r\n// monome connect /////////////////"); 
	key_count = 0;
	SIZE = monome_size_x();
80002716:	f8 c9 00 01 	sub	r9,r12,1
	LENGTH = SIZE - 1;
8000271a:	b0 8c       	st.b	r8[0x0],r12
	// print_dbg("\r monome size: ");
	// print_dbg_ulong(SIZE);
	VARI = monome_is_vari();
8000271c:	e0 68 0a e1 	mov	r8,2785
80002720:	b0 89       	st.b	r8[0x0],r9
80002722:	e0 a0 05 95 	rcall	8000324c <monome_is_vari>
	// print_dbg("\r monome vari: ");
	// print_dbg_ulong(VARI);

	if(VARI) re = &refresh;
80002726:	e0 68 0a e3 	mov	r8,2787
8000272a:	b0 8c       	st.b	r8[0x0],r12
8000272c:	e0 68 0a dc 	mov	r8,2780
	else re = &refresh_mono;
80002730:	58 0c       	cp.w	r12,0


	// monome_set_quadrant_flag(0);
	// monome_set_quadrant_flag(1);
	timers_set_monome();
80002732:	c0 40       	breq	8000273a <handler_MonomeConnect+0x36>
80002734:	fe c9 01 f0 	sub	r9,pc,496
}
80002738:	c0 38       	rjmp	8000273e <handler_MonomeConnect+0x3a>
8000273a:	fe c9 00 3e 	sub	r9,pc,62
8000273e:	91 09       	st.w	r8[0x0],r9
80002740:	fe b0 fd 4a 	rcall	800021d4 <timers_set_monome>
80002744:	d8 02       	popm	pc
80002746:	d7 03       	nop

80002748 <handler_FtdiConnect>:
80002748:	d4 01       	pushm	lr
8000274a:	e0 a0 0a ed 	rcall	80003d24 <ftdi_setup>
8000274e:	d8 02       	popm	pc

80002750 <handler_KeyTimer>:
80002750:	d4 31       	pushm	r0-r7,lr
80002752:	20 2d       	sub	sp,8
80002754:	e0 67 0a e5 	mov	r7,2789
80002758:	0f 88       	ld.ub	r8,r7[0x0]
8000275a:	58 08       	cp.w	r8,0
8000275c:	c1 60       	breq	80002788 <handler_KeyTimer+0x38>
8000275e:	30 19       	mov	r9,1

static void handler_KeyTimer(s32 data) {
	static u16 i1;

	if(front_timer) {
		if(front_timer == 1) {
80002760:	f2 08 18 00 	cp.b	r8,r9
			static event_t e;
			e.type = kEventSaveFlash;
80002764:	c1 01       	brne	80002784 <handler_KeyTimer+0x34>
80002766:	e0 68 05 e8 	mov	r8,1512
8000276a:	30 59       	mov	r9,5
			event_post(&e);
8000276c:	10 9c       	mov	r12,r8
8000276e:	91 09       	st.w	r8[0x0],r9

			preset_mode = 0;
			front_timer--;
80002770:	e0 a0 03 cc 	rcall	80002f08 <event_post>
		if(front_timer == 1) {
			static event_t e;
			e.type = kEventSaveFlash;
			event_post(&e);

			preset_mode = 0;
80002774:	0f 88       	ld.ub	r8,r7[0x0]
			front_timer--;
80002776:	20 18       	sub	r8,1
		if(front_timer == 1) {
			static event_t e;
			e.type = kEventSaveFlash;
			event_post(&e);

			preset_mode = 0;
80002778:	30 09       	mov	r9,0
8000277a:	ae 88       	st.b	r7[0x0],r8
8000277c:	e0 68 0a e2 	mov	r8,2786
			front_timer--;
		}
		else front_timer--;
80002780:	b0 89       	st.b	r8[0x0],r9
	}

	for(i1=0;i1<key_count;i1++) {
80002782:	c0 38       	rjmp	80002788 <handler_KeyTimer+0x38>
80002784:	20 18       	sub	r8,1
80002786:	ae 88       	st.b	r7[0x0],r8
80002788:	e0 68 06 06 	mov	r8,1542
8000278c:	30 09       	mov	r9,0
		if(key_times[held_keys[i1]])
8000278e:	10 97       	mov	r7,r8
		if(--key_times[held_keys[i1]]==0) {
			if(preset_mode == 1) {
80002790:	b0 09       	st.h	r8[0x0],r9
80002792:	e0 65 09 d8 	mov	r5,2520
				if(held_keys[i1] % 16 == 0) {
					preset_select = held_keys[i1] / 16;
					// flash_write();
					static event_t e;
					e.type = kEventSaveFlash;
80002796:	e0 69 05 f2 	mov	r9,1522
			front_timer--;
		}
		else front_timer--;
	}

	for(i1=0;i1<key_count;i1++) {
8000279a:	e0 68 09 b8 	mov	r8,2488
		if(key_times[held_keys[i1]])
8000279e:	e0 66 0a e2 	mov	r6,2786
800027a2:	30 10       	mov	r0,1
		if(--key_times[held_keys[i1]]==0) {
800027a4:	e0 61 0a e0 	mov	r1,2784
800027a8:	e0 62 05 a4 	mov	r2,1444
		}
		else front_timer--;
	}

	for(i1=0;i1<key_count;i1++) {
		if(key_times[held_keys[i1]])
800027ac:	30 53       	mov	r3,5
		if(--key_times[held_keys[i1]]==0) {
800027ae:	c2 48       	rjmp	800027f6 <handler_KeyTimer+0xa6>
800027b0:	f0 0c 07 0a 	ld.ub	r10,r8[r12]
800027b4:	ea 0a 07 0c 	ld.ub	r12,r5[r10]
			if(preset_mode == 1) {
800027b8:	f8 cb 00 01 	sub	r11,r12,1
800027bc:	5c 5b       	castu.b	r11
				if(held_keys[i1] % 16 == 0) {
800027be:	58 0c       	cp.w	r12,0
800027c0:	c1 80       	breq	800027f0 <handler_KeyTimer+0xa0>
800027c2:	ea 0a 0b 0b 	st.b	r5[r10],r11
					preset_select = held_keys[i1] / 16;
					// flash_write();
					static event_t e;
					e.type = kEventSaveFlash;
					event_post(&e);
800027c6:	58 0b       	cp.w	r11,0
800027c8:	c1 41       	brne	800027f0 <handler_KeyTimer+0xa0>
	for(i1=0;i1<key_count;i1++) {
		if(key_times[held_keys[i1]])
		if(--key_times[held_keys[i1]]==0) {
			if(preset_mode == 1) {
				if(held_keys[i1] % 16 == 0) {
					preset_select = held_keys[i1] / 16;
800027ca:	0d 8b       	ld.ub	r11,r6[0x0]
					// flash_write();
					static event_t e;
					e.type = kEventSaveFlash;
800027cc:	e0 0b 18 00 	cp.b	r11,r0
					event_post(&e);
800027d0:	c1 01       	brne	800027f0 <handler_KeyTimer+0xa0>
800027d2:	e9 da c0 04 	bfextu	r4,r10,0x0,0x4
					preset_mode = 0;
800027d6:	c0 d1       	brne	800027f0 <handler_KeyTimer+0xa0>
800027d8:	a5 8a       	lsr	r10,0x4
			front_timer--;
		}
		else front_timer--;
	}

	for(i1=0;i1<key_count;i1++) {
800027da:	50 19       	stdsp	sp[0x4],r9
800027dc:	50 08       	stdsp	sp[0x0],r8
800027de:	a2 8a       	st.b	r1[0x0],r10
800027e0:	85 03       	st.w	r2[0x0],r3
800027e2:	e0 6c 05 a4 	mov	r12,1444
		if(key_times[held_keys[i1]])
800027e6:	e0 a0 03 91 	rcall	80002f08 <event_post>
			front_timer--;
		}
		else front_timer--;
	}

	for(i1=0;i1<key_count;i1++) {
800027ea:	40 08       	lddsp	r8,sp[0x0]
800027ec:	ac 84       	st.b	r6[0x0],r4
800027ee:	40 19       	lddsp	r9,sp[0x4]

			// print_dbg("\rlong press: "); 
			// print_dbg_ulong(held_keys[i1]);
		}
	}
}
800027f0:	8e 0a       	ld.sh	r10,r7[0x0]
800027f2:	2f fa       	sub	r10,-1
800027f4:	ae 0a       	st.h	r7[0x0],r10
800027f6:	8e 0a       	ld.sh	r10,r7[0x0]
800027f8:	13 8b       	ld.ub	r11,r9[0x0]
800027fa:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
800027fe:	f4 0b 19 00 	cp.h	r11,r10
80002802:	fe 9b ff d7 	brhi	800027b0 <handler_KeyTimer+0x60>
80002806:	2f ed       	sub	sp,-8
80002808:	d8 32       	popm	r0-r7,pc
8000280a:	d7 03       	nop

8000280c <adcTimer_callback>:
8000280c:	d4 01       	pushm	lr
8000280e:	30 39       	mov	r9,3
80002810:	e0 68 05 e0 	mov	r8,1504
80002814:	91 09       	st.w	r8[0x0],r9
80002816:	30 09       	mov	r9,0
80002818:	10 9c       	mov	r12,r8
8000281a:	91 19       	st.w	r8[0x4],r9

static void adcTimer_callback(void* o) {  
	static event_t e;
	e.type = kEventPollADC;
	e.data = 0;
	event_post(&e);
8000281c:	e0 a0 03 76 	rcall	80002f08 <event_post>
}
80002820:	d8 02       	popm	pc
80002822:	d7 03       	nop

80002824 <keyTimer_callback>:
80002824:	d4 01       	pushm	lr
80002826:	30 49       	mov	r9,4
	}
}

static void keyTimer_callback(void* o) {  
	static event_t e;
	e.type = kEventKeyTimer;
80002828:	e0 68 05 f4 	mov	r8,1524
	e.data = 0;
8000282c:	91 09       	st.w	r8[0x0],r9
	event_post(&e);
8000282e:	30 09       	mov	r9,0
}

static void keyTimer_callback(void* o) {  
	static event_t e;
	e.type = kEventKeyTimer;
	e.data = 0;
80002830:	10 9c       	mov	r12,r8
	event_post(&e);
80002832:	91 19       	st.w	r8[0x4],r9
80002834:	e0 a0 03 6a 	rcall	80002f08 <event_post>
}
80002838:	d8 02       	popm	pc
8000283a:	d7 03       	nop

8000283c <monome_refresh_timer_callback>:
8000283c:	d4 01       	pushm	lr
8000283e:	e0 68 07 48 	mov	r8,1864
	ftdi_read();
}

// monome refresh callback
static void monome_refresh_timer_callback(void* obj) {
	if(monomeFrameDirty > 0) {
80002842:	11 89       	ld.ub	r9,r8[0x0]
80002844:	30 08       	mov	r8,0
80002846:	f0 09 18 00 	cp.b	r9,r8
		static event_t e;
		e.type = kEventMonomeRefresh;
8000284a:	c0 80       	breq	8000285a <monome_refresh_timer_callback+0x1e>
8000284c:	e0 68 05 6c 	mov	r8,1388
80002850:	30 c9       	mov	r9,12
		event_post(&e);
80002852:	10 9c       	mov	r12,r8
80002854:	91 09       	st.w	r8[0x0],r9
80002856:	e0 a0 03 59 	rcall	80002f08 <event_post>
8000285a:	d8 02       	popm	pc

8000285c <handler_PollADC>:
8000285c:	d4 21       	pushm	r4-r7,lr
8000285e:	e0 67 0a e6 	mov	r7,2790
80002862:	0e 9c       	mov	r12,r7
	monomeFrameDirty++;
}

static void handler_PollADC(s32 data) {
	u16 i;
	adc_convert(&adc);
80002864:	e0 a0 02 c4 	rcall	80002dec <adc_convert>

	// CLOCK POT INPUT
	i = adc[0];
	i = i>>2;
80002868:	e0 68 0b 32 	mov	r8,2866
8000286c:	8e 87       	ld.uh	r7,r7[0x0]
	if(i != clock_temp) {
8000286e:	90 08       	ld.sh	r8,r8[0x0]
80002870:	a3 87       	lsr	r7,0x2
80002872:	ee 08 19 00 	cp.h	r8,r7
		// 500ms - 12ms
		clock_time = 12500 / (i + 25);
80002876:	c1 00       	breq	80002896 <handler_PollADC+0x3a>
80002878:	ee c9 ff e7 	sub	r9,r7,-25
8000287c:	e0 68 30 d4 	mov	r8,12500
80002880:	f0 09 0c 08 	divs	r8,r8,r9
		// print_dbg("\r\nclock (ms): ");
		// print_dbg_ulong(clock_time);

		timer_set(&clockTimer, clock_time);
80002884:	e0 69 0a f8 	mov	r9,2808
	// CLOCK POT INPUT
	i = adc[0];
	i = i>>2;
	if(i != clock_temp) {
		// 500ms - 12ms
		clock_time = 12500 / (i + 25);
80002888:	e0 6c 05 b0 	mov	r12,1456
		// print_dbg("\r\nclock (ms): ");
		// print_dbg_ulong(clock_time);

		timer_set(&clockTimer, clock_time);
8000288c:	f7 d8 c0 10 	bfextu	r11,r8,0x0,0x10
	}
	clock_temp = i;
80002890:	b2 08       	st.h	r9[0x0],r8
}
80002892:	e0 a0 09 8b 	rcall	80003ba8 <timer_set>
80002896:	e0 68 0b 32 	mov	r8,2866
8000289a:	b0 07       	st.h	r8[0x0],r7
8000289c:	d8 22       	popm	r4-r7,pc
8000289e:	d7 03       	nop

800028a0 <cascades_trigger>:
800028a0:	d4 31       	pushm	r0-r7,lr
800028a2:	e0 67 0a fa 	mov	r7,2810
800028a6:	ee 0c 07 09 	ld.ub	r9,r7[r12]
800028aa:	20 19       	sub	r9,1


static void cascades_trigger(u8 n) {
  u8 i;

  m.positions[n]--;
800028ac:	ee 0c 0b 09 	st.b	r7[r12],r9

  // ****** the trigger # check is so we don't cause a trigger/rules multiple times per NEXT
  // a rules-based jump to position-point does not current cause a trigger. should it?
  if(m.positions[n] < 0 && m.triggers[n] == 0) {
800028b0:	18 95       	mov	r5,r12
800028b2:	30 08       	mov	r8,0
800028b4:	f0 09 18 00 	cp.b	r9,r8
800028b8:	e0 84 00 b0 	brge	80002a18 <cascades_trigger+0x178>
800028bc:	ee 0c 00 06 	add	r6,r7,r12
800028c0:	ed 34 00 18 	ld.ub	r4,r6[24]
800028c4:	08 93       	mov	r3,r4
800028c6:	f0 04 18 00 	cp.b	r4,r8
800028ca:	e0 81 00 a7 	brne	80002a18 <cascades_trigger+0x178>
    m.triggers[n]++;
800028ce:	30 19       	mov	r9,1
800028d0:	ed 69 00 18 	st.b	r6[24],r9
  
    if(m.rules[n] == 1) {     // inc
800028d4:	ed 38 00 28 	ld.ub	r8,r6[40]
800028d8:	f2 08 18 00 	cp.b	r8,r9
      if(m.points[m.rule_dests[n]] < (LENGTH)) {
800028dc:	c0 f1       	brne	800028fa <cascades_trigger+0x5a>
800028de:	ed 38 00 30 	ld.ub	r8,r6[48]
800028e2:	10 07       	add	r7,r8
800028e4:	e0 68 0a e1 	mov	r8,2785
800028e8:	11 89       	ld.ub	r9,r8[0x0]
800028ea:	ef 38 00 08 	ld.ub	r8,r7[8]
800028ee:	f5 d8 b0 08 	bfexts	r10,r8,0x0,0x8
        m.points[m.rule_dests[n]]++;
800028f2:	12 3a       	cp.w	r10,r9
800028f4:	c7 74       	brge	800029e2 <cascades_trigger+0x142>
        // m.positions[m.rule_dests[n]] = m.points[m.rule_dests[n]];
      }
    }
    else if(m.rules[n] == 2) {  // dec
800028f6:	2f f8       	sub	r8,-1
800028f8:	c7 38       	rjmp	800029de <cascades_trigger+0x13e>
800028fa:	30 29       	mov	r9,2
800028fc:	f2 08 18 00 	cp.b	r8,r9
      if(m.points[m.rule_dests[n]] > 0) {
80002900:	c0 c1       	brne	80002918 <cascades_trigger+0x78>
80002902:	ed 38 00 30 	ld.ub	r8,r6[48]
80002906:	10 07       	add	r7,r8
80002908:	ef 38 00 08 	ld.ub	r8,r7[8]
8000290c:	e8 08 18 00 	cp.b	r8,r4
        m.points[m.rule_dests[n]]--;
80002910:	e0 8a 00 69 	brle	800029e2 <cascades_trigger+0x142>
        // m.positions[m.rule_dests[n]] = m.points[m.rule_dests[n]];
      }
    }
    else if(m.rules[n] == 3) {  // max
80002914:	20 18       	sub	r8,1
80002916:	c6 48       	rjmp	800029de <cascades_trigger+0x13e>
80002918:	30 39       	mov	r9,3
8000291a:	f2 08 18 00 	cp.b	r8,r9
      m.points[m.rule_dests[n]] = (LENGTH);
8000291e:	c0 81       	brne	8000292e <cascades_trigger+0x8e>
80002920:	ed 38 00 30 	ld.ub	r8,r6[48]
80002924:	10 07       	add	r7,r8
80002926:	e0 68 0a e1 	mov	r8,2785
      // m.positions[m.rule_dests[n]] = m.points[m.rule_dests[n]];
    }
    else if(m.rules[n] == 4) {  // min
8000292a:	11 88       	ld.ub	r8,r8[0x0]
8000292c:	c5 98       	rjmp	800029de <cascades_trigger+0x13e>
8000292e:	30 49       	mov	r9,4
      m.points[m.rule_dests[n]] = 0;
80002930:	f2 08 18 00 	cp.b	r8,r9
80002934:	c0 51       	brne	8000293e <cascades_trigger+0x9e>
80002936:	ed 38 00 30 	ld.ub	r8,r6[48]
      // m.positions[m.rule_dests[n]] = m.points[m.rule_dests[n]];
    }
    else if(m.rules[n] == 5) {  // rnd
8000293a:	10 07       	add	r7,r8
8000293c:	c3 68       	rjmp	800029a8 <cascades_trigger+0x108>
8000293e:	30 59       	mov	r9,5
      m.points[m.rule_dests[n]] = rnd() % SIZE;
80002940:	f2 08 18 00 	cp.b	r8,r9
80002944:	c0 e1       	brne	80002960 <cascades_trigger+0xc0>
80002946:	ed 36 00 30 	ld.ub	r6,r6[48]
8000294a:	e0 a0 09 a9 	rcall	80003c9c <rnd>
8000294e:	e0 68 0a d8 	mov	r8,2776
80002952:	0c 07       	add	r7,r6
80002954:	11 88       	ld.ub	r8,r8[0x0]
80002956:	f8 08 0d 08 	divu	r8,r12,r8
      // print_dbg_hex(m.points[m.rule_dests[n]]);
      // print_dbg_hex(rnd() % 11);

      // m.positions[m.rule_dests[n]] = m.points[m.rule_dests[n]];
    }
    else if(m.rules[n] == 6) {  // up/down
8000295a:	ef 69 00 08 	st.b	r7[8],r9
8000295e:	c4 28       	rjmp	800029e2 <cascades_trigger+0x142>
      m.points[m.rule_dests[n]] += rnd() % 3;
80002960:	30 69       	mov	r9,6
80002962:	f2 08 18 00 	cp.b	r8,r9
80002966:	c3 31       	brne	800029cc <cascades_trigger+0x12c>
80002968:	ed 32 00 30 	ld.ub	r2,r6[48]
8000296c:	ee 02 00 02 	add	r2,r7,r2
80002970:	e5 31 00 08 	ld.ub	r1,r2[8]
80002974:	e0 a0 09 94 	rcall	80003c9c <rnd>
80002978:	30 38       	mov	r8,3
8000297a:	f8 08 0d 08 	divu	r8,r12,r8
      m.points[m.rule_dests[n]]--;
8000297e:	f2 01 00 01 	add	r1,r9,r1
80002982:	e5 61 00 08 	st.b	r2[8],r1
80002986:	ed 38 00 30 	ld.ub	r8,r6[48]
8000298a:	ee 08 00 08 	add	r8,r7,r8
8000298e:	f1 39 00 08 	ld.ub	r9,r8[8]


      if(m.points[m.rule_dests[n]] < 0) m.points[m.rule_dests[n]] = 0;
80002992:	20 19       	sub	r9,1
80002994:	f1 69 00 08 	st.b	r8[8],r9
80002998:	ed 39 00 30 	ld.ub	r9,r6[48]
8000299c:	12 07       	add	r7,r9
8000299e:	ef 38 00 08 	ld.ub	r8,r7[8]
800029a2:	e8 08 18 00 	cp.b	r8,r4
      else if(m.points[m.rule_dests[n]] > (LENGTH)) m.points[m.rule_dests[n]] = LENGTH;
800029a6:	c0 44       	brge	800029ae <cascades_trigger+0x10e>
800029a8:	ef 64 00 08 	st.b	r7[8],r4
800029ac:	c1 b8       	rjmp	800029e2 <cascades_trigger+0x142>
800029ae:	f5 d8 b0 08 	bfexts	r10,r8,0x0,0x8
800029b2:	e0 68 0a e1 	mov	r8,2785
800029b6:	11 88       	ld.ub	r8,r8[0x0]
800029b8:	10 3a       	cp.w	r10,r8
800029ba:	e0 8a 00 14 	brle	800029e2 <cascades_trigger+0x142>
800029be:	e0 6a 0a fa 	mov	r10,2810
      // m.positions[m.rule_dests[n]] = m.points[m.rule_dests[n]];  

      // print_dbg("\r\n WANDER: ");
      // print_dbg_hex(m.points[m.rule_dests[n]]);   
    }
    else if(m.rules[n] == 7) {  // return
800029c2:	f4 09 00 09 	add	r9,r10,r9
800029c6:	f3 68 00 08 	st.b	r9[8],r8
      m.points[m.rule_dests[n]] = m.points_save[m.rule_dests[n]];
800029ca:	c0 c8       	rjmp	800029e2 <cascades_trigger+0x142>
800029cc:	30 79       	mov	r9,7
800029ce:	f2 08 18 00 	cp.b	r8,r9
800029d2:	c0 81       	brne	800029e2 <cascades_trigger+0x142>
800029d4:	ed 38 00 30 	ld.ub	r8,r6[48]
    }


    //reset
    m.positions[n] += m.points[n] + 1;
800029d8:	10 07       	add	r7,r8
800029da:	ef 38 00 10 	ld.ub	r8,r7[16]
800029de:	ef 68 00 08 	st.b	r7[8],r8

    //triggers
    for(i=0;i<8;i++)
      if((m.trig_dests[n] & (1<<i)) != 0)
800029e2:	e0 68 0a fa 	mov	r8,2810
      m.points[m.rule_dests[n]] = m.points_save[m.rule_dests[n]];
    }


    //reset
    m.positions[n] += m.points[n] + 1;
800029e6:	30 07       	mov	r7,0
800029e8:	f0 05 00 09 	add	r9,r8,r5
800029ec:	f0 05 07 0a 	ld.ub	r10,r8[r5]
800029f0:	12 96       	mov	r6,r9

    //triggers
    for(i=0;i<8;i++)
      if((m.trig_dests[n] & (1<<i)) != 0)
800029f2:	f3 39 00 08 	ld.ub	r9,r9[8]
800029f6:	f4 09 00 09 	add	r9,r10,r9
800029fa:	2f f9       	sub	r9,-1
800029fc:	f0 05 0b 09 	st.b	r8[r5],r9
        cascades_trigger(i);
80002a00:	ed 38 00 20 	ld.ub	r8,r6[32]
80002a04:	f0 07 08 48 	asr	r8,r8,r7

    //reset
    m.positions[n] += m.points[n] + 1;

    //triggers
    for(i=0;i<8;i++)
80002a08:	ed b8 00 00 	bld	r8,0x0
80002a0c:	c0 31       	brne	80002a12 <cascades_trigger+0x172>
80002a0e:	0e 9c       	mov	r12,r7
80002a10:	c4 8f       	rcall	800028a0 <cascades_trigger>
80002a12:	2f f7       	sub	r7,-1
80002a14:	58 87       	cp.w	r7,8
80002a16:	cf 51       	brne	80002a00 <cascades_trigger+0x160>
80002a18:	d8 32       	popm	r0-r7,pc
80002a1a:	d7 03       	nop

80002a1c <clock>:
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
// application clock code

void clock(u8 phase) {
80002a1c:	d4 31       	pushm	r0-r7,lr
	static u8 i;

	if(phase) {
80002a1e:	58 0c       	cp.w	r12,0
80002a20:	c4 f0       	breq	80002abe <clock+0xa2>
		gpio_set_gpio_pin(B10);
80002a22:	32 ac       	mov	r12,42
80002a24:	e0 a0 0d 9c 	rcall	8000455c <gpio_set_gpio_pin>
80002a28:	30 08       	mov	r8,0

		// clear last round
		for(i=0;i<8;i++)
80002a2a:	30 7b       	mov	r11,7
			m.triggers[i] = 0;
80002a2c:	e0 6a 0a fa 	mov	r10,2810

	if(phase) {
		gpio_set_gpio_pin(B10);

		// clear last round
		for(i=0;i<8;i++)
80002a30:	10 99       	mov	r9,r8
			m.triggers[i] = 0;
80002a32:	c0 98       	rjmp	80002a44 <clock+0x28>
80002a34:	f0 cc ff ff 	sub	r12,r8,-1
80002a38:	f4 08 00 08 	add	r8,r10,r8
80002a3c:	f1 69 00 18 	st.b	r8[24],r9
80002a40:	f1 dc c0 08 	bfextu	r8,r12,0x0,0x8

	if(phase) {
		gpio_set_gpio_pin(B10);

		// clear last round
		for(i=0;i<8;i++)
80002a44:	f6 08 18 00 	cp.b	r8,r11
80002a48:	fe 98 ff f6 	brls	80002a34 <clock+0x18>
			m.triggers[i] = 0;

		// main
		cascades_trigger(0);
80002a4c:	e0 67 05 ac 	mov	r7,1452

		// ensure bounds, output triggers
		for(i=0;i<8;i++) {
80002a50:	30 0c       	mov	r12,0
		// clear last round
		for(i=0;i<8;i++)
			m.triggers[i] = 0;

		// main
		cascades_trigger(0);
80002a52:	ae 88       	st.b	r7[0x0],r8
80002a54:	0e 95       	mov	r5,r7

		// ensure bounds, output triggers
		for(i=0;i<8;i++) {
80002a56:	c2 5f       	rcall	800028a0 <cascades_trigger>
80002a58:	30 06       	mov	r6,0
80002a5a:	30 73       	mov	r3,7
			else if(m.positions[i] > m.points[i])
				m.positions[i] = m.points[i];

			// send out
			if(m.triggers[i])
				gpio_set_gpio_pin(outs[i]);
80002a5c:	ae 86       	st.b	r7[0x0],r6
		// main
		cascades_trigger(0);

		// ensure bounds, output triggers
		for(i=0;i<8;i++) {
			if(m.positions[i] < 0)
80002a5e:	fe c4 b4 46 	sub	r4,pc,-19386
80002a62:	e0 67 0a fa 	mov	r7,2810
80002a66:	c2 18       	rjmp	80002aa8 <clock+0x8c>
80002a68:	ee 08 07 0a 	ld.ub	r10,r7[r8]
				m.positions[i] = 0;
80002a6c:	ec 0a 18 00 	cp.b	r10,r6
80002a70:	c0 44       	brge	80002a78 <clock+0x5c>
			else if(m.positions[i] > m.points[i])
80002a72:	ee 08 0b 06 	st.b	r7[r8],r6
80002a76:	c0 b8       	rjmp	80002a8c <clock+0x70>
80002a78:	ee 08 00 09 	add	r9,r7,r8
80002a7c:	f3 39 00 08 	ld.ub	r9,r9[8]
80002a80:	f2 0a 18 00 	cp.b	r10,r9
				m.positions[i] = m.points[i];
80002a84:	e0 8a 00 04 	brle	80002a8c <clock+0x70>

			// send out
			if(m.triggers[i])
80002a88:	ee 08 0b 09 	st.b	r7[r8],r9
80002a8c:	ee 08 00 09 	add	r9,r7,r8
80002a90:	f3 39 00 18 	ld.ub	r9,r9[24]
				gpio_set_gpio_pin(outs[i]);
80002a94:	ec 09 18 00 	cp.b	r9,r6
80002a98:	c0 50       	breq	80002aa2 <clock+0x86>
80002a9a:	e8 08 07 0c 	ld.ub	r12,r4[r8]

		// main
		cascades_trigger(0);

		// ensure bounds, output triggers
		for(i=0;i<8;i++) {
80002a9e:	e0 a0 0d 5f 	rcall	8000455c <gpio_set_gpio_pin>
80002aa2:	0b 88       	ld.ub	r8,r5[0x0]
80002aa4:	2f f8       	sub	r8,-1
80002aa6:	aa 88       	st.b	r5[0x0],r8
80002aa8:	0b 88       	ld.ub	r8,r5[0x0]
80002aaa:	e6 08 18 00 	cp.b	r8,r3
			// send out
			if(m.triggers[i])
				gpio_set_gpio_pin(outs[i]);
		}

		monomeFrameDirty++;
80002aae:	fe 98 ff dd 	brls	80002a68 <clock+0x4c>
80002ab2:	e0 68 07 48 	mov	r8,1864
	}
	else {
		for(i=0;i<8;i++) gpio_clr_gpio_pin(outs[i]);
80002ab6:	11 89       	ld.ub	r9,r8[0x0]
80002ab8:	2f f9       	sub	r9,-1
80002aba:	b0 89       	st.b	r8[0x0],r9
80002abc:	d8 32       	popm	r0-r7,pc
80002abe:	e0 67 05 ac 	mov	r7,1452
80002ac2:	30 75       	mov	r5,7
80002ac4:	ae 8c       	st.b	r7[0x0],r12
80002ac6:	fe c6 b4 ae 	sub	r6,pc,-19282
80002aca:	c0 88       	rjmp	80002ada <clock+0xbe>
80002acc:	ec 08 07 0c 	ld.ub	r12,r6[r8]
80002ad0:	e0 a0 0d 53 	rcall	80004576 <gpio_clr_gpio_pin>
80002ad4:	0f 88       	ld.ub	r8,r7[0x0]
80002ad6:	2f f8       	sub	r8,-1

		gpio_clr_gpio_pin(B10);
80002ad8:	ae 88       	st.b	r7[0x0],r8
80002ada:	0f 88       	ld.ub	r8,r7[0x0]
80002adc:	ea 08 18 00 	cp.b	r8,r5
80002ae0:	fe 98 ff f6 	brls	80002acc <clock+0xb0>
80002ae4:	32 ac       	mov	r12,42
80002ae6:	e0 a0 0d 48 	rcall	80004576 <gpio_clr_gpio_pin>
80002aea:	d8 32       	popm	r0-r7,pc

80002aec <flash_write>:
80002aec:	d4 21       	pushm	r4-r7,lr
80002aee:	e0 66 0a e0 	mov	r6,2784
80002af2:	0d 88       	ld.ub	r8,r6[0x0]
80002af4:	49 17       	lddpc	r7,80002b38 <flash_write+0x4c>
80002af6:	f0 0c 15 03 	lsl	r12,r8,0x3
80002afa:	10 1c       	sub	r12,r8
}

void flash_write(void) {
	// print_dbg("\r write preset ");
	// print_dbg_ulong(preset_select);
	flashc_memcpy((void *)&flashy.m[preset_select], &m, sizeof(m), true);
80002afc:	ee c8 ff be 	sub	r8,r7,-66
80002b00:	30 19       	mov	r9,1
80002b02:	33 8a       	mov	r10,56
80002b04:	e0 6b 0a fa 	mov	r11,2810
80002b08:	f0 0c 00 3c 	add	r12,r8,r12<<0x3
	flashc_memcpy((void *)&flashy.glyph[preset_select], &glyph, sizeof(glyph), true);
80002b0c:	e0 a0 0c 7c 	rcall	80004404 <flashc_memcpy>
80002b10:	ee c8 ff fe 	sub	r8,r7,-2
80002b14:	0d 8c       	ld.ub	r12,r6[0x0]
80002b16:	30 19       	mov	r9,1
80002b18:	30 8a       	mov	r10,8
80002b1a:	e0 6b 0a f0 	mov	r11,2800
80002b1e:	f0 0c 00 3c 	add	r12,r8,r12<<0x3
	flashc_memset8((void*)&(flashy.preset_select), preset_select, 1, true);
80002b22:	e0 a0 0c 71 	rcall	80004404 <flashc_memcpy>
80002b26:	30 19       	mov	r9,1
80002b28:	0d 8b       	ld.ub	r11,r6[0x0]
80002b2a:	ee cc ff ff 	sub	r12,r7,-1
}
80002b2e:	12 9a       	mov	r10,r9
80002b30:	e0 a0 0c 64 	rcall	800043f8 <flashc_memset8>
80002b34:	d8 22       	popm	r4-r7,pc
80002b36:	d7 03       	nop
80002b38:	80 03       	ld.sh	r3,r0[0x0]
	...

80002b3c <handler_SaveFlash>:
80002b3c:	d4 01       	pushm	lr
80002b3e:	cd 7f       	rcall	80002aec <flash_write>
80002b40:	d8 02       	popm	pc
80002b42:	d7 03       	nop

80002b44 <flash_unfresh>:
80002b44:	d4 01       	pushm	lr
80002b46:	30 19       	mov	r9,1
  // flashc_memset((void *)nvram_data, 0x00, 8, sizeof(*nvram_data), true);
}

// write fresh status
void flash_unfresh(void) {
  flashc_memset8((void*)&(flashy.fresh), FIRSTRUN_KEY, 4, true);
80002b48:	30 4a       	mov	r10,4
80002b4a:	32 2b       	mov	r11,34
80002b4c:	48 2c       	lddpc	r12,80002b54 <flash_unfresh+0x10>
80002b4e:	e0 a0 0c 55 	rcall	800043f8 <flashc_memset8>
}
80002b52:	d8 02       	popm	pc
80002b54:	80 03       	ld.sh	r3,r0[0x0]
	...

80002b58 <main>:
80002b58:	d4 31       	pushm	r0-r7,lr
80002b5a:	e0 a0 1d 23 	rcall	800065a0 <sysclk_init>
{
	u8 i1;

	sysclk_init();

	init_dbg_rs232(FMCK_HZ);
80002b5e:	e0 6c 87 00 	mov	r12,34560
80002b62:	ea 1c 03 93 	orh	r12,0x393
80002b66:	e0 a0 19 b7 	rcall	80005ed4 <init_dbg_rs232>

	init_gpio();
80002b6a:	e0 a0 02 8d 	rcall	80003084 <init_gpio>



// assign event handlers
static inline void assign_main_event_handlers(void) {
	app_event_handlers[ kEventFront ]	= &handler_Front;
80002b6e:	fe c9 0a 5a 	sub	r9,pc,2650
80002b72:	e0 68 0b 34 	mov	r8,2868
	// app_event_handlers[ kEventTimer ]	= &handler_Timer;
	app_event_handlers[ kEventPollADC ]	= &handler_PollADC;
80002b76:	91 19       	st.w	r8[0x4],r9
	app_event_handlers[ kEventKeyTimer ] = &handler_KeyTimer;
80002b78:	fe c9 03 1c 	sub	r9,pc,796
	app_event_handlers[ kEventSaveFlash ] = &handler_SaveFlash;
80002b7c:	91 39       	st.w	r8[0xc],r9
80002b7e:	fe c9 04 2e 	sub	r9,pc,1070
	app_event_handlers[ kEventClockNormal ] = &handler_ClockNormal;
80002b82:	91 49       	st.w	r8[0x10],r9
	app_event_handlers[ kEventFtdiConnect ]	= &handler_FtdiConnect ;
80002b84:	fe c9 00 48 	sub	r9,pc,72
	app_event_handlers[ kEventFtdiDisconnect ]	= &handler_FtdiDisconnect ;
80002b88:	91 59       	st.w	r8[0x14],r9
80002b8a:	fe c9 09 ca 	sub	r9,pc,2506
	app_event_handlers[ kEventMonomeConnect ]	= &handler_MonomeConnect ;
80002b8e:	91 69       	st.w	r8[0x18],r9
	app_event_handlers[ kEventMonomeDisconnect ]	= &handler_None ;
80002b90:	fe c9 04 48 	sub	r9,pc,1096
	app_event_handlers[ kEventMonomePoll ]	= &handler_MonomePoll ;
80002b94:	91 79       	st.w	r8[0x1c],r9
80002b96:	fe c9 fe 36 	sub	r9,pc,-458
	app_event_handlers[ kEventMonomeRefresh ]	= &handler_MonomeRefresh ;
80002b9a:	91 89       	st.w	r8[0x20],r9
	app_event_handlers[ kEventMonomeGridKey ]	= &handler_MonomeGridKey ;
80002b9c:	fe c9 04 98 	sub	r9,pc,1176

	init_dbg_rs232(FMCK_HZ);

	init_gpio();
	assign_main_event_handlers();
	init_events();
80002ba0:	91 99       	st.w	r8[0x24],r9
80002ba2:	fe c9 0a ce 	sub	r9,pc,2766
	init_tc();
80002ba6:	91 a9       	st.w	r8[0x28],r9
	init_spi();
80002ba8:	fe c9 0a a0 	sub	r9,pc,2720
	init_adc();
80002bac:	91 b9       	st.w	r8[0x2c],r9
80002bae:	fe c9 07 06 	sub	r9,pc,1798

	irq_initialize_vectors();
80002bb2:	91 c9       	st.w	r8[0x30],r9
	register_interrupts();
80002bb4:	fe c9 09 bc 	sub	r9,pc,2492
	cpu_irq_enable();
80002bb8:	91 d9       	st.w	r8[0x34],r9

	init_usb_host();
80002bba:	c9 5d       	rcall	80002ee4 <init_events>
80002bbc:	e0 a0 02 48 	rcall	8000304c <init_tc>
	init_monome();
80002bc0:	cf 6d       	rcall	80002fac <init_spi>


	print_dbg("\r\n\n// meadowphysics //////////////////////////////// ");
80002bc2:	cd 7c       	rcall	80002d70 <init_adc>
80002bc4:	e0 a0 0d 54 	rcall	8000466c <INTC_init_interrupts>
	print_dbg_ulong(sizeof(flashy));
80002bc8:	e0 a0 02 86 	rcall	800030d4 <register_interrupts>
80002bcc:	d5 03       	csrf	0x10
80002bce:	ce bd       	rcall	80002fa4 <init_usb_host>

	print_dbg(" ");
80002bd0:	e0 a0 03 1a 	rcall	80003204 <init_monome>
80002bd4:	fe cc b5 94 	sub	r12,pc,-19052
	print_dbg_ulong(sizeof(m));
80002bd8:	e0 a0 19 5c 	rcall	80005e90 <print_dbg>


	if(flash_is_fresh()) {
80002bdc:	e0 6c 02 02 	mov	r12,514
80002be0:	e0 a0 19 52 	rcall	80005e84 <print_dbg_ulong>
80002be4:	fe cc b5 70 	sub	r12,pc,-19088
80002be8:	e0 a0 19 54 	rcall	80005e90 <print_dbg>
		print_dbg("\r\nfirst run.");
80002bec:	33 8c       	mov	r12,56
80002bee:	e0 a0 19 4b 	rcall	80005e84 <print_dbg_ulong>
		flash_unfresh();
80002bf2:	32 28       	mov	r8,34
		flashc_memset32((void*)&(flashy.preset_select), 0, 4, true);
80002bf4:	4a 47       	lddpc	r7,80002c84 <main+0x12c>
80002bf6:	0f 89       	ld.ub	r9,r7[0x0]
80002bf8:	f0 09 18 00 	cp.b	r9,r8
80002bfc:	c5 10       	breq	80002c9e <main+0x146>
80002bfe:	fe cc b5 86 	sub	r12,pc,-19066
80002c02:	e0 a0 19 47 	rcall	80005e90 <print_dbg>
		// clear out some reasonable defaults
		for(i1=0;i1<8;i1++) {
			m.positions[i1] = i1;
			m.points[i1] = i1;
			m.points_save[i1] = i1;
			m.triggers[i1] = 0;
80002c06:	c9 ff       	rcall	80002b44 <flash_unfresh>
		flash_unfresh();
		flashc_memset32((void*)&(flashy.preset_select), 0, 4, true);


		// clear out some reasonable defaults
		for(i1=0;i1<8;i1++) {
80002c08:	30 19       	mov	r9,1
			m.positions[i1] = i1;
80002c0a:	30 4a       	mov	r10,4
			m.points[i1] = i1;
80002c0c:	30 0b       	mov	r11,0
80002c0e:	ee cc ff ff 	sub	r12,r7,-1
			m.points_save[i1] = i1;
80002c12:	e0 a0 0b e1 	rcall	800043d4 <flashc_memset32>
			m.triggers[i1] = 0;
			m.trig_dests[i1] = 0;
			m.rules[i1] = 0;
			m.rule_dests[i1] = i1;
80002c16:	30 09       	mov	r9,0
		// clear out some reasonable defaults
		for(i1=0;i1<8;i1++) {
			m.positions[i1] = i1;
			m.points[i1] = i1;
			m.points_save[i1] = i1;
			m.triggers[i1] = 0;
80002c18:	e0 68 0a fa 	mov	r8,2810
			m.trig_dests[i1] = 0;
80002c1c:	12 9a       	mov	r10,r9
80002c1e:	30 8b       	mov	r11,8
			m.rules[i1] = 0;
80002c20:	b0 89       	st.b	r8[0x0],r9
80002c22:	f1 69 00 08 	st.b	r8[8],r9
		flash_unfresh();
		flashc_memset32((void*)&(flashy.preset_select), 0, 4, true);


		// clear out some reasonable defaults
		for(i1=0;i1<8;i1++) {
80002c26:	f1 69 00 10 	st.b	r8[16],r9
80002c2a:	f1 69 00 30 	st.b	r8[48],r9
80002c2e:	f1 6a 00 18 	st.b	r8[24],r10
			m.trig_dests[i1] = 0;
			m.rules[i1] = 0;
			m.rule_dests[i1] = i1;
		}

		m.positions[0] = m.points[0] = 3;
80002c32:	f1 6a 00 20 	st.b	r8[32],r10
80002c36:	f1 6a 00 28 	st.b	r8[40],r10
80002c3a:	2f f9       	sub	r9,-1
		m.trig_dests[0] = 254;
80002c3c:	2f f8       	sub	r8,-1
80002c3e:	5c 59       	castu.b	r9
80002c40:	f6 09 18 00 	cp.b	r9,r11
80002c44:	ce e1       	brne	80002c20 <main+0xc8>
80002c46:	30 39       	mov	r9,3
80002c48:	e0 68 0a fa 	mov	r8,2810

		// save all presets, clear glyphs
		for(i1=0;i1<8;i1++) {
			flashc_memcpy((void *)&flashy.m[i1], &m, sizeof(m), true);
			glyph[i1] = (1<<i1);
80002c4c:	48 e6       	lddpc	r6,80002c84 <main+0x12c>
		m.positions[0] = m.points[0] = 3;
		m.trig_dests[0] = 254;

		// save all presets, clear glyphs
		for(i1=0;i1<8;i1++) {
			flashc_memcpy((void *)&flashy.m[i1], &m, sizeof(m), true);
80002c4e:	b0 89       	st.b	r8[0x0],r9
80002c50:	f1 69 00 08 	st.b	r8[8],r9
80002c54:	ec c5 ff fe 	sub	r5,r6,-2
80002c58:	3f e9       	mov	r9,-2
			glyph[i1] = (1<<i1);
80002c5a:	2b e6       	sub	r6,-66
80002c5c:	f1 69 00 20 	st.b	r8[32],r9
80002c60:	30 07       	mov	r7,0
80002c62:	30 14       	mov	r4,1
			flashc_memcpy((void *)&flashy.glyph[i1], &glyph, sizeof(glyph), true);
80002c64:	e0 63 0a f0 	mov	r3,2800
80002c68:	30 19       	mov	r9,1
80002c6a:	33 8a       	mov	r10,56
80002c6c:	e0 6b 0a fa 	mov	r11,2810
80002c70:	0c 9c       	mov	r12,r6
80002c72:	e0 a0 0b c9 	rcall	80004404 <flashc_memcpy>
80002c76:	e8 07 09 48 	lsl	r8,r4,r7
80002c7a:	0a 9c       	mov	r12,r5
80002c7c:	e6 07 0b 08 	st.b	r3[r7],r8
80002c80:	2c 86       	sub	r6,-56
80002c82:	c0 38       	rjmp	80002c88 <main+0x130>
80002c84:	80 03       	ld.sh	r3,r0[0x0]
80002c86:	00 00       	add	r0,r0
80002c88:	2f f7       	sub	r7,-1
80002c8a:	2f 85       	sub	r5,-8
80002c8c:	30 19       	mov	r9,1
80002c8e:	30 8a       	mov	r10,8
80002c90:	e0 6b 0a f0 	mov	r11,2800
80002c94:	e0 a0 0b b8 	rcall	80004404 <flashc_memcpy>
80002c98:	58 87       	cp.w	r7,8
80002c9a:	ce 71       	brne	80002c68 <main+0x110>
80002c9c:	c1 38       	rjmp	80002cc2 <main+0x16a>
80002c9e:	0f 98       	ld.ub	r8,r7[0x1]
80002ca0:	e0 66 0a e0 	mov	r6,2784
80002ca4:	ac 88       	st.b	r6[0x0],r8
80002ca6:	fe b0 fa 55 	rcall	80002150 <flash_read>
80002caa:	0d 88       	ld.ub	r8,r6[0x0]
80002cac:	ee 08 00 37 	add	r7,r7,r8<<0x3
80002cb0:	e0 68 0a f0 	mov	r8,2800
80002cb4:	2f e7       	sub	r7,-2
80002cb6:	f0 c9 ff f8 	sub	r9,r8,-8
80002cba:	0f 3a       	ld.ub	r10,r7++
80002cbc:	10 ca       	st.b	r8++,r10
80002cbe:	12 38       	cp.w	r8,r9
80002cc0:	cf d1       	brne	80002cba <main+0x162>
80002cc2:	30 f9       	mov	r9,15
80002cc4:	e0 68 0a e1 	mov	r8,2785
80002cc8:	b0 89       	st.b	r8[0x0],r9
80002cca:	31 09       	mov	r9,16
80002ccc:	e0 68 0a d8 	mov	r8,2776
80002cd0:	b0 89       	st.b	r8[0x0],r9
80002cd2:	fe c9 07 8e 	sub	r9,pc,1934
80002cd6:	e0 68 0a dc 	mov	r8,2780
80002cda:	91 09       	st.w	r8[0x0],r9
80002cdc:	fe c9 02 c0 	sub	r9,pc,704
80002ce0:	31 c8       	mov	r8,28
80002ce2:	32 9c       	mov	r12,41
80002ce4:	91 09       	st.w	r8[0x0],r9
80002ce6:	e0 a0 0c 30 	rcall	80004546 <gpio_get_pin_value>
80002cea:	e0 68 0b 70 	mov	r8,2928
80002cee:	ec 1c 00 01 	eorl	r12,0x1
80002cf2:	30 09       	mov	r9,0
80002cf4:	b0 8c       	st.b	r8[0x0],r12
80002cf6:	fe ca 0c 1e 	sub	r10,pc,3102
80002cfa:	37 8b       	mov	r11,120
80002cfc:	e0 6c 05 b0 	mov	r12,1456
80002d00:	e0 a0 07 90 	rcall	80003c20 <timer_add>

		m.positions[0] = m.points[0] = 3;
		m.trig_dests[0] = 254;

		// save all presets, clear glyphs
		for(i1=0;i1<8;i1++) {
80002d04:	30 09       	mov	r9,0
80002d06:	fe ca 04 e2 	sub	r10,pc,1250
			flashc_memcpy((void *)&flashy.glyph[i1], &glyph, sizeof(glyph), true);
		}
	}
	else {
		// load from flash at startup
		preset_select = flashy.preset_select;
80002d0a:	33 2b       	mov	r11,50
80002d0c:	e0 6c 05 c8 	mov	r12,1480
		flash_read();
80002d10:	e0 a0 07 88 	rcall	80003c20 <timer_add>
80002d14:	30 09       	mov	r9,0
80002d16:	fe ca 05 0a 	sub	r10,pc,1290
80002d1a:	36 4b       	mov	r11,100
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
// main

int main(void)
80002d1c:	e0 6c 05 8c 	mov	r12,1420
	else {
		// load from flash at startup
		preset_select = flashy.preset_select;
		flash_read();
		for(i1=0;i1<8;i1++)
			glyph[i1] = flashy.glyph[preset_select][i1];
80002d20:	e0 a0 07 80 	rcall	80003c20 <timer_add>
	}
	else {
		// load from flash at startup
		preset_select = flashy.preset_select;
		flash_read();
		for(i1=0;i1<8;i1++)
80002d24:	e0 69 27 10 	mov	r9,10000
			glyph[i1] = flashy.glyph[preset_select][i1];
	}

	LENGTH = 15;
80002d28:	e0 68 0b 32 	mov	r8,2866
80002d2c:	e0 67 05 fc 	mov	r7,1532
	SIZE = 16;
80002d30:	b0 09       	st.h	r8[0x0],r9
80002d32:	e0 66 0b 34 	mov	r6,2868

	re = &refresh;
80002d36:	e0 6c 05 fc 	mov	r12,1532

	clock_pulse = &clock;
80002d3a:	c0 fd       	rcall	80002f58 <event_next>
80002d3c:	cf d0       	breq	80002d36 <main+0x1de>
	clock_external = !gpio_get_pin_value(B09);
80002d3e:	6e 08       	ld.w	r8,r7[0x0]
	LENGTH = 15;
	SIZE = 16;

	re = &refresh;

	clock_pulse = &clock;
80002d40:	6e 1c       	ld.w	r12,r7[0x4]
	clock_external = !gpio_get_pin_value(B09);
80002d42:	ec 08 03 28 	ld.w	r8,r6[r8<<0x2]
80002d46:	5d 18       	icall	r8
80002d48:	cf 7b       	rjmp	80002d36 <main+0x1de>
80002d4a:	d7 03       	nop

80002d4c <timers_unset_monome>:

	timer_add(&clockTimer,120,&clockTimer_callback, NULL);
80002d4c:	d4 01       	pushm	lr
	SIZE = 16;

	re = &refresh;

	clock_pulse = &clock;
	clock_external = !gpio_get_pin_value(B09);
80002d4e:	e0 6c 05 74 	mov	r12,1396

	timer_add(&clockTimer,120,&clockTimer_callback, NULL);
80002d52:	e0 a0 07 31 	rcall	80003bb4 <timer_remove>
80002d56:	e0 6c 06 08 	mov	r12,1544
	timer_add(&keyTimer,50,&keyTimer_callback, NULL);
80002d5a:	e0 a0 07 2d 	rcall	80003bb4 <timer_remove>
80002d5e:	d8 02       	popm	pc

80002d60 <handler_FtdiDisconnect>:
80002d60:	d4 01       	pushm	lr
80002d62:	cf 5f       	rcall	80002d4c <timers_unset_monome>
80002d64:	d8 02       	popm	pc
	timer_add(&adcTimer,100,&adcTimer_callback, NULL);
80002d66:	d7 03       	nop

80002d68 <monome_poll_timer_callback>:
80002d68:	d4 01       	pushm	lr
80002d6a:	e0 a0 07 ff 	rcall	80003d68 <ftdi_read>
80002d6e:	d8 02       	popm	pc

80002d70 <init_adc>:
  (*dst)[3] = val & 0xfff;

}

// setup ad7923
void init_adc(void) {
80002d70:	d4 21       	pushm	r4-r7,lr
  u16 cmd;

  // at powerup, the part wants a dummy conversion with DIN high
  spi_selectChip(SPI, ADC_SPI);
80002d72:	30 1b       	mov	r11,1
80002d74:	fe 7c 24 00 	mov	r12,-56320
80002d78:	e0 a0 0c fa 	rcall	8000476c <spi_selectChip>
  spi_write(SPI, 0xffff);
80002d7c:	e0 6b ff ff 	mov	r11,65535
80002d80:	fe 7c 24 00 	mov	r12,-56320
80002d84:	e0 a0 0d 83 	rcall	8000488a <spi_write>
  spi_unselectChip(SPI, ADC_SPI);
80002d88:	30 1b       	mov	r11,1
80002d8a:	fe 7c 24 00 	mov	r12,-56320
80002d8e:	e0 a0 0d 17 	rcall	800047bc <spi_unselectChip>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002d92:	e1 b7 00 42 	mfsr	r7,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002d96:	ee 78 42 40 	mov	r8,1000000
80002d9a:	30 09       	mov	r9,0
80002d9c:	e0 6a e5 3f 	mov	r10,58687
80002da0:	ea 1a 11 f0 	orh	r10,0x11f0
80002da4:	30 0b       	mov	r11,0
80002da6:	e0 a0 1c 23 	rcall	800065ec <__avr32_udiv64>
80002daa:	ee 0a 00 0a 	add	r10,r7,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002dae:	e1 b8 00 42 	mfsr	r8,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002db2:	14 37       	cp.w	r7,r10
80002db4:	e0 88 00 05 	brls	80002dbe <init_adc+0x4e>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002db8:	0e 38       	cp.w	r8,r7
80002dba:	cf a2       	brcc	80002dae <init_adc+0x3e>
80002dbc:	c0 38       	rjmp	80002dc2 <init_adc+0x52>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002dbe:	0e 38       	cp.w	r8,r7
80002dc0:	c0 43       	brcs	80002dc8 <init_adc+0x58>
80002dc2:	14 38       	cp.w	r8,r10
80002dc4:	fe 98 ff f5 	brls	80002dae <init_adc+0x3e>
  // wait for powerup time (5us in datasheet)
  delay_us(5);
  
  // write base configuration
  cmd = AD7923_CMD_BASE << 4;
  spi_selectChip(SPI, ADC_SPI );
80002dc8:	30 1b       	mov	r11,1
80002dca:	fe 7c 24 00 	mov	r12,-56320
80002dce:	e0 a0 0c cf 	rcall	8000476c <spi_selectChip>
  spi_write(SPI, cmd );
80002dd2:	e0 6b 83 10 	mov	r11,33552
80002dd6:	fe 7c 24 00 	mov	r12,-56320
80002dda:	e0 a0 0d 58 	rcall	8000488a <spi_write>
  spi_unselectChip(SPI, ADC_SPI );
80002dde:	30 1b       	mov	r11,1
80002de0:	fe 7c 24 00 	mov	r12,-56320
80002de4:	e0 a0 0c ec 	rcall	800047bc <spi_unselectChip>

}
80002de8:	d8 22       	popm	r4-r7,pc
80002dea:	d7 03       	nop

80002dec <adc_convert>:
80002dec:	d4 21       	pushm	r4-r7,lr
80002dee:	20 1d       	sub	sp,4
80002df0:	30 1b       	mov	r11,1
80002df2:	18 97       	mov	r7,r12
80002df4:	fe 7c 24 00 	mov	r12,-56320
80002df8:	e0 a0 0c ba 	rcall	8000476c <spi_selectChip>

  // data into AD7923 is a left-justified 12-bit value in a 16-bit word
  // so, always lshift the command before sending
  cmd = ( AD7923_CMD_BASE ) << 4;
  spi_selectChip(SPI, ADC_SPI);
  spi_write(SPI, cmd);
80002dfc:	e0 6b 83 10 	mov	r11,33552
80002e00:	fe 7c 24 00 	mov	r12,-56320
80002e04:	e0 a0 0d 43 	rcall	8000488a <spi_write>
  spi_unselectChip(SPI, ADC_SPI);
80002e08:	30 1b       	mov	r11,1
80002e0a:	fe 7c 24 00 	mov	r12,-56320
80002e0e:	e0 a0 0c d7 	rcall	800047bc <spi_unselectChip>

  // get channel 0, setup channel 1
  cmd = ( AD7923_CMD_BASE | AD7923_CTL_ADD0 ) << 4;
  spi_selectChip(SPI, ADC_SPI);
80002e12:	30 1b       	mov	r11,1
80002e14:	fe 7c 24 00 	mov	r12,-56320
80002e18:	e0 a0 0c aa 	rcall	8000476c <spi_selectChip>
  spi_write(SPI, cmd);
80002e1c:	e0 6b 87 10 	mov	r11,34576
80002e20:	fe 7c 24 00 	mov	r12,-56320
80002e24:	e0 a0 0d 33 	rcall	8000488a <spi_write>
  spi_read(SPI, &val);
80002e28:	fa c6 ff fe 	sub	r6,sp,-2
80002e2c:	fe 7c 24 00 	mov	r12,-56320
80002e30:	0c 9b       	mov	r11,r6
80002e32:	e0 a0 0d 3a 	rcall	800048a6 <spi_read>
  spi_unselectChip(SPI, ADC_SPI);
80002e36:	30 1b       	mov	r11,1
80002e38:	fe 7c 24 00 	mov	r12,-56320
80002e3c:	e0 a0 0c c0 	rcall	800047bc <spi_unselectChip>
  (*dst)[0] = val & 0xfff; 
80002e40:	9a 18       	ld.sh	r8,sp[0x2]
80002e42:	f1 d8 c0 0c 	bfextu	r8,r8,0x0,0xc

  // get channel 1, setup channel 2
  cmd = ( AD7923_CMD_BASE | AD7923_CTL_ADD1 ) << 4;
  spi_selectChip(SPI, ADC_SPI);
80002e46:	30 1b       	mov	r11,1
  cmd = ( AD7923_CMD_BASE | AD7923_CTL_ADD0 ) << 4;
  spi_selectChip(SPI, ADC_SPI);
  spi_write(SPI, cmd);
  spi_read(SPI, &val);
  spi_unselectChip(SPI, ADC_SPI);
  (*dst)[0] = val & 0xfff; 
80002e48:	ae 08       	st.h	r7[0x0],r8

  // get channel 1, setup channel 2
  cmd = ( AD7923_CMD_BASE | AD7923_CTL_ADD1 ) << 4;
  spi_selectChip(SPI, ADC_SPI);
80002e4a:	fe 7c 24 00 	mov	r12,-56320
80002e4e:	e0 a0 0c 8f 	rcall	8000476c <spi_selectChip>
  spi_write(SPI, cmd);
80002e52:	e0 6b 8b 10 	mov	r11,35600
80002e56:	fe 7c 24 00 	mov	r12,-56320
80002e5a:	e0 a0 0d 18 	rcall	8000488a <spi_write>
  spi_read(SPI, &val);
80002e5e:	0c 9b       	mov	r11,r6
80002e60:	fe 7c 24 00 	mov	r12,-56320
80002e64:	e0 a0 0d 21 	rcall	800048a6 <spi_read>
  spi_unselectChip(SPI, ADC_SPI);
80002e68:	30 1b       	mov	r11,1
80002e6a:	fe 7c 24 00 	mov	r12,-56320
80002e6e:	e0 a0 0c a7 	rcall	800047bc <spi_unselectChip>
  (*dst)[1] = val & 0xfff;
80002e72:	9a 18       	ld.sh	r8,sp[0x2]
80002e74:	f1 d8 c0 0c 	bfextu	r8,r8,0x0,0xc

  // get channel 2, setup channel 3
  cmd = ( AD7923_CMD_BASE | AD7923_CTL_ADD1 | AD7923_CTL_ADD0 ) << 4;
  spi_selectChip(SPI, ADC_SPI);
80002e78:	30 1b       	mov	r11,1
  cmd = ( AD7923_CMD_BASE | AD7923_CTL_ADD1 ) << 4;
  spi_selectChip(SPI, ADC_SPI);
  spi_write(SPI, cmd);
  spi_read(SPI, &val);
  spi_unselectChip(SPI, ADC_SPI);
  (*dst)[1] = val & 0xfff;
80002e7a:	ae 18       	st.h	r7[0x2],r8

  // get channel 2, setup channel 3
  cmd = ( AD7923_CMD_BASE | AD7923_CTL_ADD1 | AD7923_CTL_ADD0 ) << 4;
  spi_selectChip(SPI, ADC_SPI);
80002e7c:	fe 7c 24 00 	mov	r12,-56320
80002e80:	e0 a0 0c 76 	rcall	8000476c <spi_selectChip>
  spi_write(SPI, cmd);
80002e84:	e0 6b 8f 10 	mov	r11,36624
80002e88:	fe 7c 24 00 	mov	r12,-56320
80002e8c:	e0 a0 0c ff 	rcall	8000488a <spi_write>
  spi_read(SPI, &val);
80002e90:	0c 9b       	mov	r11,r6
80002e92:	fe 7c 24 00 	mov	r12,-56320
80002e96:	e0 a0 0d 08 	rcall	800048a6 <spi_read>
  spi_unselectChip(SPI, ADC_SPI);
80002e9a:	30 1b       	mov	r11,1
80002e9c:	fe 7c 24 00 	mov	r12,-56320
80002ea0:	e0 a0 0c 8e 	rcall	800047bc <spi_unselectChip>
  (*dst)[2] = val & 0xfff;
80002ea4:	9a 18       	ld.sh	r8,sp[0x2]
80002ea6:	f1 d8 c0 0c 	bfextu	r8,r8,0x0,0xc

  // get channel 3, dummy write
  cmd = ( AD7923_CMD_BASE ) << 4;
  spi_selectChip(SPI, ADC_SPI);
80002eaa:	30 1b       	mov	r11,1
  cmd = ( AD7923_CMD_BASE | AD7923_CTL_ADD1 | AD7923_CTL_ADD0 ) << 4;
  spi_selectChip(SPI, ADC_SPI);
  spi_write(SPI, cmd);
  spi_read(SPI, &val);
  spi_unselectChip(SPI, ADC_SPI);
  (*dst)[2] = val & 0xfff;
80002eac:	ae 28       	st.h	r7[0x4],r8

  // get channel 3, dummy write
  cmd = ( AD7923_CMD_BASE ) << 4;
  spi_selectChip(SPI, ADC_SPI);
80002eae:	fe 7c 24 00 	mov	r12,-56320
80002eb2:	e0 a0 0c 5d 	rcall	8000476c <spi_selectChip>
  spi_write(SPI, cmd);
80002eb6:	e0 6b 83 10 	mov	r11,33552
80002eba:	fe 7c 24 00 	mov	r12,-56320
80002ebe:	e0 a0 0c e6 	rcall	8000488a <spi_write>
  spi_read(SPI, &val);
80002ec2:	0c 9b       	mov	r11,r6
80002ec4:	fe 7c 24 00 	mov	r12,-56320
80002ec8:	e0 a0 0c ef 	rcall	800048a6 <spi_read>
  spi_unselectChip(SPI, ADC_SPI);
80002ecc:	30 1b       	mov	r11,1
80002ece:	fe 7c 24 00 	mov	r12,-56320
80002ed2:	e0 a0 0c 75 	rcall	800047bc <spi_unselectChip>
  (*dst)[3] = val & 0xfff;
80002ed6:	9a 18       	ld.sh	r8,sp[0x2]
80002ed8:	f1 d8 c0 0c 	bfextu	r8,r8,0x0,0xc
80002edc:	ae 38       	st.h	r7[0x6],r8

}
80002ede:	2f fd       	sub	sp,-4
80002ee0:	d8 22       	popm	r4-r7,pc
80002ee2:	d7 03       	nop

80002ee4 <init_events>:
// initializes (or re-initializes)  the system event queue.
 void init_events( void ) {
  int k;
  
  // set queue (circular list) to empty
  putIdx = 0;
80002ee4:	e0 6a 06 20 	mov	r10,1568
80002ee8:	30 08       	mov	r8,0
  getIdx = 0;
80002eea:	95 08       	st.w	r10[0x0],r8

  // zero out the event records
  for ( k = 0; k < MAX_EVENTS; k++ ) {
    sysEvents[ k ].type = 0;
80002eec:	e0 6a 06 24 	mov	r10,1572
 void init_events( void ) {
  int k;
  
  // set queue (circular list) to empty
  putIdx = 0;
  getIdx = 0;
80002ef0:	10 99       	mov	r9,r8

// The system event queue is a circular array of event records.
 static event_t sysEvents[ MAX_EVENTS ];

// initializes (or re-initializes)  the system event queue.
 void init_events( void ) {
80002ef2:	95 08       	st.w	r10[0x0],r8
80002ef4:	e0 68 06 28 	mov	r8,1576
  getIdx = 0;

  // zero out the event records
  for ( k = 0; k < MAX_EVENTS; k++ ) {
    sysEvents[ k ].type = 0;
    sysEvents[ k ].data = 0;
80002ef8:	f0 ca ff 00 	sub	r10,r8,-256
  // set queue (circular list) to empty
  putIdx = 0;
  getIdx = 0;

  // zero out the event records
  for ( k = 0; k < MAX_EVENTS; k++ ) {
80002efc:	91 09       	st.w	r8[0x0],r9
80002efe:	91 19       	st.w	r8[0x4],r9
    sysEvents[ k ].type = 0;
    sysEvents[ k ].data = 0;
  }
}
80002f00:	2f 88       	sub	r8,-8
80002f02:	14 38       	cp.w	r8,r10
80002f04:	cf c1       	brne	80002efc <init_events+0x18>
80002f06:	5e fc       	retal	r12

80002f08 <event_post>:
80002f08:	d4 01       	pushm	lr
80002f0a:	d3 43       	ssrf	0x14
80002f0c:	e0 68 06 20 	mov	r8,1568

  cpu_irq_disable_level(APP_TC_IRQ_PRIORITY);
  
  // increment write idx, posbily wrapping
  saveIndex = putIdx;
  INCR_EVENT_INDEX( putIdx );
80002f10:	70 0a       	ld.w	r10,r8[0x0]
80002f12:	f4 c9 ff ff 	sub	r9,r10,-1
80002f16:	91 09       	st.w	r8[0x0],r9
80002f18:	e0 49 00 20 	cp.w	r9,32
80002f1c:	c0 31       	brne	80002f22 <event_post+0x1a>
80002f1e:	30 09       	mov	r9,0
  if ( putIdx != getIdx  ) {
80002f20:	91 09       	st.w	r8[0x0],r9
80002f22:	e0 68 06 24 	mov	r8,1572
80002f26:	e0 69 06 20 	mov	r9,1568
80002f2a:	70 0b       	ld.w	r11,r8[0x0]
    sysEvents[ putIdx ].type = e->type;
80002f2c:	72 08       	ld.w	r8,r9[0x0]
80002f2e:	16 38       	cp.w	r8,r11
80002f30:	c0 c0       	breq	80002f48 <event_post+0x40>
80002f32:	e0 69 06 28 	mov	r9,1576
    sysEvents[ putIdx ].data = e->data;
80002f36:	78 0a       	ld.w	r10,r12[0x0]
80002f38:	f2 08 09 3a 	st.w	r9[r8<<0x3],r10
80002f3c:	f2 08 00 38 	add	r8,r9,r8<<0x3
    status = true;
  } else {
    // idx wrapped, so queue is full, restore idx
    putIdx = saveIndex;
    print_dbg("\r\n event queue full!");
80002f40:	78 19       	ld.w	r9,r12[0x4]
    sysEvents[ putIdx ].type = e->type;
    sysEvents[ putIdx ].data = e->data;
    status = true;
  } else {
    // idx wrapped, so queue is full, restore idx
    putIdx = saveIndex;
80002f42:	30 1c       	mov	r12,1
    print_dbg("\r\n event queue full!");
80002f44:	91 19       	st.w	r8[0x4],r9
80002f46:	c0 78       	rjmp	80002f54 <event_post+0x4c>
80002f48:	fe cc b8 80 	sub	r12,pc,-18304
  } 

  cpu_irq_enable_level(APP_TC_IRQ_PRIORITY);
  return status;
80002f4c:	93 0a       	st.w	r9[0x0],r10
80002f4e:	e0 a0 17 a1 	rcall	80005e90 <print_dbg>
80002f52:	30 0c       	mov	r12,0
80002f54:	d5 43       	csrf	0x14
80002f56:	d8 02       	popm	pc

80002f58 <event_next>:
80002f58:	18 98       	mov	r8,r12
80002f5a:	d3 43       	ssrf	0x14
80002f5c:	e0 6a 06 20 	mov	r10,1568
80002f60:	e0 69 06 24 	mov	r9,1572
u8 event_next( event_t *e ) {
  u8 status;
  cpu_irq_disable_level(APP_TC_IRQ_PRIORITY);
  
  // if pointers are equal, the queue is empty... don't allow idx's to wrap!
  if ( getIdx != putIdx ) {
80002f64:	74 0b       	ld.w	r11,r10[0x0]
80002f66:	72 0a       	ld.w	r10,r9[0x0]
    INCR_EVENT_INDEX( getIdx );
80002f68:	16 3a       	cp.w	r10,r11
80002f6a:	c1 60       	breq	80002f96 <event_next+0x3e>
80002f6c:	2f fa       	sub	r10,-1
80002f6e:	93 0a       	st.w	r9[0x0],r10
80002f70:	e0 4a 00 20 	cp.w	r10,32
80002f74:	c0 31       	brne	80002f7a <event_next+0x22>
    e->type = sysEvents[ getIdx ].type;
80002f76:	30 0a       	mov	r10,0
80002f78:	93 0a       	st.w	r9[0x0],r10
80002f7a:	e0 69 06 28 	mov	r9,1576
    e->data = sysEvents[ getIdx ].data;
80002f7e:	e0 6a 06 24 	mov	r10,1572
  cpu_irq_disable_level(APP_TC_IRQ_PRIORITY);
  
  // if pointers are equal, the queue is empty... don't allow idx's to wrap!
  if ( getIdx != putIdx ) {
    INCR_EVENT_INDEX( getIdx );
    e->type = sysEvents[ getIdx ].type;
80002f82:	74 0a       	ld.w	r10,r10[0x0]
    e->data = sysEvents[ getIdx ].data;
80002f84:	f2 0a 00 3b 	add	r11,r9,r10<<0x3
80002f88:	f2 0a 03 39 	ld.w	r9,r9[r10<<0x3]
80002f8c:	30 1c       	mov	r12,1
    status = true;
  } else {
    e->type  = 0xff;
    e->data = 0;
80002f8e:	91 09       	st.w	r8[0x0],r9
    INCR_EVENT_INDEX( getIdx );
    e->type = sysEvents[ getIdx ].type;
    e->data = sysEvents[ getIdx ].data;
    status = true;
  } else {
    e->type  = 0xff;
80002f90:	76 19       	ld.w	r9,r11[0x4]
80002f92:	91 19       	st.w	r8[0x4],r9
    e->data = 0;
80002f94:	c0 68       	rjmp	80002fa0 <event_next+0x48>
    INCR_EVENT_INDEX( getIdx );
    e->type = sysEvents[ getIdx ].type;
    e->data = sysEvents[ getIdx ].data;
    status = true;
  } else {
    e->type  = 0xff;
80002f96:	30 0c       	mov	r12,0
    e->data = 0;
    status = false;
  }

  cpu_irq_enable_level(APP_TC_IRQ_PRIORITY);
80002f98:	e0 69 00 ff 	mov	r9,255
  return status;
}
80002f9c:	91 1c       	st.w	r8[0x4],r12
80002f9e:	91 09       	st.w	r8[0x0],r9
80002fa0:	d5 43       	csrf	0x14
80002fa2:	5e fc       	retal	r12

80002fa4 <init_usb_host>:
  gpio_enable_module(TWI_GPIO_MAP, sizeof(TWI_GPIO_MAP) / sizeof(TWI_GPIO_MAP[0]));
}
*/

// initialize USB host stack
void init_usb_host (void) {
80002fa4:	d4 01       	pushm	lr
  uhc_start();
80002fa6:	e0 a0 17 f3 	rcall	80005f8c <uhc_start>
}
80002faa:	d8 02       	popm	pc

80002fac <init_spi>:
80002fac:	d4 21       	pushm	r4-r7,lr
80002fae:	20 4d       	sub	sp,16
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80002fb0:	30 5b       	mov	r11,5
80002fb2:	30 2c       	mov	r12,2
80002fb4:	e0 a0 1a 82 	rcall	800064b8 <sysclk_priv_enable_module>
    {SPI_NPCS0_PIN,  SPI_NPCS0_FUNCTION },
    {SPI_NPCS1_PIN,  SPI_NPCS1_FUNCTION },
  };

  // Assign GPIO to SPI.
  gpio_enable_module(SPI_GPIO_MAP, sizeof(SPI_GPIO_MAP) / sizeof(SPI_GPIO_MAP[0]));
80002fb8:	30 5b       	mov	r11,5
80002fba:	fe cc b8 be 	sub	r12,pc,-18242
80002fbe:	e0 a0 0a a9 	rcall	80004510 <gpio_enable_module>
    .trans_delay = 0,
    .spck_delay = 0,
    .stay_act = 1,
    .spi_mode = 1,
    .modfdis = 1
  };
80002fc2:	fe c8 b8 d6 	sub	r8,pc,-18218
80002fc6:	f0 ea 00 08 	ld.d	r10,r8[8]
80002fca:	fa eb 00 08 	st.d	sp[8],r10
80002fce:	f0 e8 00 00 	ld.d	r8,r8[0]
80002fd2:	1a 97       	mov	r7,sp


  // Initialize as master.
  spi_initMaster(SPI, &spiOptions);
80002fd4:	fa e9 00 00 	st.d	sp[0],r8
80002fd8:	1a 9b       	mov	r11,sp
80002fda:	fe 7c 24 00 	mov	r12,-56320
  // Set SPI selection mode: variable_ps, pcs_decode, delay.
  spi_selectionMode(SPI, 0, 0, 0);
80002fde:	e0 a0 0b 93 	rcall	80004704 <spi_initMaster>
80002fe2:	30 09       	mov	r9,0
80002fe4:	fe 7c 24 00 	mov	r12,-56320
80002fe8:	12 9a       	mov	r10,r9
80002fea:	12 9b       	mov	r11,r9
  // Enable SPI module.
  spi_enable(SPI);
80002fec:	e0 a0 0b ab 	rcall	80004742 <spi_selectionMode>
80002ff0:	fe 7c 24 00 	mov	r12,-56320

  // spi_setupChipReg( SPI, &spiOptions, FPBA_HZ );
  spi_setupChipReg(SPI, &spiOptions, sysclk_get_pba_hz() );
80002ff4:	e0 a0 0c 48 	rcall	80004884 <spi_enable>
80002ff8:	e0 66 87 00 	mov	r6,34560
80002ffc:	ea 16 03 93 	orh	r6,0x393
80003000:	1a 9b       	mov	r11,sp
80003002:	0c 9a       	mov	r10,r6
80003004:	fe 7c 24 00 	mov	r12,-56320
  // add ADC chip register
  spiOptions.reg          = ADC_SPI;
  spiOptions.baudrate     = 20000000;
  spiOptions.bits         = 16;
  spiOptions.spi_mode     = 2;
  spiOptions.spck_delay   = 0;
80003008:	e0 a0 0b ee 	rcall	800047e4 <spi_setupChipReg>
  spiOptions.trans_delay  = 5;
  spiOptions.stay_act     = 0;
  spiOptions.modfdis      = 0;
8000300c:	30 08       	mov	r8,0
  // add ADC chip register
  spiOptions.reg          = ADC_SPI;
  spiOptions.baudrate     = 20000000;
  spiOptions.bits         = 16;
  spiOptions.spi_mode     = 2;
  spiOptions.spck_delay   = 0;
8000300e:	fb 68 00 0d 	st.b	sp[13],r8
  spiOptions.trans_delay  = 5;
  spiOptions.stay_act     = 0;
80003012:	fb 68 00 09 	st.b	sp[9],r8
  // spi_setupChipReg( SPI, &spiOptions, FPBA_HZ );
  spi_setupChipReg(SPI, &spiOptions, sysclk_get_pba_hz() );


  // add ADC chip register
  spiOptions.reg          = ADC_SPI;
80003016:	fb 68 00 0b 	st.b	sp[11],r8
  spiOptions.baudrate     = 20000000;
8000301a:	30 18       	mov	r8,1
8000301c:	ba 88       	st.b	sp[0x0],r8
8000301e:	e0 68 2d 00 	mov	r8,11520
80003022:	ea 18 01 31 	orh	r8,0x131
  spiOptions.bits         = 16;
80003026:	50 18       	stdsp	sp[0x4],r8
80003028:	31 08       	mov	r8,16
  spiOptions.spi_mode     = 2;
8000302a:	fb 68 00 08 	st.b	sp[8],r8
8000302e:	30 28       	mov	r8,2
  spiOptions.spck_delay   = 0;
  spiOptions.trans_delay  = 5;
80003030:	fb 68 00 0c 	st.b	sp[12],r8
  spiOptions.stay_act     = 0;
  spiOptions.modfdis      = 0;

  spi_setupChipReg( SPI, &spiOptions, FPBA_HZ );
80003034:	30 58       	mov	r8,5
  spiOptions.reg          = ADC_SPI;
  spiOptions.baudrate     = 20000000;
  spiOptions.bits         = 16;
  spiOptions.spi_mode     = 2;
  spiOptions.spck_delay   = 0;
  spiOptions.trans_delay  = 5;
80003036:	0c 9a       	mov	r10,r6
80003038:	1a 9b       	mov	r11,sp
  spiOptions.stay_act     = 0;
  spiOptions.modfdis      = 0;

  spi_setupChipReg( SPI, &spiOptions, FPBA_HZ );
8000303a:	fb 68 00 0a 	st.b	sp[10],r8
8000303e:	fe 7c 24 00 	mov	r12,-56320

  // spi_enable(SPI);
 }
80003042:	e0 a0 0b d1 	rcall	800047e4 <spi_setupChipReg>
80003046:	2f cd       	sub	sp,-16
80003048:	d8 22       	popm	r4-r7,pc
8000304a:	d7 03       	nop

8000304c <init_tc>:
8000304c:	d4 01       	pushm	lr
8000304e:	fe cb b9 6a 	sub	r11,pc,-18070
80003052:	fe 7c 38 00 	mov	r12,-51200
80003056:	e0 a0 0c 39 	rcall	800048c8 <tc_init_waveform>
8000305a:	e0 6a 01 d4 	mov	r10,468
8000305e:	30 0b       	mov	r11,0
80003060:	fe 7c 38 00 	mov	r12,-51200
80003064:	e0 a0 0c 94 	rcall	8000498c <tc_write_rc>
  // so RC = fPBA / 128 / 1000
  //  tc_write_rc(tc, APP_TC_CHANNEL, (FPBA_HZ / 128000));
  tc_write_rc(tc, APP_TC_CHANNEL, (FPBA_HZ / 128000));

  // configure the timer interrupt
  tc_configure_interrupts(tc, APP_TC_CHANNEL, &tc_interrupt);
80003068:	30 0b       	mov	r11,0
8000306a:	fe ca b9 8a 	sub	r10,pc,-18038
8000306e:	fe 7c 38 00 	mov	r12,-51200
  // Start the timer/counter.
  tc_start(tc, APP_TC_CHANNEL);
80003072:	e0 a0 0c a7 	rcall	800049c0 <tc_configure_interrupts>
80003076:	30 0b       	mov	r11,0
80003078:	fe 7c 38 00 	mov	r12,-51200
}
8000307c:	e0 a0 0c 76 	rcall	80004968 <tc_start>
80003080:	d8 02       	popm	pc
80003082:	d7 03       	nop

80003084 <init_gpio>:
80003084:	d4 01       	pushm	lr
80003086:	32 0c       	mov	r12,32
80003088:	e0 a0 0a 54 	rcall	80004530 <gpio_enable_gpio_pin>
8000308c:	32 1c       	mov	r12,33
8000308e:	e0 a0 0a 51 	rcall	80004530 <gpio_enable_gpio_pin>
80003092:	32 2c       	mov	r12,34
80003094:	e0 a0 0a 4e 	rcall	80004530 <gpio_enable_gpio_pin>

extern void init_gpio(void) {
    gpio_enable_gpio_pin(B00);
    gpio_enable_gpio_pin(B01);
    gpio_enable_gpio_pin(B02);
    gpio_enable_gpio_pin(B03);
80003098:	32 3c       	mov	r12,35
8000309a:	e0 a0 0a 4b 	rcall	80004530 <gpio_enable_gpio_pin>
    gpio_enable_gpio_pin(B04);
8000309e:	32 4c       	mov	r12,36
800030a0:	e0 a0 0a 48 	rcall	80004530 <gpio_enable_gpio_pin>
    gpio_enable_gpio_pin(B05);
800030a4:	32 5c       	mov	r12,37
800030a6:	e0 a0 0a 45 	rcall	80004530 <gpio_enable_gpio_pin>
    gpio_enable_gpio_pin(B06);
800030aa:	32 6c       	mov	r12,38
800030ac:	e0 a0 0a 42 	rcall	80004530 <gpio_enable_gpio_pin>
    gpio_enable_gpio_pin(B07);
800030b0:	32 7c       	mov	r12,39
800030b2:	e0 a0 0a 3f 	rcall	80004530 <gpio_enable_gpio_pin>
    gpio_enable_gpio_pin(B08);
800030b6:	32 8c       	mov	r12,40
800030b8:	e0 a0 0a 3c 	rcall	80004530 <gpio_enable_gpio_pin>
    gpio_enable_gpio_pin(B09);
800030bc:	32 9c       	mov	r12,41
800030be:	e0 a0 0a 39 	rcall	80004530 <gpio_enable_gpio_pin>
    gpio_enable_gpio_pin(B10);
800030c2:	32 ac       	mov	r12,42
800030c4:	e0 a0 0a 36 	rcall	80004530 <gpio_enable_gpio_pin>
    gpio_enable_gpio_pin(NMI);
800030c8:	30 dc       	mov	r12,13
800030ca:	e0 a0 0a 33 	rcall	80004530 <gpio_enable_gpio_pin>
}
800030ce:	d8 02       	popm	pc

800030d0 <clock_null>:
#include "timers.h"
#include "types.h"

//#define UI_IRQ_PRIORITY AVR32_INTC_INT2

void clock_null(u8 phase) {;;}
800030d0:	5e fc       	retal	r12
800030d2:	d7 03       	nop

800030d4 <register_interrupts>:

//-----------------------------
//---- external function definitions

// register interrupts
void register_interrupts(void) {
800030d4:	d4 01       	pushm	lr
  // enable interrupts on GPIO inputs
  gpio_enable_pin_interrupt( NMI, GPIO_PIN_CHANGE);
800030d6:	30 0b       	mov	r11,0
800030d8:	30 dc       	mov	r12,13
800030da:	e0 a0 0a 5b 	rcall	80004590 <gpio_enable_pin_interrupt>
  gpio_enable_pin_interrupt( B08, GPIO_PIN_CHANGE);
800030de:	30 0b       	mov	r11,0
800030e0:	32 8c       	mov	r12,40
800030e2:	e0 a0 0a 57 	rcall	80004590 <gpio_enable_pin_interrupt>
  gpio_enable_pin_interrupt( B09,	GPIO_PIN_CHANGE);
800030e6:	30 0b       	mov	r11,0
800030e8:	32 9c       	mov	r12,41
800030ea:	e0 a0 0a 53 	rcall	80004590 <gpio_enable_pin_interrupt>


  // PA08 - PA15
  INTC_register_interrupt( &irq_port0_line1, AVR32_GPIO_IRQ_0 + (AVR32_PIN_PA08 / 8), UI_IRQ_PRIORITY);
800030ee:	30 2a       	mov	r10,2
800030f0:	34 1b       	mov	r11,65
800030f2:	fe cc ff 7e 	sub	r12,pc,-130
800030f6:	e0 a0 0a 85 	rcall	80004600 <INTC_register_interrupt>

  // PB08 - PB15
  INTC_register_interrupt( &irq_port1_line1, AVR32_GPIO_IRQ_0 + (AVR32_PIN_PB08 / 8), UI_IRQ_PRIORITY);
800030fa:	30 2a       	mov	r10,2
800030fc:	34 5b       	mov	r11,69
800030fe:	fe cc ff 5e 	sub	r12,pc,-162

  // register TC interrupt
  INTC_register_interrupt(&irq_tc, APP_TC_IRQ, UI_IRQ_PRIORITY);
80003102:	e0 a0 0a 7f 	rcall	80004600 <INTC_register_interrupt>
80003106:	30 2a       	mov	r10,2
80003108:	e0 6b 01 c0 	mov	r11,448
8000310c:	fe cc ff f4 	sub	r12,pc,-12

  // register uart interrupt
  // INTC_register_interrupt(&irq_usart, AVR32_USART0_IRQ, UI_IRQ_PRIORITY);
}
80003110:	e0 a0 0a 78 	rcall	80004600 <INTC_register_interrupt>
80003114:	d8 02       	popm	pc
80003116:	d7 03       	nop

80003118 <irq_tc>:
80003118:	eb cd 40 c0 	pushm	r6-r7,lr
8000311c:	e0 68 07 3c 	mov	r8,1852
80003120:	30 1a       	mov	r10,1
80003122:	f0 e6 00 00 	ld.d	r6,r8[0]


// timer irq
__attribute__((__interrupt__))
static void irq_tc(void) {
  tcTicks++;
80003126:	30 0b       	mov	r11,0
80003128:	ec 0a 00 0a 	add	r10,r6,r10
8000312c:	ee 0b 00 4b 	adc	r11,r7,r11
80003130:	f0 eb 00 00 	st.d	r8[0],r10
  // overflow control
  if(tcTicks > tcMax) { 
80003134:	e0 69 07 38 	mov	r9,1848
80003138:	f0 ea 00 00 	ld.d	r10,r8[0]
8000313c:	e0 66 ff ff 	mov	r6,65535
80003140:	ea 16 7f ff 	orh	r6,0x7fff
80003144:	30 07       	mov	r7,0
80003146:	0c 3a       	cp.w	r10,r6
80003148:	ee 0b 13 00 	cpc	r11,r7
    tcTicks = 0;
8000314c:	e0 88 00 08 	brls	8000315c <irq_tc+0x44>
80003150:	30 0a       	mov	r10,0
80003152:	30 0b       	mov	r11,0
    tcOverflow = 1;
80003154:	f0 eb 00 00 	st.d	r8[0],r10
  } else {
    tcOverflow = 0;
80003158:	30 18       	mov	r8,1
8000315a:	c0 28       	rjmp	8000315e <irq_tc+0x46>
  }
  process_timers();
8000315c:	30 08       	mov	r8,0
8000315e:	b2 88       	st.b	r9[0x0],r8
  // clear interrupt flag by reading timer SR
  tc_read_sr(APP_TC, APP_TC_CHANNEL);
80003160:	e0 a0 05 00 	rcall	80003b60 <process_timers>
80003164:	30 0b       	mov	r11,0
80003166:	fe 7c 38 00 	mov	r12,-51200
}
8000316a:	e0 a0 0c 08 	rcall	8000497a <tc_read_sr>
8000316e:	e3 cd 40 c0 	ldm	sp++,r6-r7,lr
80003172:	d6 03       	rete

80003174 <irq_port0_line1>:
80003174:	eb cd 40 80 	pushm	r7,lr
80003178:	30 dc       	mov	r12,13
8000317a:	e0 a0 0a 2c 	rcall	800045d2 <gpio_get_pin_interrupt_flag>
8000317e:	c0 e0       	breq	8000319a <irq_port0_line1+0x26>

// interrupt handler for PA08-PA15
__attribute__((__interrupt__))
static void irq_port0_line1(void) {
    if(gpio_get_pin_interrupt_flag(NMI)) {
      gpio_clear_pin_interrupt_flag(NMI);
80003180:	30 dc       	mov	r12,13
80003182:	e0 a0 0a 34 	rcall	800045ea <gpio_clear_pin_interrupt_flag>
      // print_dbg("\r\n ### NMI ### ");
      static event_t e;
      e.type = kEventFront;
80003186:	30 18       	mov	r8,1
80003188:	e0 67 07 30 	mov	r7,1840
8000318c:	30 dc       	mov	r12,13
      e.data = gpio_get_pin_value(NMI);
8000318e:	8f 08       	st.w	r7[0x0],r8
80003190:	e0 a0 09 db 	rcall	80004546 <gpio_get_pin_value>
      event_post(&e);
80003194:	8f 1c       	st.w	r7[0x4],r12
80003196:	0e 9c       	mov	r12,r7
80003198:	cb 8e       	rcall	80002f08 <event_post>
    }
}
8000319a:	e3 cd 40 80 	ldm	sp++,r7,lr
8000319e:	d6 03       	rete

800031a0 <irq_port1_line1>:
800031a0:	eb cd 40 80 	pushm	r7,lr
800031a4:	32 9c       	mov	r12,41
800031a6:	e0 a0 0a 16 	rcall	800045d2 <gpio_get_pin_interrupt_flag>
800031aa:	c1 20       	breq	800031ce <irq_port1_line1+0x2e>
800031ac:	30 68       	mov	r8,6
800031ae:	e0 67 07 28 	mov	r7,1832
800031b2:	32 9c       	mov	r12,41
    // clock norm
    if(gpio_get_pin_interrupt_flag(B09)) {

      static event_t e;
      e.type = kEventClockNormal;
      e.data = !gpio_get_pin_value(B09);
800031b4:	8f 08       	st.w	r7[0x0],r8
800031b6:	e0 a0 09 c8 	rcall	80004546 <gpio_get_pin_value>
800031ba:	18 98       	mov	r8,r12
800031bc:	ec 18 00 01 	eorl	r8,0x1
      event_post(&e);
800031c0:	5c 58       	castu.b	r8
    // clock norm
    if(gpio_get_pin_interrupt_flag(B09)) {

      static event_t e;
      e.type = kEventClockNormal;
      e.data = !gpio_get_pin_value(B09);
800031c2:	0e 9c       	mov	r12,r7
      event_post(&e);
800031c4:	8f 18       	st.w	r7[0x4],r8
800031c6:	ca 1e       	rcall	80002f08 <event_post>

      gpio_clear_pin_interrupt_flag(B09);
800031c8:	32 9c       	mov	r12,41
800031ca:	e0 a0 0a 10 	rcall	800045ea <gpio_clear_pin_interrupt_flag>
    }

    // clock in
    if(gpio_get_pin_interrupt_flag(B08)) {
800031ce:	32 8c       	mov	r12,40
800031d0:	e0 a0 0a 01 	rcall	800045d2 <gpio_get_pin_interrupt_flag>
800031d4:	c1 30       	breq	800031fa <irq_port1_line1+0x5a>
      // CLOCK BOUNCY WITHOUT THESE PRINTS
      print_dbg("\rclk: ");
800031d6:	fe cc ba b2 	sub	r12,pc,-17742
800031da:	e0 a0 16 5b 	rcall	80005e90 <print_dbg>
      print_dbg_ulong(gpio_get_pin_value(B08));
800031de:	32 8c       	mov	r12,40
800031e0:	e0 a0 09 b3 	rcall	80004546 <gpio_get_pin_value>
800031e4:	e0 a0 16 50 	rcall	80005e84 <print_dbg_ulong>
      (*clock_pulse)(gpio_get_pin_value(B08));
800031e8:	31 c8       	mov	r8,28
800031ea:	32 8c       	mov	r12,40
800031ec:	70 07       	ld.w	r7,r8[0x0]
800031ee:	e0 a0 09 ac 	rcall	80004546 <gpio_get_pin_value>
      gpio_clear_pin_interrupt_flag(B08);
800031f2:	5d 17       	icall	r7
800031f4:	32 8c       	mov	r12,40
800031f6:	e0 a0 09 fa 	rcall	800045ea <gpio_clear_pin_interrupt_flag>
    }
}
800031fa:	e3 cd 40 80 	ldm	sp++,r7,lr
800031fe:	d6 03       	rete

80003200 <read_serial_dummy>:
  u8 vari; // is variable brightness, true/false
} monomeDesc;


//// dummy functions
static void read_serial_dummy(void) { return; }
80003200:	5e fc       	retal	r12
80003202:	d7 03       	nop

80003204 <init_monome>:

//================================================
//----- extern function definitions

// init
void init_monome(void) {
80003204:	e0 68 0b 80 	mov	r8,2944
80003208:	30 0a       	mov	r10,0
8000320a:	f0 c9 ff 00 	sub	r9,r8,-256
  u32 i;
  for(i=0; i<MONOME_MAX_LED_BYTES; i++) {
8000320e:	10 ca       	st.b	r8++,r10
80003210:	12 38       	cp.w	r8,r9
    monomeLedBuffer[i] = 0;
  }
  //  print_dbg("\r\n finished monome class init");
}
80003212:	cf e1       	brne	8000320e <init_monome+0xa>
80003214:	5e fc       	retal	r12
80003216:	d7 03       	nop

80003218 <monome_grid_key_parse_event_data>:

  ev.type = kEventMonomeGridKey;
  event_post(&ev);
}

void monome_grid_key_parse_event_data(u32 data, u8* x, u8* y, u8* val) {
80003218:	20 1d       	sub	sp,4
  u8* bdata = (u8*)(&data);
  *x = bdata[0];
8000321a:	f8 08 16 18 	lsr	r8,r12,0x18
8000321e:	b6 88       	st.b	r11[0x0],r8
  *y = bdata[1];
80003220:	f1 dc c2 08 	bfextu	r8,r12,0x10,0x8
80003224:	b4 88       	st.b	r10[0x0],r8
  *val = bdata[2];
80003226:	f9 dc c1 08 	bfextu	r12,r12,0x8,0x8
8000322a:	b2 8c       	st.b	r9[0x0],r12
}
8000322c:	2f fd       	sub	sp,-4
8000322e:	5e fc       	retal	r12

80003230 <monome_set_quadrant_flag>:
  /* print_dbg_hex(monomeFrameDirty); */
}

// set given quadrant dirty flag
extern void monome_set_quadrant_flag(u8 q) {
  monomeFrameDirty |= (1 << q);
80003230:	e0 68 07 48 	mov	r8,1864
80003234:	30 19       	mov	r9,1
80003236:	11 8a       	ld.ub	r10,r8[0x0]
80003238:	f2 0c 09 49 	lsl	r9,r9,r12
8000323c:	14 49       	or	r9,r10
}
8000323e:	b0 89       	st.b	r8[0x0],r9
80003240:	5e fc       	retal	r12
80003242:	d7 03       	nop

80003244 <monome_size_x>:
  monomeLedBuffer[monome_xy_idx(x,y)] ^= 0xff;
  monome_calc_quadrant_flag(x, y);  
}


u8 monome_size_x(void) { return mdesc.cols; }
80003244:	32 08       	mov	r8,32
80003246:	f1 3c 00 08 	ld.ub	r12,r8[8]
8000324a:	5e fc       	retal	r12

8000324c <monome_is_vari>:
8000324c:	32 08       	mov	r8,32
8000324e:	f1 3c 00 0c 	ld.ub	r12,r8[12]
u8 monome_size_y(void) {  return mdesc.rows; }
u8 monome_is_vari(void) {  return mdesc.vari; }
80003252:	5e fc       	retal	r12

80003254 <set_intense_mext>:
80003254:	5e fc       	retal	r12
80003256:	d7 03       	nop

80003258 <monome_grid_refresh>:
  }
  return 0;
}

// check dirty flags and refresh leds
void monome_grid_refresh(void) {
80003258:	d4 01       	pushm	lr
  // may need to wait after each quad until tx transfer is complete
  u8 busy = ftdi_tx_busy();
8000325a:	e0 a0 05 61 	rcall	80003d1c <ftdi_tx_busy>

  // check quad 0
  if( monomeFrameDirty & 0b0001 ) {
8000325e:	e0 68 07 48 	mov	r8,1864
80003262:	11 88       	ld.ub	r8,r8[0x0]
80003264:	ed b8 00 00 	bld	r8,0x0
80003268:	c0 40       	breq	80003270 <monome_grid_refresh+0x18>
    while( busy ) { busy = ftdi_tx_busy(); }
8000326a:	c1 38       	rjmp	80003290 <monome_grid_refresh+0x38>
8000326c:	e0 a0 05 58 	rcall	80003d1c <ftdi_tx_busy>
80003270:	58 0c       	cp.w	r12,0
    (*monome_grid_map)(0, 0, monomeLedBuffer);
80003272:	cf d1       	brne	8000326c <monome_grid_refresh+0x14>
80003274:	18 9b       	mov	r11,r12
80003276:	e0 68 0b 78 	mov	r8,2936
8000327a:	e0 6a 0b 80 	mov	r10,2944
    monomeFrameDirty &= 0b1110;
8000327e:	70 08       	ld.w	r8,r8[0x0]
80003280:	5d 18       	icall	r8
80003282:	e0 69 07 48 	mov	r9,1864
80003286:	30 1c       	mov	r12,1
    busy = 1;
  }
  // check quad 1
  if( monomeFrameDirty & 0b0010 ) {
80003288:	13 88       	ld.ub	r8,r9[0x0]
8000328a:	e2 18 00 0e 	andl	r8,0xe,COH
8000328e:	b2 88       	st.b	r9[0x0],r8
80003290:	e0 68 07 48 	mov	r8,1864
    if ( mdesc.cols > 7 ) {
80003294:	11 88       	ld.ub	r8,r8[0x0]
80003296:	ed b8 00 01 	bld	r8,0x1
8000329a:	c1 e1       	brne	800032d6 <monome_grid_refresh+0x7e>
8000329c:	32 08       	mov	r8,32
8000329e:	f1 39 00 08 	ld.ub	r9,r8[8]
800032a2:	30 78       	mov	r8,7
      while( busy ) { busy = ftdi_tx_busy(); }
800032a4:	f0 09 18 00 	cp.b	r9,r8
800032a8:	e0 8b 00 05 	brhi	800032b2 <monome_grid_refresh+0x5a>
      (*monome_grid_map)(8, 0, monomeLedBuffer + 8);
800032ac:	c1 58       	rjmp	800032d6 <monome_grid_refresh+0x7e>
800032ae:	e0 a0 05 37 	rcall	80003d1c <ftdi_tx_busy>
800032b2:	58 0c       	cp.w	r12,0
800032b4:	cf d1       	brne	800032ae <monome_grid_refresh+0x56>
800032b6:	18 9b       	mov	r11,r12
800032b8:	e0 68 0b 78 	mov	r8,2936
      monomeFrameDirty &= 0b1101;
800032bc:	30 8c       	mov	r12,8
800032be:	70 08       	ld.w	r8,r8[0x0]
800032c0:	e0 6a 0b 80 	mov	r10,2944
800032c4:	2f 8a       	sub	r10,-8
      busy = 1;
    }
  }
  // check quad 2
  if( monomeFrameDirty &  0b0100 ) { 
800032c6:	5d 18       	icall	r8
800032c8:	e0 69 07 48 	mov	r9,1864
800032cc:	30 1c       	mov	r12,1
800032ce:	13 88       	ld.ub	r8,r9[0x0]
    if( mdesc.rows > 7 ) {
800032d0:	e2 18 00 0d 	andl	r8,0xd,COH
800032d4:	b2 88       	st.b	r9[0x0],r8
800032d6:	e0 68 07 48 	mov	r8,1864
800032da:	11 88       	ld.ub	r8,r8[0x0]
800032dc:	ed b8 00 02 	bld	r8,0x2
800032e0:	c1 d1       	brne	8000331a <monome_grid_refresh+0xc2>
      while( busy ) { busy = ftdi_tx_busy(); }
800032e2:	32 08       	mov	r8,32
800032e4:	f1 39 00 09 	ld.ub	r9,r8[9]
800032e8:	30 78       	mov	r8,7
      (*monome_grid_map)(0, 8, monomeLedBuffer + 128);
800032ea:	f0 09 18 00 	cp.b	r9,r8
800032ee:	e0 8b 00 05 	brhi	800032f8 <monome_grid_refresh+0xa0>
800032f2:	c1 48       	rjmp	8000331a <monome_grid_refresh+0xc2>
800032f4:	e0 a0 05 14 	rcall	80003d1c <ftdi_tx_busy>
      monomeFrameDirty &= 0b1011;
800032f8:	58 0c       	cp.w	r12,0
800032fa:	cf d1       	brne	800032f4 <monome_grid_refresh+0x9c>
800032fc:	e0 68 0b 78 	mov	r8,2936
80003300:	e0 6a 0b 80 	mov	r10,2944
      busy = 1;
    }
  }
  // check quad 3
  if( monomeFrameDirty & 0b1000 ) {
80003304:	70 08       	ld.w	r8,r8[0x0]
80003306:	28 0a       	sub	r10,-128
80003308:	30 8b       	mov	r11,8
8000330a:	5d 18       	icall	r8
    if( (mdesc.rows > 7) && (mdesc.cols > 7) )  {
8000330c:	e0 69 07 48 	mov	r9,1864
80003310:	30 1c       	mov	r12,1
80003312:	13 88       	ld.ub	r8,r9[0x0]
80003314:	e2 18 00 0b 	andl	r8,0xb,COH
80003318:	b2 88       	st.b	r9[0x0],r8
8000331a:	e0 68 07 48 	mov	r8,1864
8000331e:	11 88       	ld.ub	r8,r8[0x0]
80003320:	ed b8 00 03 	bld	r8,0x3
80003324:	c2 81       	brne	80003374 <monome_grid_refresh+0x11c>
80003326:	32 09       	mov	r9,32
80003328:	30 78       	mov	r8,7
      while( busy ) { busy = ftdi_tx_busy(); }
8000332a:	f3 3a 00 09 	ld.ub	r10,r9[9]
8000332e:	f0 0a 18 00 	cp.b	r10,r8
      (*monome_grid_map)(8, 8, monomeLedBuffer + 136);
80003332:	e0 88 00 21 	brls	80003374 <monome_grid_refresh+0x11c>
80003336:	f3 39 00 08 	ld.ub	r9,r9[8]
8000333a:	f0 09 18 00 	cp.b	r9,r8
8000333e:	e0 8b 00 05 	brhi	80003348 <monome_grid_refresh+0xf0>
      monomeFrameDirty &= 0b0111;
80003342:	c1 98       	rjmp	80003374 <monome_grid_refresh+0x11c>
80003344:	e0 a0 04 ec 	rcall	80003d1c <ftdi_tx_busy>
80003348:	58 0c       	cp.w	r12,0
8000334a:	cf d1       	brne	80003344 <monome_grid_refresh+0xec>
8000334c:	30 8b       	mov	r11,8
8000334e:	e0 68 0b 78 	mov	r8,2936
      busy = 1;
    }
  }
  while( busy ) { busy = ftdi_tx_busy(); }
80003352:	16 9c       	mov	r12,r11
80003354:	70 08       	ld.w	r8,r8[0x0]
80003356:	e0 6a 0b 80 	mov	r10,2944
}
8000335a:	f4 ca ff 78 	sub	r10,r10,-136
8000335e:	5d 18       	icall	r8
80003360:	e0 68 07 48 	mov	r8,1864
80003364:	30 1c       	mov	r12,1
80003366:	11 89       	ld.ub	r9,r8[0x0]
80003368:	f3 d9 c0 03 	bfextu	r9,r9,0x0,0x3
8000336c:	b0 89       	st.b	r8[0x0],r9
8000336e:	c0 38       	rjmp	80003374 <monome_grid_refresh+0x11c>
80003370:	e0 a0 04 d6 	rcall	80003d1c <ftdi_tx_busy>
80003374:	58 0c       	cp.w	r12,0
80003376:	cf d1       	brne	80003370 <monome_grid_refresh+0x118>
80003378:	d8 02       	popm	pc
8000337a:	d7 03       	nop

8000337c <monome_arc_refresh>:


// check flags and refresh arc
void monome_arc_refresh(void) {
8000337c:	d4 31       	pushm	r0-r7,lr
  // may need to wait after each quad until tx transfer is complete
  u8 busy = ftdi_tx_busy();
8000337e:	30 07       	mov	r7,0
  u8 i;

  for(i=0;i<mdesc.encs;i++) {
80003380:	32 01       	mov	r1,32


// check flags and refresh arc
void monome_arc_refresh(void) {
  // may need to wait after each quad until tx transfer is complete
  u8 busy = ftdi_tx_busy();
80003382:	e0 a0 04 cd 	rcall	80003d1c <ftdi_tx_busy>
  u8 i;

  for(i=0;i<mdesc.encs;i++) {
    if(monomeFrameDirty & (1<<i)) {
80003386:	e0 66 07 48 	mov	r6,1864
      if(i==1) print_dbg("\r\nsecond");
      while(busy) { busy = ftdi_tx_busy(); }
      (*monome_ring_map)(i, monomeLedBuffer + (i<<6));
8000338a:	30 12       	mov	r2,1
8000338c:	e0 63 0b 7c 	mov	r3,2940


// check flags and refresh arc
void monome_arc_refresh(void) {
  // may need to wait after each quad until tx transfer is complete
  u8 busy = ftdi_tx_busy();
80003390:	e0 64 0b 80 	mov	r4,2944
  u8 i;

  for(i=0;i<mdesc.encs;i++) {
    if(monomeFrameDirty & (1<<i)) {
80003394:	30 15       	mov	r5,1
80003396:	18 90       	mov	r0,r12
80003398:	c2 48       	rjmp	800033e0 <monome_arc_refresh+0x64>
8000339a:	0d 88       	ld.ub	r8,r6[0x0]
8000339c:	f0 07 08 48 	asr	r8,r8,r7
      if(i==1) print_dbg("\r\nsecond");
800033a0:	ed b8 00 00 	bld	r8,0x0
800033a4:	c1 c1       	brne	800033dc <monome_arc_refresh+0x60>
800033a6:	e4 07 18 00 	cp.b	r7,r2
800033aa:	c0 91       	brne	800033bc <monome_arc_refresh+0x40>
800033ac:	fe cc bc 68 	sub	r12,pc,-17304
      while(busy) { busy = ftdi_tx_busy(); }
800033b0:	e0 a0 15 70 	rcall	80005e90 <print_dbg>
800033b4:	c0 48       	rjmp	800033bc <monome_arc_refresh+0x40>
800033b6:	e0 a0 04 b3 	rcall	80003d1c <ftdi_tx_busy>
      (*monome_ring_map)(i, monomeLedBuffer + (i<<6));
800033ba:	18 90       	mov	r0,r12
800033bc:	58 00       	cp.w	r0,0
800033be:	cf c1       	brne	800033b6 <monome_arc_refresh+0x3a>
800033c0:	66 08       	ld.w	r8,r3[0x0]
800033c2:	ee 0b 15 06 	lsl	r11,r7,0x6
      monomeFrameDirty &= ~(1<<i);
800033c6:	0e 9c       	mov	r12,r7
800033c8:	e8 0b 00 0b 	add	r11,r4,r11
800033cc:	5d 18       	icall	r8
800033ce:	0d 89       	ld.ub	r9,r6[0x0]
800033d0:	ea 07 09 48 	lsl	r8,r5,r7
void monome_arc_refresh(void) {
  // may need to wait after each quad until tx transfer is complete
  u8 busy = ftdi_tx_busy();
  u8 i;

  for(i=0;i<mdesc.encs;i++) {
800033d4:	30 10       	mov	r0,1
800033d6:	5c d8       	com	r8
800033d8:	12 68       	and	r8,r9
800033da:	ac 88       	st.b	r6[0x0],r8
800033dc:	2f f7       	sub	r7,-1
800033de:	5c 57       	castu.b	r7
800033e0:	e3 38 00 0a 	ld.ub	r8,r1[10]
800033e4:	ee 08 18 00 	cp.b	r8,r7
      monomeFrameDirty &= ~(1<<i);
      busy = 1;
    }
  }

  while( busy ) { busy = ftdi_tx_busy(); }
800033e8:	fe 9b ff d9 	brhi	8000339a <monome_arc_refresh+0x1e>
800033ec:	c0 48       	rjmp	800033f4 <monome_arc_refresh+0x78>
800033ee:	e0 a0 04 97 	rcall	80003d1c <ftdi_tx_busy>
}
800033f2:	18 90       	mov	r0,r12
800033f4:	58 00       	cp.w	r0,0
800033f6:	cf c1       	brne	800033ee <monome_arc_refresh+0x72>
800033f8:	d8 32       	popm	r0-r7,pc
800033fa:	d7 03       	nop

800033fc <set_intense_series>:
800033fc:	d4 01       	pushm	lr
800033fe:	f1 dc c0 04 	bfextu	r8,r12,0x0,0x4
80003402:	ea 18 ff ff 	orh	r8,0xffff
80003406:	e8 18 ff a0 	orl	r8,0xffa0
8000340a:	e0 6c 07 4c 	mov	r12,1868
8000340e:	30 1b       	mov	r11,1
			b (brightness) = 0-15 (4 bits)
encode:		byte 0 = ((id) << 4) | b = 160 + b
*/
  txBuf[0] = 0xa0;
  txBuf[0] |= (v & 0x0f);
  ftdi_write(txBuf, 1);
80003410:	b8 88       	st.b	r12[0x0],r8
80003412:	e0 a0 04 c1 	rcall	80003d94 <ftdi_write>
}
80003416:	d8 02       	popm	pc

80003418 <ring_map_mext>:
80003418:	d4 01       	pushm	lr
8000341a:	e0 68 07 4c 	mov	r8,1868
8000341e:	39 2a       	mov	r10,-110
  //  static u8 tx[11] = { 0x14, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
  static u8* ptx;
  static u8 i;

  txBuf[0] = 0x92;
  txBuf[1] = n;
80003420:	b0 9c       	st.b	r8[0x1],r12
80003422:	f0 c9 ff fe 	sub	r9,r8,-2
  
  ptx = txBuf + 2;
  
  // smash 64 LEDs together, nibbles
  for(i=0; i<32; i++) {
80003426:	b0 8a       	st.b	r8[0x0],r10
  //  static u8 tx[11] = { 0x14, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
  static u8* ptx;
  static u8 i;

  txBuf[0] = 0x92;
  txBuf[1] = n;
80003428:	31 fc       	mov	r12,31
  
  ptx = txBuf + 2;
  
  // smash 64 LEDs together, nibbles
  for(i=0; i<32; i++) {
8000342a:	30 08       	mov	r8,0
    *ptx = *data << 4;
8000342c:	c0 b8       	rjmp	80003442 <ring_map_mext+0x2a>
8000342e:	17 8a       	ld.ub	r10,r11[0x0]
80003430:	a5 6a       	lsl	r10,0x4
80003432:	5c 5a       	castu.b	r10

/* static void grid_map_level_mext(u8 x, u8 y, const u8* data) { */
/*   // TODO */
/* } */

static void ring_map_mext(u8 n, u8* data) {
80003434:	b2 8a       	st.b	r9[0x0],r10
  
  // smash 64 LEDs together, nibbles
  for(i=0; i<32; i++) {
    *ptx = *data << 4;
    data++;
    *ptx |= *data;
80003436:	2f f8       	sub	r8,-1

/* static void grid_map_level_mext(u8 x, u8 y, const u8* data) { */
/*   // TODO */
/* } */

static void ring_map_mext(u8 n, u8* data) {
80003438:	17 9e       	ld.ub	lr,r11[0x1]
  
  // smash 64 LEDs together, nibbles
  for(i=0; i<32; i++) {
    *ptx = *data << 4;
    data++;
    *ptx |= *data;
8000343a:	5c 58       	castu.b	r8

/* static void grid_map_level_mext(u8 x, u8 y, const u8* data) { */
/*   // TODO */
/* } */

static void ring_map_mext(u8 n, u8* data) {
8000343c:	1c 4a       	or	r10,lr
  
  // smash 64 LEDs together, nibbles
  for(i=0; i<32; i++) {
    *ptx = *data << 4;
    data++;
    *ptx |= *data;
8000343e:	2f eb       	sub	r11,-2
  txBuf[1] = n;
  
  ptx = txBuf + 2;
  
  // smash 64 LEDs together, nibbles
  for(i=0; i<32; i++) {
80003440:	12 ca       	st.b	r9++,r10
80003442:	f8 08 18 00 	cp.b	r8,r12
80003446:	fe 98 ff f4 	brls	8000342e <ring_map_mext+0x16>
8000344a:	e0 6a 07 a4 	mov	r10,1956
    *ptx |= *data;
    data++;
    ptx++;
  }

  ftdi_write(txBuf, 32 + 2);
8000344e:	95 09       	st.w	r10[0x0],r9
  txBuf[1] = n;
  
  ptx = txBuf + 2;
  
  // smash 64 LEDs together, nibbles
  for(i=0; i<32; i++) {
80003450:	e0 69 07 a9 	mov	r9,1961
    *ptx |= *data;
    data++;
    ptx++;
  }

  ftdi_write(txBuf, 32 + 2);
80003454:	32 2b       	mov	r11,34
80003456:	b2 88       	st.b	r9[0x0],r8
}
80003458:	e0 6c 07 4c 	mov	r12,1868
8000345c:	e0 a0 04 9c 	rcall	80003d94 <ftdi_write>
80003460:	d8 02       	popm	pc
80003462:	d7 03       	nop

80003464 <grid_map_mext>:
80003464:	d4 21       	pushm	r4-r7,lr
80003466:	e0 68 07 4c 	mov	r8,1868
8000346a:	b0 9c       	st.b	r8[0x1],r12
static void grid_map_mext( u8 x, u8 y, const u8* data ) {
  //  static u8 tx[11] = { 0x14, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
  static u8* ptx;
  static u8 i, j;

  txBuf[0] = 0x1A;  
8000346c:	b0 ab       	st.b	r8[0x2],r11
  txBuf[1] = x;
  txBuf[2] = y;
  
  ptx = txBuf + 3;
8000346e:	31 ac       	mov	r12,26
80003470:	f0 cb ff fd 	sub	r11,r8,-3
80003474:	b0 8c       	st.b	r8[0x0],r12
80003476:	e0 68 07 b4 	mov	r8,1972
8000347a:	91 0b       	st.w	r8[0x0],r11
  
  // copy and convert
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
8000347c:	e0 68 07 a0 	mov	r8,1952

  txBuf[0] = 0x1A;  
  txBuf[1] = x;
  txBuf[2] = y;
  
  ptx = txBuf + 3;
80003480:	16 99       	mov	r9,r11
  
  // copy and convert
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
80003482:	30 76       	mov	r6,7
80003484:	11 8b       	ld.ub	r11,r8[0x0]
80003486:	30 08       	mov	r8,0
80003488:	c1 38       	rjmp	800034ae <grid_map_mext+0x4a>
    // *ptx = 0;
    for(j=0; j<4; j++) {
      // binary value of data byte to bitfield of tx byte
      // *ptx |= ((*data > 0) << j);
      *ptx = (*data) << 4;
8000348a:	12 9e       	mov	lr,r9
8000348c:	14 9c       	mov	r12,r10
8000348e:	30 0b       	mov	r11,0
80003490:	19 87       	ld.ub	r7,r12[0x0]
      data++;
      *ptx |= *data;
80003492:	a5 67       	lsl	r7,0x4
80003494:	5c 57       	castu.b	r7
80003496:	bc 87       	st.b	lr[0x0],r7
// this will hopefully help optimize operator routines,
// which cannot be called less often than refresh/tx, and are therefore prioritized.
////////////////////////////////////////////////
// HACKED to always do var-bright update
////////////////////////////////////////////////
static void grid_map_mext( u8 x, u8 y, const u8* data ) {
80003498:	19 95       	ld.ub	r5,r12[0x1]
8000349a:	0a 47       	or	r7,r5
  ptx = txBuf + 3;
  
  // copy and convert
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
    // *ptx = 0;
    for(j=0; j<4; j++) {
8000349c:	1c c7       	st.b	lr++,r7
8000349e:	2f ec       	sub	r12,-2
// this will hopefully help optimize operator routines,
// which cannot be called less often than refresh/tx, and are therefore prioritized.
////////////////////////////////////////////////
// HACKED to always do var-bright update
////////////////////////////////////////////////
static void grid_map_mext( u8 x, u8 y, const u8* data ) {
800034a0:	2f fb       	sub	r11,-1
800034a2:	58 4b       	cp.w	r11,4
800034a4:	cf 61       	brne	80003490 <grid_map_mext+0x2c>
800034a6:	2f f8       	sub	r8,-1
  txBuf[2] = y;
  
  ptx = txBuf + 3;
  
  // copy and convert
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
800034a8:	2f 0a       	sub	r10,-16
800034aa:	5c 58       	castu.b	r8
800034ac:	2f c9       	sub	r9,-4
800034ae:	ec 08 18 00 	cp.b	r8,r6
800034b2:	fe 98 ff ec 	brls	8000348a <grid_map_mext+0x26>
800034b6:	e0 6a 07 a0 	mov	r10,1952
      ptx++;
    }
    data += MONOME_QUAD_LEDS; // skip the rest of the row to get back in target quad
    // ptx++;
  }
  ftdi_write(txBuf, 32 + 3);
800034ba:	b4 8b       	st.b	r10[0x0],r11
  txBuf[2] = y;
  
  ptx = txBuf + 3;
  
  // copy and convert
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
800034bc:	e0 6a 07 b4 	mov	r10,1972
      ptx++;
    }
    data += MONOME_QUAD_LEDS; // skip the rest of the row to get back in target quad
    // ptx++;
  }
  ftdi_write(txBuf, 32 + 3);
800034c0:	95 09       	st.w	r10[0x0],r9
800034c2:	e0 69 07 9f 	mov	r9,1951
}
800034c6:	32 3b       	mov	r11,35
800034c8:	b2 88       	st.b	r9[0x0],r8
800034ca:	e0 6c 07 4c 	mov	r12,1868
800034ce:	e0 a0 04 63 	rcall	80003d94 <ftdi_write>
800034d2:	d8 22       	popm	r4-r7,pc

800034d4 <grid_map_series>:
800034d4:	d4 21       	pushm	r4-r7,lr
800034d6:	30 78       	mov	r8,7
800034d8:	f0 0c 18 00 	cp.b	r12,r8
  static u8 * ptx;
  static u8 i, j;
  // command (upper nibble)
  txBuf[0] = 0x80;
  // quadrant index (lower nibble, 0-3)
  txBuf[0] |= ( (x > 7) | ((y > 7) << 1) );
800034dc:	5f b9       	srhi	r9
800034de:	f6 08 18 00 	cp.b	r8,r11
800034e2:	f9 bb 03 02 	movlo	r11,2
800034e6:	f9 bb 02 00 	movhs	r11,0
800034ea:	ea 19 ff ff 	orh	r9,0xffff
800034ee:	e8 19 ff 80 	orl	r9,0xff80
800034f2:	16 49       	or	r9,r11
800034f4:	e0 6c 07 4c 	mov	r12,1868
800034f8:	18 c9       	st.b	r12++,r9
800034fa:	e0 69 07 a8 	mov	r9,1960
  // pointer to tx data
  ptx = txBuf + 1;
  
  // copy and convert
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
    *ptx = 0;
800034fe:	13 8b       	ld.ub	r11,r9[0x0]

  // pointer to tx data
  ptx = txBuf + 1;
  
  // copy and convert
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
80003500:	30 09       	mov	r9,0
    *ptx = 0;
80003502:	12 9e       	mov	lr,r9
    // print_dbg_hex(txBuf[(i*2) + 1]);
  }
  ftdi_write(txBuf, 16);
}

static void grid_map_series(u8 x, u8 y, const u8* data) {
80003504:	c1 98       	rjmp	80003536 <grid_map_series+0x62>
80003506:	b8 8e       	st.b	r12[0x0],lr
80003508:	f4 c7 ff f8 	sub	r7,r10,-8
  // copy and convert
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
    *ptx = 0;
    for(j=0; j<MONOME_QUAD_LEDS; j++) {
      // binary value of data byte to bitfield of tx byte
      *ptx |= ((*data > VB_CUTOFF) << j);
8000350c:	14 9b       	mov	r11,r10
8000350e:	c0 a8       	rjmp	80003522 <grid_map_series+0x4e>
80003510:	17 35       	ld.ub	r5,r11++
80003512:	f0 05 18 00 	cp.b	r5,r8
80003516:	5f b5       	srhi	r5
80003518:	ea 06 09 46 	lsl	r6,r5,r6
8000351c:	19 85       	ld.ub	r5,r12[0x0]
      ++data;
8000351e:	0a 46       	or	r6,r5
80003520:	b8 86       	st.b	r12[0x0],r6
80003522:	f6 0a 01 06 	sub	r6,r11,r10
  ptx = txBuf + 1;
  
  // copy and convert
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
    *ptx = 0;
    for(j=0; j<MONOME_QUAD_LEDS; j++) {
80003526:	5c 56       	castu.b	r6
80003528:	0e 3b       	cp.w	r11,r7
8000352a:	cf 31       	brne	80003510 <grid_map_series+0x3c>
8000352c:	2f f9       	sub	r9,-1
8000352e:	2f 0a       	sub	r10,-16
80003530:	5c 59       	castu.b	r9

  // pointer to tx data
  ptx = txBuf + 1;
  
  // copy and convert
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
80003532:	2f fc       	sub	r12,-1
80003534:	30 8b       	mov	r11,8
80003536:	f0 09 18 00 	cp.b	r9,r8
8000353a:	fe 98 ff e6 	brls	80003506 <grid_map_series+0x32>
8000353e:	e0 68 07 44 	mov	r8,1860
80003542:	91 0c       	st.w	r8[0x0],r12
    // print_dbg_hex(*ptx);

    data += MONOME_QUAD_LEDS; // skip the rest of the row to get back in target quad
    ++ptx;
  }
  ftdi_write(txBuf, MONOME_QUAD_LEDS + 1);  
80003544:	e0 68 07 a8 	mov	r8,1960
80003548:	b0 8b       	st.b	r8[0x0],r11
8000354a:	e0 68 07 9e 	mov	r8,1950
}
8000354e:	30 9b       	mov	r11,9
80003550:	b0 89       	st.b	r8[0x0],r9
80003552:	e0 6c 07 4c 	mov	r12,1868
80003556:	e0 a0 04 1f 	rcall	80003d94 <ftdi_write>
8000355a:	d8 22       	popm	r4-r7,pc

8000355c <grid_map_40h>:
8000355c:	d4 21       	pushm	r4-r7,lr
8000355e:	30 08       	mov	r8,0
80003560:	18 4b       	or	r11,r12
80003562:	f0 0b 18 00 	cp.b	r11,r8

static void grid_map_40h(u8 x, u8 y, const u8* data) {
  // print_dbg("\n\r=== grid_map_40h ===");
  static u8 i, j;
  // ignore all but first quadrant -- do any devices larger than 8x8 speak 40h?
  if (x != 0 || y != 0) {
80003566:	c3 a1       	brne	800035da <grid_map_40h+0x7e>
80003568:	e0 68 07 9c 	mov	r8,1948
8000356c:	30 77       	mov	r7,7
8000356e:	11 8b       	ld.ub	r11,r8[0x0]
80003570:	e0 69 07 4c 	mov	r9,1868
    return;
  }
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
80003574:	30 08       	mov	r8,0
    // led row command + row number
    txBuf[(i*2)] = 0x70 + i;
80003576:	10 9e       	mov	lr,r8
80003578:	c2 28       	rjmp	800035bc <grid_map_40h+0x60>
8000357a:	f0 0c 15 01 	lsl	r12,r8,0x1
8000357e:	f0 cb ff 90 	sub	r11,r8,-112
  }
  ftdi_write(txBuf, 32 + 3);
}


static void grid_map_40h(u8 x, u8 y, const u8* data) {
80003582:	f2 0c 0b 0b 	st.b	r9[r12],r11
    return;
  }
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
    // led row command + row number
    txBuf[(i*2)] = 0x70 + i;
    txBuf[(i*2)+1] = 0;
80003586:	f4 c6 ff f8 	sub	r6,r10,-8
8000358a:	2f fc       	sub	r12,-1
8000358c:	14 9b       	mov	r11,r10
    // print_dbg("\r\n * data bytes: ");
    for(j=0; j<MONOME_QUAD_LEDS; j++) {
8000358e:	f2 0c 0b 0e 	st.b	r9[r12],lr
      // set row bit if led should be on
      // print_dbg("0x");
      // print_dbg_hex(*data);
      // print_dbg(" ");
      txBuf[(i*2)+1] |= ((*data > 0) << j);
80003592:	c0 c8       	rjmp	800035aa <grid_map_40h+0x4e>
80003594:	17 34       	ld.ub	r4,r11++
80003596:	fc 04 18 00 	cp.b	r4,lr
8000359a:	5f 14       	srne	r4
8000359c:	e8 05 09 45 	lsl	r5,r4,r5
800035a0:	f2 0c 07 04 	ld.ub	r4,r9[r12]
800035a4:	08 45       	or	r5,r4
      // advance data to next bit
      ++data;
800035a6:	f2 0c 0b 05 	st.b	r9[r12],r5
800035aa:	f6 0a 01 05 	sub	r5,r11,r10
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
    // led row command + row number
    txBuf[(i*2)] = 0x70 + i;
    txBuf[(i*2)+1] = 0;
    // print_dbg("\r\n * data bytes: ");
    for(j=0; j<MONOME_QUAD_LEDS; j++) {
800035ae:	5c 55       	castu.b	r5
800035b0:	0c 3b       	cp.w	r11,r6
800035b2:	cf 11       	brne	80003594 <grid_map_40h+0x38>
800035b4:	2f f8       	sub	r8,-1
800035b6:	2f 0a       	sub	r10,-16
  static u8 i, j;
  // ignore all but first quadrant -- do any devices larger than 8x8 speak 40h?
  if (x != 0 || y != 0) {
    return;
  }
  for(i=0; i<MONOME_QUAD_LEDS; i++) {
800035b8:	5c 58       	castu.b	r8
800035ba:	30 8b       	mov	r11,8
800035bc:	ee 08 18 00 	cp.b	r8,r7
800035c0:	fe 98 ff dd 	brls	8000357a <grid_map_40h+0x1e>
800035c4:	e0 69 07 9c 	mov	r9,1948
800035c8:	b2 8b       	st.b	r9[0x0],r11
    // print_dbg("\n\r 40h: send led_row command: ");
    // print_dbg_hex(txBuf[i*2]);
    // print_dbg(" row data: 0x");
    // print_dbg_hex(txBuf[(i*2) + 1]);
  }
  ftdi_write(txBuf, 16);
800035ca:	e0 69 07 94 	mov	r9,1940
800035ce:	31 0b       	mov	r11,16
800035d0:	b2 88       	st.b	r9[0x0],r8
800035d2:	e0 6c 07 4c 	mov	r12,1868
800035d6:	e0 a0 03 df 	rcall	80003d94 <ftdi_write>
800035da:	d8 22       	popm	r4-r7,pc

800035dc <read_serial_series>:
800035dc:	d4 31       	pushm	r0-r7,lr
800035de:	e0 a0 03 93 	rcall	80003d04 <ftdi_rx_buf>
800035e2:	e0 65 07 ac 	mov	r5,1964
}

static void read_serial_series(void) {
  u8* prx = ftdi_rx_buf();
  u8 i;
  rxBytes = ftdi_rx_bytes();
800035e6:	18 94       	mov	r4,r12
800035e8:	18 97       	mov	r7,r12
800035ea:	e0 63 07 b8 	mov	r3,1976
  *h = *pdata;
}

// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
800035ee:	e0 a0 03 8f 	rcall	80003d0c <ftdi_rx_bytes>
  /* print_dbg("; y: 0x"); */
  /* print_dbg_hex(y); */
  /* print_dbg("; z: 0x"); */
  /* print_dbg_hex(val); */

  ev.type = kEventMonomeGridKey;
800035f2:	ea c6 ff fc 	sub	r6,r5,-4
  // print_dbg_hex(prx[0]);
  // print_dbg(" , 0x");
  // print_dbg_hex(prx[1]);
  // print_dbg(" ]");
  i = 0;
  while(i < rxBytes) {
800035f6:	30 d2       	mov	r2,13
    /* print_dbg(" ; z : 0x"); */
    /* print_dbg_hex(	 ((prx[0] & 0xf0) == 0) ); */
    
    // process consecutive pairs of bytes
    monome_grid_key_write_event( ((prx[1] & 0xf0) >> 4) ,
				 prx[1] & 0xf,
800035f8:	a6 8c       	st.b	r3[0x0],r12
800035fa:	c1 28       	rjmp	8000361e <read_serial_series+0x42>

// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = x;
  data[1] = y;
800035fc:	0f 99       	ld.ub	r9,r7[0x1]
800035fe:	0f 88       	ld.ub	r8,r7[0x0]
    /* print_dbg(" ; z : 0x"); */
    /* print_dbg_hex(	 ((prx[0] & 0xf0) == 0) ); */
    
    // process consecutive pairs of bytes
    monome_grid_key_write_event( ((prx[1] & 0xf0) >> 4) ,
				 prx[1] & 0xf,
80003600:	f5 d9 c0 04 	bfextu	r10,r9,0x0,0x4

// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = x;
  data[1] = y;
80003604:	e2 18 00 f0 	andl	r8,0xf0,COH
  data[2] = val;
80003608:	ac 9a       	st.b	r6[0x1],r10
  /* print_dbg("; y: 0x"); */
  /* print_dbg_hex(y); */
  /* print_dbg("; z: 0x"); */
  /* print_dbg_hex(val); */

  ev.type = kEventMonomeGridKey;
8000360a:	5f 08       	sreq	r8
}

// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = x;
8000360c:	ac a8       	st.b	r6[0x2],r8
    monome_grid_key_write_event( ((prx[1] & 0xf0) >> 4) ,
				 prx[1] & 0xf,
				 ((prx[0] & 0xf0) == 0)
				 );
    i += 2;
    prx += 2;
8000360e:	8b 02       	st.w	r5[0x0],r2
}

// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = x;
80003610:	a5 89       	lsr	r9,0x4
  /* print_dbg_hex(y); */
  /* print_dbg("; z: 0x"); */
  /* print_dbg_hex(val); */

  ev.type = kEventMonomeGridKey;
  event_post(&ev);
80003612:	2f e7       	sub	r7,-2
80003614:	ac 89       	st.b	r6[0x0],r9
80003616:	e0 6c 07 ac 	mov	r12,1964
  // print_dbg_hex(prx[0]);
  // print_dbg(" , 0x");
  // print_dbg_hex(prx[1]);
  // print_dbg(" ]");
  i = 0;
  while(i < rxBytes) {
8000361a:	fe b0 fc 77 	rcall	80002f08 <event_post>
8000361e:	0e 99       	mov	r9,r7
80003620:	07 88       	ld.ub	r8,r3[0x0]
80003622:	08 19       	sub	r9,r4
				 );
    i += 2;
    prx += 2;
  }

}
80003624:	f0 09 18 00 	cp.b	r9,r8
80003628:	ce a3       	brcs	800035fc <read_serial_series+0x20>
8000362a:	d8 32       	popm	r0-r7,pc

8000362c <read_serial_40h>:
8000362c:	d4 31       	pushm	r0-r7,lr
8000362e:	e0 a0 03 6b 	rcall	80003d04 <ftdi_rx_buf>
80003632:	e0 65 07 ac 	mov	r5,1964
80003636:	18 94       	mov	r4,r12
80003638:	18 97       	mov	r7,r12
8000363a:	e0 63 07 b8 	mov	r3,1976
  *h = *pdata;
}

// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
8000363e:	e0 a0 03 67 	rcall	80003d0c <ftdi_rx_bytes>
  /* print_dbg("; y: 0x"); */
  /* print_dbg_hex(y); */
  /* print_dbg("; z: 0x"); */
  /* print_dbg_hex(val); */

  ev.type = kEventMonomeGridKey;
80003642:	ea c6 ff fc 	sub	r6,r5,-4
  // print_dbg_hex(prx[0]);
  // print_dbg(" , 0x");
  // print_dbg_hex(prx[1]);
  // print_dbg(" ]");
  i = 0;
  while(i < rxBytes) {
80003646:	30 d2       	mov	r2,13
    // print_dbg_hex(prx[1] & 0xf);
    // print_dbg(" ; z : 0x");
    // print_dbg_hex(   ((prx[0] & 0xf) != 0) );

    // press event
    if ((prx[0] & 0xf0) == 0) {
80003648:	a6 8c       	st.b	r3[0x0],r12
8000364a:	c1 68       	rjmp	80003676 <read_serial_40h+0x4a>
8000364c:	0f 88       	ld.ub	r8,r7[0x0]
8000364e:	10 99       	mov	r9,r8
80003650:	e2 19 00 f0 	andl	r9,0xf0,COH
// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = x;
  data[1] = y;
  data[2] = val;
80003654:	c1 01       	brne	80003674 <read_serial_40h+0x48>
80003656:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
8000365a:	5f 19       	srne	r9

// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = x;
  data[1] = y;
8000365c:	0f 98       	ld.ub	r8,r7[0x1]
8000365e:	ac a9       	st.b	r6[0x2],r9
80003660:	f3 d8 c0 04 	bfextu	r9,r8,0x0,0x4
}

// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = x;
80003664:	ac 99       	st.b	r6[0x1],r9
  /* print_dbg_hex(y); */
  /* print_dbg("; z: 0x"); */
  /* print_dbg_hex(val); */

  ev.type = kEventMonomeGridKey;
  event_post(&ev);
80003666:	8b 02       	st.w	r5[0x0],r2
}

// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = x;
80003668:	a5 88       	lsr	r8,0x4
  /* print_dbg_hex(y); */
  /* print_dbg("; z: 0x"); */
  /* print_dbg_hex(val); */

  ev.type = kEventMonomeGridKey;
  event_post(&ev);
8000366a:	e0 6c 07 ac 	mov	r12,1964
        ((prx[0] & 0xf) != 0)
      );
    }
    
    i += 2;
    prx += 2;
8000366e:	ac 88       	st.b	r6[0x0],r8
  // print_dbg_hex(prx[0]);
  // print_dbg(" , 0x");
  // print_dbg_hex(prx[1]);
  // print_dbg(" ]");
  i = 0;
  while(i < rxBytes) {
80003670:	fe b0 fc 4c 	rcall	80002f08 <event_post>
80003674:	2f e7       	sub	r7,-2
80003676:	0e 99       	mov	r9,r7
80003678:	07 88       	ld.ub	r8,r3[0x0]
8000367a:	08 19       	sub	r9,r4
    }
    
    i += 2;
    prx += 2;
  }
}
8000367c:	f0 09 18 00 	cp.b	r9,r8
80003680:	ce 63       	brcs	8000364c <read_serial_40h+0x20>
80003682:	d8 32       	popm	r0-r7,pc

80003684 <read_serial_mext>:
80003684:	d4 31       	pushm	r0-r7,lr
80003686:	e0 67 07 b8 	mov	r7,1976
8000368a:	e0 a0 03 41 	rcall	80003d0c <ftdi_rx_bytes>
8000368e:	ae 8c       	st.b	r7[0x0],r12
80003690:	c5 e0       	breq	8000374c <read_serial_mext+0xc8>
80003692:	e0 68 07 9d 	mov	r8,1949
  static u8* prx; // pointer to rx buf
  static u8 com;
  
  rxBytes = ftdi_rx_bytes();
  if( rxBytes ) {
    nbp = 0;
80003696:	30 09       	mov	r9,0
  // TODO
}

// ring encoder
static inline void monome_ring_enc_write_event( u8 n, u8 val) {
  u8* data = (u8*)(&(ev.data));
80003698:	10 96       	mov	r6,r8
  static u8 com;
  
  rxBytes = ftdi_rx_bytes();
  if( rxBytes ) {
    nbp = 0;
    prx = ftdi_rx_buf();
8000369a:	b0 89       	st.b	r8[0x0],r9
8000369c:	e0 64 07 ac 	mov	r4,1964
800036a0:	e0 a0 03 32 	rcall	80003d04 <ftdi_rx_buf>
  // TODO
}

// ring encoder
static inline void monome_ring_enc_write_event( u8 n, u8 val) {
  u8* data = (u8*)(&(ev.data));
800036a4:	e0 60 07 95 	mov	r0,1941
   // print_dbg("\r\n monome.c wrote event; n: 0x"); 
   // print_dbg_hex(n); 
   // print_dbg("; d: 0x"); 
   // print_dbg_hex(val); 

  ev.type = kEventMonomeRingEnc;
800036a8:	e0 67 07 98 	mov	r7,1944
  static u8 com;
  
  rxBytes = ftdi_rx_bytes();
  if( rxBytes ) {
    nbp = 0;
    prx = ftdi_rx_buf();
800036ac:	35 03       	mov	r3,80
    while(nbp < rxBytes) {
800036ae:	e8 c5 ff fc 	sub	r5,r4,-4
      com = (u8)(*(prx++));
      nbp++;
800036b2:	30 e1       	mov	r1,14
800036b4:	35 12       	mov	r2,81
  rxBytes = ftdi_rx_bytes();
  if( rxBytes ) {
    nbp = 0;
    prx = ftdi_rx_buf();
    while(nbp < rxBytes) {
      com = (u8)(*(prx++));
800036b6:	8f 0c       	st.w	r7[0x0],r12
800036b8:	c4 28       	rjmp	8000373c <read_serial_mext+0xb8>
      nbp++;
800036ba:	2f f8       	sub	r8,-1
  rxBytes = ftdi_rx_bytes();
  if( rxBytes ) {
    nbp = 0;
    prx = ftdi_rx_buf();
    while(nbp < rxBytes) {
      com = (u8)(*(prx++));
800036bc:	f5 d8 c0 08 	bfextu	r10,r8,0x0,0x8
      nbp++;
      switch(com) {
800036c0:	6e 08       	ld.w	r8,r7[0x0]
800036c2:	11 39       	ld.ub	r9,r8++
800036c4:	ac 8a       	st.b	r6[0x0],r10
800036c6:	a0 89       	st.b	r0[0x0],r9
800036c8:	8f 08       	st.w	r7[0x0],r8
800036ca:	e6 09 18 00 	cp.b	r9,r3
800036ce:	c2 30       	breq	80003714 <read_serial_mext+0x90>
800036d0:	e0 8b 00 0b 	brhi	800036e6 <read_serial_mext+0x62>
800036d4:	32 0a       	mov	r10,32
800036d6:	f4 09 18 00 	cp.b	r9,r10
800036da:	c0 e0       	breq	800036f6 <read_serial_mext+0x72>
800036dc:	32 1a       	mov	r10,33
800036de:	f4 09 18 00 	cp.b	r9,r10
800036e2:	c3 51       	brne	8000374c <read_serial_mext+0xc8>
800036e4:	c0 f8       	rjmp	80003702 <read_serial_mext+0x7e>
800036e6:	e4 09 18 00 	cp.b	r9,r2
800036ea:	c2 20       	breq	8000372e <read_serial_mext+0xaa>
}

// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = x;
800036ec:	35 2b       	mov	r11,82
    while(nbp < rxBytes) {
      com = (u8)(*(prx++));
      nbp++;
      switch(com) {
      case 0x20: // grid key up
      	monome_grid_key_write_event( *prx, *(prx+1), 0);
800036ee:	f6 09 18 00 	cp.b	r9,r11

// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = x;
  data[1] = y;
800036f2:	c2 d1       	brne	8000374c <read_serial_mext+0xc8>
  data[2] = val;
800036f4:	c2 08       	rjmp	80003734 <read_serial_mext+0xb0>
800036f6:	11 89       	ld.ub	r9,r8[0x0]
}

// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = x;
800036f8:	11 98       	ld.ub	r8,r8[0x1]
      	monome_grid_key_write_event( *prx, *(prx+1), 0);
      	nbp += 2;
      	prx += 2;
      	break;
      case 0x21: // grid key down
      	monome_grid_key_write_event( *prx, *(prx+1), 1);
800036fa:	aa 89       	st.b	r5[0x0],r9
}

// grid key
static inline void monome_grid_key_write_event(u8 x, u8 y, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = x;
800036fc:	aa 98       	st.b	r5[0x1],r8
  data[1] = y;
800036fe:	30 08       	mov	r8,0
  data[2] = val;
80003700:	c0 68       	rjmp	8000370c <read_serial_mext+0x88>
80003702:	11 89       	ld.ub	r9,r8[0x0]
  /* print_dbg("; y: 0x"); */
  /* print_dbg_hex(y); */
  /* print_dbg("; z: 0x"); */
  /* print_dbg_hex(val); */

  ev.type = kEventMonomeGridKey;
80003704:	11 98       	ld.ub	r8,r8[0x1]
80003706:	aa 89       	st.b	r5[0x0],r9
80003708:	aa 98       	st.b	r5[0x1],r8
}

// ring encoder
static inline void monome_ring_enc_write_event( u8 n, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = n;
8000370a:	30 18       	mov	r8,1
      	monome_grid_key_write_event( *prx, *(prx+1), 1);
      	nbp += 2;
      	prx += 2;
      	break;
    	case 0x50: // ring delta
      	monome_ring_enc_write_event( *prx, *(prx+1));
8000370c:	aa a8       	st.b	r5[0x2],r8
}

// ring encoder
static inline void monome_ring_enc_write_event( u8 n, u8 val) {
  u8* data = (u8*)(&(ev.data));
  data[0] = n;
8000370e:	30 d8       	mov	r8,13
  data[1] = val;
80003710:	89 08       	st.w	r4[0x0],r8
   // print_dbg("\r\n monome.c wrote event; n: 0x"); 
   // print_dbg_hex(n); 
   // print_dbg("; d: 0x"); 
   // print_dbg_hex(val); 

  ev.type = kEventMonomeRingEnc;
80003712:	c0 68       	rjmp	8000371e <read_serial_mext+0x9a>
  event_post(&ev);
80003714:	11 89       	ld.ub	r9,r8[0x0]
80003716:	11 98       	ld.ub	r8,r8[0x1]
80003718:	aa 89       	st.b	r5[0x0],r9
      	nbp += 2;
      	prx += 2;
      	break;
    	case 0x50: // ring delta
      	monome_ring_enc_write_event( *prx, *(prx+1));
      	nbp += 2;
8000371a:	aa 98       	st.b	r5[0x1],r8
8000371c:	89 01       	st.w	r4[0x0],r1
8000371e:	e0 6c 07 ac 	mov	r12,1964
      	prx += 2;
      	break;
      case 0x51 : // ring key up
      	monome_ring_key_write_event( *prx++, 0);
      	prx++;
80003722:	fe b0 fb f3 	rcall	80002f08 <event_post>
      	break;
80003726:	0d 88       	ld.ub	r8,r6[0x0]
      case 0x52 : // ring key down
      	monome_ring_key_write_event( *prx++, 1);
80003728:	2f e8       	sub	r8,-2
      	nbp++;
8000372a:	ac 88       	st.b	r6[0x0],r8
      case 0x51 : // ring key up
      	monome_ring_key_write_event( *prx++, 0);
      	prx++;
      	break;
      case 0x52 : // ring key down
      	monome_ring_key_write_event( *prx++, 1);
8000372c:	6e 08       	ld.w	r8,r7[0x0]
      	nbp++;
8000372e:	2f e8       	sub	r8,-2
  
  rxBytes = ftdi_rx_bytes();
  if( rxBytes ) {
    nbp = 0;
    prx = ftdi_rx_buf();
    while(nbp < rxBytes) {
80003730:	8f 08       	st.w	r7[0x0],r8
80003732:	c0 58       	rjmp	8000373c <read_serial_mext+0xb8>
80003734:	2f f8       	sub	r8,-1
80003736:	2f fa       	sub	r10,-1
80003738:	8f 08       	st.w	r7[0x0],r8
8000373a:	ac 8a       	st.b	r6[0x0],r10
8000373c:	e0 6a 07 b8 	mov	r10,1976
80003740:	0d 88       	ld.ub	r8,r6[0x0]
80003742:	15 89       	ld.ub	r9,r10[0x0]
80003744:	f0 09 18 00 	cp.b	r9,r8
80003748:	fe 9b ff b9 	brhi	800036ba <read_serial_mext+0x36>
8000374c:	d8 32       	popm	r0-r7,pc
8000374e:	d7 03       	nop

80003750 <monome_connect_write_event>:
80003750:	d4 01       	pushm	lr
80003752:	32 09       	mov	r9,32
80003754:	f3 3b 00 09 	ld.ub	r11,r9[9]
80003758:	e0 68 07 ac 	mov	r8,1964
8000375c:	f0 ca ff fb 	sub	r10,r8,-5
  // print_dbg_ulong(mdesc.cols);
  // print_dbg(" rows: ");
  // print_dbg_ulong(mdesc.rows);

  ev.type = kEventMonomeConnect;
  ev.type = kEventMonomeConnect;
80003760:	b4 9b       	st.b	r10[0x1],r11
  *data++ = (u8)(mdesc.device); 	// device (8bits)
  *data++ = mdesc.cols;		// width / count
  *data++ = mdesc.rows;		// height / resolution
  //  *data = 0; 		// unused
  event_post(&ev);
80003762:	30 9b       	mov	r11,9
  // print_dbg_ulong(mdesc.cols);
  // print_dbg(" rows: ");
  // print_dbg_ulong(mdesc.rows);

  ev.type = kEventMonomeConnect;
  ev.type = kEventMonomeConnect;
80003764:	10 9c       	mov	r12,r8
  *data++ = (u8)(mdesc.device); 	// device (8bits)
80003766:	91 0b       	st.w	r8[0x0],r11
80003768:	72 1b       	ld.w	r11,r9[0x4]
  *data++ = mdesc.cols;		// width / count
8000376a:	b0 cb       	st.b	r8[0x4],r11
8000376c:	f3 38 00 08 	ld.ub	r8,r9[8]
  *data++ = mdesc.rows;		// height / resolution
  //  *data = 0; 		// unused
  event_post(&ev);
80003770:	b4 88       	st.b	r10[0x0],r8
80003772:	fe b0 fb cb 	rcall	80002f08 <event_post>
}
80003776:	d8 02       	popm	pc

80003778 <setup_series>:
80003778:	d4 01       	pushm	lr
8000377a:	30 1a       	mov	r10,1
8000377c:	32 08       	mov	r8,32
8000377e:	f1 6a 00 0b 	st.b	r8[11],r10
80003782:	91 0a       	st.w	r8[0x0],r10
//----  function pointer arrays

// read serial and spawn events
static const read_serial_t readSerialFuncs[eProtocolNumProtocols] = {
  &read_serial_40h,
  &read_serial_series,
80003784:	33 0a       	mov	r10,48

// setup series device
static void setup_series(u8 cols, u8 rows) {
  // print_dbg("\r\n setup series device");
  mdesc.protocol = eProtocolSeries;
  mdesc.device = eDeviceGrid;
80003786:	30 09       	mov	r9,0
  mdesc.cols = cols;
80003788:	f1 6c 00 08 	st.b	r8[8],r12
  mdesc.rows = rows;
8000378c:	f1 6b 00 09 	st.b	r8[9],r11

// setup series device
static void setup_series(u8 cols, u8 rows) {
  // print_dbg("\r\n setup series device");
  mdesc.protocol = eProtocolSeries;
  mdesc.device = eDeviceGrid;
80003790:	91 19       	st.w	r8[0x4],r9
  mdesc.cols = cols;
  mdesc.rows = rows;
  mdesc.vari = 0;
80003792:	f1 69 00 0c 	st.b	r8[12],r9
//----  function pointer arrays

// read serial and spawn events
static const read_serial_t readSerialFuncs[eProtocolNumProtocols] = {
  &read_serial_40h,
  &read_serial_series,
80003796:	fe cb 01 ba 	sub	r11,pc,442
8000379a:	fe c8 02 c6 	sub	r8,pc,710
// set function pointers
static inline void set_funcs(void) {
  // print_dbg("\r\n setting monome functions, protocol idx: ");
  // print_dbg_ulong(mdesc.protocol);
  monome_read_serial = readSerialFuncs[mdesc.protocol];
  monome_grid_map = gridMapFuncs[mdesc.protocol];
8000379e:	95 0b       	st.w	r10[0x0],r11
  monome_grid_level_map = gridMapFuncs[mdesc.protocol];
800037a0:	e0 6a 0b 78 	mov	r10,2936
  monome_ring_map = ringMapFuncs[mdesc.protocol];
800037a4:	95 08       	st.w	r10[0x0],r8
800037a6:	e0 6a 0c 84 	mov	r10,3204
};

// set intensity
static const set_intense_t intenseFuncs[eProtocolNumProtocols] = {
  NULL, // unsupported
  &set_intense_series,
800037aa:	95 08       	st.w	r10[0x0],r8
800037ac:	e0 68 0b 7c 	mov	r8,2940
  &ring_map_mext,
};

// grid vs arc refresh
static const refresh_t refreshFuncs[eProtocolNumProtocols] = {
  &monome_grid_refresh,
800037b0:	91 09       	st.w	r8[0x0],r9
800037b2:	fe c9 03 b6 	sub	r9,pc,950
  mdesc.cols = cols;
  mdesc.rows = rows;
  mdesc.vari = 0;
  mdesc.tilt = 1;
  set_funcs();
  monome_connect_write_event();
800037b6:	e0 68 0c 80 	mov	r8,3200
  //  monomeConnect = 1;
  //  test_draw();
}
800037ba:	91 09       	st.w	r8[0x0],r9
800037bc:	fe c9 05 64 	sub	r9,pc,1380
800037c0:	e0 68 0b 74 	mov	r8,2932
800037c4:	91 09       	st.w	r8[0x0],r9
800037c6:	cc 5f       	rcall	80003750 <monome_connect_write_event>
800037c8:	d8 02       	popm	pc
800037ca:	d7 03       	nop

800037cc <check_monome_device_desc>:
800037cc:	d4 31       	pushm	r0-r7,lr
800037ce:	20 5d       	sub	sp,20
800037d0:	14 96       	mov	r6,r10
800037d2:	1a 97       	mov	r7,sp
800037d4:	fa c9 ff fa 	sub	r9,sp,-6
800037d8:	1a 98       	mov	r8,sp
800037da:	19 8a       	ld.ub	r10,r12[0x0]
800037dc:	2f ec       	sub	r12,-2
800037de:	10 ca       	st.b	r8++,r10
800037e0:	12 38       	cp.w	r8,r9
800037e2:	cf c1       	brne	800037da <check_monome_device_desc+0xe>
800037e4:	30 08       	mov	r8,0
800037e6:	30 6a       	mov	r10,6
800037e8:	ba e8       	st.b	sp[0x6],r8
800037ea:	fe cb c0 9a 	sub	r11,pc,-16230
  // manufacturer
  for(i=0; i<MONOME_MANSTR_LEN; i++) {
    buf[i] = mstr[i*2];
  }
  buf[i] = 0;
  matchMan = ( strncmp(buf, "monome", MONOME_MANSTR_LEN) == 0 );
800037ee:	1a 9c       	mov	r12,sp
800037f0:	e0 a0 1b 34 	rcall	80006e58 <strncmp>
  }
  //  print_dbg("\r\n finished monome class init");
}

// determine if FTDI string descriptors match monome device pattern
u8 check_monome_device_desc(char* mstr, char* pstr, char* sstr) { 
800037f4:	ee c8 ff f7 	sub	r8,r7,-9
  /* print_dbg("\r\n manstring: "); */
  /* print_dbg(buf); */
 
  // serial number string
  for(i=0; i<MONOME_SERSTR_LEN; i++) {
    buf[i] = sstr[i*2];
800037f8:	18 94       	mov	r4,r12
800037fa:	0d 89       	ld.ub	r9,r6[0x0]
800037fc:	2f e6       	sub	r6,-2
  matchMan = ( strncmp(buf, "monome", MONOME_MANSTR_LEN) == 0 );
  /* print_dbg("\r\n manstring: "); */
  /* print_dbg(buf); */
 
  // serial number string
  for(i=0; i<MONOME_SERSTR_LEN; i++) {
800037fe:	0e c9       	st.b	r7++,r9
80003800:	10 37       	cp.w	r7,r8
    buf[i] = sstr[i*2];
  }
  buf[i] = 0;
80003802:	cf c1       	brne	800037fa <check_monome_device_desc+0x2e>
80003804:	30 05       	mov	r5,0
80003806:	fb 65 00 09 	st.b	sp[9],r5
  /* print_dbg("\r\n serial string: "); */
  /* print_dbg(buf); */
  if(matchMan == 0) {
8000380a:	58 04       	cp.w	r4,0
    // didn't match the manufacturer string, but check the serial for DIYs
    if( strncmp(buf, "a40h", 4) == 0) {
8000380c:	c1 40       	breq	80003834 <check_monome_device_desc+0x68>
8000380e:	30 4a       	mov	r10,4
80003810:	fe cb c0 b8 	sub	r11,pc,-16200
80003814:	1a 9c       	mov	r12,sp
80003816:	e0 a0 1b 21 	rcall	80006e58 <strncmp>
8000381a:	18 99       	mov	r9,r12
      // this is probably an arduinome      
      mdesc.protocol = eProtocol40h;
8000381c:	e0 81 01 81 	brne	80003b1e <check_monome_device_desc+0x352>
      mdesc.device = eDeviceGrid;
80003820:	32 08       	mov	r8,32
      mdesc.cols = 8;
80003822:	91 09       	st.w	r8[0x0],r9
      mdesc.rows = 8;
80003824:	91 19       	st.w	r8[0x4],r9
80003826:	30 89       	mov	r9,8
    // didn't match the manufacturer string, but check the serial for DIYs
    if( strncmp(buf, "a40h", 4) == 0) {
      // this is probably an arduinome      
      mdesc.protocol = eProtocol40h;
      mdesc.device = eDeviceGrid;
      mdesc.cols = 8;
80003828:	f1 69 00 09 	st.b	r8[9],r9
    // if we got here, serial number didn't match series or 40h patterns.
    // so this is probably an extended-protocol device.
    // we need to query for device attributes
    return setup_mext();
  }
  return 0;
8000382c:	f1 69 00 08 	st.b	r8[8],r9
    } else {
      // not a monome
      return 0;
    }
  } else { // matched manufctrr string
    if(buf[0] != 'm') {
80003830:	e0 8f 01 78 	bral	80003b20 <check_monome_device_desc+0x354>
80003834:	36 d8       	mov	r8,109
80003836:	1b 89       	ld.ub	r9,sp[0x0]
80003838:	f0 09 18 00 	cp.b	r9,r8
      // not a monome, somehow. shouldn't happen
      return 0;
    }
    if(buf[3] == 'h') {
8000383c:	e0 81 01 71 	brne	80003b1e <check_monome_device_desc+0x352>
80003840:	36 88       	mov	r8,104
80003842:	1b b9       	ld.ub	r9,sp[0x3]
80003844:	f0 09 18 00 	cp.b	r9,r8
// setup

// setup 40h-protocol device
static void setup_40h(u8 cols, u8 rows) {
  // print_dbg("\r\n setup 40h device");
  mdesc.protocol = eProtocol40h;
80003848:	c2 01       	brne	80003888 <check_monome_device_desc+0xbc>
  mdesc.device = eDeviceGrid;
  mdesc.cols = 8;
  mdesc.rows = 8;
8000384a:	30 89       	mov	r9,8
8000384c:	32 08       	mov	r8,32
// setup 40h-protocol device
static void setup_40h(u8 cols, u8 rows) {
  // print_dbg("\r\n setup 40h device");
  mdesc.protocol = eProtocol40h;
  mdesc.device = eDeviceGrid;
  mdesc.cols = 8;
8000384e:	f1 69 00 09 	st.b	r8[9],r9

//----  function pointer arrays

// read serial and spawn events
static const read_serial_t readSerialFuncs[eProtocolNumProtocols] = {
  &read_serial_40h,
80003852:	f1 69 00 08 	st.b	r8[8],r9
  // print_dbg("\r\n setup 40h device");
  mdesc.protocol = eProtocol40h;
  mdesc.device = eDeviceGrid;
  mdesc.cols = 8;
  mdesc.rows = 8;
  mdesc.vari = 0;
80003856:	33 09       	mov	r9,48
// setup

// setup 40h-protocol device
static void setup_40h(u8 cols, u8 rows) {
  // print_dbg("\r\n setup 40h device");
  mdesc.protocol = eProtocol40h;
80003858:	f1 64 00 0c 	st.b	r8[12],r4

//----  function pointer arrays

// read serial and spawn events
static const read_serial_t readSerialFuncs[eProtocolNumProtocols] = {
  &read_serial_40h,
8000385c:	91 04       	st.w	r8[0x0],r4
/*   &grid_led_mext, */
/* }; */

// grid/map
static const grid_map_t gridMapFuncs[eProtocolNumProtocols] = {
  &grid_map_40h,
8000385e:	91 14       	st.w	r8[0x4],r4

//----  function pointer arrays

// read serial and spawn events
static const read_serial_t readSerialFuncs[eProtocolNumProtocols] = {
  &read_serial_40h,
80003860:	fe ca 02 34 	sub	r10,pc,564
// set function pointers
static inline void set_funcs(void) {
  // print_dbg("\r\n setting monome functions, protocol idx: ");
  // print_dbg_ulong(mdesc.protocol);
  monome_read_serial = readSerialFuncs[mdesc.protocol];
  monome_grid_map = gridMapFuncs[mdesc.protocol];
80003864:	fe c8 03 08 	sub	r8,pc,776
  monome_grid_level_map = gridMapFuncs[mdesc.protocol];
80003868:	93 0a       	st.w	r9[0x0],r10
  monome_ring_map = ringMapFuncs[mdesc.protocol];
8000386a:	e0 69 0b 78 	mov	r9,2936
8000386e:	93 08       	st.w	r9[0x0],r8
  monome_set_intense = intenseFuncs[mdesc.protocol];
80003870:	e0 69 0c 84 	mov	r9,3204
80003874:	93 08       	st.w	r9[0x0],r8
    if(buf[3] == 'h') {
      // this is a 40h
      setup_40h(8, 8);
      return 1;
    }
    if( strncmp(buf, "m64-", 4) == 0 ) {
80003876:	e0 68 0b 7c 	mov	r8,2940
8000387a:	fe c9 06 22 	sub	r9,pc,1570
8000387e:	91 04       	st.w	r8[0x0],r4
80003880:	e0 68 0c 80 	mov	r8,3200
      // series 64
      setup_series(8, 8);
80003884:	91 04       	st.w	r8[0x0],r4
80003886:	c4 69       	rjmp	80003b12 <check_monome_device_desc+0x346>
      return 1;
    }
    if( strncmp(buf, "m128-", 5) == 0 ) {
80003888:	1a 97       	mov	r7,sp
8000388a:	30 4a       	mov	r10,4
8000388c:	fe cb c1 2c 	sub	r11,pc,-16084
80003890:	1a 9c       	mov	r12,sp
80003892:	e0 a0 1a e3 	rcall	80006e58 <strncmp>
      // series 128
      setup_series(16, 8);
80003896:	c0 31       	brne	8000389c <check_monome_device_desc+0xd0>
80003898:	30 8b       	mov	r11,8
      return 1;
    }
    if( strncmp(buf, "m256-", 5) == 0 ) {
8000389a:	c1 38       	rjmp	800038c0 <check_monome_device_desc+0xf4>
8000389c:	30 5a       	mov	r10,5
8000389e:	fe cb c1 36 	sub	r11,pc,-16074
800038a2:	1a 9c       	mov	r12,sp
800038a4:	e0 a0 1a da 	rcall	80006e58 <strncmp>
      // series 256
      setup_series(16, 16);
800038a8:	c0 41       	brne	800038b0 <check_monome_device_desc+0xe4>
800038aa:	30 8b       	mov	r11,8
800038ac:	31 0c       	mov	r12,16
800038ae:	c0 a8       	rjmp	800038c2 <check_monome_device_desc+0xf6>
  u8* prx;
  u8 w = 0;
  u8 busy;

  // print_dbg("\r\n setup mext device");
  mdesc.protocol = eProtocolMext;
800038b0:	1a 9c       	mov	r12,sp
800038b2:	30 5a       	mov	r10,5
800038b4:	fe cb c1 44 	sub	r11,pc,-16060

  mdesc.vari = 1;
800038b8:	e0 a0 1a d0 	rcall	80006e58 <strncmp>
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
800038bc:	c0 51       	brne	800038c6 <check_monome_device_desc+0xfa>
800038be:	31 0b       	mov	r11,16
800038c0:	16 9c       	mov	r12,r11
800038c2:	c5 bf       	rcall	80003778 <setup_series>
800038c4:	c2 b9       	rjmp	80003b1a <check_monome_device_desc+0x34e>

  rxBytes = 0;
800038c6:	30 29       	mov	r9,2
800038c8:	32 08       	mov	r8,32
800038ca:	91 09       	st.w	r8[0x0],r9

  if(rxBytes != 6 ){
    print_dbg("\r\n got unexpected byte count in response to mext setup request;\r\n");
    print_dbg_ulong(*prx);
    
    for(;rxBytes != 0; rxBytes--) {
800038cc:	30 19       	mov	r9,1
800038ce:	f1 69 00 0c 	st.b	r8[12],r9
}

// setup extended device, return success /failure of query
static u8 setup_mext(void) {
  u8* prx;
  u8 w = 0;
800038d2:	08 99       	mov	r9,r4
800038d4:	e0 68 87 00 	mov	r8,34560
800038d8:	ea 18 03 93 	orh	r8,0x393
800038dc:	e0 67 07 b8 	mov	r7,1976
800038e0:	08 96       	mov	r6,r4

  mdesc.vari = 1;

  rxBytes = 0;

  while(rxBytes != 6) {
800038e2:	ae 85       	st.b	r7[0x0],r5
800038e4:	0a 93       	mov	r3,r5
800038e6:	e0 6a 03 e7 	mov	r10,999
800038ea:	fa c5 ff ec 	sub	r5,sp,-20
800038ee:	30 0b       	mov	r11,0
800038f0:	0a f4       	st.b	--r5,r4
800038f2:	f0 0a 00 0a 	add	r10,r8,r10
800038f6:	f2 0b 00 4b 	adc	r11,r9,r11
800038fa:	30 64       	mov	r4,6
800038fc:	e0 68 03 e8 	mov	r8,1000
80003900:	30 09       	mov	r9,0
80003902:	e0 a0 16 75 	rcall	800065ec <__avr32_udiv64>
80003906:	14 92       	mov	r2,r10
80003908:	c4 f8       	rjmp	800039a6 <check_monome_device_desc+0x1da>
8000390a:	d7 03       	nop
8000390c:	e1 b8 00 42 	mfsr	r8,0x108
80003910:	f0 02 00 0a 	add	r10,r8,r2
80003914:	e1 b9 00 42 	mfsr	r9,0x108
80003918:	14 38       	cp.w	r8,r10
8000391a:	e0 88 00 05 	brls	80003924 <check_monome_device_desc+0x158>
8000391e:	10 39       	cp.w	r9,r8
80003920:	cf a2       	brcc	80003914 <check_monome_device_desc+0x148>
80003922:	c0 48       	rjmp	8000392a <check_monome_device_desc+0x15e>
80003924:	10 39       	cp.w	r9,r8
80003926:	e0 83 00 ff 	brlo	80003b24 <check_monome_device_desc+0x358>
8000392a:	14 39       	cp.w	r9,r10
8000392c:	e0 8b 00 fc 	brhi	80003b24 <check_monome_device_desc+0x358>
80003930:	cf 2b       	rjmp	80003914 <check_monome_device_desc+0x148>
80003932:	e1 b9 00 42 	mfsr	r9,0x108
80003936:	14 38       	cp.w	r8,r10
80003938:	e0 88 00 05 	brls	80003942 <check_monome_device_desc+0x176>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000393c:	10 39       	cp.w	r9,r8
8000393e:	cf a2       	brcc	80003932 <check_monome_device_desc+0x166>
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003940:	c0 48       	rjmp	80003948 <check_monome_device_desc+0x17c>
80003942:	10 39       	cp.w	r9,r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003944:	e0 83 00 f8 	brlo	80003b34 <check_monome_device_desc+0x368>
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003948:	14 39       	cp.w	r9,r10
8000394a:	e0 8b 00 f5 	brhi	80003b34 <check_monome_device_desc+0x368>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000394e:	cf 2b       	rjmp	80003932 <check_monome_device_desc+0x166>
80003950:	e1 b9 00 42 	mfsr	r9,0x108
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003954:	14 38       	cp.w	r8,r10
80003956:	e0 88 00 05 	brls	80003960 <check_monome_device_desc+0x194>
8000395a:	10 39       	cp.w	r9,r8
8000395c:	cf a2       	brcc	80003950 <check_monome_device_desc+0x184>
8000395e:	c0 38       	rjmp	80003964 <check_monome_device_desc+0x198>
80003960:	10 39       	cp.w	r9,r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003962:	c0 43       	brcs	8000396a <check_monome_device_desc+0x19e>
80003964:	14 39       	cp.w	r9,r10
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003966:	fe 98 ff f5 	brls	80003950 <check_monome_device_desc+0x184>
8000396a:	cd 5d       	rcall	80003d14 <ftdi_rx_busy>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000396c:	cf f1       	brne	8000396a <check_monome_device_desc+0x19e>
8000396e:	cc fd       	rcall	80003d0c <ftdi_rx_bytes>
80003970:	ae 8c       	st.b	r7[0x0],r12
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003972:	e8 0c 18 00 	cp.b	r12,r4
80003976:	c1 80       	breq	800039a6 <check_monome_device_desc+0x1da>
80003978:	fe cc c2 00 	sub	r12,pc,-15872
8000397c:	e0 a0 12 8a 	rcall	80005e90 <print_dbg>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003980:	0d 8c       	ld.ub	r12,r6[0x0]
80003982:	e0 a0 12 81 	rcall	80005e84 <print_dbg_ulong>
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003986:	c0 c8       	rjmp	8000399e <check_monome_device_desc+0x1d2>
80003988:	2f f6       	sub	r6,-1
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000398a:	0d 8c       	ld.ub	r12,r6[0x0]
8000398c:	e0 a0 12 7c 	rcall	80005e84 <print_dbg_ulong>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003990:	fe cc c3 1c 	sub	r12,pc,-15588
80003994:	e0 a0 12 7e 	rcall	80005e90 <print_dbg>
80003998:	0f 88       	ld.ub	r8,r7[0x0]

  // print_dbg("\r\n setup request ftdi read; waiting...");

  //  while(ftdi_rx_busy()) {;;}
  while(busy) {
    busy = ftdi_rx_busy();
8000399a:	20 18       	sub	r8,1
8000399c:	ae 88       	st.b	r7[0x0],r8
  busy = 1;

  // print_dbg("\r\n setup request ftdi read; waiting...");

  //  while(ftdi_rx_busy()) {;;}
  while(busy) {
8000399e:	0f 88       	ld.ub	r8,r7[0x0]
    busy = ftdi_rx_busy();
    // print_dbg("\r\n waiting for transfer complete; busy flag: ");
    // print_dbg_ulong(busy);
    
  }
  rxBytes = ftdi_rx_bytes();
800039a0:	e6 08 18 00 	cp.b	r8,r3
800039a4:	cf 21       	brne	80003988 <check_monome_device_desc+0x1bc>

  // print_dbg(" done waiting. bytes read: ");
  // print_dbg_ulong(rxBytes);

  if(rxBytes != 6 ){
800039a6:	0f 88       	ld.ub	r8,r7[0x0]
800039a8:	e8 08 18 00 	cp.b	r8,r4
    print_dbg("\r\n got unexpected byte count in response to mext setup request;\r\n");
800039ac:	cb 01       	brne	8000390c <check_monome_device_desc+0x140>
800039ae:	ca bd       	rcall	80003d04 <ftdi_rx_buf>
800039b0:	30 1a       	mov	r10,1
    print_dbg_ulong(*prx);
800039b2:	f8 c7 ff ff 	sub	r7,r12,-1
800039b6:	0f 8c       	ld.ub	r12,r7[0x0]
800039b8:	f4 0c 18 00 	cp.b	r12,r10
    
    for(;rxBytes != 0; rxBytes--) {
      print_dbg_ulong(*(++prx));
800039bc:	c2 41       	brne	80003a04 <check_monome_device_desc+0x238>
800039be:	32 08       	mov	r8,32
800039c0:	30 0c       	mov	r12,0
      print_dbg(" ");
800039c2:	91 1c       	st.w	r8[0x4],r12
800039c4:	0f 99       	ld.ub	r9,r7[0x1]
800039c6:	f4 09 18 00 	cp.b	r9,r10

  if(rxBytes != 6 ){
    print_dbg("\r\n got unexpected byte count in response to mext setup request;\r\n");
    print_dbg_ulong(*prx);
    
    for(;rxBytes != 0; rxBytes--) {
800039ca:	c0 31       	brne	800039d0 <check_monome_device_desc+0x204>
800039cc:	30 89       	mov	r9,8
800039ce:	c1 28       	rjmp	800039f2 <check_monome_device_desc+0x226>
800039d0:	30 2a       	mov	r10,2
800039d2:	f4 09 18 00 	cp.b	r9,r10

  mdesc.vari = 1;

  rxBytes = 0;

  while(rxBytes != 6) {
800039d6:	c0 81       	brne	800039e6 <check_monome_device_desc+0x21a>
800039d8:	30 89       	mov	r9,8
800039da:	f1 69 00 09 	st.b	r8[9],r9

    // return 0;
    }
  }
  
  prx = ftdi_rx_buf();
800039de:	31 09       	mov	r9,16
800039e0:	f1 69 00 08 	st.b	r8[8],r9
  prx++; // 1st returned byte is 0
800039e4:	c0 b8       	rjmp	800039fa <check_monome_device_desc+0x22e>
800039e6:	30 4a       	mov	r10,4
  if(*prx == 1) {
800039e8:	f4 09 18 00 	cp.b	r9,r10
800039ec:	e0 81 00 9a 	brne	80003b20 <check_monome_device_desc+0x354>
    mdesc.device = eDeviceGrid;
800039f0:	31 09       	mov	r9,16
800039f2:	f1 69 00 08 	st.b	r8[8],r9
    prx++;
    if(*prx == 1) {
800039f6:	f1 69 00 09 	st.b	r8[9],r9
800039fa:	30 19       	mov	r9,1
800039fc:	32 08       	mov	r8,32
      // print_dbg("\r\n monome 64");
      mdesc.rows = 8;
800039fe:	f1 69 00 0b 	st.b	r8[11],r9
      mdesc.cols = 8;
    }
    else if(*prx == 2) {
80003a02:	c1 d8       	rjmp	80003a3c <check_monome_device_desc+0x270>
80003a04:	2f f7       	sub	r7,-1
80003a06:	30 58       	mov	r8,5
80003a08:	f0 0c 18 00 	cp.b	r12,r8
      // print_dbg("\r\n monome 128");
      mdesc.rows = 8;
80003a0c:	c0 f1       	brne	80003a2a <check_monome_device_desc+0x25e>
80003a0e:	30 19       	mov	r9,1
      mdesc.cols = 16;
80003a10:	32 08       	mov	r8,32
80003a12:	91 19       	st.w	r8[0x4],r9
80003a14:	0f 89       	ld.ub	r9,r7[0x0]
80003a16:	fe cc c2 5a 	sub	r12,pc,-15782
    }
    else if(*prx == 4) {
80003a1a:	f1 69 00 0a 	st.b	r8[10],r9
80003a1e:	e0 a0 12 39 	rcall	80005e90 <print_dbg>
      // print_dbg("\r\n monome 256");
      mdesc.rows = 16; 
80003a22:	0f 8c       	ld.ub	r12,r7[0x0]
      mdesc.cols = 16;
80003a24:	e0 a0 12 30 	rcall	80005e84 <print_dbg_ulong>
      mdesc.rows = 8;
      mdesc.cols = 16;
    }
    else if(*prx == 4) {
      // print_dbg("\r\n monome 256");
      mdesc.rows = 16; 
80003a28:	c0 a8       	rjmp	80003a3c <check_monome_device_desc+0x270>
80003a2a:	e0 a0 12 0f 	rcall	80005e48 <print_dbg_hex>
      mdesc.cols = 16;
    }
    else {
      return 0; // bail
    }		
    mdesc.tilt = 1;
80003a2e:	0f 8c       	ld.ub	r12,r7[0x0]
80003a30:	e0 a0 12 0c 	rcall	80005e48 <print_dbg_hex>
80003a34:	0f 9c       	ld.ub	r12,r7[0x1]
80003a36:	e0 a0 12 09 	rcall	80005e48 <print_dbg_hex>
  }
  else if(*prx == 5) {
80003a3a:	c7 28       	rjmp	80003b1e <check_monome_device_desc+0x352>
80003a3c:	30 18       	mov	r8,1
80003a3e:	fb 68 00 13 	st.b	sp[19],r8
    mdesc.device = eDeviceArc;
80003a42:	e1 b8 00 42 	mfsr	r8,0x108
    mdesc.encs = *(++prx);
80003a46:	f0 02 00 0a 	add	r10,r8,r2
80003a4a:	e1 b9 00 42 	mfsr	r9,0x108
    print_dbg("\r\n monome arc ");
80003a4e:	14 38       	cp.w	r8,r10
80003a50:	e0 88 00 05 	brls	80003a5a <check_monome_device_desc+0x28e>
    print_dbg_ulong(*prx);
80003a54:	10 39       	cp.w	r9,r8
80003a56:	cf a2       	brcc	80003a4a <check_monome_device_desc+0x27e>
80003a58:	c0 38       	rjmp	80003a5e <check_monome_device_desc+0x292>
  } else {
    print_dbg_hex(*prx);
80003a5a:	10 39       	cp.w	r9,r8
80003a5c:	c7 23       	brcs	80003b40 <check_monome_device_desc+0x374>
    print_dbg_hex(*(++prx));
80003a5e:	14 39       	cp.w	r9,r10
80003a60:	e0 8b 00 70 	brhi	80003b40 <check_monome_device_desc+0x374>
    print_dbg_hex(*(++prx));
80003a64:	cf 3b       	rjmp	80003a4a <check_monome_device_desc+0x27e>
80003a66:	e1 b9 00 42 	mfsr	r9,0x108
80003a6a:	14 38       	cp.w	r8,r10
    return 0; // bail
  }

  // get id
  w = 1;
80003a6c:	e0 88 00 05 	brls	80003a76 <check_monome_device_desc+0x2aa>
80003a70:	10 39       	cp.w	r9,r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003a72:	cf a2       	brcc	80003a66 <check_monome_device_desc+0x29a>
80003a74:	c0 38       	rjmp	80003a7a <check_monome_device_desc+0x2ae>
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003a76:	10 39       	cp.w	r9,r8
80003a78:	c6 d3       	brcs	80003b52 <check_monome_device_desc+0x386>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003a7a:	14 39       	cp.w	r9,r10
80003a7c:	e0 8b 00 6b 	brhi	80003b52 <check_monome_device_desc+0x386>
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003a80:	cf 3b       	rjmp	80003a66 <check_monome_device_desc+0x29a>
80003a82:	e1 b9 00 42 	mfsr	r9,0x108
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003a86:	04 38       	cp.w	r8,r2
80003a88:	e0 88 00 06 	brls	80003a94 <check_monome_device_desc+0x2c8>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003a8c:	10 39       	cp.w	r9,r8
80003a8e:	cf a2       	brcc	80003a82 <check_monome_device_desc+0x2b6>
80003a90:	c0 48       	rjmp	80003a98 <check_monome_device_desc+0x2cc>
80003a92:	d7 03       	nop
80003a94:	10 39       	cp.w	r9,r8
80003a96:	c0 43       	brcs	80003a9e <check_monome_device_desc+0x2d2>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003a98:	04 39       	cp.w	r9,r2
80003a9a:	fe 98 ff f4 	brls	80003a82 <check_monome_device_desc+0x2b6>
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003a9e:	c3 bd       	rcall	80003d14 <ftdi_rx_busy>
80003aa0:	18 97       	mov	r7,r12
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003aa2:	cf e1       	brne	80003a9e <check_monome_device_desc+0x2d2>
80003aa4:	c3 4d       	rcall	80003d0c <ftdi_rx_bytes>
80003aa6:	e0 68 07 b8 	mov	r8,1976
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003aaa:	b0 8c       	st.b	r8[0x0],r12
80003aac:	c2 cd       	rcall	80003d04 <ftdi_rx_buf>
80003aae:	36 b8       	mov	r8,107
80003ab0:	19 a9       	ld.ub	r9,r12[0x2]
80003ab2:	f0 09 18 00 	cp.b	r9,r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003ab6:	c0 41       	brne	80003abe <check_monome_device_desc+0x2f2>
80003ab8:	32 08       	mov	r8,32
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003aba:	f1 67 00 0c 	st.b	r8[12],r7
80003abe:	fe c9 c3 92 	sub	r9,pc,-15470
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003ac2:	32 08       	mov	r8,32
80003ac4:	70 1a       	ld.w	r10,r8[0x4]
80003ac6:	70 08       	ld.w	r8,r8[0x0]
80003ac8:	f2 08 03 2b 	ld.w	r11,r9[r8<<0x2]
80003acc:	33 09       	mov	r9,48
80003ace:	93 0b       	st.w	r9[0x0],r11
80003ad0:	e0 6b 0b 78 	mov	r11,2936
80003ad4:	fe c9 c2 f0 	sub	r9,pc,-15632
80003ad8:	f2 08 03 29 	ld.w	r9,r9[r8<<0x2]
80003adc:	97 09       	st.w	r11[0x0],r9
80003ade:	e0 6b 0c 84 	mov	r11,3204
80003ae2:	97 09       	st.w	r11[0x0],r9
80003ae4:	fe c9 c3 ac 	sub	r9,pc,-15444
80003ae8:	f2 08 03 2b 	ld.w	r11,r9[r8<<0x2]
80003aec:	e0 69 0b 7c 	mov	r9,2940
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003af0:	93 0b       	st.w	r9[0x0],r11
80003af2:	fe c9 c3 26 	sub	r9,pc,-15578
80003af6:	f2 08 03 29 	ld.w	r9,r9[r8<<0x2]
  delay_ms(1);
  ftdi_read();
  delay_ms(1);
  busy = 1;
  while(busy) {
    busy = ftdi_rx_busy();
80003afa:	e0 68 0c 80 	mov	r8,3200
80003afe:	58 1a       	cp.w	r10,1
  ftdi_write(&w, 1);
  delay_ms(1);
  ftdi_read();
  delay_ms(1);
  busy = 1;
  while(busy) {
80003b00:	f9 ba 01 00 	movne	r10,0
    busy = ftdi_rx_busy();
  }
  rxBytes = ftdi_rx_bytes();
80003b04:	f9 ba 00 04 	moveq	r10,4
80003b08:	91 09       	st.w	r8[0x0],r9
  prx = ftdi_rx_buf();
80003b0a:	fe c8 c3 32 	sub	r8,pc,-15566
  if(*(prx+2) == 'k')
80003b0e:	f0 0a 03 09 	ld.w	r9,r8[r10]
80003b12:	e0 68 0b 74 	mov	r8,2932
80003b16:	91 09       	st.w	r8[0x0],r9
      mdesc.vari = 0;
80003b18:	c1 ce       	rcall	80003750 <monome_connect_write_event>
80003b1a:	30 1c       	mov	r12,1
80003b1c:	c0 28       	rjmp	80003b20 <check_monome_device_desc+0x354>

// set function pointers
static inline void set_funcs(void) {
  // print_dbg("\r\n setting monome functions, protocol idx: ");
  // print_dbg_ulong(mdesc.protocol);
  monome_read_serial = readSerialFuncs[mdesc.protocol];
80003b1e:	30 0c       	mov	r12,0
80003b20:	2f bd       	sub	sp,-20
  monome_grid_map = gridMapFuncs[mdesc.protocol];
  monome_grid_level_map = gridMapFuncs[mdesc.protocol];
  monome_ring_map = ringMapFuncs[mdesc.protocol];
  monome_set_intense = intenseFuncs[mdesc.protocol];
  monome_refresh = refreshFuncs[mdesc.device == eDeviceArc];   // toggle on grid vs arc
80003b22:	d8 32       	popm	r0-r7,pc

// set function pointers
static inline void set_funcs(void) {
  // print_dbg("\r\n setting monome functions, protocol idx: ");
  // print_dbg_ulong(mdesc.protocol);
  monome_read_serial = readSerialFuncs[mdesc.protocol];
80003b24:	30 1b       	mov	r11,1
80003b26:	0a 9c       	mov	r12,r5
80003b28:	c3 6d       	rcall	80003d94 <ftdi_write>
80003b2a:	e1 b8 00 42 	mfsr	r8,0x108
  monome_grid_map = gridMapFuncs[mdesc.protocol];
80003b2e:	f0 02 00 0a 	add	r10,r8,r2
80003b32:	c0 0b       	rjmp	80003932 <check_monome_device_desc+0x166>
80003b34:	c1 ad       	rcall	80003d68 <ftdi_read>
80003b36:	e1 b8 00 42 	mfsr	r8,0x108
  monome_grid_level_map = gridMapFuncs[mdesc.protocol];
80003b3a:	f0 02 00 0a 	add	r10,r8,r2
  monome_ring_map = ringMapFuncs[mdesc.protocol];
80003b3e:	c0 9b       	rjmp	80003950 <check_monome_device_desc+0x184>
80003b40:	30 1b       	mov	r11,1
80003b42:	fa cc ff ed 	sub	r12,sp,-19
  monome_set_intense = intenseFuncs[mdesc.protocol];
80003b46:	c2 7d       	rcall	80003d94 <ftdi_write>
80003b48:	e1 b8 00 42 	mfsr	r8,0x108
80003b4c:	f0 02 00 0a 	add	r10,r8,r2
  monome_refresh = refreshFuncs[mdesc.device == eDeviceArc];   // toggle on grid vs arc
80003b50:	c8 bb       	rjmp	80003a66 <check_monome_device_desc+0x29a>
80003b52:	c0 bd       	rcall	80003d68 <ftdi_read>
80003b54:	e1 b8 00 42 	mfsr	r8,0x108
  // print_dbg_ulong(mdesc.protocol);
  monome_read_serial = readSerialFuncs[mdesc.protocol];
  monome_grid_map = gridMapFuncs[mdesc.protocol];
  monome_grid_level_map = gridMapFuncs[mdesc.protocol];
  monome_ring_map = ringMapFuncs[mdesc.protocol];
  monome_set_intense = intenseFuncs[mdesc.protocol];
80003b58:	f0 02 00 02 	add	r2,r8,r2
  monome_refresh = refreshFuncs[mdesc.device == eDeviceArc];   // toggle on grid vs arc
80003b5c:	c9 3b       	rjmp	80003a82 <check_monome_device_desc+0x2b6>
80003b5e:	d7 03       	nop

80003b60 <process_timers>:
   tail = NULL;
   num = 0;
}

// process the timer list, presumably from TC interrupt
void process_timers( void ) {
80003b60:	d4 21       	pushm	r4-r7,lr
  u32 i;
  volatile softTimer_t* t = head;
80003b62:	e0 68 07 bc 	mov	r8,1980

  //  print_dbg("\r\n processing timers. head: 0x");
  //  print_dbg_hex((u32)head);

  // ... important...  
  if ( (head == NULL) || (tail == NULL) || (num == 0) ) { 
80003b66:	70 07       	ld.w	r7,r8[0x0]
80003b68:	58 07       	cp.w	r7,0
80003b6a:	c1 d0       	breq	80003ba4 <process_timers+0x44>
80003b6c:	e0 68 07 c4 	mov	r8,1988
80003b70:	70 08       	ld.w	r8,r8[0x0]
80003b72:	58 08       	cp.w	r8,0
80003b74:	c1 80       	breq	80003ba4 <process_timers+0x44>
80003b76:	e0 65 07 c0 	mov	r5,1984
80003b7a:	6a 08       	ld.w	r8,r5[0x0]
80003b7c:	58 08       	cp.w	r8,0
    //    print_dbg("\r\n processing empty timer list");
    return; 
  }

  for(i = 0; i<num; ++i) {
    --(t->ticksRemain);
80003b7e:	c1 30       	breq	80003ba4 <process_timers+0x44>
80003b80:	30 06       	mov	r6,0
80003b82:	c0 e8       	rjmp	80003b9e <process_timers+0x3e>
  if ( (head == NULL) || (tail == NULL) || (num == 0) ) { 
    //    print_dbg("\r\n processing empty timer list");
    return; 
  }

  for(i = 0; i<num; ++i) {
80003b84:	6e 08       	ld.w	r8,r7[0x0]
    --(t->ticksRemain);
    if(t->ticksRemain == 0) {
80003b86:	20 18       	sub	r8,1
80003b88:	8f 08       	st.w	r7[0x0],r8
80003b8a:	2f f6       	sub	r6,-1
      (*(t->callback))(t->caller);   
80003b8c:	6e 08       	ld.w	r8,r7[0x0]
80003b8e:	58 08       	cp.w	r8,0
80003b90:	c0 61       	brne	80003b9c <process_timers+0x3c>
      t->ticksRemain = t->ticks;
80003b92:	6e 28       	ld.w	r8,r7[0x8]
80003b94:	6e 5c       	ld.w	r12,r7[0x14]
      //      print_dbg("\r\n triggered timer callback @ 0x");
      //      print_dbg_hex((u32)t);
    }
    t = t->next;
80003b96:	5d 18       	icall	r8
  if ( (head == NULL) || (tail == NULL) || (num == 0) ) { 
    //    print_dbg("\r\n processing empty timer list");
    return; 
  }

  for(i = 0; i<num; ++i) {
80003b98:	6e 18       	ld.w	r8,r7[0x4]
80003b9a:	8f 08       	st.w	r7[0x0],r8
80003b9c:	6e 37       	ld.w	r7,r7[0xc]
80003b9e:	6a 08       	ld.w	r8,r5[0x0]
80003ba0:	10 36       	cp.w	r6,r8
80003ba2:	cf 13       	brcs	80003b84 <process_timers+0x24>
80003ba4:	d8 22       	popm	r4-r7,pc
80003ba6:	d7 03       	nop

80003ba8 <timer_set>:
80003ba8:	99 1b       	st.w	r12[0x4],r11
80003baa:	78 08       	ld.w	r8,r12[0x0]
}


void timer_set(softTimer_t* timer, u32 ticks) {
  timer->ticks = ticks;
  if(timer->ticksRemain > ticks) timer->ticksRemain = ticks;
80003bac:	16 38       	cp.w	r8,r11
80003bae:	5e 8c       	retls	r12
80003bb0:	99 0b       	st.w	r12[0x0],r11
80003bb2:	5e fc       	retal	r12

80003bb4 <timer_remove>:
  int i;
  volatile softTimer_t* pt = NULL;
  u8 found = 0;

  // disable timer interrupts
  cpu_irq_disable_level(APP_TC_IRQ_PRIORITY);
80003bb4:	d3 43       	ssrf	0x14


  // not linked
  if( (t->next == NULL) || (t->prev == NULL)) { return 0; }
80003bb6:	78 38       	ld.w	r8,r12[0xc]
80003bb8:	58 08       	cp.w	r8,0
80003bba:	c3 20       	breq	80003c1e <timer_remove+0x6a>
80003bbc:	78 48       	ld.w	r8,r12[0x10]
80003bbe:	58 08       	cp.w	r8,0
80003bc0:	c2 f0       	breq	80003c1e <timer_remove+0x6a>

  // check head
  if(t == head) { 
80003bc2:	e0 69 07 bc 	mov	r9,1980
80003bc6:	72 08       	ld.w	r8,r9[0x0]
80003bc8:	10 3c       	cp.w	r12,r8
    found = 1;
    head = t->next;
80003bca:	c0 31       	brne	80003bd0 <timer_remove+0x1c>
80003bcc:	78 38       	ld.w	r8,r12[0xc]
  }
  // check tail
  else if(t == tail) { 
80003bce:	c0 b8       	rjmp	80003be4 <timer_remove+0x30>
80003bd0:	e0 69 07 c4 	mov	r9,1988
80003bd4:	72 0a       	ld.w	r10,r9[0x0]
80003bd6:	14 3c       	cp.w	r12,r10
    found = 1;
    tail = t->prev; 
  } else {
    // search 
    pt = head;
    for(i=0; i<num; ++i) {
80003bd8:	c0 50       	breq	80003be2 <timer_remove+0x2e>
80003bda:	30 09       	mov	r9,0
    head = t->next;
  }
  // check tail
  else if(t == tail) { 
    found = 1;
    tail = t->prev; 
80003bdc:	e0 6a 07 c0 	mov	r10,1984
80003be0:	c0 88       	rjmp	80003bf0 <timer_remove+0x3c>
  } else {
    // search 
    pt = head;
    for(i=0; i<num; ++i) {
      if(pt == t) {
80003be2:	78 48       	ld.w	r8,r12[0x10]
80003be4:	93 08       	st.w	r9[0x0],r8
	// found it
	found = 1;
	break;
      }
      pt = pt->next;
80003be6:	c0 a8       	rjmp	80003bfa <timer_remove+0x46>
    found = 1;
    tail = t->prev; 
  } else {
    // search 
    pt = head;
    for(i=0; i<num; ++i) {
80003be8:	18 38       	cp.w	r8,r12
80003bea:	c0 80       	breq	80003bfa <timer_remove+0x46>
80003bec:	70 38       	ld.w	r8,r8[0xc]
80003bee:	2f f9       	sub	r9,-1
80003bf0:	74 0b       	ld.w	r11,r10[0x0]
80003bf2:	16 39       	cp.w	r9,r11
      pt = pt->next;
    }
  }
  if(found) {
    // unlink and decrement
    (t->next)->prev = t->prev;
80003bf4:	cf a3       	brcs	80003be8 <timer_remove+0x34>
80003bf6:	30 0c       	mov	r12,0
80003bf8:	c1 18       	rjmp	80003c1a <timer_remove+0x66>
    (t->prev)->next = t->next;
80003bfa:	78 38       	ld.w	r8,r12[0xc]
80003bfc:	78 49       	ld.w	r9,r12[0x10]
80003bfe:	91 49       	st.w	r8[0x10],r9
    t->next = t->prev = 0;
80003c00:	78 48       	ld.w	r8,r12[0x10]
80003c02:	78 39       	ld.w	r9,r12[0xc]
80003c04:	91 39       	st.w	r8[0xc],r9
80003c06:	30 08       	mov	r8,0
    --num;
80003c08:	99 48       	st.w	r12[0x10],r8
80003c0a:	78 48       	ld.w	r8,r12[0x10]
80003c0c:	99 38       	st.w	r12[0xc],r8
80003c0e:	e0 68 07 c0 	mov	r8,1984
  }

  // enable timer interrupts
  cpu_irq_enable_level(APP_TC_IRQ_PRIORITY);
80003c12:	30 1c       	mov	r12,1
  return found;
80003c14:	70 09       	ld.w	r9,r8[0x0]
80003c16:	20 19       	sub	r9,1
80003c18:	91 09       	st.w	r8[0x0],r9
80003c1a:	d5 43       	csrf	0x14
80003c1c:	5e fc       	retal	r12
80003c1e:	5e fd       	retal	0

80003c20 <timer_add>:
80003c20:	d4 21       	pushm	r4-r7,lr
80003c22:	d3 43       	ssrf	0x14
  cpu_irq_disable_level(APP_TC_IRQ_PRIORITY);

  // print_dbg("\r\n timer_add, @ 0x");
  // print_dbg_hex((u32)t);

  if(t->prev == NULL || t->next == NULL) {
80003c24:	78 48       	ld.w	r8,r12[0x10]
80003c26:	58 08       	cp.w	r8,0
80003c28:	c0 60       	breq	80003c34 <timer_add+0x14>
80003c2a:	78 38       	ld.w	r8,r12[0xc]
80003c2c:	58 08       	cp.w	r8,0
80003c2e:	c0 30       	breq	80003c34 <timer_add+0x14>
80003c30:	30 0c       	mov	r12,0
80003c32:	c2 a8       	rjmp	80003c86 <timer_add+0x66>
    // print_dbg(" ; timer is unlinked ");
    // is list empty?
    if( (head == NULL) || (tail == NULL)) {
80003c34:	e0 68 07 bc 	mov	r8,1980
80003c38:	70 08       	ld.w	r8,r8[0x0]
80003c3a:	58 08       	cp.w	r8,0
80003c3c:	c0 60       	breq	80003c48 <timer_add+0x28>
80003c3e:	e0 67 07 c4 	mov	r7,1988
80003c42:	6e 0e       	ld.w	lr,r7[0x0]
      // print_dbg(" ; list was empty ");
      head = tail = t;
80003c44:	58 0e       	cp.w	lr,0
80003c46:	c0 e1       	brne	80003c62 <timer_add+0x42>
80003c48:	e0 68 07 c4 	mov	r8,1988
      t->next = t->prev = t;
80003c4c:	91 0c       	st.w	r8[0x0],r12
80003c4e:	e0 68 07 bc 	mov	r8,1980
80003c52:	91 0c       	st.w	r8[0x0],r12
      num = 1;
80003c54:	99 4c       	st.w	r12[0x10],r12
80003c56:	78 48       	ld.w	r8,r12[0x10]
      // print_dbg(" ; added timer as sole element ");

    } else {
      // list not empty, add to tail
      tail->next = t;
80003c58:	30 1e       	mov	lr,1
      head->prev = t;
80003c5a:	99 38       	st.w	r12[0xc],r8
      t->prev = tail;
80003c5c:	e0 68 07 c0 	mov	r8,1984
      t->next = head;
      tail = t;
80003c60:	c0 a8       	rjmp	80003c74 <timer_add+0x54>
      ++num; 
80003c62:	9d 3c       	st.w	lr[0xc],r12
80003c64:	91 4c       	st.w	r8[0x10],r12
80003c66:	99 4e       	st.w	r12[0x10],lr
80003c68:	99 38       	st.w	r12[0xc],r8

    } 
    t->callback = callback; 
80003c6a:	8f 0c       	st.w	r7[0x0],r12
    t->caller = obj;
80003c6c:	e0 68 07 c0 	mov	r8,1984
    if(ticks < 1) { ticks = 1; }
80003c70:	70 0e       	ld.w	lr,r8[0x0]
80003c72:	2f fe       	sub	lr,-1
    t->ticksRemain = ticks;
80003c74:	91 0e       	st.w	r8[0x0],lr
    t->ticks = ticks;
80003c76:	99 2a       	st.w	r12[0x8],r10
80003c78:	99 59       	st.w	r12[0x14],r9
    // print_dbg(" ; timer was already linked, aborting ");
    ret = 0;
  }

  // enable timer interrupts
  cpu_irq_enable_level(APP_TC_IRQ_PRIORITY);
80003c7a:	58 0b       	cp.w	r11,0
  return ret;
}
80003c7c:	f9 bb 00 01 	moveq	r11,1
80003c80:	99 0b       	st.w	r12[0x0],r11
80003c82:	99 1b       	st.w	r12[0x4],r11
80003c84:	30 1c       	mov	r12,1
80003c86:	d5 43       	csrf	0x14
80003c88:	d8 22       	popm	r4-r7,pc
80003c8a:	d7 03       	nop

80003c8c <usb_mode_change>:
   */

// usb mode change callback
void usb_mode_change(bool b_host_mode) {
  // print_dbg("\r\n mode change (ignore) ");
}
80003c8c:	5e fc       	retal	r12

80003c8e <usb_vbus_change>:
 
// usb Vbus change callback
void usb_vbus_change(bool b_vbus_present) {
  // print_dbg("\r\n usb vbus change, new status: ");
  // print_dbg_ulong(b_vbus_present);
}
80003c8e:	5e fc       	retal	r12

80003c90 <usb_vbus_error>:

// usb vbus error callback
void usb_vbus_error(void) {
  // print_dbg("\r\n ******************* usb vbus error");

}
80003c90:	5e fc       	retal	r12

80003c92 <usb_connection>:
void usb_connection(uhc_device_t *dev, bool b_present) {
    // print_dbg("\r\n usb device connection: ");
    // print_dbg_hex(dev);
    // print_dbg(" , ");
    // print_dbg_ulong(b_present);
}
80003c92:	5e fc       	retal	r12

80003c94 <usb_wakeup>:

// usb wakeup callback
void usb_wakeup(void) {
    // print_dbg("\r\n usb wakeup");
}
80003c94:	5e fc       	retal	r12

80003c96 <usb_sof>:

// usb start-of-frame callback
void usb_sof(void) {
     // print_dbg("\r\n usb sof");
}
80003c96:	5e fc       	retal	r12

80003c98 <usb_enum>:
  // print_dbg("\r\n usb enumerated: ");
  // print_dbg_hex(dev);
  // print_dbg(" , ");
  // print_dbg_hex(status);

}
80003c98:	5e fc       	retal	r12
80003c9a:	d7 03       	nop

80003c9c <rnd>:
#include "types.h"
#include "util.h"

u32 rnd(void) {
  x1 = x1 * c1 + a1;
80003c9c:	33 49       	mov	r9,52
80003c9e:	e0 6b f3 5f 	mov	r11,62303
80003ca2:	ea 1b 3c 6e 	orh	r11,0x3c6e
80003ca6:	72 08       	ld.w	r8,r9[0x0]
80003ca8:	e0 6a 66 0d 	mov	r10,26125
80003cac:	ea 1a 00 19 	orh	r10,0x19
80003cb0:	b7 38       	mul	r8,r11
80003cb2:	14 08       	add	r8,r10
80003cb4:	93 08       	st.w	r9[0x0],r8
  x2 = x2 * c2 + a2;
80003cb6:	33 88       	mov	r8,56
80003cb8:	70 0c       	ld.w	r12,r8[0x0]
80003cba:	f8 0b 03 4a 	mac	r10,r12,r11
80003cbe:	91 0a       	st.w	r8[0x0],r10
  return (x1>>16) | (x2>>16);
80003cc0:	72 09       	ld.w	r9,r9[0x0]
80003cc2:	70 0c       	ld.w	r12,r8[0x0]
80003cc4:	f2 08 16 10 	lsr	r8,r9,0x10
}
80003cc8:	f1 ec 13 0c 	or	r12,r8,r12>>0x10
80003ccc:	5e fc       	retal	r12
80003cce:	d7 03       	nop

80003cd0 <ftdi_rx_done>:
//------- static functions

static void ftdi_rx_done(  usb_add_t add,
			   usb_ep_t ep,
			   uhd_trans_status_t stat,
			   iram_size_t nb) {
80003cd0:	d4 01       	pushm	lr
  status = stat;
80003cd2:	e0 68 08 1c 	mov	r8,2076
  rxBusy = 0;
80003cd6:	91 0a       	st.w	r8[0x0],r10
  rxBytes = nb - FTDI_STATUS_BYTES;
80003cd8:	e0 68 08 0c 	mov	r8,2060
static void ftdi_rx_done(  usb_add_t add,
			   usb_ep_t ep,
			   uhd_trans_status_t stat,
			   iram_size_t nb) {
  status = stat;
  rxBusy = 0;
80003cdc:	20 29       	sub	r9,2
  rxBytes = nb - FTDI_STATUS_BYTES;
80003cde:	30 0a       	mov	r10,0
80003ce0:	b0 8a       	st.b	r8[0x0],r10
  /* print_dbg_ulong(nb); */
  /* print_dbg(" ; status bytes: 0x"); */
  /* print_dbg_hex(rxBuf[0]); */
  /* print_dbg(" 0x"); */
  /* print_dbg_hex(rxBuf[1]); */			    
  if(rxBytes) {
80003ce2:	e0 68 08 10 	mov	r8,2064
    // check for monome events
    //    if(monome_read_serial != NULL) { 
      (*monome_read_serial)(); 
80003ce6:	91 09       	st.w	r8[0x0],r9
80003ce8:	58 09       	cp.w	r9,0
80003cea:	c0 40       	breq	80003cf2 <ftdi_rx_done+0x22>
80003cec:	33 08       	mov	r8,48
80003cee:	70 08       	ld.w	r8,r8[0x0]
80003cf0:	5d 18       	icall	r8
80003cf2:	d8 02       	popm	pc

80003cf4 <ftdi_tx_done>:
80003cf4:	e0 68 08 1c 	mov	r8,2076
80003cf8:	30 09       	mov	r9,0
80003cfa:	91 0a       	st.w	r8[0x0],r10
80003cfc:	e0 68 07 c8 	mov	r8,1992
  if (status != UHD_TRANS_NOERROR) {
    // print_dbg("\r\n ftdi tx error");
    return;
  }
  
}
80003d00:	b0 89       	st.b	r8[0x0],r9
80003d02:	5e fc       	retal	r12

80003d04 <ftdi_rx_buf>:
80003d04:	e0 6c 07 cc 	mov	r12,1996


// rx buffer (no status bytes)
extern u8* ftdi_rx_buf() {
  return rxBuf + 2;
}
80003d08:	2f ec       	sub	r12,-2
80003d0a:	5e fc       	retal	r12

80003d0c <ftdi_rx_bytes>:
80003d0c:	e0 68 08 10 	mov	r8,2064

// number of bytes from last rx trasnfer
extern volatile u8 ftdi_rx_bytes() {
  return rxBytes;
}
80003d10:	11 bc       	ld.ub	r12,r8[0x3]
80003d12:	5e fc       	retal	r12

80003d14 <ftdi_rx_busy>:
80003d14:	e0 68 08 0c 	mov	r8,2060

// busy flags
extern volatile u8 ftdi_rx_busy() {
  return rxBusy;
}
80003d18:	11 8c       	ld.ub	r12,r8[0x0]
80003d1a:	5e fc       	retal	r12

80003d1c <ftdi_tx_busy>:
80003d1c:	e0 68 07 c8 	mov	r8,1992

extern volatile u8 ftdi_tx_busy() {
  return txBusy;
}
80003d20:	11 8c       	ld.ub	r12,r8[0x0]
80003d22:	5e fc       	retal	r12

80003d24 <ftdi_setup>:
80003d24:	d4 01       	pushm	lr
80003d26:	20 3d       	sub	sp,12
  char * serstr;
  //  u8 matchMonome;
  // print_dbg("\r\n FTDI setup routine");

  // get string data...
  ftdi_get_strings(&manstr, &prodstr, &serstr);  
80003d28:	1a 9a       	mov	r10,sp
80003d2a:	fa cb ff fc 	sub	r11,sp,-4
80003d2e:	fa cc ff f8 	sub	r12,sp,-8
80003d32:	c5 bc       	rcall	80003de8 <ftdi_get_strings>
80003d34:	40 0a       	lddsp	r10,sp[0x0]
  // print the strings
  // print_unicode_string(manstr, FTDI_STRING_MAX_LEN);
  //  print_unicode_string(prodstr, FTDI_STRING_MAX_LEN);
  //  print_unicode_string(serstr, FTDI_STRING_MAX_LEN);
  //// query if this is a monome device
  check_monome_device_desc(manstr, prodstr, serstr);
80003d36:	40 1b       	lddsp	r11,sp[0x4]
80003d38:	40 2c       	lddsp	r12,sp[0x8]
80003d3a:	fe b0 fd 49 	rcall	800037cc <check_monome_device_desc>
80003d3e:	30 19       	mov	r9,1
  //// TODO: other protocols??

  // set connection flag
  ftdiConnect = 1;
80003d40:	e0 68 07 c9 	mov	r8,1993
80003d44:	b0 89       	st.b	r8[0x0],r9
}
80003d46:	2f dd       	sub	sp,-12
80003d48:	d8 02       	popm	pc
80003d4a:	d7 03       	nop

80003d4c <ftdi_change>:
80003d4c:	d4 01       	pushm	lr
80003d4e:	e0 68 08 14 	mov	r8,2068
80003d52:	58 0b       	cp.w	r11,0
80003d54:	c0 30       	breq	80003d5a <ftdi_change+0xe>
80003d56:	30 79       	mov	r9,7
void ftdi_change(uhc_device_t* dev, u8 plug) {
  // print_dbg("\r\n changed FTDI connection status");
  if(plug) { 
    e.type = kEventFtdiConnect; 
  } else {
    e.type = kEventFtdiDisconnect;
80003d58:	c0 28       	rjmp	80003d5c <ftdi_change+0x10>
80003d5a:	30 89       	mov	r9,8
  }
  // posting an event so the main loop can respond
  event_post(&e); 
80003d5c:	91 09       	st.w	r8[0x0],r9
80003d5e:	e0 6c 08 14 	mov	r12,2068
}
80003d62:	fe b0 f8 d3 	rcall	80002f08 <event_post>
80003d66:	d8 02       	popm	pc

80003d68 <ftdi_read>:
80003d68:	d4 01       	pushm	lr
80003d6a:	30 09       	mov	r9,0
    // print_dbg("\r\n error requesting ftdi output pipe");
  }
}
    
void ftdi_read(void) {
  rxBytes = 0;
80003d6c:	e0 68 08 10 	mov	r8,2064
  rxBusy = true;
80003d70:	91 09       	st.w	r8[0x0],r9
80003d72:	30 19       	mov	r9,1
  if (!uhi_ftdi_in_run((u8*)rxBuf,
80003d74:	e0 68 08 0c 	mov	r8,2060
80003d78:	fe ca 00 a8 	sub	r10,pc,168
80003d7c:	b0 89       	st.b	r8[0x0],r9
80003d7e:	34 0b       	mov	r11,64
80003d80:	e0 6c 07 cc 	mov	r12,1996
		       FTDI_RX_BUF_SIZE, &ftdi_rx_done)) {
    print_dbg("\r\n ftdi rx transfer error");
80003d84:	cb 2c       	rcall	80003ee8 <uhi_ftdi_in_run>
80003d86:	c0 51       	brne	80003d90 <ftdi_read+0x28>
80003d88:	fe cc c5 98 	sub	r12,pc,-14952
80003d8c:	e0 a0 10 82 	rcall	80005e90 <print_dbg>
80003d90:	d8 02       	popm	pc
80003d92:	d7 03       	nop

80003d94 <ftdi_write>:
80003d94:	d4 01       	pushm	lr
80003d96:	30 19       	mov	r9,1
80003d98:	e0 68 07 c8 	mov	r8,1992
80003d9c:	fe ca 00 a8 	sub	r10,pc,168
80003da0:	b0 89       	st.b	r8[0x0],r9
80003da2:	c9 1c       	rcall	80003ec4 <uhi_ftdi_out_run>
80003da4:	d8 02       	popm	pc
80003da6:	d7 03       	nop

80003da8 <ctl_req_end>:
		uhd_trans_status_t status,
		uint16_t payload_trans) {
  // last transfer ok?
  //  print_dbg("\r\n ctl request end, status: ");
  //  print_dbg_hex((u32)status);
  ctlReadBusy = 0;
80003da8:	30 09       	mov	r9,0
80003daa:	e0 68 08 28 	mov	r8,2088
}
80003dae:	b0 89       	st.b	r8[0x0],r9
80003db0:	5e fc       	retal	r12
80003db2:	d7 03       	nop

80003db4 <send_ctl_request>:

// send control request
static u8 send_ctl_request(u8 reqtype, u8 reqnum, 
			   u8* data, u16 size,
			     u16 index, u16 val, 
			     uhd_callback_setup_end_t callbackEnd) {
80003db4:	d4 21       	pushm	r4-r7,lr
80003db6:	20 2d       	sub	sp,8
  /* } */

  req.bmRequestType = reqtype;
  req.bRequest = reqnum;
  req.wValue = (val);
  req.wIndex = (index);
80003db8:	ba 28       	st.h	sp[0x4],r8

// send control request
static u8 send_ctl_request(u8 reqtype, u8 reqnum, 
			   u8* data, u16 size,
			     u16 index, u16 val, 
			     uhd_callback_setup_end_t callbackEnd) {
80003dba:	fa c4 ff e4 	sub	r4,sp,-28
80003dbe:	68 18       	ld.w	r8,r4[0x4]
  /* if (uhi_ftdi_dev.dev != dev) { */
  /*   return;  // No interface to enable */
  /* } */

  req.bmRequestType = reqtype;
  req.bRequest = reqnum;
80003dc0:	ba 9b       	st.b	sp[0x1],r11
 
  /* if (uhi_ftdi_dev.dev != dev) { */
  /*   return;  // No interface to enable */
  /* } */

  req.bmRequestType = reqtype;
80003dc2:	ba 8c       	st.b	sp[0x0],r12
  req.bRequest = reqnum;
  req.wValue = (val);
  req.wIndex = (index);
  req.wLength = (size);
  return uhd_setup_request(
80003dc4:	1a d8       	st.w	--sp,r8

// send control request
static u8 send_ctl_request(u8 reqtype, u8 reqnum, 
			   u8* data, u16 size,
			     u16 index, u16 val, 
			     uhd_callback_setup_end_t callbackEnd) {
80003dc6:	68 08       	ld.w	r8,r4[0x0]
  /*   return;  // No interface to enable */
  /* } */

  req.bmRequestType = reqtype;
  req.bRequest = reqnum;
  req.wValue = (val);
80003dc8:	ba 38       	st.h	sp[0x6],r8
  req.wIndex = (index);
  req.wLength = (size);
  return uhd_setup_request(
80003dca:	e0 68 08 20 	mov	r8,2080

  req.bmRequestType = reqtype;
  req.bRequest = reqnum;
  req.wValue = (val);
  req.wIndex = (index);
  req.wLength = (size);
80003dce:	70 08       	ld.w	r8,r8[0x0]
  return uhd_setup_request(
80003dd0:	ba 59       	st.h	sp[0xa],r9
80003dd2:	fa cb ff fc 	sub	r11,sp,-4
80003dd6:	5c 79       	castu.h	r9
80003dd8:	f1 3c 00 12 	ld.ub	r12,r8[18]
80003ddc:	30 08       	mov	r8,0
80003dde:	e0 a0 0a 41 	rcall	80005260 <uhd_setup_request>
			   data,
			   size,
			   NULL,
			   callbackEnd
			   );
}
80003de2:	2f fd       	sub	sp,-4
80003de4:	2f ed       	sub	sp,-8
80003de6:	d8 22       	popm	r4-r7,pc

80003de8 <ftdi_get_strings>:
80003de8:	d4 21       	pushm	r4-r7,lr
80003dea:	30 18       	mov	r8,1
80003dec:	e0 67 08 28 	mov	r7,2088

  // get manufacturer string
  ctlReadBusy = 1;
  //  print_dbg("\r\n sending ctl request for manufacturer string, index : ");
  //  print_dbg_hex(uhi_ftdi_dev.dev->dev_desc.iManufacturer);
  if(!(send_ctl_request(
80003df0:	ae 88       	st.b	r7[0x0],r8
80003df2:	fe c8 00 4a 	sub	r8,pc,74
80003df6:	1a d8       	st.w	--sp,r8
80003df8:	e0 68 08 20 	mov	r8,2080
80003dfc:	70 08       	ld.w	r8,r8[0x0]
80003dfe:	f1 38 00 0e 	ld.ub	r8,r8[14]
80003e02:	e8 18 03 00 	orl	r8,0x300
  //  print_dbg_hex((u32)status);
  ctlReadBusy = 0;
}

// read eeprom
void ftdi_get_strings(char** pManufacturer, char** pProduct, char** pSerial) {
80003e06:	18 96       	mov	r6,r12

  // get manufacturer string
  ctlReadBusy = 1;
  //  print_dbg("\r\n sending ctl request for manufacturer string, index : ");
  //  print_dbg_hex(uhi_ftdi_dev.dev->dev_desc.iManufacturer);
  if(!(send_ctl_request(
80003e08:	1a d8       	st.w	--sp,r8
80003e0a:	16 95       	mov	r5,r11
80003e0c:	14 94       	mov	r4,r10
80003e0e:	e0 68 04 09 	mov	r8,1033
80003e12:	34 09       	mov	r9,64
80003e14:	e0 6a 0c 88 	mov	r10,3208
80003e18:	30 6b       	mov	r11,6
80003e1a:	e0 6c 00 80 	mov	r12,128
80003e1e:	cc bf       	rcall	80003db4 <send_ctl_request>
       )) {
    // print_dbg("\r\n control request for string descriptor failed");
    return;
  }
  // wait for transfer end
  while(ctlReadBusy) { ;; } 
80003e20:	2f ed       	sub	sp,-8
80003e22:	58 0c       	cp.w	r12,0
80003e24:	c4 e0       	breq	80003ec0 <ftdi_get_strings+0xd8>
80003e26:	0e 98       	mov	r8,r7
80003e28:	e0 67 08 28 	mov	r7,2088

  // get product string
  ctlReadBusy = 1;
80003e2c:	11 89       	ld.ub	r9,r8[0x0]
  //  print_dbg("\r\n sending ctl request for product string, index : ");
  //  print_dbg_ulong( uhi_ftdi_dev.dev->dev_desc.iProduct);
  if(!(send_ctl_request(
80003e2e:	58 09       	cp.w	r9,0
80003e30:	cf c1       	brne	80003e28 <ftdi_get_strings+0x40>
80003e32:	30 18       	mov	r8,1
80003e34:	ae 88       	st.b	r7[0x0],r8
80003e36:	fe c8 00 8e 	sub	r8,pc,142
80003e3a:	1a d8       	st.w	--sp,r8
80003e3c:	e0 68 08 20 	mov	r8,2080
80003e40:	70 08       	ld.w	r8,r8[0x0]
80003e42:	f1 38 00 0f 	ld.ub	r8,r8[15]
80003e46:	e8 18 03 00 	orl	r8,0x300
80003e4a:	34 09       	mov	r9,64
80003e4c:	1a d8       	st.w	--sp,r8
80003e4e:	e0 6a 0d 08 	mov	r10,3336
80003e52:	e0 68 04 09 	mov	r8,1033
80003e56:	30 6b       	mov	r11,6
       )) {
    // print_dbg("\r\n control request for string descriptor failed");
    return;
  }
  // wait for transfer end
  while(ctlReadBusy) { ;; } 
80003e58:	e0 6c 00 80 	mov	r12,128
80003e5c:	ca cf       	rcall	80003db4 <send_ctl_request>
80003e5e:	2f ed       	sub	sp,-8
80003e60:	58 0c       	cp.w	r12,0

  // get serial string
  ctlReadBusy = 1;
80003e62:	c2 f0       	breq	80003ec0 <ftdi_get_strings+0xd8>
80003e64:	0e 98       	mov	r8,r7
  // print_dbg("\r\n sending ctl request for serial string : ");
  if(!(send_ctl_request(
80003e66:	e0 67 08 28 	mov	r7,2088
80003e6a:	11 89       	ld.ub	r9,r8[0x0]
80003e6c:	58 09       	cp.w	r9,0
80003e6e:	cf c1       	brne	80003e66 <ftdi_get_strings+0x7e>
80003e70:	30 18       	mov	r8,1
80003e72:	ae 88       	st.b	r7[0x0],r8
80003e74:	fe c8 00 cc 	sub	r8,pc,204
80003e78:	1a d8       	st.w	--sp,r8
80003e7a:	e0 68 08 20 	mov	r8,2080
80003e7e:	70 08       	ld.w	r8,r8[0x0]
80003e80:	f1 38 00 10 	ld.ub	r8,r8[16]
80003e84:	e8 18 03 00 	orl	r8,0x300
80003e88:	34 09       	mov	r9,64
80003e8a:	1a d8       	st.w	--sp,r8
80003e8c:	e0 6a 0c c8 	mov	r10,3272
       )) {
    // print_dbg("\r\n control request for string descriptor failed");
    return;
  }
  // wait for transfer end
  while(ctlReadBusy) { ;; }
80003e90:	e0 68 04 09 	mov	r8,1033
80003e94:	30 6b       	mov	r11,6

  //  print_dbg("\r\n requested all string descriptors.");
  *pManufacturer = manufacturer_string + FTDI_STRING_DESC_OFFSET;
80003e96:	e0 6c 00 80 	mov	r12,128
80003e9a:	c8 df       	rcall	80003db4 <send_ctl_request>
  *pProduct = product_string + FTDI_STRING_DESC_OFFSET;
80003e9c:	2f ed       	sub	sp,-8
80003e9e:	58 0c       	cp.w	r12,0
80003ea0:	c1 00       	breq	80003ec0 <ftdi_get_strings+0xd8>
  *pSerial = serial_string + FTDI_STRING_DESC_OFFSET;
80003ea2:	0f 88       	ld.ub	r8,r7[0x0]
80003ea4:	58 08       	cp.w	r8,0
80003ea6:	cf e1       	brne	80003ea2 <ftdi_get_strings+0xba>
80003ea8:	e0 68 0c 88 	mov	r8,3208
80003eac:	2f e8       	sub	r8,-2
80003eae:	8d 08       	st.w	r6[0x0],r8
80003eb0:	e0 68 0d 08 	mov	r8,3336
80003eb4:	2f e8       	sub	r8,-2
80003eb6:	8b 08       	st.w	r5[0x0],r8
80003eb8:	e0 68 0c c8 	mov	r8,3272
80003ebc:	2f e8       	sub	r8,-2
80003ebe:	89 08       	st.w	r4[0x0],r8
80003ec0:	d8 22       	popm	r4-r7,pc
80003ec2:	d7 03       	nop

80003ec4 <uhi_ftdi_out_run>:
80003ec4:	d4 01       	pushm	lr
80003ec6:	1a da       	st.w	--sp,r10
}

// run the output endpoint (bulk)
bool uhi_ftdi_out_run(uint8_t * buf, iram_size_t buf_size,
		      uhd_callback_trans_t callback) {
  return uhd_ep_run(uhi_ftdi_dev.dev->address,
80003ec8:	16 98       	mov	r8,r11
80003eca:	18 99       	mov	r9,r12
80003ecc:	e0 6a 08 20 	mov	r10,2080
80003ed0:	e0 6c 4e 20 	mov	r12,20000
80003ed4:	15 db       	ld.ub	r11,r10[0x5]
80003ed6:	74 0a       	ld.w	r10,r10[0x0]
80003ed8:	1a dc       	st.w	--sp,r12
80003eda:	f5 3c 00 12 	ld.ub	r12,r10[18]
80003ede:	30 1a       	mov	r10,1
80003ee0:	e0 a0 08 f6 	rcall	800050cc <uhd_ep_run>
		    uhi_ftdi_dev.ep_out, true, buf, buf_size,
		    UHI_FTDI_TIMEOUT, callback);
}
80003ee4:	2f ed       	sub	sp,-8
80003ee6:	d8 02       	popm	pc

80003ee8 <uhi_ftdi_in_run>:
80003ee8:	d4 01       	pushm	lr
80003eea:	1a da       	st.w	--sp,r10
80003eec:	16 98       	mov	r8,r11
80003eee:	18 99       	mov	r9,r12
}

// run the input endpoint (bulk)
bool uhi_ftdi_in_run(uint8_t * buf, iram_size_t buf_size,
		     uhd_callback_trans_t callback) {
  return uhd_ep_run(uhi_ftdi_dev.dev->address,
80003ef0:	e0 6a 08 20 	mov	r10,2080
80003ef4:	e0 6c 4e 20 	mov	r12,20000
80003ef8:	15 cb       	ld.ub	r11,r10[0x4]
80003efa:	74 0a       	ld.w	r10,r10[0x0]
80003efc:	1a dc       	st.w	--sp,r12
80003efe:	f5 3c 00 12 	ld.ub	r12,r10[18]
80003f02:	30 0a       	mov	r10,0
80003f04:	e0 a0 08 e4 	rcall	800050cc <uhd_ep_run>
		    uhi_ftdi_dev.ep_in, false, buf, buf_size,
		    UHI_FTDI_TIMEOUT, callback);
}
80003f08:	2f ed       	sub	sp,-8
80003f0a:	d8 02       	popm	pc

80003f0c <uhi_ftdi_uninstall>:
80003f0c:	d4 01       	pushm	lr
80003f0e:	e0 68 08 20 	mov	r8,2080
80003f12:	70 0a       	ld.w	r10,r8[0x0]

  ftdi_change(dev, true);  
}

void uhi_ftdi_uninstall(uhc_device_t* dev) {
  if (uhi_ftdi_dev.dev != dev) {
80003f14:	18 3a       	cp.w	r10,r12
    return; // Device not enabled in this interface
  }
  uhi_ftdi_dev.dev = NULL;
80003f16:	c0 41       	brne	80003f1e <uhi_ftdi_uninstall+0x12>
80003f18:	30 0b       	mov	r11,0
  Assert(uhi_ftdi_dev.report!=NULL);
  ftdi_change(dev, false);  
80003f1a:	91 0b       	st.w	r8[0x0],r11
80003f1c:	c1 8f       	rcall	80003d4c <ftdi_change>
80003f1e:	d8 02       	popm	pc

80003f20 <uhi_ftdi_enable>:
80003f20:	d4 21       	pushm	r4-r7,lr
80003f22:	e0 68 08 20 	mov	r8,2080
80003f26:	70 06       	ld.w	r6,r8[0x0]
  return UHC_ENUM_UNSUPPORTED; // No interface supported
}

void uhi_ftdi_enable(uhc_device_t* dev) {

  if (uhi_ftdi_dev.dev != dev) {
80003f28:	18 36       	cp.w	r6,r12
  }
  /// bit mode (not bitbang? )
  /// todo: what do these mean???
  // val : ff
  // indx : 1
  send_ctl_request(FTDI_DEVICE_OUT_REQTYPE, 
80003f2a:	c3 e1       	brne	80003fa6 <uhi_ftdi_enable+0x86>
80003f2c:	e0 68 00 ff 	mov	r8,255
80003f30:	30 07       	mov	r7,0
80003f32:	30 bb       	mov	r11,11
80003f34:	1a d7       	st.w	--sp,r7
80003f36:	0e 99       	mov	r9,r7
80003f38:	1a d8       	st.w	--sp,r8
80003f3a:	0e 9a       	mov	r10,r7
80003f3c:	30 18       	mov	r8,1
80003f3e:	34 0c       	mov	r12,64
80003f40:	c3 af       	rcall	80003db4 <send_ctl_request>
		   NULL);
  /// line property
  /// todo: what do these mean???
  // index 1
  // val : 8
  send_ctl_request(FTDI_DEVICE_OUT_REQTYPE, 
80003f42:	30 88       	mov	r8,8
80003f44:	1a d7       	st.w	--sp,r7
80003f46:	0e 99       	mov	r9,r7
80003f48:	1a d8       	st.w	--sp,r8
80003f4a:	0e 9a       	mov	r10,r7
80003f4c:	30 18       	mov	r8,1
80003f4e:	30 4b       	mov	r11,4
80003f50:	34 0c       	mov	r12,64
80003f52:	c3 1f       	rcall	80003db4 <send_ctl_request>
80003f54:	e0 69 c0 36 	mov	r9,49206
  /// baud rate
  // rq : 3
  // value: 26 (baudrate: 115200)
  // value: 49206 (baudrate : 57600)
  // index: 0
  send_ctl_request(FTDI_DEVICE_OUT_REQTYPE, 
80003f58:	1a d7       	st.w	--sp,r7
80003f5a:	0e 98       	mov	r8,r7
80003f5c:	1a d9       	st.w	--sp,r9
80003f5e:	0e 9a       	mov	r10,r7
80003f60:	0e 99       	mov	r9,r7
80003f62:	30 3b       	mov	r11,3
80003f64:	34 0c       	mov	r12,64
80003f66:	c2 7f       	rcall	80003db4 <send_ctl_request>
80003f68:	e0 68 03 e8 	mov	r8,1000
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80003f6c:	30 09       	mov	r9,0
80003f6e:	e0 6a 7b e7 	mov	r10,31719
80003f72:	ea 1a cb 41 	orh	r10,0xcb41
80003f76:	30 2b       	mov	r11,2
80003f78:	e0 a0 13 3a 	rcall	800065ec <__avr32_udiv64>
80003f7c:	e1 b8 00 42 	mfsr	r8,0x108
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003f80:	f0 0a 00 0a 	add	r10,r8,r10
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003f84:	2f ad       	sub	sp,-24
80003f86:	e1 b9 00 42 	mfsr	r9,0x108
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003f8a:	14 38       	cp.w	r8,r10
80003f8c:	e0 88 00 05 	brls	80003f96 <uhi_ftdi_enable+0x76>
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003f90:	10 39       	cp.w	r9,r8
80003f92:	cf a2       	brcc	80003f86 <uhi_ftdi_enable+0x66>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003f94:	c0 38       	rjmp	80003f9a <uhi_ftdi_enable+0x7a>
80003f96:	10 39       	cp.w	r9,r8
80003f98:	c0 43       	brcs	80003fa0 <uhi_ftdi_enable+0x80>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003f9a:	14 39       	cp.w	r9,r10
80003f9c:	fe 98 ff f5 	brls	80003f86 <uhi_ftdi_enable+0x66>
80003fa0:	0c 9c       	mov	r12,r6
80003fa2:	30 1b       	mov	r11,1
		   0, 49206,
		   NULL);

  delay_ms(200);

  ftdi_change(dev, true);  
80003fa4:	cd 4e       	rcall	80003d4c <ftdi_change>
80003fa6:	d8 22       	popm	r4-r7,pc

80003fa8 <uhi_ftdi_install>:
80003fa8:	d4 31       	pushm	r0-r7,lr
80003faa:	20 1d       	sub	sp,4
80003fac:	e0 63 08 20 	mov	r3,2080
80003fb0:	18 96       	mov	r6,r12
80003fb2:	66 05       	ld.w	r5,r3[0x0]
80003fb4:	58 05       	cp.w	r5,0
80003fb6:	c0 30       	breq	80003fbc <uhi_ftdi_install+0x14>
80003fb8:	30 5c       	mov	r12,5
80003fba:	c6 58       	rjmp	80004084 <uhi_ftdi_install+0xdc>
80003fbc:	98 d9       	ld.uh	r9,r12[0xa]
80003fbe:	f2 0a 16 08 	lsr	r10,r9,0x8

  // check vid/pid
  vid = le16_to_cpu(dev->dev_desc.idVendor);
  pid = le16_to_cpu(dev->dev_desc.idProduct);

  if( (vid == FTDI_VID) && (pid == FTDI_PID) ) {
80003fc2:	f5 e9 10 89 	or	r9,r10,r9<<0x8
80003fc6:	e0 6a 60 01 	mov	r10,24577
80003fca:	98 c8       	ld.uh	r8,r12[0x8]
80003fcc:	f4 09 19 00 	cp.h	r9,r10
80003fd0:	5f 09       	sreq	r9
80003fd2:	f0 0a 16 08 	lsr	r10,r8,0x8
80003fd6:	f5 e8 10 88 	or	r8,r10,r8<<0x8
80003fda:	e0 6a 04 03 	mov	r10,1027
80003fde:	f4 08 19 00 	cp.h	r8,r10
80003fe2:	5f 08       	sreq	r8
80003fe4:	10 69       	and	r9,r8
80003fe6:	ea 09 18 00 	cp.b	r9,r5
    ;; // this is an FTDI device, so continue
  } else {
    return UHC_ENUM_UNSUPPORTED;
  }

  conf_desc_lgt = le16_to_cpu(dev->conf_desc->wTotalLength);
80003fea:	c4 c0       	breq	80004082 <uhi_ftdi_install+0xda>
80003fec:	78 68       	ld.w	r8,r12[0x18]
  ptr_iface = (usb_iface_desc_t*)dev->conf_desc;
80003fee:	11 a4       	ld.ub	r4,r8[0x2]
    ;; // this is an FTDI device, so continue
  } else {
    return UHC_ENUM_UNSUPPORTED;
  }

  conf_desc_lgt = le16_to_cpu(dev->conf_desc->wTotalLength);
80003ff0:	10 97       	mov	r7,r8
80003ff2:	11 b8       	ld.ub	r8,r8[0x3]
80003ff4:	f1 e4 10 84 	or	r4,r8,r4<<0x8
80003ff8:	e8 08 16 08 	lsr	r8,r4,0x8
80003ffc:	30 40       	mov	r0,4
80003ffe:	f1 e4 10 84 	or	r4,r8,r4<<0x8
80004002:	3f f1       	mov	r1,-1
    case USB_DT_INTERFACE:
      if ((ptr_iface->bInterfaceClass == FTDI_CLASS)
	  && (ptr_iface->bInterfaceProtocol == FTDI_PROTOCOL) ) {
	// print_dbg("\r\n class/protocol matches FTDI. ");
	b_iface_supported = true;
	uhi_ftdi_dev.ep_in = 0;
80004004:	5c 84       	casts.h	r4
  conf_desc_lgt = le16_to_cpu(dev->conf_desc->wTotalLength);
  ptr_iface = (usb_iface_desc_t*)dev->conf_desc;
  b_iface_supported = false;

  while(conf_desc_lgt) {
    switch (ptr_iface->bDescriptorType) {
80004006:	0a 92       	mov	r2,r5

  conf_desc_lgt = le16_to_cpu(dev->conf_desc->wTotalLength);
  ptr_iface = (usb_iface_desc_t*)dev->conf_desc;
  b_iface_supported = false;

  while(conf_desc_lgt) {
80004008:	30 58       	mov	r8,5
    switch (ptr_iface->bDescriptorType) {
8000400a:	c3 38       	rjmp	80004070 <uhi_ftdi_install+0xc8>
8000400c:	0f 99       	ld.ub	r9,r7[0x1]
8000400e:	e0 09 18 00 	cp.b	r9,r0
80004012:	c0 50       	breq	8000401c <uhi_ftdi_install+0x74>
80004014:	f0 09 18 00 	cp.b	r9,r8
80004018:	c2 81       	brne	80004068 <uhi_ftdi_install+0xc0>

    case USB_DT_INTERFACE:
      if ((ptr_iface->bInterfaceClass == FTDI_CLASS)
8000401a:	c0 d8       	rjmp	80004034 <uhi_ftdi_install+0x8c>
8000401c:	0f d9       	ld.ub	r9,r7[0x5]
8000401e:	e2 09 18 00 	cp.b	r9,r1
	  && (ptr_iface->bInterfaceProtocol == FTDI_PROTOCOL) ) {
80004022:	c2 21       	brne	80004066 <uhi_ftdi_install+0xbe>
80004024:	0f f9       	ld.ub	r9,r7[0x7]
80004026:	e2 09 18 00 	cp.b	r9,r1
	// print_dbg("\r\n class/protocol matches FTDI. ");
	b_iface_supported = true;
	uhi_ftdi_dev.ep_in = 0;
8000402a:	c1 e1       	brne	80004066 <uhi_ftdi_install+0xbe>
	uhi_ftdi_dev.ep_out = 0;
8000402c:	a6 c2       	st.b	r3[0x4],r2
8000402e:	a6 d2       	st.b	r3[0x5],r2

  while(conf_desc_lgt) {
    switch (ptr_iface->bDescriptorType) {

    case USB_DT_INTERFACE:
      if ((ptr_iface->bInterfaceClass == FTDI_CLASS)
80004030:	30 15       	mov	r5,1
	b_iface_supported = false;
      }
      break;

    case USB_DT_ENDPOINT:
      if (!b_iface_supported) {
80004032:	c1 b8       	rjmp	80004068 <uhi_ftdi_install+0xc0>
80004034:	58 05       	cp.w	r5,0
	break;
      }
      if (!uhd_ep_alloc(dev->address, (usb_ep_desc_t*)ptr_iface)) {
80004036:	c1 90       	breq	80004068 <uhi_ftdi_install+0xc0>
80004038:	ed 3c 00 12 	ld.ub	r12,r6[18]
8000403c:	0e 9b       	mov	r11,r7
8000403e:	50 08       	stdsp	sp[0x0],r8
80004040:	e0 a0 09 9e 	rcall	8000537c <uhd_ep_alloc>
80004044:	40 08       	lddsp	r8,sp[0x0]
80004046:	c0 31       	brne	8000404c <uhi_ftdi_install+0xa4>
80004048:	30 4c       	mov	r12,4
	// print_dbg("\r\n endpoint allocation failed");
	return UHC_ENUM_HARDWARE_LIMIT;
      }

      switch(((usb_ep_desc_t*)ptr_iface)->bmAttributes & USB_EP_TYPE_MASK) {
8000404a:	c1 d8       	rjmp	80004084 <uhi_ftdi_install+0xdc>
8000404c:	0f b9       	ld.ub	r9,r7[0x3]
8000404e:	f3 d9 c0 02 	bfextu	r9,r9,0x0,0x2
80004052:	58 29       	cp.w	r9,2
      case USB_EP_TYPE_BULK:
	//	print_dbg("\r\n allocating bulk endpoint: ");
	if (((usb_ep_desc_t*)ptr_iface)->bEndpointAddress & USB_EP_DIR_IN) {
80004054:	c0 a1       	brne	80004068 <uhi_ftdi_install+0xc0>
80004056:	0f a9       	ld.ub	r9,r7[0x2]
80004058:	e4 09 18 00 	cp.b	r9,r2
	  uhi_ftdi_dev.ep_in = ((usb_ep_desc_t*)ptr_iface)->bEndpointAddress;
8000405c:	c0 34       	brge	80004062 <uhi_ftdi_install+0xba>
8000405e:	a6 c9       	st.b	r3[0x4],r9
	} else {
	  uhi_ftdi_dev.ep_out = ((usb_ep_desc_t*)ptr_iface)->bEndpointAddress;
80004060:	c0 48       	rjmp	80004068 <uhi_ftdi_install+0xc0>
80004062:	a6 d9       	st.b	r3[0x5],r9
80004064:	c0 28       	rjmp	80004068 <uhi_ftdi_install+0xc0>
    default:
      // print_dbg("\r\n ignoring descriptor in ftdi device enumeration");
      break;
    }
    Assert(conf_desc_lgt>=ptr_iface->bLength);
    conf_desc_lgt -= ptr_iface->bLength;
80004066:	30 05       	mov	r5,0
80004068:	0f 89       	ld.ub	r9,r7[0x0]
    ptr_iface = (usb_iface_desc_t*)((uint8_t*)ptr_iface + ptr_iface->bLength);
8000406a:	12 14       	sub	r4,r9
    default:
      // print_dbg("\r\n ignoring descriptor in ftdi device enumeration");
      break;
    }
    Assert(conf_desc_lgt>=ptr_iface->bLength);
    conf_desc_lgt -= ptr_iface->bLength;
8000406c:	12 07       	add	r7,r9

  conf_desc_lgt = le16_to_cpu(dev->conf_desc->wTotalLength);
  ptr_iface = (usb_iface_desc_t*)dev->conf_desc;
  b_iface_supported = false;

  while(conf_desc_lgt) {
8000406e:	5c 84       	casts.h	r4
80004070:	58 04       	cp.w	r4,0
    Assert(conf_desc_lgt>=ptr_iface->bLength);
    conf_desc_lgt -= ptr_iface->bLength;
    ptr_iface = (usb_iface_desc_t*)((uint8_t*)ptr_iface + ptr_iface->bLength);
  }

  if (b_iface_supported) {
80004072:	cc d1       	brne	8000400c <uhi_ftdi_install+0x64>
80004074:	58 05       	cp.w	r5,0
    uhi_ftdi_dev.dev = dev;
80004076:	c0 60       	breq	80004082 <uhi_ftdi_install+0xda>
80004078:	e0 68 08 20 	mov	r8,2080
    // print_dbg("\r\n completed FTDI device install");
    return UHC_ENUM_SUCCESS;
8000407c:	08 9c       	mov	r12,r4
8000407e:	91 06       	st.w	r8[0x0],r6
  }
  return UHC_ENUM_UNSUPPORTED; // No interface supported
}
80004080:	c0 28       	rjmp	80004084 <uhi_ftdi_install+0xdc>
80004082:	30 1c       	mov	r12,1
80004084:	2f fd       	sub	sp,-4
80004086:	d8 32       	popm	r0-r7,pc

80004088 <flashc_set_bus_freq>:
}


void flashc_set_bus_freq(unsigned int cpu_f_hz)
{
	if (cpu_f_hz >= AVR32_FLASHC_FWS_0_MAX_FREQ) {
80004088:	e0 68 8a 3f 	mov	r8,35391
8000408c:	ea 18 01 f7 	orh	r8,0x1f7
80004090:	10 3c       	cp.w	r12,r8
80004092:	e0 88 00 07 	brls	800040a0 <flashc_set_bus_freq+0x18>
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
80004096:	fe 68 14 00 	mov	r8,-125952
	u_avr32_flashc_fcr.FCR.fws = wait_state;
8000409a:	30 1a       	mov	r10,1
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
8000409c:	70 09       	ld.w	r9,r8[0x0]
8000409e:	c0 58       	rjmp	800040a8 <flashc_set_bus_freq+0x20>
800040a0:	fe 68 14 00 	mov	r8,-125952
	u_avr32_flashc_fcr.FCR.fws = wait_state;
800040a4:	30 0a       	mov	r10,0
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
800040a6:	70 09       	ld.w	r9,r8[0x0]
	u_avr32_flashc_fcr.FCR.fws = wait_state;
800040a8:	f3 da d0 c1 	bfins	r9,r10,0x6,0x1
	AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
800040ac:	91 09       	st.w	r8[0x0],r9
800040ae:	5e fc       	retal	r12

800040b0 <flashc_default_wait_until_ready>:
//! @{


bool flashc_is_ready(void)
{
	return ((AVR32_FLASHC.fsr & AVR32_FLASHC_FSR_FRDY_MASK) != 0);
800040b0:	fe 69 14 00 	mov	r9,-125952
}


void flashc_default_wait_until_ready(void)
{
	while (!flashc_is_ready());
800040b4:	30 08       	mov	r8,0
//! @{


bool flashc_is_ready(void)
{
	return ((AVR32_FLASHC.fsr & AVR32_FLASHC_FSR_FRDY_MASK) != 0);
800040b6:	72 2a       	ld.w	r10,r9[0x8]
}


void flashc_default_wait_until_ready(void)
{
	while (!flashc_is_ready());
800040b8:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
800040bc:	f0 0a 18 00 	cp.b	r10,r8
800040c0:	cf b0       	breq	800040b6 <flashc_default_wait_until_ready+0x6>
}
800040c2:	5e fc       	retal	r12

800040c4 <flashc_issue_command>:
	return (AVR32_FLASHC.fcmd & AVR32_FLASHC_FCMD_PAGEN_MASK) >> AVR32_FLASHC_FCMD_PAGEN_OFFSET;
}


void flashc_issue_command(unsigned int command, int page_number)
{
800040c4:	d4 21       	pushm	r4-r7,lr
	u_avr32_flashc_fcmd_t u_avr32_flashc_fcmd;

	flashc_wait_until_ready();
800040c6:	33 c8       	mov	r8,60
	return (AVR32_FLASHC.fcmd & AVR32_FLASHC_FCMD_PAGEN_MASK) >> AVR32_FLASHC_FCMD_PAGEN_OFFSET;
}


void flashc_issue_command(unsigned int command, int page_number)
{
800040c8:	18 97       	mov	r7,r12
	u_avr32_flashc_fcmd_t u_avr32_flashc_fcmd;

	flashc_wait_until_ready();
800040ca:	70 08       	ld.w	r8,r8[0x0]
	return (AVR32_FLASHC.fcmd & AVR32_FLASHC_FCMD_PAGEN_MASK) >> AVR32_FLASHC_FCMD_PAGEN_OFFSET;
}


void flashc_issue_command(unsigned int command, int page_number)
{
800040cc:	16 96       	mov	r6,r11
	u_avr32_flashc_fcmd_t u_avr32_flashc_fcmd;

	flashc_wait_until_ready();
800040ce:	5d 18       	icall	r8
	u_avr32_flashc_fcmd.fcmd = AVR32_FLASHC.fcmd;
800040d0:	fe 68 14 00 	mov	r8,-125952
800040d4:	70 18       	ld.w	r8,r8[0x4]
	u_avr32_flashc_fcmd.FCMD.cmd = command;
800040d6:	f1 d7 d0 06 	bfins	r8,r7,0x0,0x6
	if (page_number >= 0) {
800040da:	58 06       	cp.w	r6,0
800040dc:	c0 35       	brlt	800040e2 <flashc_issue_command+0x1e>
		u_avr32_flashc_fcmd.FCMD.pagen = page_number;
800040de:	f1 d6 d1 10 	bfins	r8,r6,0x8,0x10
	}
	u_avr32_flashc_fcmd.FCMD.key = AVR32_FLASHC_FCMD_KEY_KEY;
	AVR32_FLASHC.fcmd = u_avr32_flashc_fcmd.fcmd;
800040e2:	fe 69 14 00 	mov	r9,-125952
	u_avr32_flashc_fcmd.fcmd = AVR32_FLASHC.fcmd;
	u_avr32_flashc_fcmd.FCMD.cmd = command;
	if (page_number >= 0) {
		u_avr32_flashc_fcmd.FCMD.pagen = page_number;
	}
	u_avr32_flashc_fcmd.FCMD.key = AVR32_FLASHC_FCMD_KEY_KEY;
800040e6:	3a 5a       	mov	r10,-91
800040e8:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
	AVR32_FLASHC.fcmd = u_avr32_flashc_fcmd.fcmd;
800040ec:	93 18       	st.w	r9[0x4],r8
 *          the driver's API which instead presents \ref flashc_is_lock_error
 *          and \ref flashc_is_programming_error.
 */
static unsigned int flashc_get_error_status(void)
{
	return AVR32_FLASHC.fsr & (AVR32_FLASHC_FSR_LOCKE_MASK |
800040ee:	72 28       	ld.w	r8,r9[0x8]
	if (page_number >= 0) {
		u_avr32_flashc_fcmd.FCMD.pagen = page_number;
	}
	u_avr32_flashc_fcmd.FCMD.key = AVR32_FLASHC_FCMD_KEY_KEY;
	AVR32_FLASHC.fcmd = u_avr32_flashc_fcmd.fcmd;
	flashc_error_status = flashc_get_error_status();
800040f0:	e0 69 08 2c 	mov	r9,2092
800040f4:	e2 18 00 0c 	andl	r8,0xc,COH
	flashc_wait_until_ready();
800040f8:	93 08       	st.w	r9[0x0],r8
800040fa:	33 c8       	mov	r8,60
800040fc:	70 08       	ld.w	r8,r8[0x0]
}
800040fe:	5d 18       	icall	r8
80004100:	d8 22       	popm	r4-r7,pc
80004102:	d7 03       	nop

80004104 <flashc_clear_page_buffer>:
80004104:	d4 01       	pushm	lr
80004106:	3f fb       	mov	r11,-1
//! @{


void flashc_clear_page_buffer(void)
{
	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_CPB, -1);
80004108:	30 3c       	mov	r12,3
8000410a:	cd df       	rcall	800040c4 <flashc_issue_command>
8000410c:	d8 02       	popm	pc
}
8000410e:	d7 03       	nop

80004110 <flashc_quick_page_read>:
80004110:	d4 01       	pushm	lr
80004112:	18 9b       	mov	r11,r12
}


bool flashc_quick_page_read(int page_number)
{
	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_QPR, page_number);
80004114:	30 cc       	mov	r12,12
80004116:	cd 7f       	rcall	800040c4 <flashc_issue_command>
80004118:	fe 68 14 00 	mov	r8,-125952
}


bool flashc_is_page_erased(void)
{
	return ((AVR32_FLASHC.fsr & AVR32_FLASHC_FSR_QPRR_MASK) != 0);
8000411c:	70 2c       	ld.w	r12,r8[0x8]
8000411e:	f9 dc c0 a1 	bfextu	r12,r12,0x5,0x1

bool flashc_quick_page_read(int page_number)
{
	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_QPR, page_number);
	return flashc_is_page_erased();
}
80004122:	d8 02       	popm	pc

80004124 <flashc_erase_page>:
80004124:	d4 21       	pushm	r4-r7,lr
80004126:	16 97       	mov	r7,r11
80004128:	18 9b       	mov	r11,r12
8000412a:	30 2c       	mov	r12,2

bool flashc_erase_page(int page_number, bool check)
{
	bool page_erased = true;

	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_EP, page_number);
8000412c:	cc cf       	rcall	800040c4 <flashc_issue_command>
8000412e:	58 07       	cp.w	r7,0
	if (check) {
80004130:	c0 21       	brne	80004134 <flashc_erase_page+0x10>
80004132:	da 2a       	popm	r4-r7,pc,r12=1
80004134:	e0 67 08 2c 	mov	r7,2092
		unsigned int error_status = flashc_error_status;
		page_erased = flashc_quick_page_read(-1);
80004138:	3f fc       	mov	r12,-1
{
	bool page_erased = true;

	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_EP, page_number);
	if (check) {
		unsigned int error_status = flashc_error_status;
8000413a:	6e 06       	ld.w	r6,r7[0x0]
		page_erased = flashc_quick_page_read(-1);
8000413c:	ce af       	rcall	80004110 <flashc_quick_page_read>
8000413e:	6e 08       	ld.w	r8,r7[0x0]
		flashc_error_status |= error_status;
80004140:	f1 e6 10 06 	or	r6,r8,r6
80004144:	8f 06       	st.w	r7[0x0],r6
80004146:	d8 22       	popm	r4-r7,pc

80004148 <flashc_write_page>:
	}
	return page_erased;
}
80004148:	d4 01       	pushm	lr
8000414a:	18 9b       	mov	r11,r12
8000414c:	30 1c       	mov	r12,1
8000414e:	cb bf       	rcall	800040c4 <flashc_issue_command>
80004150:	d8 02       	popm	pc
80004152:	d7 03       	nop

80004154 <flashc_quick_user_page_read>:
80004154:	d4 01       	pushm	lr
80004156:	30 fc       	mov	r12,15
}


bool flashc_quick_user_page_read(void)
{
	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_QPRUP, -1);
80004158:	3f fb       	mov	r11,-1
8000415a:	cb 5f       	rcall	800040c4 <flashc_issue_command>
8000415c:	fe 68 14 00 	mov	r8,-125952
}


bool flashc_is_page_erased(void)
{
	return ((AVR32_FLASHC.fsr & AVR32_FLASHC_FSR_QPRR_MASK) != 0);
80004160:	70 2c       	ld.w	r12,r8[0x8]
80004162:	f9 dc c0 a1 	bfextu	r12,r12,0x5,0x1

bool flashc_quick_user_page_read(void)
{
	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_QPRUP, -1);
	return flashc_is_page_erased();
}
80004166:	d8 02       	popm	pc

80004168 <flashc_erase_user_page>:
80004168:	d4 21       	pushm	r4-r7,lr
8000416a:	3f fb       	mov	r11,-1
8000416c:	18 97       	mov	r7,r12
8000416e:	30 ec       	mov	r12,14


bool flashc_erase_user_page(bool check)
{
	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_EUP, -1);
80004170:	ca af       	rcall	800040c4 <flashc_issue_command>
80004172:	58 07       	cp.w	r7,0
	return (check) ? flashc_quick_user_page_read() : true;
80004174:	c0 21       	brne	80004178 <flashc_erase_user_page+0x10>
80004176:	da 2a       	popm	r4-r7,pc,r12=1
80004178:	ce ef       	rcall	80004154 <flashc_quick_user_page_read>
8000417a:	d8 22       	popm	r4-r7,pc

8000417c <flashc_write_user_page>:
8000417c:	d4 01       	pushm	lr
}
8000417e:	3f fb       	mov	r11,-1
80004180:	30 dc       	mov	r12,13
80004182:	ca 1f       	rcall	800040c4 <flashc_issue_command>
80004184:	d8 02       	popm	pc
80004186:	d7 03       	nop

80004188 <flashc_memset64>:


void flashc_write_user_page(void)
{
	flashc_issue_command(AVR32_FLASHC_FCMD_CMD_WUP, -1);
}
80004188:	d4 31       	pushm	r0-r7,lr
8000418a:	21 2d       	sub	sp,72
	return flashc_memset64(dst, src | (uint64_t)src << 32, nbytes, erase);
}


volatile void *flashc_memset64(volatile void *dst, uint64_t src, size_t nbytes, bool erase)
{
8000418c:	50 58       	stdsp	sp[0x14],r8
8000418e:	12 96       	mov	r6,r9
	// Use aggregated pointers to have several alignments available for a same address.
	UnionCVPtr flash_array_end;
	UnionVPtr dest;
	Union64 source = {0};
80004190:	30 08       	mov	r8,0
80004192:	30 09       	mov	r9,0
	return flashc_memset64(dst, src | (uint64_t)src << 32, nbytes, erase);
}


volatile void *flashc_memset64(volatile void *dst, uint64_t src, size_t nbytes, bool erase)
{
80004194:	18 97       	mov	r7,r12
	// Use aggregated pointers to have several alignments available for a same address.
	UnionCVPtr flash_array_end;
	UnionVPtr dest;
	Union64 source = {0};
80004196:	fa e9 00 38 	st.d	sp[56],r8
	return flashc_memset64(dst, src | (uint64_t)src << 32, nbytes, erase);
}


volatile void *flashc_memset64(volatile void *dst, uint64_t src, size_t nbytes, bool erase)
{
8000419a:	14 94       	mov	r4,r10
8000419c:	16 95       	mov	r5,r11
		256,
		384,
		512,
		768,
		1024,
	};
8000419e:	31 0a       	mov	r10,16
800041a0:	fe cb c9 96 	sub	r11,pc,-13930
800041a4:	fa cc ff e0 	sub	r12,sp,-32
800041a8:	e0 a0 15 a2 	rcall	80006cec <memcpy>
	return ((unsigned int)FLASH_SIZE[(AVR32_FLASHC.fsr & AVR32_FLASHC_FSR_FSZ_MASK)
800041ac:	fe 68 14 00 	mov	r8,-125952
	UnionVPtr tmp;
	unsigned int error_status = 0;
	unsigned int i;

	// Reformat arguments.
	flash_array_end.u8ptr = AVR32_FLASH + flashc_get_flash_size();
800041b0:	fa cb ff b8 	sub	r11,sp,-72
800041b4:	70 28       	ld.w	r8,r8[0x8]
800041b6:	f1 d8 c1 a3 	bfextu	r8,r8,0xd,0x3
800041ba:	f6 08 00 18 	add	r8,r11,r8<<0x1
800041be:	f1 13 ff d8 	ld.uh	r3,r8[-40]
800041c2:	30 08       	mov	r8,0
800041c4:	ea 18 80 00 	orh	r8,0x8000
	dest.u8ptr = dst;
800041c8:	ab 63       	lsl	r3,0xa
	UnionVPtr tmp;
	unsigned int error_status = 0;
	unsigned int i;

	// Reformat arguments.
	flash_array_end.u8ptr = AVR32_FLASH + flashc_get_flash_size();
800041ca:	51 17       	stdsp	sp[0x44],r7
	dest.u8ptr = dst;
	for (i = (Get_align((uint32_t)dest.u8ptr, sizeof(uint64_t)) - 1) & (sizeof(uint64_t) - 1);
800041cc:	10 03       	add	r3,r8
800041ce:	ee c8 ff f9 	sub	r8,r7,-7
800041d2:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
			src; i = (i - 1) & (sizeof(uint64_t) - 1)) {
800041d6:	c1 38       	rjmp	800041fc <flashc_memset64+0x74>
800041d8:	f0 c9 00 01 	sub	r9,r8,1
		source.u8[i] = src;
800041dc:	fa ca ff b8 	sub	r10,sp,-72
800041e0:	f4 08 00 08 	add	r8,r10,r8
		src >>= 8;
800041e4:	ea 0a 16 08 	lsr	r10,r5,0x8
	// Reformat arguments.
	flash_array_end.u8ptr = AVR32_FLASH + flashc_get_flash_size();
	dest.u8ptr = dst;
	for (i = (Get_align((uint32_t)dest.u8ptr, sizeof(uint64_t)) - 1) & (sizeof(uint64_t) - 1);
			src; i = (i - 1) & (sizeof(uint64_t) - 1)) {
		source.u8[i] = src;
800041e8:	f1 64 ff f0 	st.b	r8[-16],r4

	// Reformat arguments.
	flash_array_end.u8ptr = AVR32_FLASH + flashc_get_flash_size();
	dest.u8ptr = dst;
	for (i = (Get_align((uint32_t)dest.u8ptr, sizeof(uint64_t)) - 1) & (sizeof(uint64_t) - 1);
			src; i = (i - 1) & (sizeof(uint64_t) - 1)) {
800041ec:	f1 d9 c0 03 	bfextu	r8,r9,0x0,0x3
		source.u8[i] = src;
		src >>= 8;
800041f0:	e8 09 16 08 	lsr	r9,r4,0x8
800041f4:	f3 e5 11 89 	or	r9,r9,r5<<0x18
800041f8:	14 95       	mov	r5,r10
	unsigned int i;

	// Reformat arguments.
	flash_array_end.u8ptr = AVR32_FLASH + flashc_get_flash_size();
	dest.u8ptr = dst;
	for (i = (Get_align((uint32_t)dest.u8ptr, sizeof(uint64_t)) - 1) & (sizeof(uint64_t) - 1);
800041fa:	12 94       	mov	r4,r9
800041fc:	58 04       	cp.w	r4,0
800041fe:	5c 25       	cpc	r5
			src; i = (i - 1) & (sizeof(uint64_t) - 1)) {
		source.u8[i] = src;
		src >>= 8;
	}
	dest_end.u8ptr = dest.u8ptr + nbytes;
80004200:	ce c1       	brne	800041d8 <flashc_memset64+0x50>
80004202:	ee 06 00 06 	add	r6,r7,r6

	// If destination is outside flash, go to next flash page if any.
	if (dest.u8ptr < AVR32_FLASH) {
80004206:	e0 69 ff ff 	mov	r9,65535
8000420a:	ea 19 7f ff 	orh	r9,0x7fff
8000420e:	12 37       	cp.w	r7,r9
80004210:	e0 8b 00 06 	brhi	8000421c <flashc_memset64+0x94>
		dest.u8ptr = AVR32_FLASH;
80004214:	30 08       	mov	r8,0
80004216:	ea 18 80 00 	orh	r8,0x8000
	} else if (flash_array_end.u8ptr <= dest.u8ptr && dest.u8ptr < AVR32_FLASHC_USER_PAGE) {
8000421a:	c0 e8       	rjmp	80004236 <flashc_memset64+0xae>
8000421c:	0e 33       	cp.w	r3,r7
8000421e:	e0 8b 00 0d 	brhi	80004238 <flashc_memset64+0xb0>
80004222:	e0 68 ff ff 	mov	r8,65535
80004226:	ea 18 80 7f 	orh	r8,0x807f
8000422a:	10 37       	cp.w	r7,r8
8000422c:	e0 8b 00 06 	brhi	80004238 <flashc_memset64+0xb0>
		dest.u8ptr = AVR32_FLASHC_USER_PAGE;
80004230:	30 08       	mov	r8,0
80004232:	ea 18 80 80 	orh	r8,0x8080
	}

	// If end of destination is outside flash, move it to the end of the previous flash page if any.
	if (dest_end.u8ptr > AVR32_FLASHC_USER_PAGE + AVR32_FLASHC_USER_PAGE_SIZE) {
80004236:	51 18       	stdsp	sp[0x44],r8
80004238:	e0 61 02 00 	mov	r1,512
8000423c:	ea 11 80 80 	orh	r1,0x8080
80004240:	02 36       	cp.w	r6,r1
80004242:	e0 88 00 04 	brls	8000424a <flashc_memset64+0xc2>
80004246:	02 96       	mov	r6,r1
		dest_end.u8ptr = AVR32_FLASHC_USER_PAGE + AVR32_FLASHC_USER_PAGE_SIZE;
	} else if (AVR32_FLASHC_USER_PAGE >= dest_end.u8ptr && dest_end.u8ptr > flash_array_end.u8ptr) {
80004248:	c0 a8       	rjmp	8000425c <flashc_memset64+0xd4>
8000424a:	30 00       	mov	r0,0
8000424c:	ea 10 80 80 	orh	r0,0x8080
80004250:	00 36       	cp.w	r6,r0
80004252:	e0 8b 00 05 	brhi	8000425c <flashc_memset64+0xd4>
80004256:	06 36       	cp.w	r6,r3
80004258:	e6 06 17 b0 	movhi	r6,r3
		// Determine if the current destination page has an incomplete end.
		incomplete_flash_page_end = (Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE) >=
				Align_down((uint32_t)dest_end.u8ptr, AVR32_FLASHC_PAGE_SIZE));

		// Use a flash double-word buffer to manage unaligned accesses.
		flash_dword.u64 = source.u64;
8000425c:	fa ea 00 38 	ld.d	r10,sp[56]
			// pages that have already been written to.
			{
				tmp.u8ptr = (volatile uint8_t *)dest_end.u8ptr;

				// If end of destination is not 64-bit aligned...
				if (!Test_align((uint32_t)dest_end.u8ptr, sizeof(uint64_t))) {
80004260:	e5 d6 c0 03 	bfextu	r2,r6,0x0,0x3
					// Fill the end of the flash double-word buffer with the current flash page data.
					for (i = Get_align((uint32_t)dest_end.u8ptr, sizeof(uint64_t)); i < sizeof(uint64_t); i++)
80004264:	0c 91       	mov	r1,r6
80004266:	ec 02 01 08 	sub	r8,r6,r2
		// Determine if the current destination page has an incomplete end.
		incomplete_flash_page_end = (Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE) >=
				Align_down((uint32_t)dest_end.u8ptr, AVR32_FLASHC_PAGE_SIZE));

		// Use a flash double-word buffer to manage unaligned accesses.
		flash_dword.u64 = source.u64;
8000426a:	fa eb 00 04 	st.d	sp[4],r10
		for (i = flash_page_source_end.u64ptr - dest.u64ptr; i; i--) {
			*dest.u64ptr++ = source.u64;
		}

		// If the current destination page has an incomplete end...
		if (incomplete_flash_page_end) {
8000426e:	2f 88       	sub	r8,-8
	}

	// Align each end of destination pointer with its natural boundary.
	dest_end.u16ptr = (uint16_t *)Align_down((uint32_t)dest_end.u8ptr, sizeof(uint16_t));
	dest_end.u32ptr = (uint32_t *)Align_down((uint32_t)dest_end.u16ptr, sizeof(uint32_t));
	dest_end.u64ptr = (uint64_t *)Align_down((uint32_t)dest_end.u32ptr, sizeof(uint64_t));
80004270:	0c 9a       	mov	r10,r6
80004272:	e0 11 ff f8 	andl	r1,0xfff8
		for (i = flash_page_source_end.u64ptr - dest.u64ptr; i; i--) {
			*dest.u64ptr++ = source.u64;
		}

		// If the current destination page has an incomplete end...
		if (incomplete_flash_page_end) {
80004276:	e0 1a fe 00 	andl	r10,0xfe00
		// Determine if the current destination page has an incomplete end.
		incomplete_flash_page_end = (Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE) >=
				Align_down((uint32_t)dest_end.u8ptr, AVR32_FLASHC_PAGE_SIZE));

		// Use a flash double-word buffer to manage unaligned accesses.
		flash_dword.u64 = source.u64;
8000427a:	50 78       	stdsp	sp[0x1c],r8
8000427c:	30 05       	mov	r5,0
		for (i = flash_page_source_end.u64ptr - dest.u64ptr; i; i--) {
			*dest.u64ptr++ = source.u64;
		}

		// If the current destination page has an incomplete end...
		if (incomplete_flash_page_end) {
8000427e:	e0 64 08 2c 	mov	r4,2092
	dest_end.u64ptr = (uint64_t *)Align_down((uint32_t)dest_end.u32ptr, sizeof(uint64_t));

	// While end of destination is not reached...
	while (dest.u8ptr < dest_end.u8ptr) {
		// Clear the page buffer in order to prepare data for a flash page write.
		flashc_clear_page_buffer();
80004282:	50 6a       	stdsp	sp[0x18],r10
80004284:	c9 d8       	rjmp	800043be <flashc_memset64+0x236>
		// Determine if the current destination page has an incomplete end.
		incomplete_flash_page_end = (Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE) >=
				Align_down((uint32_t)dest_end.u8ptr, AVR32_FLASHC_PAGE_SIZE));

		// Use a flash double-word buffer to manage unaligned accesses.
		flash_dword.u64 = source.u64;
80004286:	c3 ff       	rcall	80004104 <flashc_clear_page_buffer>
80004288:	fa e8 00 04 	ld.d	r8,sp[4]
8000428c:	fa e9 00 30 	st.d	sp[48],r8
		flashc_clear_page_buffer();
		error_status |= flashc_error_status;

		// Determine where the source data will end in the current flash page.
		flash_page_source_end.u64ptr =
				(uint64_t *)min((uint32_t)dest_end.u64ptr,
80004290:	68 08       	ld.w	r8,r4[0x0]

	// While end of destination is not reached...
	while (dest.u8ptr < dest_end.u8ptr) {
		// Clear the page buffer in order to prepare data for a flash page write.
		flashc_clear_page_buffer();
		error_status |= flashc_error_status;
80004292:	00 99       	mov	r9,r0

		// Determine where the source data will end in the current flash page.
		flash_page_source_end.u64ptr =
				(uint64_t *)min((uint32_t)dest_end.u64ptr,
80004294:	10 45       	or	r5,r8
80004296:	e0 19 fe 00 	andl	r9,0xfe00

		// Use a flash double-word buffer to manage unaligned accesses.
		flash_dword.u64 = source.u64;

		// If destination does not point to the beginning of the current flash page...
		if (!Test_align((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE)) {
8000429a:	f1 d0 c0 09 	bfextu	r8,r0,0x0,0x9
		flashc_clear_page_buffer();
		error_status |= flashc_error_status;

		// Determine where the source data will end in the current flash page.
		flash_page_source_end.u64ptr =
				(uint64_t *)min((uint32_t)dest_end.u64ptr,
8000429e:	f2 cc fe 00 	sub	r12,r9,-512
800042a2:	e2 0c 0d 4c 	min	r12,r1,r12

		// Use a flash double-word buffer to manage unaligned accesses.
		flash_dword.u64 = source.u64;

		// If destination does not point to the beginning of the current flash page...
		if (!Test_align((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE)) {
800042a6:	58 08       	cp.w	r8,0
			// Fill the beginning of the page buffer with the current flash page data.
			// This is required by the hardware, even if page erase is not requested,
			// in order to be able to write successfully to erased parts of flash
			// pages that have already been written to.
			for (tmp.u8ptr = (uint8_t *)Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE);
					tmp.u64ptr < (uint64_t *)Align_down((uint32_t)dest.u8ptr, sizeof(uint64_t));
800042a8:	c3 20       	breq	8000430c <flashc_memset64+0x184>
		if (!Test_align((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE)) {
			// Fill the beginning of the page buffer with the current flash page data.
			// This is required by the hardware, even if page erase is not requested,
			// in order to be able to write successfully to erased parts of flash
			// pages that have already been written to.
			for (tmp.u8ptr = (uint8_t *)Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE);
800042aa:	00 9a       	mov	r10,r0
800042ac:	51 09       	stdsp	sp[0x40],r9
					tmp.u64ptr < (uint64_t *)Align_down((uint32_t)dest.u8ptr, sizeof(uint64_t));
800042ae:	12 9b       	mov	r11,r9
800042b0:	e0 1a ff f8 	andl	r10,0xfff8
800042b4:	0c 9e       	mov	lr,r6
		if (!Test_align((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE)) {
			// Fill the beginning of the page buffer with the current flash page data.
			// This is required by the hardware, even if page erase is not requested,
			// in order to be able to write successfully to erased parts of flash
			// pages that have already been written to.
			for (tmp.u8ptr = (uint8_t *)Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE);
800042b6:	50 07       	stdsp	sp[0x0],r7
					tmp.u64ptr < (uint64_t *)Align_down((uint32_t)dest.u8ptr, sizeof(uint64_t));
					tmp.u64ptr++) {
				*tmp.u64ptr = *tmp.u64ptr;
800042b8:	c0 58       	rjmp	800042c2 <flashc_memset64+0x13a>
800042ba:	f0 e6 00 00 	ld.d	r6,r8[0]
800042be:	f0 e7 00 00 	st.d	r8[0],r6
			// Fill the beginning of the page buffer with the current flash page data.
			// This is required by the hardware, even if page erase is not requested,
			// in order to be able to write successfully to erased parts of flash
			// pages that have already been written to.
			for (tmp.u8ptr = (uint8_t *)Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE);
					tmp.u64ptr < (uint64_t *)Align_down((uint32_t)dest.u8ptr, sizeof(uint64_t));
800042c2:	16 98       	mov	r8,r11
		if (!Test_align((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE)) {
			// Fill the beginning of the page buffer with the current flash page data.
			// This is required by the hardware, even if page erase is not requested,
			// in order to be able to write successfully to erased parts of flash
			// pages that have already been written to.
			for (tmp.u8ptr = (uint8_t *)Align_down((uint32_t)dest.u8ptr, AVR32_FLASHC_PAGE_SIZE);
800042c4:	2f 8b       	sub	r11,-8
800042c6:	14 38       	cp.w	r8,r10
800042c8:	cf 93       	brcs	800042ba <flashc_memset64+0x132>
800042ca:	51 08       	stdsp	sp[0x40],r8
800042cc:	1c 96       	mov	r6,lr
					tmp.u64ptr++) {
				*tmp.u64ptr = *tmp.u64ptr;
			}

			// If destination is not 64-bit aligned...
			if (!Test_align((uint32_t)dest.u8ptr, sizeof(uint64_t))) {
800042ce:	40 07       	lddsp	r7,sp[0x0]
800042d0:	e1 d0 c0 03 	bfextu	r0,r0,0x0,0x3
800042d4:	c1 c0       	breq	8000430c <flashc_memset64+0x184>
800042d6:	30 0b       	mov	r11,0
800042d8:	50 39       	stdsp	sp[0xc],r9
800042da:	f0 0b 00 0e 	add	lr,r8,r11
				// flash page data.
				// This is required by the hardware, even if page erase is not
				// requested, in order to be able to write successfully to erased parts
				// of flash pages that have already been written to.
				for (i = 0; i < Get_align((uint32_t)dest.u8ptr, sizeof(uint64_t)); i++) {
					flash_dword.u8[i] = *tmp.u8ptr++;
800042de:	fa c9 ff d0 	sub	r9,sp,-48
800042e2:	1d 8e       	ld.ub	lr,lr[0x0]
800042e4:	f2 0b 0b 0e 	st.b	r9[r11],lr
				// Fill the beginning of the flash double-word buffer with the current
				// flash page data.
				// This is required by the hardware, even if page erase is not
				// requested, in order to be able to write successfully to erased parts
				// of flash pages that have already been written to.
				for (i = 0; i < Get_align((uint32_t)dest.u8ptr, sizeof(uint64_t)); i++) {
800042e8:	2f fb       	sub	r11,-1
800042ea:	00 3b       	cp.w	r11,r0
800042ec:	cf 71       	brne	800042da <flashc_memset64+0x152>
					flash_dword.u8[i] = *tmp.u8ptr++;
				}

				// Align the destination pointer with its 64-bit boundary.
				dest.u64ptr = (uint64_t *)Align_down((uint32_t)dest.u8ptr, sizeof(uint64_t));
800042ee:	16 08       	add	r8,r11
				// Fill the beginning of the flash double-word buffer with the current
				// flash page data.
				// This is required by the hardware, even if page erase is not
				// requested, in order to be able to write successfully to erased parts
				// of flash pages that have already been written to.
				for (i = 0; i < Get_align((uint32_t)dest.u8ptr, sizeof(uint64_t)); i++) {
800042f0:	51 1a       	stdsp	sp[0x44],r10
800042f2:	51 08       	stdsp	sp[0x40],r8

				// Align the destination pointer with its 64-bit boundary.
				dest.u64ptr = (uint64_t *)Align_down((uint32_t)dest.u8ptr, sizeof(uint64_t));

				// If the current destination double-word is not the last one...
				if (dest.u64ptr < dest_end.u64ptr) {
800042f4:	40 39       	lddsp	r9,sp[0xc]
800042f6:	02 3a       	cp.w	r10,r1
					// Write the flash double-word buffer to the page buffer and reinitialize it.
					*dest.u64ptr++ = flash_dword.u64;
800042f8:	c0 a2       	brcc	8000430c <flashc_memset64+0x184>
800042fa:	14 98       	mov	r8,r10
800042fc:	fa ea 00 30 	ld.d	r10,sp[48]
					flash_dword.u64 = source.u64;
80004300:	b1 2a       	st.d	r8++,r10
80004302:	fa ea 00 04 	ld.d	r10,sp[4]
80004306:	51 18       	stdsp	sp[0x44],r8
80004308:	fa eb 00 30 	st.d	sp[48],r10
				}
			}
		}

		// Write the source data to the page buffer with 64-bit alignment.
		for (i = flash_page_source_end.u64ptr - dest.u64ptr; i; i--) {
8000430c:	41 18       	lddsp	r8,sp[0x44]
8000430e:	02 9e       	mov	lr,r1
80004310:	10 1c       	sub	r12,r8
80004312:	10 9b       	mov	r11,r8
80004314:	a3 5c       	asr	r12,0x3
80004316:	18 9a       	mov	r10,r12
80004318:	c0 68       	rjmp	80004324 <flashc_memset64+0x19c>
8000431a:	d7 03       	nop
8000431c:	fa e0 00 04 	ld.d	r0,sp[4]
80004320:	20 1a       	sub	r10,1
80004322:	b7 20       	st.d	r11++,r0
80004324:	58 0a       	cp.w	r10,0
80004326:	cf b1       	brne	8000431c <flashc_memset64+0x194>
			*dest.u64ptr++ = source.u64;
80004328:	f0 0c 00 3c 	add	r12,r8,r12<<0x3
				}
			}
		}

		// Write the source data to the page buffer with 64-bit alignment.
		for (i = flash_page_source_end.u64ptr - dest.u64ptr; i; i--) {
8000432c:	51 1c       	stdsp	sp[0x44],r12
			*dest.u64ptr++ = source.u64;
8000432e:	1c 91       	mov	r1,lr
				}
			}
		}

		// Write the source data to the page buffer with 64-bit alignment.
		for (i = flash_page_source_end.u64ptr - dest.u64ptr; i; i--) {
80004330:	40 60       	lddsp	r0,sp[0x18]
80004332:	00 39       	cp.w	r9,r0
80004334:	c2 13       	brcs	80004376 <flashc_memset64+0x1ee>
80004336:	51 06       	stdsp	sp[0x40],r6
80004338:	58 02       	cp.w	r2,0
8000433a:	c1 10       	breq	8000435c <flashc_memset64+0x1d4>
			*dest.u64ptr++ = source.u64;
		}

		// If the current destination page has an incomplete end...
		if (incomplete_flash_page_end) {
8000433c:	fa c8 ff d0 	sub	r8,sp,-48
80004340:	0c 99       	mov	r9,r6
			// This is required by the hardware, even if page erase is not requested,
			// in order to be able to write successfully to erased parts of flash
			// pages that have already been written to.
			{
				tmp.u8ptr = (volatile uint8_t *)dest_end.u8ptr;
80004342:	04 08       	add	r8,r2

				// If end of destination is not 64-bit aligned...
				if (!Test_align((uint32_t)dest_end.u8ptr, sizeof(uint64_t))) {
80004344:	fa ca ff c8 	sub	r10,sp,-56
80004348:	13 3b       	ld.ub	r11,r9++
8000434a:	10 cb       	st.b	r8++,r11
8000434c:	14 38       	cp.w	r8,r10
8000434e:	cf d1       	brne	80004348 <flashc_memset64+0x1c0>
{
	return flashc_memset64(dst, src | (uint64_t)src << 32, nbytes, erase);
}


volatile void *flashc_memset64(volatile void *dst, uint64_t src, size_t nbytes, bool erase)
80004350:	40 7b       	lddsp	r11,sp[0x1c]
80004352:	51 0b       	stdsp	sp[0x40],r11

				// If end of destination is not 64-bit aligned...
				if (!Test_align((uint32_t)dest_end.u8ptr, sizeof(uint64_t))) {
					// Fill the end of the flash double-word buffer with the current flash page data.
					for (i = Get_align((uint32_t)dest_end.u8ptr, sizeof(uint64_t)); i < sizeof(uint64_t); i++)
						flash_dword.u8[i] = *tmp.u8ptr++;
80004354:	fa e8 00 30 	ld.d	r8,sp[48]
				tmp.u8ptr = (volatile uint8_t *)dest_end.u8ptr;

				// If end of destination is not 64-bit aligned...
				if (!Test_align((uint32_t)dest_end.u8ptr, sizeof(uint64_t))) {
					// Fill the end of the flash double-word buffer with the current flash page data.
					for (i = Get_align((uint32_t)dest_end.u8ptr, sizeof(uint64_t)); i < sizeof(uint64_t); i++)
80004358:	b9 28       	st.d	r12++,r8
8000435a:	51 1c       	stdsp	sp[0x44],r12
8000435c:	41 08       	lddsp	r8,sp[0x40]
8000435e:	c0 58       	rjmp	80004368 <flashc_memset64+0x1e0>
						flash_dword.u8[i] = *tmp.u8ptr++;

					// Write the flash double-word buffer to the page buffer.
					*dest.u64ptr++ = flash_dword.u64;
80004360:	f2 ea 00 00 	ld.d	r10,r9[0]
80004364:	f2 eb 00 00 	st.d	r9[0],r10
80004368:	10 99       	mov	r9,r8
8000436a:	f5 d8 c0 09 	bfextu	r10,r8,0x0,0x9
				}

				// Fill the end of the page buffer with the current flash page data.
				for (; !Test_align((uint32_t)tmp.u64ptr, AVR32_FLASHC_PAGE_SIZE); tmp.u64ptr++) {
					*tmp.u64ptr = *tmp.u64ptr;
8000436e:	2f 88       	sub	r8,-8
80004370:	58 0a       	cp.w	r10,0
80004372:	cf 71       	brne	80004360 <flashc_memset64+0x1d8>
80004374:	51 09       	stdsp	sp[0x40],r9
					// Write the flash double-word buffer to the page buffer.
					*dest.u64ptr++ = flash_dword.u64;
				}

				// Fill the end of the page buffer with the current flash page data.
				for (; !Test_align((uint32_t)tmp.u64ptr, AVR32_FLASHC_PAGE_SIZE); tmp.u64ptr++) {
80004376:	41 10       	lddsp	r0,sp[0x44]
80004378:	30 0a       	mov	r10,0
8000437a:	ea 1a 80 80 	orh	r10,0x8080
8000437e:	14 30       	cp.w	r0,r10
80004380:	e0 8b 00 15 	brhi	800043aa <flashc_memset64+0x222>
				}
			}
		}

		// If the current flash page is in the flash array...
		if (dest.u8ptr <= AVR32_FLASHC_USER_PAGE) {
80004384:	40 59       	lddsp	r9,sp[0x14]
80004386:	58 09       	cp.w	r9,0
80004388:	c0 60       	breq	80004394 <flashc_memset64+0x20c>
8000438a:	30 0b       	mov	r11,0
8000438c:	3f fc       	mov	r12,-1
8000438e:	cc be       	rcall	80004124 <flashc_erase_page>
			// Erase the current page if requested and write it from the page buffer.
			if (erase) {
80004390:	68 08       	ld.w	r8,r4[0x0]
80004392:	10 45       	or	r5,r8
80004394:	3f fc       	mov	r12,-1
				flashc_erase_page(-1, false);
80004396:	cd 9e       	rcall	80004148 <flashc_write_page>
80004398:	68 08       	ld.w	r8,r4[0x0]
8000439a:	10 45       	or	r5,r8
8000439c:	06 30       	cp.w	r0,r3
				error_status |= flashc_error_status;
8000439e:	c1 03       	brcs	800043be <flashc_memset64+0x236>
800043a0:	30 08       	mov	r8,0
			}
			flashc_write_page(-1);
800043a2:	ea 18 80 80 	orh	r8,0x8080
800043a6:	51 18       	stdsp	sp[0x44],r8
			error_status |= flashc_error_status;
800043a8:	c0 b8       	rjmp	800043be <flashc_memset64+0x236>
800043aa:	40 58       	lddsp	r8,sp[0x14]

			// If the end of the flash array is reached, go to the User page.
			if (dest.u8ptr >= flash_array_end.u8ptr) {
800043ac:	58 08       	cp.w	r8,0
800043ae:	c0 50       	breq	800043b8 <flashc_memset64+0x230>
				dest.u8ptr = AVR32_FLASHC_USER_PAGE;
800043b0:	30 0c       	mov	r12,0
800043b2:	cd be       	rcall	80004168 <flashc_erase_user_page>
800043b4:	68 08       	ld.w	r8,r4[0x0]
800043b6:	10 45       	or	r5,r8
800043b8:	ce 2e       	rcall	8000417c <flashc_write_user_page>
			}
		} else {
			// Erase the User page if requested and write it from the page buffer.
			if (erase) {
800043ba:	68 08       	ld.w	r8,r4[0x0]
800043bc:	10 45       	or	r5,r8
800043be:	41 10       	lddsp	r0,sp[0x44]
				flashc_erase_user_page(false);
800043c0:	0c 30       	cp.w	r0,r6
800043c2:	fe 93 ff 62 	brlo	80004286 <flashc_memset64+0xfe>
				error_status |= flashc_error_status;
800043c6:	e0 68 08 2c 	mov	r8,2092
			}
			flashc_write_user_page();
800043ca:	0e 9c       	mov	r12,r7
800043cc:	91 05       	st.w	r8[0x0],r5
			error_status |= flashc_error_status;
800043ce:	2e ed       	sub	sp,-72
800043d0:	d8 32       	popm	r0-r7,pc
	dest_end.u16ptr = (uint16_t *)Align_down((uint32_t)dest_end.u8ptr, sizeof(uint16_t));
	dest_end.u32ptr = (uint32_t *)Align_down((uint32_t)dest_end.u16ptr, sizeof(uint32_t));
	dest_end.u64ptr = (uint64_t *)Align_down((uint32_t)dest_end.u32ptr, sizeof(uint64_t));

	// While end of destination is not reached...
	while (dest.u8ptr < dest_end.u8ptr) {
800043d2:	d7 03       	nop

800043d4 <flashc_memset32>:
800043d4:	d4 21       	pushm	r4-r7,lr
800043d6:	30 0e       	mov	lr,0
800043d8:	16 96       	mov	r6,r11
			error_status |= flashc_error_status;
		}
	}

	// Update the FLASHC error status.
	flashc_error_status = error_status;
800043da:	1c 97       	mov	r7,lr

	// Return the initial destination pointer as the standard memset function does.
	return dst;
}
800043dc:	12 98       	mov	r8,r9
			error_status |= flashc_error_status;
		}
	}

	// Update the FLASHC error status.
	flashc_error_status = error_status;
800043de:	0c 9b       	mov	r11,r6

	// Return the initial destination pointer as the standard memset function does.
	return dst;
}
800043e0:	14 99       	mov	r9,r10
800043e2:	0e 4b       	or	r11,r7
800043e4:	0e 9a       	mov	r10,r7
800043e6:	0c 4a       	or	r10,r6
800043e8:	cd 0e       	rcall	80004188 <flashc_memset64>
800043ea:	d8 22       	popm	r4-r7,pc

800043ec <flashc_memset16>:
800043ec:	d4 01       	pushm	lr
800043ee:	f7 db d2 10 	bfins	r11,r11,0x10,0x10
800043f2:	cf 1f       	rcall	800043d4 <flashc_memset32>
800043f4:	d8 02       	popm	pc
800043f6:	d7 03       	nop

800043f8 <flashc_memset8>:


volatile void *flashc_memset16(volatile void *dst, uint16_t src, size_t nbytes, bool erase)
{
	return flashc_memset32(dst, src | (uint32_t)src << 16, nbytes, erase);
}
800043f8:	d4 01       	pushm	lr
800043fa:	f7 eb 10 8b 	or	r11,r11,r11<<0x8
}


volatile void *flashc_memset8(volatile void *dst, uint8_t src, size_t nbytes, bool erase)
{
	return flashc_memset16(dst, src | (uint16_t)src << 8, nbytes, erase);
800043fe:	5c 7b       	castu.h	r11
80004400:	cf 6f       	rcall	800043ec <flashc_memset16>
80004402:	d8 02       	popm	pc

80004404 <flashc_memcpy>:
}
80004404:	d4 31       	pushm	r0-r7,lr
80004406:	20 4d       	sub	sp,16
80004408:	e0 6e ff ff 	mov	lr,65535
	Assert( (((uint8_t *)dst >= AVR32_FLASH)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASH + flashc_get_flash_size())))
			|| (((uint8_t *)dst >= AVR32_FLASHC_USER_PAGE)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASHC_USER_PAGE + AVR32_FLASHC_USER_PAGE_SIZE))) );

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHC_USER_PAGE;
8000440c:	ea 1e 80 7f 	orh	lr,0x807f

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add % AVR32_FLASHC_PAGE_SIZE));
80004410:	18 94       	mov	r4,r12
	Assert( (((uint8_t *)dst >= AVR32_FLASH)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASH + flashc_get_flash_size())))
			|| (((uint8_t *)dst >= AVR32_FLASHC_USER_PAGE)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASHC_USER_PAGE + AVR32_FLASHC_USER_PAGE_SIZE))) );

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHC_USER_PAGE;
80004412:	1c 3c       	cp.w	r12,lr
80004414:	5f b5       	srhi	r5
	return dst;
}


volatile void *flashc_memcpy(volatile void *dst, const void *src, size_t nbytes, bool erase)
{
80004416:	18 97       	mov	r7,r12
	Union64 flash_dword;
	uint8_t i;
	bool b_user_page;
	unsigned int error_status = 0;
	uint8_t* flash_add;
	uint8_t* dest_add=(uint8_t*)dst;
80004418:	18 92       	mov	r2,r12
	return dst;
}


volatile void *flashc_memcpy(volatile void *dst, const void *src, size_t nbytes, bool erase)
{
8000441a:	14 96       	mov	r6,r10
	// Return the initial destination pointer as the standard memset function does.
	return dst;
}


volatile void *flashc_memcpy(volatile void *dst, const void *src, size_t nbytes, bool erase)
8000441c:	fa cc ff f0 	sub	r12,sp,-16
{
80004420:	50 19       	stdsp	sp[0x4],r9
	uint8_t i;
	bool b_user_page;
	unsigned int error_status = 0;
	uint8_t* flash_add;
	uint8_t* dest_add=(uint8_t*)dst;
	const uint8_t* src_buf=(const uint8_t*)src;
80004422:	16 90       	mov	r0,r11
			|| (((uint8_t *)dst >= AVR32_FLASHC_USER_PAGE)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASHC_USER_PAGE + AVR32_FLASHC_USER_PAGE_SIZE))) );

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHC_USER_PAGE;

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add % AVR32_FLASHC_PAGE_SIZE));
80004424:	30 01       	mov	r1,0
80004426:	e0 14 fe 00 	andl	r4,0xfe00
8000442a:	e0 63 08 2c 	mov	r3,2092

	while (nbytes) {
8000442e:	50 0c       	stdsp	sp[0x0],r12
		// Clear the page buffer in order to prepare data for a flash page write.
		flashc_clear_page_buffer();
80004430:	c4 08       	rjmp	800044b0 <flashc_memcpy+0xac>
80004432:	c6 9e       	rcall	80004104 <flashc_clear_page_buffer>
		error_status |= flashc_error_status;
80004434:	66 08       	ld.w	r8,r3[0x0]
80004436:	e8 cb fe 00 	sub	r11,r4,-512
8000443a:	10 41       	or	r1,r8
8000443c:	16 9c       	mov	r12,r11
8000443e:	08 98       	mov	r8,r4

		// Loop in the page
		for (page_pos=0; page_pos<AVR32_FLASHC_PAGE_SIZE; page_pos+=sizeof(uint64_t) ) {
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;
80004440:	f0 ea 00 00 	ld.d	r10,r8[0]
80004444:	fa c9 ff f8 	sub	r9,sp,-8
80004448:	fa eb 00 08 	st.d	sp[8],r10
	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add % AVR32_FLASHC_PAGE_SIZE));

	while (nbytes) {
		// Clear the page buffer in order to prepare data for a flash page write.
		flashc_clear_page_buffer();
		error_status |= flashc_error_status;
8000444c:	10 9a       	mov	r10,r8

		// Loop in the page
		for (page_pos=0; page_pos<AVR32_FLASHC_PAGE_SIZE; page_pos+=sizeof(uint64_t) ) {
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;
8000444e:	18 9b       	mov	r11,r12

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
				if (nbytes && (flash_add == dest_add)) {
80004450:	04 3a       	cp.w	r10,r2
80004452:	5f 0e       	sreq	lr
80004454:	58 06       	cp.w	r6,0
80004456:	5f 1c       	srne	r12
80004458:	fd ec 00 0c 	and	r12,lr,r12
8000445c:	30 0e       	mov	lr,0
8000445e:	fc 0c 18 00 	cp.b	r12,lr
80004462:	c0 50       	breq	8000446c <flashc_memcpy+0x68>
					// Update page with data source
					flash_dword.u8[i] = *src_buf++;
80004464:	01 3c       	ld.ub	r12,r0++
	// Return the initial destination pointer as the standard memset function does.
	return dst;
}


volatile void *flashc_memcpy(volatile void *dst, const void *src, size_t nbytes, bool erase)
80004466:	2f f2       	sub	r2,-1
			for (i = 0; i < sizeof(uint64_t); i++) {
				if (nbytes && (flash_add == dest_add)) {
					// Update page with data source
					flash_dword.u8[i] = *src_buf++;
					dest_add++;
					nbytes--;
80004468:	20 16       	sub	r6,1

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
				if (nbytes && (flash_add == dest_add)) {
					// Update page with data source
					flash_dword.u8[i] = *src_buf++;
8000446a:	b2 8c       	st.b	r9[0x0],r12
					dest_add++;
					nbytes--;
				}
				flash_add++;
8000446c:	2f fa       	sub	r10,-1
8000446e:	2f f9       	sub	r9,-1
		for (page_pos=0; page_pos<AVR32_FLASHC_PAGE_SIZE; page_pos+=sizeof(uint64_t) ) {
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
80004470:	40 0c       	lddsp	r12,sp[0x0]
80004472:	18 39       	cp.w	r9,r12
80004474:	ce e1       	brne	80004450 <flashc_memcpy+0x4c>
80004476:	16 9c       	mov	r12,r11
				}
				flash_add++;
			}

			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
80004478:	fa ea 00 08 	ld.d	r10,sp[8]
8000447c:	b1 2a       	st.d	r8++,r10
		// Clear the page buffer in order to prepare data for a flash page write.
		flashc_clear_page_buffer();
		error_status |= flashc_error_status;

		// Loop in the page
		for (page_pos=0; page_pos<AVR32_FLASHC_PAGE_SIZE; page_pos+=sizeof(uint64_t) ) {
8000447e:	18 38       	cp.w	r8,r12
80004480:	ce 01       	brne	80004440 <flashc_memcpy+0x3c>
80004482:	e8 c4 fe 00 	sub	r4,r4,-512
			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
		}

		// Erase the current page if requested and write it from the page buffer.
		if (erase) {
80004486:	40 1a       	lddsp	r10,sp[0x4]
80004488:	58 0a       	cp.w	r10,0
8000448a:	c0 b0       	breq	800044a0 <flashc_memcpy+0x9c>
			(b_user_page)? flashc_erase_user_page(false) : flashc_erase_page(-1, false);
8000448c:	58 05       	cp.w	r5,0
8000448e:	c0 40       	breq	80004496 <flashc_memcpy+0x92>
80004490:	30 0c       	mov	r12,0
80004492:	c6 be       	rcall	80004168 <flashc_erase_user_page>
80004494:	c0 48       	rjmp	8000449c <flashc_memcpy+0x98>
80004496:	0a 9b       	mov	r11,r5
80004498:	3f fc       	mov	r12,-1
8000449a:	c4 5e       	rcall	80004124 <flashc_erase_page>
8000449c:	66 08       	ld.w	r8,r3[0x0]
8000449e:	10 41       	or	r1,r8
			error_status |= flashc_error_status;
800044a0:	58 05       	cp.w	r5,0
800044a2:	c0 30       	breq	800044a8 <flashc_memcpy+0xa4>
		}

		// Write the page
		(b_user_page)? flashc_write_user_page() : flashc_write_page(-1);
800044a4:	c6 ce       	rcall	8000417c <flashc_write_user_page>
800044a6:	c0 38       	rjmp	800044ac <flashc_memcpy+0xa8>
800044a8:	3f fc       	mov	r12,-1
800044aa:	c4 fe       	rcall	80004148 <flashc_write_page>
800044ac:	66 08       	ld.w	r8,r3[0x0]
800044ae:	10 41       	or	r1,r8
800044b0:	58 06       	cp.w	r6,0
800044b2:	cc 01       	brne	80004432 <flashc_memcpy+0x2e>
		error_status |= flashc_error_status;
800044b4:	e0 68 08 2c 	mov	r8,2092

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHC_USER_PAGE;

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add % AVR32_FLASHC_PAGE_SIZE));

	while (nbytes) {
800044b8:	0e 9c       	mov	r12,r7
800044ba:	91 01       	st.w	r8[0x0],r1
		// Write the page
		(b_user_page)? flashc_write_user_page() : flashc_write_page(-1);
		error_status |= flashc_error_status;
	}
	// Update the FLASHC error status.
	flashc_error_status = error_status;
800044bc:	2f cd       	sub	sp,-16

	// Return the initial destination pointer as the standard memcpy function does.
	return dst;
}
800044be:	d8 32       	popm	r0-r7,pc

800044c0 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800044c0:	f8 08 16 05 	lsr	r8,r12,0x5
800044c4:	a9 68       	lsl	r8,0x8
800044c6:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
800044ca:	58 1b       	cp.w	r11,1
800044cc:	c0 d0       	breq	800044e6 <gpio_enable_module_pin+0x26>
800044ce:	c0 63       	brcs	800044da <gpio_enable_module_pin+0x1a>
800044d0:	58 2b       	cp.w	r11,2
800044d2:	c0 f0       	breq	800044f0 <gpio_enable_module_pin+0x30>
800044d4:	58 3b       	cp.w	r11,3
800044d6:	c1 20       	breq	800044fa <gpio_enable_module_pin+0x3a>
800044d8:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800044da:	30 19       	mov	r9,1
800044dc:	f2 0c 09 49 	lsl	r9,r9,r12
800044e0:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800044e2:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
800044e4:	c1 08       	rjmp	80004504 <gpio_enable_module_pin+0x44>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800044e6:	f6 0c 09 4b 	lsl	r11,r11,r12
800044ea:	91 5b       	st.w	r8[0x14],r11
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800044ec:	91 ab       	st.w	r8[0x28],r11
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
800044ee:	c0 b8       	rjmp	80004504 <gpio_enable_module_pin+0x44>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800044f0:	30 19       	mov	r9,1
800044f2:	f2 0c 09 49 	lsl	r9,r9,r12
800044f6:	91 69       	st.w	r8[0x18],r9
800044f8:	c0 58       	rjmp	80004502 <gpio_enable_module_pin+0x42>
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800044fa:	30 19       	mov	r9,1
800044fc:	f2 0c 09 49 	lsl	r9,r9,r12
80004500:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80004502:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80004504:	30 19       	mov	r9,1
80004506:	f2 0c 09 4c 	lsl	r12,r9,r12
8000450a:	91 2c       	st.w	r8[0x8],r12
8000450c:	5e fd       	retal	0
8000450e:	d7 03       	nop

80004510 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80004510:	d4 21       	pushm	r4-r7,lr
80004512:	30 07       	mov	r7,0
80004514:	18 96       	mov	r6,r12
80004516:	16 94       	mov	r4,r11
80004518:	0e 95       	mov	r5,r7
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
8000451a:	c0 78       	rjmp	80004528 <gpio_enable_module+0x18>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
8000451c:	6c 1b       	ld.w	r11,r6[0x4]
8000451e:	6c 0c       	ld.w	r12,r6[0x0]
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80004520:	2f f7       	sub	r7,-1
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
80004522:	2f 86       	sub	r6,-8
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
80004524:	cc ef       	rcall	800044c0 <gpio_enable_module_pin>
80004526:	18 45       	or	r5,r12
80004528:	08 37       	cp.w	r7,r4
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
8000452a:	cf 93       	brcs	8000451c <gpio_enable_module+0xc>
8000452c:	0a 9c       	mov	r12,r5
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
8000452e:	d8 22       	popm	r4-r7,pc

80004530 <gpio_enable_gpio_pin>:
80004530:	30 18       	mov	r8,1
80004532:	f0 0c 09 48 	lsl	r8,r8,r12
80004536:	a5 9c       	lsr	r12,0x5
 *            AVR32_PWM_3_PIN for PWM channel 3 can also be used to release
 *            module pins for GPIO.
 */
void gpio_enable_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80004538:	a9 6c       	lsl	r12,0x8
8000453a:	e0 2c f0 00 	sub	r12,61440
	
	gpio_port->oderc = 1 << (pin & 0x1F);
8000453e:	f9 48 00 48 	st.w	r12[72],r8
	gpio_port->gpers = 1 << (pin & 0x1F);
80004542:	99 18       	st.w	r12[0x4],r8
}
80004544:	5e fc       	retal	r12

80004546 <gpio_get_pin_value>:
 *
 * \return The pin value.
 */
bool gpio_get_pin_value(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80004546:	f8 08 16 05 	lsr	r8,r12,0x5
8000454a:	a9 68       	lsl	r8,0x8
8000454c:	e0 28 f0 00 	sub	r8,61440
	
	return (gpio_port->pvr >> (pin & 0x1F)) & 1;
80004550:	71 88       	ld.w	r8,r8[0x60]
80004552:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
80004556:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
8000455a:	5e fc       	retal	r12

8000455c <gpio_set_gpio_pin>:
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
8000455c:	30 18       	mov	r8,1
8000455e:	f0 0c 09 48 	lsl	r8,r8,r12
 *
 * \param pin The pin number.
 */
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80004562:	a5 9c       	lsr	r12,0x5
80004564:	a9 6c       	lsl	r12,0x8
80004566:	e0 2c f0 00 	sub	r12,61440
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
8000456a:	f9 48 00 54 	st.w	r12[84],r8
	/* The GPIO output driver is enabled for that pin. */ 
	gpio_port->oders = 1 << (pin & 0x1F);
8000456e:	f9 48 00 44 	st.w	r12[68],r8
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80004572:	99 18       	st.w	r12[0x4],r8
}
80004574:	5e fc       	retal	r12

80004576 <gpio_clr_gpio_pin>:
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80004576:	30 18       	mov	r8,1
80004578:	f0 0c 09 48 	lsl	r8,r8,r12
 *
 * \param pin The pin number.
 */
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000457c:	a5 9c       	lsr	r12,0x5
8000457e:	a9 6c       	lsl	r12,0x8
80004580:	e0 2c f0 00 	sub	r12,61440
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80004584:	f9 48 00 58 	st.w	r12[88],r8
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
80004588:	f9 48 00 44 	st.w	r12[68],r8
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
8000458c:	99 18       	st.w	r12[0x4],r8
}
8000458e:	5e fc       	retal	r12

80004590 <gpio_enable_pin_interrupt>:
uint32_t gpio_enable_pin_interrupt(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];

	/* Enable the glitch filter. */
	gpio_port->gfers = 1 << (pin & 0x1F);
80004590:	30 1a       	mov	r10,1
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_pin_interrupt(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80004592:	f8 08 16 05 	lsr	r8,r12,0x5

	/* Enable the glitch filter. */
	gpio_port->gfers = 1 << (pin & 0x1F);
80004596:	f4 0c 09 49 	lsl	r9,r10,r12
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_pin_interrupt(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000459a:	a9 68       	lsl	r8,0x8
8000459c:	e0 28 f0 00 	sub	r8,61440

	/* Enable the glitch filter. */
	gpio_port->gfers = 1 << (pin & 0x1F);
800045a0:	f1 49 00 c4 	st.w	r8[196],r9
static uint32_t gpio_configure_edge_detector(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];

	/* Configure the edge detector. */
	switch (mode) {
800045a4:	14 3b       	cp.w	r11,r10
800045a6:	c0 80       	breq	800045b6 <gpio_enable_pin_interrupt+0x26>
800045a8:	c0 43       	brcs	800045b0 <gpio_enable_pin_interrupt+0x20>
800045aa:	58 2b       	cp.w	r11,2
800045ac:	c0 f1       	brne	800045ca <gpio_enable_pin_interrupt+0x3a>
800045ae:	c0 98       	rjmp	800045c0 <gpio_enable_pin_interrupt+0x30>
	case GPIO_PIN_CHANGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
800045b0:	f1 49 00 a8 	st.w	r8[168],r9
800045b4:	c0 38       	rjmp	800045ba <gpio_enable_pin_interrupt+0x2a>
		gpio_port->imr1c = 1 << (pin & 0x1F);
		break;

	case GPIO_RISING_EDGE:
		gpio_port->imr0s = 1 << (pin & 0x1F);
800045b6:	f1 49 00 a4 	st.w	r8[164],r9
		gpio_port->imr1c = 1 << (pin & 0x1F);
800045ba:	f1 49 00 b8 	st.w	r8[184],r9
800045be:	c0 78       	rjmp	800045cc <gpio_enable_pin_interrupt+0x3c>
		break;

	case GPIO_FALLING_EDGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
800045c0:	f1 49 00 a8 	st.w	r8[168],r9
		gpio_port->imr1s = 1 << (pin & 0x1F);
800045c4:	f1 49 00 b4 	st.w	r8[180],r9
800045c8:	c0 28       	rjmp	800045cc <gpio_enable_pin_interrupt+0x3c>
800045ca:	5e fa       	retal	r10
	if (GPIO_INVALID_ARGUMENT == gpio_configure_edge_detector(pin, mode)) {
		return(GPIO_INVALID_ARGUMENT);
	}

	/* Enable interrupt. */
	gpio_port->iers = 1 << (pin & 0x1F);
800045cc:	f1 49 00 94 	st.w	r8[148],r9
800045d0:	5e fd       	retal	0

800045d2 <gpio_get_pin_interrupt_flag>:
 *
 * \return The pin interrupt flag.
 */
bool gpio_get_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800045d2:	f8 08 16 05 	lsr	r8,r12,0x5
800045d6:	a9 68       	lsl	r8,0x8
800045d8:	e0 28 f0 00 	sub	r8,61440
	
	return (gpio_port->ifr >> (pin & 0x1F)) & 1;
800045dc:	f0 f8 00 d0 	ld.w	r8,r8[208]
800045e0:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
800045e4:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
800045e8:	5e fc       	retal	r12

800045ea <gpio_clear_pin_interrupt_flag>:
	gpio_port->ifrc = 1 << (pin & 0x1F);

	/* Restore interrupt enable register. */
	gpio_port->ier = gpio_ier;
#else
	gpio_port->ifrc = 1 << (pin & 0x1F);
800045ea:	30 18       	mov	r8,1
800045ec:	f0 0c 09 48 	lsl	r8,r8,r12
 *
 * \param pin The pin number.
 */
void gpio_clear_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800045f0:	a5 9c       	lsr	r12,0x5
800045f2:	a9 6c       	lsl	r12,0x8
800045f4:	e0 2c f0 00 	sub	r12,61440
	gpio_port->ifrc = 1 << (pin & 0x1F);

	/* Restore interrupt enable register. */
	gpio_port->ier = gpio_ier;
#else
	gpio_port->ifrc = 1 << (pin & 0x1F);
800045f8:	f9 48 00 d8 	st.w	r12[216],r8
#endif
}
800045fc:	5e fc       	retal	r12

800045fe <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
800045fe:	c0 08       	rjmp	800045fe <_unhandled_interrupt>

80004600 <INTC_register_interrupt>:

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80004600:	f3 db c0 05 	bfextu	r9,r11,0x0,0x5
80004604:	fe c8 cd e8 	sub	r8,pc,-12824
80004608:	a5 9b       	lsr	r11,0x5
8000460a:	f0 0b 00 38 	add	r8,r8,r11<<0x3
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
8000460e:	70 18       	ld.w	r8,r8[0x4]
80004610:	f0 09 09 2c 	st.w	r8[r9<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80004614:	58 0a       	cp.w	r10,0
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80004616:	c0 c1       	brne	8000462e <INTC_register_interrupt+0x2e>
80004618:	fe 78 08 00 	mov	r8,-63488
8000461c:	fe c9 d2 1c 	sub	r9,pc,-11748
80004620:	fe ca d1 1c 	sub	r10,pc,-12004
80004624:	f4 09 01 09 	sub	r9,r10,r9
	} else if (int_level == AVR32_INTC_INT1) {
80004628:	f0 0b 09 29 	st.w	r8[r11<<0x2],r9
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
8000462c:	5e fc       	retal	r12
8000462e:	58 1a       	cp.w	r10,1
80004630:	c0 91       	brne	80004642 <INTC_register_interrupt+0x42>
80004632:	fe c8 d2 32 	sub	r8,pc,-11726
80004636:	fe c9 d1 24 	sub	r9,pc,-11996
	} else if (int_level == AVR32_INTC_INT2) {
8000463a:	f2 08 01 08 	sub	r8,r9,r8
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
8000463e:	bf a8       	sbr	r8,0x1e
80004640:	c1 18       	rjmp	80004662 <INTC_register_interrupt+0x62>
80004642:	fe c8 d2 42 	sub	r8,pc,-11710
80004646:	58 2a       	cp.w	r10,2
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80004648:	c0 71       	brne	80004656 <INTC_register_interrupt+0x56>
8000464a:	fe c9 d1 2a 	sub	r9,pc,-11990
8000464e:	f2 08 01 08 	sub	r8,r9,r8
80004652:	bf b8       	sbr	r8,0x1f
80004654:	c0 78       	rjmp	80004662 <INTC_register_interrupt+0x62>
80004656:	fe c9 d1 28 	sub	r9,pc,-11992
8000465a:	f2 08 01 08 	sub	r8,r9,r8
8000465e:	ea 18 c0 00 	orh	r8,0xc000
80004662:	fe 79 08 00 	mov	r9,-63488
80004666:	f2 0b 09 28 	st.w	r9[r11<<0x2],r8
8000466a:	5e fc       	retal	r12

8000466c <INTC_init_interrupts>:
8000466c:	d4 21       	pushm	r4-r7,lr
8000466e:	fe c8 d2 6e 	sub	r8,pc,-11666
80004672:	e3 b8 00 01 	mtsr	0x4,r8
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80004676:	fe ce d1 72 	sub	lr,pc,-11918
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
8000467a:	fe c9 ce 5e 	sub	r9,pc,-12706

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
8000467e:	10 1e       	sub	lr,r8
80004680:	fe cc 00 82 	sub	r12,pc,130
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80004684:	30 08       	mov	r8,0
80004686:	fe 7b 08 00 	mov	r11,-63488
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
8000468a:	c0 e8       	rjmp	800046a6 <INTC_init_interrupts+0x3a>
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
8000468c:	72 16       	ld.w	r6,r9[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
8000468e:	ec 0a 00 26 	add	r6,r6,r10<<0x2

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80004692:	2f fa       	sub	r10,-1
80004694:	8d 0c       	st.w	r6[0x0],r12
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80004696:	0e 3a       	cp.w	r10,r7
80004698:	cf a3       	brcs	8000468c <INTC_init_interrupts+0x20>
8000469a:	f6 08 09 2e 	st.w	r11[r8<<0x2],lr
8000469e:	2f 89       	sub	r9,-8
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
800046a0:	2f f8       	sub	r8,-1
800046a2:	59 28       	cp.w	r8,18
800046a4:	c0 40       	breq	800046ac <INTC_init_interrupts+0x40>
800046a6:	30 0a       	mov	r10,0
800046a8:	72 07       	ld.w	r7,r9[0x0]
800046aa:	cf 6b       	rjmp	80004696 <INTC_init_interrupts+0x2a>
800046ac:	d8 22       	popm	r4-r7,pc
800046ae:	d7 03       	nop

800046b0 <_get_interrupt_handler>:
800046b0:	e0 68 00 83 	mov	r8,131
800046b4:	fe 79 08 00 	mov	r9,-63488
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
800046b8:	f0 0c 01 0c 	sub	r12,r8,r12
800046bc:	f2 0c 03 28 	ld.w	r8,r9[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
800046c0:	f0 ca ff c0 	sub	r10,r8,-64
800046c4:	f2 0a 03 2c 	ld.w	r12,r9[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
800046c8:	58 0c       	cp.w	r12,0
800046ca:	5e 0c       	reteq	r12
		? _int_handler_table[int_grp]._int_line_handler_table[32
800046cc:	fe c9 ce b0 	sub	r9,pc,-12624
800046d0:	f8 0c 12 00 	clz	r12,r12
800046d4:	f2 08 00 38 	add	r8,r9,r8<<0x3
800046d8:	f8 0c 11 1f 	rsub	r12,r12,31
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
800046dc:	70 18       	ld.w	r8,r8[0x4]
800046de:	f0 0c 03 2c 	ld.w	r12,r8[r12<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
800046e2:	5e fc       	retal	r12

800046e4 <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
800046e4:	f8 c8 00 01 	sub	r8,r12,1
800046e8:	f0 0b 00 0b 	add	r11,r8,r11
800046ec:	f6 0c 0d 0a 	divu	r10,r11,r12
800046f0:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
800046f2:	f4 c8 00 01 	sub	r8,r10,1
800046f6:	e0 48 00 fe 	cp.w	r8,254
800046fa:	e0 88 00 03 	brls	80004700 <getBaudDiv+0x1c>
800046fe:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
80004700:	5c 8c       	casts.h	r12
}
80004702:	5e fc       	retal	r12

80004704 <spi_initMaster>:
	return SPI_OK;
}

spi_status_t spi_initMaster(volatile avr32_spi_t *spi,
		const spi_options_t *options)
{
80004704:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (options->modfdis > 1) {
80004706:	30 18       	mov	r8,1
	return SPI_OK;
}

spi_status_t spi_initMaster(volatile avr32_spi_t *spi,
		const spi_options_t *options)
{
80004708:	18 99       	mov	r9,r12
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (options->modfdis > 1) {
8000470a:	f7 3a 00 0d 	ld.ub	r10,r11[13]
8000470e:	f0 0a 18 00 	cp.b	r10,r8
80004712:	e0 88 00 04 	brls	8000471a <spi_initMaster+0x16>
80004716:	30 2c       	mov	r12,2
80004718:	d8 02       	popm	pc

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
	u_avr32_spi_mr.MR.mstr = 1;
	u_avr32_spi_mr.MR.modfdis = options->modfdis;
	u_avr32_spi_mr.MR.llb = 0;
8000471a:	30 0a       	mov	r10,0
	if (options->modfdis > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
8000471c:	e0 68 00 80 	mov	r8,128
80004720:	99 08       	st.w	r12[0x0],r8

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
	u_avr32_spi_mr.MR.mstr = 1;
80004722:	30 1e       	mov	lr,1

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
80004724:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.mstr = 1;
	u_avr32_spi_mr.MR.modfdis = options->modfdis;
80004726:	f7 3b 00 0d 	ld.ub	r11,r11[13]
	u_avr32_spi_mr.MR.llb = 0;
	u_avr32_spi_mr.MR.pcs = (1 << AVR32_SPI_MR_PCS_SIZE) - 1;
	spi->mr = u_avr32_spi_mr.mr;
8000472a:	14 9c       	mov	r12,r10
	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
	u_avr32_spi_mr.MR.mstr = 1;
8000472c:	f1 de d0 01 	bfins	r8,lr,0x0,0x1
	u_avr32_spi_mr.MR.modfdis = options->modfdis;
80004730:	f1 db d0 81 	bfins	r8,r11,0x4,0x1
	u_avr32_spi_mr.MR.llb = 0;
80004734:	f1 da d0 e1 	bfins	r8,r10,0x7,0x1
	u_avr32_spi_mr.MR.pcs = (1 << AVR32_SPI_MR_PCS_SIZE) - 1;
80004738:	30 fa       	mov	r10,15
8000473a:	f1 da d2 04 	bfins	r8,r10,0x10,0x4
	spi->mr = u_avr32_spi_mr.mr;
8000473e:	93 18       	st.w	r9[0x4],r8

	return SPI_OK;
}
80004740:	d8 02       	popm	pc

80004742 <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
80004742:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
80004744:	30 18       	mov	r8,1
80004746:	f0 0b 18 00 	cp.b	r11,r8
8000474a:	5f be       	srhi	lr
8000474c:	f0 0a 18 00 	cp.b	r10,r8
80004750:	5f b8       	srhi	r8
80004752:	1c 48       	or	r8,lr
80004754:	c0 30       	breq	8000475a <spi_selectionMode+0x18>
80004756:	30 2c       	mov	r12,2
80004758:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
8000475a:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
8000475c:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
80004760:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
80004764:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
80004768:	99 18       	st.w	r12[0x4],r8
8000476a:	d8 0a       	popm	pc,r12=0

8000476c <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
8000476c:	78 19       	ld.w	r9,r12[0x4]

	return SPI_OK;
}

spi_status_t spi_selectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
8000476e:	18 98       	mov	r8,r12
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80004770:	ea 19 00 0f 	orh	r9,0xf
80004774:	99 19       	st.w	r12[0x4],r9

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
80004776:	78 1c       	ld.w	r12,r12[0x4]
80004778:	e2 1c 00 04 	andl	r12,0x4,COH
8000477c:	c1 00       	breq	8000479c <spi_selectChip+0x30>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
8000477e:	30 e9       	mov	r9,14
80004780:	f2 0b 18 00 	cp.b	r11,r9
80004784:	e0 8b 00 1a 	brhi	800047b8 <spi_selectChip+0x4c>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
80004788:	70 19       	ld.w	r9,r8[0x4]
8000478a:	b1 6b       	lsl	r11,0x10
8000478c:	30 0c       	mov	r12,0
8000478e:	ea 1b ff f0 	orh	r11,0xfff0
80004792:	e8 1b ff ff 	orl	r11,0xffff
80004796:	12 6b       	and	r11,r9
80004798:	91 1b       	st.w	r8[0x4],r11
8000479a:	5e fc       	retal	r12
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
8000479c:	30 39       	mov	r9,3
8000479e:	f2 0b 18 00 	cp.b	r11,r9
800047a2:	e0 8b 00 0b 	brhi	800047b8 <spi_selectChip+0x4c>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
800047a6:	70 19       	ld.w	r9,r8[0x4]
800047a8:	2f 0b       	sub	r11,-16
800047aa:	30 1a       	mov	r10,1
800047ac:	f4 0b 09 4b 	lsl	r11,r10,r11
800047b0:	5c db       	com	r11
800047b2:	12 6b       	and	r11,r9
800047b4:	91 1b       	st.w	r8[0x4],r11
800047b6:	5e fc       	retal	r12
800047b8:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
800047ba:	5e fc       	retal	r12

800047bc <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
800047bc:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
800047c0:	c0 58       	rjmp	800047ca <spi_unselectChip+0xe>
		if (!timeout--) {
800047c2:	58 08       	cp.w	r8,0
800047c4:	c0 21       	brne	800047c8 <spi_unselectChip+0xc>
800047c6:	5e ff       	retal	1
800047c8:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
800047ca:	78 49       	ld.w	r9,r12[0x10]
800047cc:	ed b9 00 09 	bld	r9,0x9
800047d0:	cf 91       	brne	800047c2 <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
800047d2:	78 18       	ld.w	r8,r12[0x4]
800047d4:	ea 18 00 0f 	orh	r8,0xf
800047d8:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
800047da:	30 08       	mov	r8,0
800047dc:	ea 18 01 00 	orh	r8,0x100
800047e0:	99 08       	st.w	r12[0x0],r8
800047e2:	5e fd       	retal	0

800047e4 <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
800047e4:	d4 31       	pushm	r0-r7,lr
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
800047e6:	30 32       	mov	r2,3
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
800047e8:	16 97       	mov	r7,r11
800047ea:	18 96       	mov	r6,r12
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
800047ec:	f7 34 00 0c 	ld.ub	r4,r11[12]
800047f0:	e4 04 18 00 	cp.b	r4,r2
800047f4:	e0 8b 00 46 	brhi	80004880 <spi_setupChipReg+0x9c>
			options->stay_act > 1 ||
800047f8:	f7 31 00 0b 	ld.ub	r1,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
800047fc:	30 15       	mov	r5,1
800047fe:	ea 01 18 00 	cp.b	r1,r5
80004802:	e0 8b 00 3f 	brhi	80004880 <spi_setupChipReg+0x9c>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
80004806:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
8000480a:	30 78       	mov	r8,7
8000480c:	f0 03 18 00 	cp.b	r3,r8
80004810:	e0 88 00 38 	brls	80004880 <spi_setupChipReg+0x9c>
80004814:	31 08       	mov	r8,16
80004816:	f0 03 18 00 	cp.b	r3,r8
8000481a:	e0 8b 00 33 	brhi	80004880 <spi_setupChipReg+0x9c>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
8000481e:	14 9b       	mov	r11,r10
80004820:	6e 1c       	ld.w	r12,r7[0x4]
80004822:	c6 1f       	rcall	800046e4 <getBaudDiv>
80004824:	c2 e5       	brlt	80004880 <spi_setupChipReg+0x9c>

	if (baudDiv < 0) {
80004826:	08 9a       	mov	r10,r4
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
80004828:	ec 1a 00 01 	eorl	r10,0x1
8000482c:	30 08       	mov	r8,0
	if (baudDiv < 0) {
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
8000482e:	a1 94       	lsr	r4,0x1
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
80004830:	f1 d4 d0 01 	bfins	r8,r4,0x0,0x1
80004834:	f1 da d0 21 	bfins	r8,r10,0x1,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
80004838:	ef 3a 00 09 	ld.ub	r10,r7[9]
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
8000483c:	20 83       	sub	r3,8
	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
8000483e:	f1 d1 d0 61 	bfins	r8,r1,0x3,0x1

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
80004842:	0f 89       	ld.ub	r9,r7[0x0]
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;

	switch (options->reg) {
80004844:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
80004848:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
8000484c:	f1 da d2 08 	bfins	r8,r10,0x10,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
80004850:	ef 3a 00 0a 	ld.ub	r10,r7[10]
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
80004854:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
80004858:	ea 09 18 00 	cp.b	r9,r5

	switch (options->reg) {
8000485c:	c0 c0       	breq	80004874 <spi_setupChipReg+0x90>
8000485e:	c0 93       	brcs	80004870 <spi_setupChipReg+0x8c>
80004860:	30 2a       	mov	r10,2
80004862:	f4 09 18 00 	cp.b	r9,r10
80004866:	c0 90       	breq	80004878 <spi_setupChipReg+0x94>
80004868:	e4 09 18 00 	cp.b	r9,r2
8000486c:	c0 a1       	brne	80004880 <spi_setupChipReg+0x9c>
8000486e:	c0 78       	rjmp	8000487c <spi_setupChipReg+0x98>
80004870:	8d c8       	st.w	r6[0x30],r8
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
80004872:	c0 68       	rjmp	8000487e <spi_setupChipReg+0x9a>
80004874:	8d d8       	st.w	r6[0x34],r8
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
80004876:	c0 48       	rjmp	8000487e <spi_setupChipReg+0x9a>
80004878:	8d e8       	st.w	r6[0x38],r8
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
8000487a:	c0 28       	rjmp	8000487e <spi_setupChipReg+0x9a>
8000487c:	8d f8       	st.w	r6[0x3c],r8
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
8000487e:	d8 3a       	popm	r0-r7,pc,r12=0
80004880:	30 2c       	mov	r12,2
		break;
80004882:	d8 32       	popm	r0-r7,pc

80004884 <spi_enable>:
		}
	}
#endif

	return SPI_OK;
}
80004884:	30 18       	mov	r8,1
80004886:	99 08       	st.w	r12[0x0],r8
80004888:	5e fc       	retal	r12

8000488a <spi_write>:
8000488a:	e0 68 3a 98 	mov	r8,15000

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
8000488e:	c0 58       	rjmp	80004898 <spi_write+0xe>
		if (!timeout--) {
80004890:	58 08       	cp.w	r8,0
80004892:	c0 21       	brne	80004896 <spi_write+0xc>
80004894:	5e ff       	retal	1
80004896:	20 18       	sub	r8,1

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80004898:	78 49       	ld.w	r9,r12[0x10]
8000489a:	ed b9 00 01 	bld	r9,0x1
8000489e:	cf 91       	brne	80004890 <spi_write+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
800048a0:	5c 7b       	castu.h	r11
800048a2:	99 3b       	st.w	r12[0xc],r11
800048a4:	5e fd       	retal	0

800048a6 <spi_read>:
{
	return ((spi->sr & AVR32_SPI_SR_RDRF_MASK) != 0);
}

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
800048a6:	e0 68 3a 98 	mov	r8,15000
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
800048aa:	c0 58       	rjmp	800048b4 <spi_read+0xe>
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) !=
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) {
		if (!timeout--) {
800048ac:	58 08       	cp.w	r8,0
800048ae:	c0 21       	brne	800048b2 <spi_read+0xc>
800048b0:	5e ff       	retal	1
800048b2:	20 18       	sub	r8,1

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
800048b4:	78 49       	ld.w	r9,r12[0x10]
800048b6:	e2 19 02 01 	andl	r9,0x201,COH
800048ba:	e0 49 02 01 	cp.w	r9,513
800048be:	cf 71       	brne	800048ac <spi_read+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	*data = spi->rdr >> AVR32_SPI_RDR_RD_OFFSET;
800048c0:	78 28       	ld.w	r8,r12[0x8]
800048c2:	30 0c       	mov	r12,0
800048c4:	b6 08       	st.h	r11[0x0],r8

	return SPI_OK;
}
800048c6:	5e fc       	retal	r12

800048c8 <tc_init_waveform>:
  return 0;
}


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
800048c8:	d4 01       	pushm	lr
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
800048ca:	76 09       	ld.w	r9,r11[0x0]
800048cc:	58 29       	cp.w	r9,2
800048ce:	e0 88 00 03 	brls	800048d4 <tc_init_waveform+0xc>
800048d2:	dc 0a       	popm	pc,r12=-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
800048d4:	76 18       	ld.w	r8,r11[0x4]
800048d6:	a5 69       	lsl	r9,0x4
800048d8:	10 9e       	mov	lr,r8
800048da:	e6 1e c0 00 	andh	lr,0xc000,COH
800048de:	f2 ca ff ff 	sub	r10,r9,-1
800048e2:	f3 d8 c0 03 	bfextu	r9,r8,0x0,0x3
800048e6:	af b9       	sbr	r9,0xf
800048e8:	1c 49       	or	r9,lr
800048ea:	10 9e       	mov	lr,r8
800048ec:	e6 1e 30 00 	andh	lr,0x3000,COH
800048f0:	1c 49       	or	r9,lr
800048f2:	10 9e       	mov	lr,r8
800048f4:	e6 1e 0c 00 	andh	lr,0xc00,COH
800048f8:	1c 49       	or	r9,lr
800048fa:	10 9e       	mov	lr,r8
800048fc:	e6 1e 03 00 	andh	lr,0x300,COH
80004900:	1c 49       	or	r9,lr
80004902:	10 9e       	mov	lr,r8
80004904:	e6 1e 00 c0 	andh	lr,0xc0,COH
80004908:	1c 49       	or	r9,lr
8000490a:	10 9e       	mov	lr,r8
8000490c:	e6 1e 00 30 	andh	lr,0x30,COH
80004910:	1c 49       	or	r9,lr
80004912:	10 9e       	mov	lr,r8
80004914:	e6 1e 00 0c 	andh	lr,0xc,COH
80004918:	1c 49       	or	r9,lr
8000491a:	10 9e       	mov	lr,r8
8000491c:	e6 1e 00 03 	andh	lr,0x3,COH
80004920:	1c 49       	or	r9,lr
80004922:	10 9e       	mov	lr,r8
80004924:	e2 1e 60 00 	andl	lr,0x6000,COH
80004928:	1c 49       	or	r9,lr
8000492a:	10 9e       	mov	lr,r8
8000492c:	e2 1e 10 00 	andl	lr,0x1000,COH
80004930:	1c 49       	or	r9,lr
80004932:	10 9e       	mov	lr,r8
80004934:	e2 1e 0c 00 	andl	lr,0xc00,COH
80004938:	1c 49       	or	r9,lr
8000493a:	10 9e       	mov	lr,r8
8000493c:	e2 1e 03 00 	andl	lr,0x300,COH
80004940:	1c 49       	or	r9,lr
80004942:	10 9e       	mov	lr,r8
80004944:	e2 1e 00 80 	andl	lr,0x80,COH
80004948:	10 9b       	mov	r11,r8
8000494a:	1c 49       	or	r9,lr
8000494c:	e2 1b 00 08 	andl	r11,0x8,COH
80004950:	10 9e       	mov	lr,r8
80004952:	e2 18 00 30 	andl	r8,0x30,COH
80004956:	e2 1e 00 40 	andl	lr,0x40,COH
8000495a:	1c 49       	or	r9,lr
8000495c:	f3 e8 10 08 	or	r8,r9,r8
80004960:	16 48       	or	r8,r11
80004962:	f8 0a 09 28 	st.w	r12[r10<<0x2],r8
80004966:	d8 0a       	popm	pc,r12=0

80004968 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80004968:	58 2b       	cp.w	r11,2
8000496a:	e0 88 00 03 	brls	80004970 <tc_start+0x8>
8000496e:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
80004970:	a7 6b       	lsl	r11,0x6
80004972:	16 0c       	add	r12,r11
80004974:	30 58       	mov	r8,5
80004976:	99 08       	st.w	r12[0x0],r8
80004978:	5e fd       	retal	0

8000497a <tc_read_sr>:


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
8000497a:	58 2b       	cp.w	r11,2
8000497c:	e0 88 00 03 	brls	80004982 <tc_read_sr+0x8>
80004980:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  return tc->channel[channel].sr;
80004982:	a7 6b       	lsl	r11,0x6
80004984:	2e 0b       	sub	r11,-32
80004986:	16 0c       	add	r12,r11
80004988:	78 0c       	ld.w	r12,r12[0x0]
}
8000498a:	5e fc       	retal	r12

8000498c <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
8000498c:	58 2b       	cp.w	r11,2
8000498e:	e0 88 00 03 	brls	80004994 <tc_write_rc+0x8>
80004992:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80004994:	f6 08 15 04 	lsl	r8,r11,0x4
80004998:	2f f8       	sub	r8,-1
8000499a:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
8000499e:	ed b8 00 0f 	bld	r8,0xf
800049a2:	c0 c1       	brne	800049ba <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
800049a4:	a7 6b       	lsl	r11,0x6
800049a6:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
800049aa:	16 0c       	add	r12,r11
800049ac:	2e 4c       	sub	r12,-28
800049ae:	78 08       	ld.w	r8,r12[0x0]
800049b0:	e0 18 00 00 	andl	r8,0x0
800049b4:	f3 e8 10 08 	or	r8,r9,r8
800049b8:	99 08       	st.w	r12[0x0],r8

  return value;
800049ba:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
800049be:	5e fc       	retal	r12

800049c0 <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
800049c0:	d4 21       	pushm	r4-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
800049c2:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800049c6:	58 2b       	cp.w	r11,2
800049c8:	e0 88 00 03 	brls	800049ce <tc_configure_interrupts+0xe>
800049cc:	dc 2a       	popm	r4-r7,pc,r12=-1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
800049ce:	74 08       	ld.w	r8,r10[0x0]
800049d0:	10 9e       	mov	lr,r8
800049d2:	e2 1e 00 02 	andl	lr,0x2,COH
800049d6:	e2 18 00 fd 	andl	r8,0xfd,COH
800049da:	1c 48       	or	r8,lr
800049dc:	f6 0e 15 06 	lsl	lr,r11,0x6
800049e0:	f8 0e 00 0e 	add	lr,r12,lr
800049e4:	2d ce       	sub	lr,-36
800049e6:	9d 08       	st.w	lr[0x0],r8
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
800049e8:	ee 19 00 01 	eorh	r9,0x1
800049ec:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
800049f0:	c0 20       	breq	800049f4 <tc_configure_interrupts+0x34>
800049f2:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
800049f4:	74 08       	ld.w	r8,r10[0x0]
800049f6:	e0 67 00 80 	mov	r7,128
800049fa:	ed d8 c0 e1 	bfextu	r6,r8,0x7,0x1
800049fe:	f9 b7 01 00 	movne	r7,0
80004a02:	f5 d8 c0 01 	bfextu	r10,r8,0x0,0x1
80004a06:	ec 1a 00 01 	eorl	r10,0x1
80004a0a:	ef ea 10 0a 	or	r10,r7,r10
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
80004a0e:	ef d8 c0 c1 	bfextu	r7,r8,0x6,0x1
80004a12:	f9 b7 00 40 	moveq	r7,64
80004a16:	f9 b7 01 00 	movne	r7,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80004a1a:	0e 4a       	or	r10,r7
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80004a1c:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
80004a20:	f9 b7 00 20 	moveq	r7,32
80004a24:	f9 b7 01 00 	movne	r7,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80004a28:	0e 4a       	or	r10,r7
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80004a2a:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
80004a2e:	f9 b7 00 10 	moveq	r7,16
80004a32:	f9 b7 01 00 	movne	r7,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80004a36:	0e 4a       	or	r10,r7
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
80004a38:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
80004a3c:	f9 b7 00 08 	moveq	r7,8
80004a40:	f9 b7 01 00 	movne	r7,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80004a44:	0e 4a       	or	r10,r7
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80004a46:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80004a4a:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80004a4e:	58 07       	cp.w	r7,0
80004a50:	f9 b7 00 04 	moveq	r7,4
80004a54:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80004a58:	58 08       	cp.w	r8,0
80004a5a:	f9 b8 00 02 	moveq	r8,2
80004a5e:	f9 b8 01 00 	movne	r8,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80004a62:	0e 4a       	or	r10,r7
80004a64:	f5 e8 10 08 	or	r8,r10,r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80004a68:	f6 0e 15 06 	lsl	lr,r11,0x6
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80004a6c:	a7 6b       	lsl	r11,0x6
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80004a6e:	2e 0e       	sub	lr,-32
80004a70:	f8 0e 00 0e 	add	lr,r12,lr
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80004a74:	16 0c       	add	r12,r11
80004a76:	2d 8c       	sub	r12,-40
80004a78:	99 08       	st.w	r12[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80004a7a:	7c 08       	ld.w	r8,lr[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80004a7c:	58 09       	cp.w	r9,0
80004a7e:	c0 31       	brne	80004a84 <tc_configure_interrupts+0xc4>
80004a80:	12 9c       	mov	r12,r9
80004a82:	d8 22       	popm	r4-r7,pc
80004a84:	d5 03       	csrf	0x10
80004a86:	d8 2a       	popm	r4-r7,pc,r12=0

80004a88 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80004a88:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80004a8a:	f6 0e 15 04 	lsl	lr,r11,0x4
80004a8e:	1c 3a       	cp.w	r10,lr
80004a90:	f9 be 02 10 	movhs	lr,16
80004a94:	f9 be 03 08 	movlo	lr,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80004a98:	fc 0b 02 4b 	mul	r11,lr,r11
80004a9c:	f6 08 16 01 	lsr	r8,r11,0x1
80004aa0:	f0 0a 00 3a 	add	r10,r8,r10<<0x3
80004aa4:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80004aa8:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80004aac:	f2 c8 00 01 	sub	r8,r9,1
80004ab0:	e0 48 ff fe 	cp.w	r8,65534
80004ab4:	e0 88 00 03 	brls	80004aba <usart_set_async_baudrate+0x32>
80004ab8:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80004aba:	78 18       	ld.w	r8,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80004abc:	e8 6b 00 00 	mov	r11,524288
80004ac0:	e4 18 ff f7 	andh	r8,0xfff7
80004ac4:	e0 18 fe cf 	andl	r8,0xfecf
80004ac8:	59 0e       	cp.w	lr,16
80004aca:	f6 0e 17 10 	movne	lr,r11
80004ace:	f9 be 00 00 	moveq	lr,0
80004ad2:	fd e8 10 08 	or	r8,lr,r8
80004ad6:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80004ad8:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
80004adc:	f3 ea 11 09 	or	r9,r9,r10<<0x10
80004ae0:	99 89       	st.w	r12[0x20],r9
80004ae2:	d8 0a       	popm	pc,r12=0

80004ae4 <usart_write_line>:
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80004ae4:	c0 e8       	rjmp	80004b00 <usart_write_line+0x1c>
80004ae6:	e0 68 27 10 	mov	r8,10000
{
  int timeout = USART_DEFAULT_TIMEOUT;

  do
  {
    if (!timeout--) return USART_FAILURE;
80004aea:	20 18       	sub	r8,1
80004aec:	5b f8       	cp.w	r8,-1
80004aee:	c0 80       	breq	80004afe <usart_write_line+0x1a>
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
80004af0:	78 59       	ld.w	r9,r12[0x14]
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
  if (usart_tx_ready(usart))
80004af2:	ed b9 00 01 	bld	r9,0x1
80004af6:	cf a1       	brne	80004aea <usart_write_line+0x6>
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
80004af8:	f5 da c0 09 	bfextu	r10,r10,0x0,0x9
80004afc:	99 7a       	st.w	r12[0x1c],r10


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
    usart_putchar(usart, *string++);
80004afe:	2f fb       	sub	r11,-1
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80004b00:	17 8a       	ld.ub	r10,r11[0x0]
80004b02:	58 0a       	cp.w	r10,0
80004b04:	cf 11       	brne	80004ae6 <usart_write_line+0x2>
    usart_putchar(usart, *string++);
}
80004b06:	5e fc       	retal	r12

80004b08 <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80004b08:	e1 b8 00 00 	mfsr	r8,0x0
80004b0c:	ee 18 00 01 	eorh	r8,0x1
80004b10:	f1 d8 c2 01 	bfextu	r8,r8,0x10,0x1

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80004b14:	c0 20       	breq	80004b18 <usart_reset+0x10>
80004b16:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80004b18:	3f f9       	mov	r9,-1
80004b1a:	99 39       	st.w	r12[0xc],r9
  usart->csr;
80004b1c:	78 59       	ld.w	r9,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80004b1e:	58 08       	cp.w	r8,0
80004b20:	c0 20       	breq	80004b24 <usart_reset+0x1c>
80004b22:	d5 03       	csrf	0x10

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80004b24:	30 08       	mov	r8,0
80004b26:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
80004b28:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
80004b2a:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80004b2c:	ea 68 61 0c 	mov	r8,680204
80004b30:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
80004b32:	5e fc       	retal	r12

80004b34 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80004b34:	d4 21       	pushm	r4-r7,lr
80004b36:	20 1d       	sub	sp,4
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
80004b38:	50 0a       	stdsp	sp[0x0],r10
              AVR32_USART_CR_RTSDIS_MASK;
}


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80004b3a:	16 96       	mov	r6,r11
80004b3c:	18 97       	mov	r7,r12
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
80004b3e:	ce 5f       	rcall	80004b08 <usart_reset>
80004b40:	40 0a       	lddsp	r10,sp[0x0]

  // Check input values.
  if (!opt || // Null pointer.
80004b42:	58 06       	cp.w	r6,0
80004b44:	c5 40       	breq	80004bec <usart_init_rs232+0xb8>
80004b46:	0d c8       	ld.ub	r8,r6[0x4]
      opt->charlength < 5 || opt->charlength > 9 ||
80004b48:	30 49       	mov	r9,4
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80004b4a:	f2 08 18 00 	cp.b	r8,r9
80004b4e:	e0 88 00 4f 	brls	80004bec <usart_init_rs232+0xb8>
80004b52:	30 95       	mov	r5,9
80004b54:	ea 08 18 00 	cp.b	r8,r5
80004b58:	e0 8b 00 4a 	brhi	80004bec <usart_init_rs232+0xb8>
80004b5c:	0d d9       	ld.ub	r9,r6[0x5]
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80004b5e:	30 78       	mov	r8,7
80004b60:	f0 09 18 00 	cp.b	r9,r8
80004b64:	e0 8b 00 44 	brhi	80004bec <usart_init_rs232+0xb8>
80004b68:	8c 39       	ld.sh	r9,r6[0x6]
      opt->stopbits > 2 + 255 ||
80004b6a:	e0 68 01 01 	mov	r8,257
80004b6e:	f0 09 19 00 	cp.h	r9,r8
80004b72:	e0 8b 00 3d 	brhi	80004bec <usart_init_rs232+0xb8>
80004b76:	ed 39 00 08 	ld.ub	r9,r6[8]
      opt->channelmode > 3 ||
80004b7a:	30 38       	mov	r8,3
80004b7c:	f0 09 18 00 	cp.b	r9,r8
80004b80:	e0 8b 00 36 	brhi	80004bec <usart_init_rs232+0xb8>
80004b84:	6c 0b       	ld.w	r11,r6[0x0]
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80004b86:	0e 9c       	mov	r12,r7
80004b88:	c8 0f       	rcall	80004a88 <usart_set_async_baudrate>
80004b8a:	58 1c       	cp.w	r12,1
80004b8c:	c3 00       	breq	80004bec <usart_init_rs232+0xb8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80004b8e:	0d c8       	ld.ub	r8,r6[0x4]
80004b90:	ea 08 18 00 	cp.b	r8,r5
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
80004b94:	c0 41       	brne	80004b9c <usart_init_rs232+0x68>
80004b96:	6e 18       	ld.w	r8,r7[0x4]
80004b98:	b1 b8       	sbr	r8,0x11
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80004b9a:	c0 58       	rjmp	80004ba4 <usart_init_rs232+0x70>
80004b9c:	20 58       	sub	r8,5
80004b9e:	6e 19       	ld.w	r9,r7[0x4]
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
80004ba0:	f3 e8 10 68 	or	r8,r9,r8<<0x6
80004ba4:	8f 18       	st.w	r7[0x4],r8
80004ba6:	6e 19       	ld.w	r9,r7[0x4]
80004ba8:	ed 3a 00 08 	ld.ub	r10,r6[8]
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80004bac:	0d d8       	ld.ub	r8,r6[0x5]
80004bae:	a9 78       	lsl	r8,0x9
80004bb0:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
80004bb4:	12 48       	or	r8,r9
80004bb6:	8f 18       	st.w	r7[0x4],r8
80004bb8:	30 29       	mov	r9,2
80004bba:	8c 38       	ld.sh	r8,r6[0x6]
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
80004bbc:	f2 08 19 00 	cp.h	r8,r9
80004bc0:	e0 88 00 09 	brls	80004bd2 <usart_init_rs232+0x9e>
80004bc4:	6e 18       	ld.w	r8,r7[0x4]
80004bc6:	ad b8       	sbr	r8,0xd
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
80004bc8:	8f 18       	st.w	r7[0x4],r8
80004bca:	8c b8       	ld.uh	r8,r6[0x6]
80004bcc:	20 28       	sub	r8,2
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
80004bce:	8f a8       	st.w	r7[0x28],r8
80004bd0:	c0 68       	rjmp	80004bdc <usart_init_rs232+0xa8>
80004bd2:	6e 19       	ld.w	r9,r7[0x4]
80004bd4:	5c 78       	castu.h	r8
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
80004bd6:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
80004bda:	8f 18       	st.w	r7[0x4],r8
80004bdc:	6e 18       	ld.w	r8,r7[0x4]
80004bde:	e0 18 ff f0 	andl	r8,0xfff0

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
80004be2:	8f 18       	st.w	r7[0x4],r8
80004be4:	30 0c       	mov	r12,0
80004be6:	35 08       	mov	r8,80
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80004be8:	8f 08       	st.w	r7[0x0],r8
80004bea:	c0 28       	rjmp	80004bee <usart_init_rs232+0xba>
80004bec:	30 1c       	mov	r12,1
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80004bee:	2f fd       	sub	sp,-4
80004bf0:	d8 22       	popm	r4-r7,pc
}
80004bf2:	d7 03       	nop

80004bf4 <uhd_get_speed>:
	cpu_irq_restore(flags);
}

uhd_speed_t uhd_get_speed(void)
{
	switch (uhd_get_speed_mode()) {
80004bf4:	fe 68 08 04 	mov	r8,-129020
80004bf8:	70 08       	ld.w	r8,r8[0x0]
80004bfa:	f1 d8 c1 82 	bfextu	r8,r8,0xc,0x2
80004bfe:	58 38       	cp.w	r8,3
80004c00:	c0 21       	brne	80004c04 <uhd_get_speed+0x10>
80004c02:	5e fd       	retal	0
80004c04:	fe c9 d3 58 	sub	r9,pc,-11432
80004c08:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]

	default:
		Assert(false);
		return UHD_SPEED_LOW;
	}
}
80004c0c:	5e fc       	retal	r12
80004c0e:	d7 03       	nop

80004c10 <uhd_send_reset>:
	return uhd_get_microsof_number();
}

void uhd_send_reset(uhd_callback_reset_t callback)
{
	uhd_reset_callback = callback;
80004c10:	e0 69 08 d8 	mov	r9,2264
	uhd_start_reset();
80004c14:	93 0c       	st.w	r9[0x0],r12
80004c16:	fe 68 04 00 	mov	r8,-130048
80004c1a:	70 09       	ld.w	r9,r8[0x0]
80004c1c:	a9 b9       	sbr	r9,0x9
}
80004c1e:	91 09       	st.w	r8[0x0],r9
80004c20:	5e fc       	retal	r12
80004c22:	d7 03       	nop

80004c24 <uhd_suspend>:

void uhd_suspend(void)
{
80004c24:	d4 01       	pushm	lr
	if (uhd_ctrl_request_timeout) {
80004c26:	e0 68 0d 58 	mov	r8,3416
80004c2a:	90 08       	ld.sh	r8,r8[0x0]
80004c2c:	58 08       	cp.w	r8,0
		// Delay suspend after setup requests
		uhd_b_suspend_requested = true;
80004c2e:	c0 50       	breq	80004c38 <uhd_suspend+0x14>
80004c30:	30 19       	mov	r9,1
80004c32:	e0 68 09 57 	mov	r8,2391
		return;
80004c36:	c1 d8       	rjmp	80004c70 <uhd_suspend+0x4c>
80004c38:	fe 69 05 c4 	mov	r9,-129596
	}
	// Save pipe freeze states and freeze pipes
	uhd_pipes_unfreeze = 0;
	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		uhd_pipes_unfreeze |= (!Is_uhd_pipe_frozen(pipe)) << pipe;
		uhd_freeze_pipe(pipe);
80004c3c:	10 9a       	mov	r10,r8
		return;
	}
	// Save pipe freeze states and freeze pipes
	uhd_pipes_unfreeze = 0;
	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		uhd_pipes_unfreeze |= (!Is_uhd_pipe_frozen(pipe)) << pipe;
80004c3e:	e2 6c 00 00 	mov	r12,131072
		uhd_freeze_pipe(pipe);
80004c42:	72 0b       	ld.w	r11,r9[0x0]
80004c44:	93 cc       	st.w	r9[0x30],r12
{
	uhd_reset_callback = callback;
	uhd_start_reset();
}

void uhd_suspend(void)
80004c46:	f2 ce ff d0 	sub	lr,r9,-48
		return;
	}
	// Save pipe freeze states and freeze pipes
	uhd_pipes_unfreeze = 0;
	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		uhd_pipes_unfreeze |= (!Is_uhd_pipe_frozen(pipe)) << pipe;
80004c4a:	2f f8       	sub	r8,-1
		uhd_freeze_pipe(pipe);
80004c4c:	ee 1b 00 02 	eorh	r11,0x2
		return;
	}
	// Save pipe freeze states and freeze pipes
	uhd_pipes_unfreeze = 0;
	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		uhd_pipes_unfreeze |= (!Is_uhd_pipe_frozen(pipe)) << pipe;
80004c50:	2f c9       	sub	r9,-4
80004c52:	f7 db c2 21 	bfextu	r11,r11,0x11,0x1
80004c56:	f6 08 09 4b 	lsl	r11,r11,r8
80004c5a:	f7 ea 10 0a 	or	r10,r11,r10
		uhd_b_suspend_requested = true;
		return;
	}
	// Save pipe freeze states and freeze pipes
	uhd_pipes_unfreeze = 0;
	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
80004c5e:	5c 5a       	castu.b	r10
80004c60:	58 68       	cp.w	r8,6
		uhd_pipes_unfreeze |= (!Is_uhd_pipe_frozen(pipe)) << pipe;
		uhd_freeze_pipe(pipe);
	}
	// Wait three SOFs before entering in suspend state
	uhd_suspend_start = 3;
80004c62:	cf 01       	brne	80004c42 <uhd_suspend+0x1e>
		uhd_b_suspend_requested = true;
		return;
	}
	// Save pipe freeze states and freeze pipes
	uhd_pipes_unfreeze = 0;
	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
80004c64:	e0 68 09 55 	mov	r8,2389
		uhd_pipes_unfreeze |= (!Is_uhd_pipe_frozen(pipe)) << pipe;
		uhd_freeze_pipe(pipe);
	}
	// Wait three SOFs before entering in suspend state
	uhd_suspend_start = 3;
80004c68:	30 39       	mov	r9,3
80004c6a:	b0 8a       	st.b	r8[0x0],r10
80004c6c:	e0 68 09 54 	mov	r8,2388
80004c70:	b0 89       	st.b	r8[0x0],r9
80004c72:	d8 02       	popm	pc

80004c74 <uhd_ctrl_phase_data_out>:
80004c74:	d4 21       	pushm	r4-r7,lr
80004c76:	e0 68 0d 4c 	mov	r8,3404
80004c7a:	e0 6b 0d 48 	mov	r11,3400
	uint8_t *ptr_ep_data;
	uint8_t ep_ctrl_size;

	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_DATA_OUT;

	if (uhd_ctrl_nb_trans == uhd_ctrl_request_first->req.wLength) {
80004c7e:	70 0a       	ld.w	r10,r8[0x0]
static void uhd_ctrl_phase_data_out(void)
{
	uint8_t *ptr_ep_data;
	uint8_t ep_ctrl_size;

	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_DATA_OUT;
80004c80:	30 19       	mov	r9,1

	if (uhd_ctrl_nb_trans == uhd_ctrl_request_first->req.wLength) {
80004c82:	e0 68 0d 50 	mov	r8,3408
80004c86:	97 09       	st.w	r11[0x0],r9
80004c88:	90 0c       	ld.sh	r12,r8[0x0]
80004c8a:	15 fe       	ld.ub	lr,r10[0x7]
80004c8c:	f5 38 00 08 	ld.ub	r8,r10[8]
80004c90:	f1 ee 10 88 	or	r8,r8,lr<<0x8
 * \brief Starts the ZLP IN phase on control endpoint
 */
static void uhd_ctrl_phase_zlp_in(void)
{
	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_ZLP_IN;
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_IN);
80004c94:	f0 0c 19 00 	cp.h	r12,r8
80004c98:	c1 91       	brne	80004cca <uhd_ctrl_phase_data_out+0x56>
80004c9a:	fe 6a 05 00 	mov	r10,-129792
80004c9e:	74 08       	ld.w	r8,r10[0x0]
80004ca0:	e0 18 fc ff 	andl	r8,0xfcff
	uhd_ack_in_received(0);
80004ca4:	a9 a8       	sbr	r8,0x8
80004ca6:	95 08       	st.w	r10[0x0],r8
	uhd_ack_short_packet(0);
80004ca8:	fe 68 05 60 	mov	r8,-129696
80004cac:	91 09       	st.w	r8[0x0],r9
	uhd_enable_in_received_interrupt(0);
80004cae:	e0 6a 00 80 	mov	r10,128
80004cb2:	91 0a       	st.w	r8[0x0],r10
	uhd_ack_fifocon(0);
80004cb4:	fe 68 05 f0 	mov	r8,-129552
80004cb8:	91 09       	st.w	r8[0x0],r9
80004cba:	e0 69 40 00 	mov	r9,16384
 * \internal
 * \brief Starts the ZLP IN phase on control endpoint
 */
static void uhd_ctrl_phase_zlp_in(void)
{
	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_ZLP_IN;
80004cbe:	fe 68 06 20 	mov	r8,-129504
80004cc2:	91 09       	st.w	r8[0x0],r9
		// End of DATA phase
		uhd_ctrl_phase_zlp_in();
		return;
	}

	if (!uhd_ctrl_request_first->payload_size) {
80004cc4:	30 39       	mov	r9,3
80004cc6:	97 09       	st.w	r11[0x0],r9
80004cc8:	c7 a8       	rjmp	80004dbc <uhd_ctrl_phase_data_out+0x148>
80004cca:	f5 09 00 10 	ld.sh	r9,r10[16]
80004cce:	30 08       	mov	r8,0
		// Buffer empty, then request a new buffer
		if (uhd_ctrl_request_first->callback_run==NULL
				|| !uhd_ctrl_request_first->callback_run(
80004cd0:	f0 09 19 00 	cp.h	r9,r8
		return;
	}

	if (!uhd_ctrl_request_first->payload_size) {
		// Buffer empty, then request a new buffer
		if (uhd_ctrl_request_first->callback_run==NULL
80004cd4:	c2 91       	brne	80004d26 <uhd_ctrl_phase_data_out+0xb2>
				|| !uhd_ctrl_request_first->callback_run(
				uhd_get_configured_address(0),
80004cd6:	74 58       	ld.w	r8,r10[0x14]
80004cd8:	58 08       	cp.w	r8,0
		return;
	}

	if (!uhd_ctrl_request_first->payload_size) {
		// Buffer empty, then request a new buffer
		if (uhd_ctrl_request_first->callback_run==NULL
80004cda:	c0 b0       	breq	80004cf0 <uhd_ctrl_phase_data_out+0x7c>
80004cdc:	fe 69 04 24 	mov	r9,-130012
80004ce0:	f4 cb ff f4 	sub	r11,r10,-12
80004ce4:	72 0c       	ld.w	r12,r9[0x0]
80004ce6:	2f 0a       	sub	r10,-16
80004ce8:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
 * \brief Starts the ZLP IN phase on control endpoint
 */
static void uhd_ctrl_phase_zlp_in(void)
{
	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_ZLP_IN;
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_IN);
80004cec:	5d 18       	icall	r8
80004cee:	c1 c1       	brne	80004d26 <uhd_ctrl_phase_data_out+0xb2>
80004cf0:	fe 69 05 00 	mov	r9,-129792
80004cf4:	72 08       	ld.w	r8,r9[0x0]
80004cf6:	e0 18 fc ff 	andl	r8,0xfcff
	uhd_ack_in_received(0);
80004cfa:	a9 a8       	sbr	r8,0x8
80004cfc:	93 08       	st.w	r9[0x0],r8
80004cfe:	fe 69 05 60 	mov	r9,-129696
	uhd_ack_short_packet(0);
80004d02:	30 18       	mov	r8,1
80004d04:	93 08       	st.w	r9[0x0],r8
	uhd_enable_in_received_interrupt(0);
80004d06:	e0 6a 00 80 	mov	r10,128
80004d0a:	93 0a       	st.w	r9[0x0],r10
	uhd_ack_fifocon(0);
80004d0c:	fe 69 05 f0 	mov	r9,-129552
80004d10:	93 08       	st.w	r9[0x0],r8
80004d12:	e0 69 40 00 	mov	r9,16384
 * \internal
 * \brief Starts the ZLP IN phase on control endpoint
 */
static void uhd_ctrl_phase_zlp_in(void)
{
	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_ZLP_IN;
80004d16:	fe 68 06 20 	mov	r8,-129504
80004d1a:	91 09       	st.w	r8[0x0],r9
80004d1c:	30 3a       	mov	r10,3
	}

#ifdef USB_HOST_HUB_SUPPORT
	// TODO
#else
	ep_ctrl_size = uhd_get_pipe_size(0);
80004d1e:	e0 69 0d 48 	mov	r9,3400
80004d22:	93 0a       	st.w	r9[0x0],r10
#endif

	// Fill pipe
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_OUT);
80004d24:	c4 c8       	rjmp	80004dbc <uhd_ctrl_phase_data_out+0x148>
80004d26:	fe 69 05 00 	mov	r9,-129792
80004d2a:	72 06       	ld.w	r6,r9[0x0]
80004d2c:	72 08       	ld.w	r8,r9[0x0]
	}

#ifdef USB_HOST_HUB_SUPPORT
	// TODO
#else
	ep_ctrl_size = uhd_get_pipe_size(0);
80004d2e:	e0 18 fc ff 	andl	r8,0xfcff
80004d32:	a9 b8       	sbr	r8,0x9
80004d34:	93 08       	st.w	r9[0x0],r8
#endif

	// Fill pipe
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_OUT);
	uhd_ack_out_ready(0);
80004d36:	30 88       	mov	r8,8
80004d38:	30 29       	mov	r9,2
80004d3a:	ed d6 c0 83 	bfextu	r6,r6,0x4,0x3
	}

#ifdef USB_HOST_HUB_SUPPORT
	// TODO
#else
	ep_ctrl_size = uhd_get_pipe_size(0);
80004d3e:	30 0a       	mov	r10,0

	// Fill pipe
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_OUT);
	uhd_ack_out_ready(0);
	ptr_ep_data = (uint8_t *) & uhd_get_pipe_fifo_access(0, 8);
	while ((uhd_ctrl_nb_trans < uhd_ctrl_request_first->req.wLength)
80004d40:	ea 1a d0 00 	orh	r10,0xd000
	ep_ctrl_size = uhd_get_pipe_size(0);
#endif

	// Fill pipe
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_OUT);
	uhd_ack_out_ready(0);
80004d44:	f0 06 09 46 	lsl	r6,r8,r6
80004d48:	e0 6e 0d 4c 	mov	lr,3404
	ptr_ep_data = (uint8_t *) & uhd_get_pipe_fifo_access(0, 8);
	while ((uhd_ctrl_nb_trans < uhd_ctrl_request_first->req.wLength)
80004d4c:	fe 68 05 60 	mov	r8,-129696
80004d50:	5c 56       	castu.b	r6
			&& ep_ctrl_size && uhd_ctrl_request_first->payload_size) {
		*ptr_ep_data++ = *uhd_ctrl_request_first->payload++;
80004d52:	91 09       	st.w	r8[0x0],r9
80004d54:	30 0c       	mov	r12,0
80004d56:	e0 69 0d 50 	mov	r9,3408
		uhd_ctrl_nb_trans++;
80004d5a:	30 07       	mov	r7,0
80004d5c:	c0 e8       	rjmp	80004d78 <uhd_ctrl_phase_data_out+0x104>
80004d5e:	70 3b       	ld.w	r11,r8[0xc]
		ep_ctrl_size--;
		uhd_ctrl_request_first->payload_size--;
80004d60:	17 35       	ld.ub	r5,r11++
80004d62:	14 c5       	st.b	r10++,r5
80004d64:	91 3b       	st.w	r8[0xc],r11
80004d66:	92 08       	ld.sh	r8,r9[0x0]
80004d68:	2f f8       	sub	r8,-1
80004d6a:	b2 08       	st.h	r9[0x0],r8

	// Fill pipe
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_OUT);
	uhd_ack_out_ready(0);
	ptr_ep_data = (uint8_t *) & uhd_get_pipe_fifo_access(0, 8);
	while ((uhd_ctrl_nb_trans < uhd_ctrl_request_first->req.wLength)
80004d6c:	7c 08       	ld.w	r8,lr[0x0]
80004d6e:	f1 0b 00 10 	ld.sh	r11,r8[16]
80004d72:	20 1b       	sub	r11,1
80004d74:	f1 5b 00 10 	st.h	r8[16],r11
80004d78:	92 05       	ld.sh	r5,r9[0x0]
80004d7a:	7c 08       	ld.w	r8,lr[0x0]
80004d7c:	11 f4       	ld.ub	r4,r8[0x7]
80004d7e:	f1 3b 00 08 	ld.ub	r11,r8[8]
80004d82:	f7 e4 10 8b 	or	r11,r11,r4<<0x8
80004d86:	f6 05 19 00 	cp.h	r5,r11
80004d8a:	5f 3b       	srlo	r11
80004d8c:	ec 0a 01 05 	sub	r5,r6,r10
80004d90:	f8 05 18 00 	cp.b	r5,r12
			&& ep_ctrl_size && uhd_ctrl_request_first->payload_size) {
80004d94:	5f 15       	srne	r5
80004d96:	eb eb 00 0b 	and	r11,r5,r11
80004d9a:	f8 0b 18 00 	cp.b	r11,r12
		*ptr_ep_data++ = *uhd_ctrl_request_first->payload++;
		uhd_ctrl_nb_trans++;
		ep_ctrl_size--;
		uhd_ctrl_request_first->payload_size--;
	}
	uhd_enable_out_ready_interrupt(0);
80004d9e:	c0 60       	breq	80004daa <uhd_ctrl_phase_data_out+0x136>
80004da0:	f1 0b 00 10 	ld.sh	r11,r8[16]
80004da4:	ee 0b 19 00 	cp.h	r11,r7
	uhd_ack_fifocon(0);
80004da8:	cd b1       	brne	80004d5e <uhd_ctrl_phase_data_out+0xea>
80004daa:	30 29       	mov	r9,2
80004dac:	fe 68 05 f0 	mov	r8,-129552
	uhd_unfreeze_pipe(0);
80004db0:	91 09       	st.w	r8[0x0],r9
80004db2:	fe 68 06 20 	mov	r8,-129504
80004db6:	e0 69 40 00 	mov	r9,16384
80004dba:	91 09       	st.w	r8[0x0],r9
80004dbc:	e2 69 00 00 	mov	r9,131072
80004dc0:	91 09       	st.w	r8[0x0],r9
80004dc2:	d8 22       	popm	r4-r7,pc

80004dc4 <uhd_get_pipe>:
 * \param endp  Endpoint number
 *
 * \return Pipe number
 */
static uint8_t uhd_get_pipe(usb_add_t add, usb_ep_t endp)
{
80004dc4:	d4 31       	pushm	r0-r7,lr
80004dc6:	fe 6a 05 00 	mov	r10,-129792
80004dca:	18 98       	mov	r8,r12
80004dcc:	30 09       	mov	r9,0
	uint8_t pipe;

	// Search pipe
	for (pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (!Is_uhd_pipe_enabled(pipe)) {
80004dce:	fe 64 00 00 	mov	r4,-131072
80004dd2:	30 15       	mov	r5,1
			continue;
		}
		if (add != uhd_get_configured_address(pipe)) {
80004dd4:	37 f6       	mov	r6,127
			continue;
		}
		if (endp != uhd_get_pipe_endpoint_address(pipe)) {
80004dd6:	e0 67 00 80 	mov	r7,128
{
	uint8_t pipe;

	// Search pipe
	for (pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (!Is_uhd_pipe_enabled(pipe)) {
80004dda:	e8 f2 04 1c 	ld.w	r2,r4[1052]
 * \param endp  Endpoint number
 *
 * \return Pipe number
 */
static uint8_t uhd_get_pipe(usb_add_t add, usb_ep_t endp)
{
80004dde:	f9 d9 c0 08 	bfextu	r12,r9,0x0,0x8
	uint8_t pipe;

	// Search pipe
	for (pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (!Is_uhd_pipe_enabled(pipe)) {
80004de2:	ea 09 09 41 	lsl	r1,r5,r9
			continue;
		}
		if (add != uhd_get_configured_address(pipe)) {
80004de6:	18 9e       	mov	lr,r12
			continue;
		}
		if (endp != uhd_get_pipe_endpoint_address(pipe)) {
80004de8:	f8 c3 ff ff 	sub	r3,r12,-1
	// Search pipe
	for (pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (!Is_uhd_pipe_enabled(pipe)) {
			continue;
		}
		if (add != uhd_get_configured_address(pipe)) {
80004dec:	e2 1e 00 fc 	andl	lr,0xfc,COH
{
	uint8_t pipe;

	// Search pipe
	for (pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (!Is_uhd_pipe_enabled(pipe)) {
80004df0:	e3 e2 00 02 	and	r2,r1,r2
			continue;
		}
		if (add != uhd_get_configured_address(pipe)) {
80004df4:	e0 3e fb dc 	sub	lr,130012
{
	uint8_t pipe;

	// Search pipe
	for (pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (!Is_uhd_pipe_enabled(pipe)) {
80004df8:	58 02       	cp.w	r2,0
80004dfa:	c1 d0       	breq	80004e34 <uhd_get_pipe+0x70>
			continue;
		}
		if (add != uhd_get_configured_address(pipe)) {
80004dfc:	7c 02       	ld.w	r2,lr[0x0]
80004dfe:	fd d9 c0 02 	bfextu	lr,r9,0x0,0x2
80004e02:	a3 7e       	lsl	lr,0x3
80004e04:	ec 0e 09 4e 	lsl	lr,r6,lr
80004e08:	1c 62       	and	r2,lr
80004e0a:	5c 9e       	brev	lr
80004e0c:	fc 0e 12 00 	clz	lr,lr
80004e10:	e4 0e 0a 4e 	lsr	lr,r2,lr
80004e14:	1c 38       	cp.w	r8,lr
80004e16:	c0 f1       	brne	80004e34 <uhd_get_pipe+0x70>
			continue;
		}
		if (endp != uhd_get_pipe_endpoint_address(pipe)) {
80004e18:	74 02       	ld.w	r2,r10[0x0]
80004e1a:	74 0e       	ld.w	lr,r10[0x0]
80004e1c:	e5 d2 c2 04 	bfextu	r2,r2,0x10,0x4
80004e20:	fd de c1 02 	bfextu	lr,lr,0x8,0x2
80004e24:	58 1e       	cp.w	lr,1
80004e26:	ee 0e 17 00 	moveq	lr,r7
80004e2a:	f9 be 01 00 	movne	lr,0
80004e2e:	04 4e       	or	lr,r2
80004e30:	1c 3b       	cp.w	r11,lr
80004e32:	c0 70       	breq	80004e40 <uhd_get_pipe+0x7c>
80004e34:	f9 d3 c0 08 	bfextu	r12,r3,0x0,0x8
80004e38:	2f f9       	sub	r9,-1
80004e3a:	2f ca       	sub	r10,-4
static uint8_t uhd_get_pipe(usb_add_t add, usb_ep_t endp)
{
	uint8_t pipe;

	// Search pipe
	for (pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
80004e3c:	58 79       	cp.w	r9,7
80004e3e:	cc e1       	brne	80004dda <uhd_get_pipe+0x16>
			continue;
		}
		break;
	}
	return pipe;
}
80004e40:	d8 32       	popm	r0-r7,pc
80004e42:	d7 03       	nop

80004e44 <uhd_pipe_finish_job>:
 *
 * \param pipe   Pipe number
 * \param status Status of the transfer
 */
static void uhd_pipe_finish_job(uint8_t pipe, uhd_trans_status_t status)
{
80004e44:	d4 21       	pushm	r4-r7,lr
	uhd_pipe_job_t *ptr_job;

	// Get job corresponding at endpoint
	ptr_job = &uhd_pipe_job[pipe - 1];
80004e46:	e0 68 08 dc 	mov	r8,2268
80004e4a:	f8 c9 00 01 	sub	r9,r12,1
80004e4e:	16 9a       	mov	r10,r11
80004e50:	f2 09 00 29 	add	r9,r9,r9<<0x2
80004e54:	f0 09 00 29 	add	r9,r8,r9<<0x2
	if (ptr_job->busy == false) {
80004e58:	72 08       	ld.w	r8,r9[0x0]
80004e5a:	58 08       	cp.w	r8,0
		return; // No job running
	}
	ptr_job->busy = false;
80004e5c:	c2 f4       	brge	80004eba <uhd_pipe_finish_job+0x76>
80004e5e:	30 0b       	mov	r11,0
80004e60:	f1 db d3 e1 	bfins	r8,r11,0x1f,0x1
	if (NULL == ptr_job->call_end) {
80004e64:	93 08       	st.w	r9[0x0],r8
80004e66:	72 48       	ld.w	r8,r9[0x10]
80004e68:	58 08       	cp.w	r8,0
		return; // No callback linked to job
	}
	ptr_job->call_end(uhd_get_configured_address(pipe),
			uhd_get_pipe_endpoint_address(pipe),
80004e6a:	c2 80       	breq	80004eba <uhd_pipe_finish_job+0x76>
80004e6c:	f8 0e 15 02 	lsl	lr,r12,0x2
80004e70:	e0 3e fb 00 	sub	lr,129792
	}
	ptr_job->busy = false;
	if (NULL == ptr_job->call_end) {
		return; // No callback linked to job
	}
	ptr_job->call_end(uhd_get_configured_address(pipe),
80004e74:	ef dc c0 02 	bfextu	r7,r12,0x0,0x2
80004e78:	7c 06       	ld.w	r6,lr[0x0]
80004e7a:	e2 1c 03 fc 	andl	r12,0x3fc,COH
80004e7e:	7c 0b       	ld.w	r11,lr[0x0]
80004e80:	e0 3c fb dc 	sub	r12,130012
80004e84:	fd d6 c2 04 	bfextu	lr,r6,0x10,0x4
80004e88:	a3 77       	lsl	r7,0x3
80004e8a:	f7 db c1 02 	bfextu	r11,r11,0x8,0x2
80004e8e:	e0 66 00 80 	mov	r6,128
80004e92:	58 1b       	cp.w	r11,1
80004e94:	ec 0b 17 00 	moveq	r11,r6
80004e98:	f9 bb 01 00 	movne	r11,0
80004e9c:	1c 4b       	or	r11,lr
80004e9e:	78 0e       	ld.w	lr,r12[0x0]
80004ea0:	37 fc       	mov	r12,127
80004ea2:	f8 07 09 4c 	lsl	r12,r12,r7
80004ea6:	f9 ee 00 0e 	and	lr,r12,lr
80004eaa:	72 39       	ld.w	r9,r9[0xc]
80004eac:	5c 9c       	brev	r12
80004eae:	f8 0c 12 00 	clz	r12,r12
80004eb2:	fc 0c 0a 4c 	lsr	r12,lr,r12
80004eb6:	5c 5c       	castu.b	r12
80004eb8:	5d 18       	icall	r8
80004eba:	d8 22       	popm	r4-r7,pc

80004ebc <uhd_ep_abort_pipe>:
80004ebc:	d4 01       	pushm	lr
80004ebe:	fe 68 00 00 	mov	r8,-131072
 * \param status Reason of abort
 */
static void uhd_ep_abort_pipe(uint8_t pipe, uhd_trans_status_t status)
{
	// Stop transfer
	uhd_reset_pipe(pipe);
80004ec2:	e0 7a 00 00 	mov	r10,65536
80004ec6:	f0 fe 04 1c 	ld.w	lr,r8[1052]
80004eca:	f4 0c 09 4a 	lsl	r10,r10,r12
80004ece:	f5 ee 10 0e 	or	lr,r10,lr
80004ed2:	5c da       	com	r10
80004ed4:	f1 4e 04 1c 	st.w	r8[1052],lr
80004ed8:	f0 fe 04 1c 	ld.w	lr,r8[1052]
80004edc:	1c 6a       	and	r10,lr
80004ede:	f1 4a 04 1c 	st.w	r8[1052],r10

	// Autoswitch bank and interrupts has been reseted, then re-enable it
	uhd_enable_pipe_bank_autoswitch(pipe);
80004ee2:	f8 08 15 02 	lsl	r8,r12,0x2
80004ee6:	fe 6a 05 00 	mov	r10,-129792
80004eea:	f0 0a 00 0e 	add	lr,r8,r10
80004eee:	7c 0a       	ld.w	r10,lr[0x0]
80004ef0:	ab aa       	sbr	r10,0xa
80004ef2:	9d 0a       	st.w	lr[0x0],r10
	uhd_enable_stall_interrupt(pipe);
80004ef4:	fe 6e 05 f0 	mov	lr,-129552
80004ef8:	f0 0e 00 0a 	add	r10,r8,lr
80004efc:	34 0e       	mov	lr,64
80004efe:	95 0e       	st.w	r10[0x0],lr
	uhd_enable_pipe_error_interrupt(pipe);

	uhd_disable_out_ready_interrupt(pipe);
80004f00:	e0 38 f9 e0 	sub	r8,129504
	uhd_reset_pipe(pipe);

	// Autoswitch bank and interrupts has been reseted, then re-enable it
	uhd_enable_pipe_bank_autoswitch(pipe);
	uhd_enable_stall_interrupt(pipe);
	uhd_enable_pipe_error_interrupt(pipe);
80004f04:	30 8e       	mov	lr,8
80004f06:	95 0e       	st.w	r10[0x0],lr

	uhd_disable_out_ready_interrupt(pipe);
	uhd_pipe_dma_set_control(pipe, 0);
80004f08:	30 09       	mov	r9,0
	// Autoswitch bank and interrupts has been reseted, then re-enable it
	uhd_enable_pipe_bank_autoswitch(pipe);
	uhd_enable_stall_interrupt(pipe);
	uhd_enable_pipe_error_interrupt(pipe);

	uhd_disable_out_ready_interrupt(pipe);
80004f0a:	30 2a       	mov	r10,2
80004f0c:	91 0a       	st.w	r8[0x0],r10
	uhd_pipe_dma_set_control(pipe, 0);
80004f0e:	f8 08 15 04 	lsl	r8,r12,0x4
80004f12:	e0 38 f9 00 	sub	r8,129280
80004f16:	91 29       	st.w	r8[0x8],r9
	uhd_pipe_finish_job(pipe, status);
80004f18:	c9 6f       	rcall	80004e44 <uhd_pipe_finish_job>
80004f1a:	d8 02       	popm	pc

80004f1c <uhd_pipe_trans_complet>:
}
80004f1c:	d4 31       	pushm	r0-r7,lr
80004f1e:	e0 69 08 dc 	mov	r9,2268
80004f22:	f8 c8 00 01 	sub	r8,r12,1
	iram_size_t max_trans;
	iram_size_t next_trans;
	irqflags_t flags;

	// Get job corresponding at endpoint
	ptr_job = &uhd_pipe_job[pipe - 1];
80004f26:	f0 08 00 28 	add	r8,r8,r8<<0x2
80004f2a:	f2 08 00 28 	add	r8,r9,r8<<0x2

	if (!ptr_job->busy) {
80004f2e:	70 09       	ld.w	r9,r8[0x0]
80004f30:	58 09       	cp.w	r9,0
80004f32:	e0 84 00 cb 	brge	800050c8 <uhd_pipe_trans_complet+0x1ac>
		return; // No job is running, then ignore it (system error)
	}

	if (ptr_job->nb_trans != ptr_job->buf_size) {
80004f36:	70 3e       	ld.w	lr,r8[0xc]
80004f38:	70 2a       	ld.w	r10,r8[0x8]
80004f3a:	14 3e       	cp.w	lr,r10
80004f3c:	e0 80 00 9e 	breq	80005078 <uhd_pipe_trans_complet+0x15c>
		// Need to send or receive other data
		next_trans = ptr_job->buf_size - ptr_job->nb_trans;
		max_trans = UHD_PIPE_MAX_TRANS;
		if (uhd_is_pipe_in(pipe)) {
80004f40:	fe 6b 05 00 	mov	r11,-129792
80004f44:	f8 07 15 02 	lsl	r7,r12,0x2
80004f48:	ee 0b 00 09 	add	r9,r7,r11
80004f4c:	72 0b       	ld.w	r11,r9[0x0]
80004f4e:	f7 db c1 02 	bfextu	r11,r11,0x8,0x2
80004f52:	58 1b       	cp.w	r11,1
			// 256 is the maximum of IN requests via UPINRQ
			if ((256L*uhd_get_pipe_size(pipe))<UHD_PIPE_MAX_TRANS) {
80004f54:	c1 51       	brne	80004f7e <uhd_pipe_trans_complet+0x62>
80004f56:	72 0b       	ld.w	r11,r9[0x0]
80004f58:	30 86       	mov	r6,8
80004f5a:	f7 db c0 83 	bfextu	r11,r11,0x4,0x3
80004f5e:	ec 0b 09 4b 	lsl	r11,r6,r11
80004f62:	f6 06 09 4b 	lsl	r11,r11,r6
80004f66:	e0 4b ff ff 	cp.w	r11,65535
80004f6a:	e0 89 00 0a 	brgt	80004f7e <uhd_pipe_trans_complet+0x62>
				 max_trans = 256L * uhd_get_pipe_size(pipe);
80004f6e:	72 0b       	ld.w	r11,r9[0x0]
80004f70:	f7 db c0 83 	bfextu	r11,r11,0x4,0x3
80004f74:	ec 0b 09 4b 	lsl	r11,r6,r11
80004f78:	f6 06 09 4b 	lsl	r11,r11,r6
80004f7c:	c0 38       	rjmp	80004f82 <uhd_pipe_trans_complet+0x66>
80004f7e:	e0 7b 00 00 	mov	r11,65536
		return; // No job is running, then ignore it (system error)
	}

	if (ptr_job->nb_trans != ptr_job->buf_size) {
		// Need to send or receive other data
		next_trans = ptr_job->buf_size - ptr_job->nb_trans;
80004f82:	1c 1a       	sub	r10,lr
80004f84:	14 3b       	cp.w	r11,r10
80004f86:	f6 0a 17 80 	movls	r10,r11
			// The USB hardware supports a maximum
			// transfer size of UHD_PIPE_MAX_TRANS Bytes
			next_trans = max_trans;
		}

		if (next_trans == UHD_PIPE_MAX_TRANS) {
80004f8a:	e0 5a 00 00 	cp.w	r10,65536
80004f8e:	c0 31       	brne	80004f94 <uhd_pipe_trans_complet+0x78>
80004f90:	30 0b       	mov	r11,0
			// Set 0 to transfer the maximum
			uhd_dma_ctrl = (0 <<
					AVR32_USBB_UHDMA1_CONTROL_CH_BYTE_LENGTH_OFFSET)
					& AVR32_USBB_UHDMA1_CONTROL_CH_BYTE_LENGTH_MASK;
		} else {
			uhd_dma_ctrl = (next_trans <<
80004f92:	c0 38       	rjmp	80004f98 <uhd_pipe_trans_complet+0x7c>
80004f94:	f4 0b 15 10 	lsl	r11,r10,0x10
					AVR32_USBB_UHDMA1_CONTROL_CH_BYTE_LENGTH_OFFSET)
					& AVR32_USBB_UHDMA1_CONTROL_CH_BYTE_LENGTH_MASK;
		}

		if (uhd_is_pipe_out(pipe)) {
80004f98:	72 0e       	ld.w	lr,r9[0x0]
80004f9a:	fd de c1 02 	bfextu	lr,lr,0x8,0x2
80004f9e:	58 2e       	cp.w	lr,2
			if (0 != next_trans % uhd_get_pipe_size(pipe)) {
80004fa0:	c1 21       	brne	80004fc4 <uhd_pipe_trans_complet+0xa8>
80004fa2:	72 0e       	ld.w	lr,r9[0x0]
80004fa4:	30 86       	mov	r6,8
80004fa6:	fd de c0 83 	bfextu	lr,lr,0x4,0x3
80004faa:	ec 0e 09 4e 	lsl	lr,r6,lr
80004fae:	20 1e       	sub	lr,1
80004fb0:	f5 ee 00 0e 	and	lr,r10,lr
				// Enable short packet option
				// else the DMA transfer is accepted
				// and interrupt DMA valid but nothing is sent.
				uhd_dma_ctrl |= AVR32_USBB_UHDMA1_CONTROL_DMAEND_EN_MASK;
				// No need to request another ZLP
				ptr_job->b_shortpacket = false;
80004fb4:	c1 80       	breq	80004fe4 <uhd_pipe_trans_complet+0xc8>
		if (uhd_is_pipe_out(pipe)) {
			if (0 != next_trans % uhd_get_pipe_size(pipe)) {
				// Enable short packet option
				// else the DMA transfer is accepted
				// and interrupt DMA valid but nothing is sent.
				uhd_dma_ctrl |= AVR32_USBB_UHDMA1_CONTROL_DMAEND_EN_MASK;
80004fb6:	70 0e       	ld.w	lr,r8[0x0]
				// No need to request another ZLP
				ptr_job->b_shortpacket = false;
80004fb8:	0c 4b       	or	r11,r6
80004fba:	30 06       	mov	r6,0
80004fbc:	fd d6 d3 c1 	bfins	lr,r6,0x1e,0x1
80004fc0:	91 0e       	st.w	r8[0x0],lr
			}
		} else {
			if ((USB_EP_TYPE_ISOCHRONOUS != uhd_get_pipe_type(pipe))
80004fc2:	c1 18       	rjmp	80004fe4 <uhd_pipe_trans_complet+0xc8>
80004fc4:	72 0e       	ld.w	lr,r9[0x0]
80004fc6:	fd de c1 82 	bfextu	lr,lr,0xc,0x2
80004fca:	58 1e       	cp.w	lr,1
					|| (next_trans <= uhd_get_pipe_size(pipe))) {
80004fcc:	c0 a1       	brne	80004fe0 <uhd_pipe_trans_complet+0xc4>
				uhd_dma_ctrl |= AVR32_USBB_UHDMA1_CONTROL_DMAEND_EN_MASK;
				// No need to request another ZLP
				ptr_job->b_shortpacket = false;
			}
		} else {
			if ((USB_EP_TYPE_ISOCHRONOUS != uhd_get_pipe_type(pipe))
80004fce:	72 0e       	ld.w	lr,r9[0x0]
80004fd0:	30 86       	mov	r6,8
80004fd2:	fd de c0 83 	bfextu	lr,lr,0x4,0x3
80004fd6:	ec 0e 09 4e 	lsl	lr,r6,lr
80004fda:	1c 3a       	cp.w	r10,lr
80004fdc:	e0 8b 00 04 	brhi	80004fe4 <uhd_pipe_trans_complet+0xc8>
					|| (next_trans <= uhd_get_pipe_size(pipe))) {
				// Enable short packet reception
				uhd_dma_ctrl |= AVR32_USBB_UHDMA1_CONTROL_EOT_IRQ_EN_MASK
80004fe0:	e8 1b 00 14 	orl	r11,0x14
						| AVR32_USBB_UHDMA1_CONTROL_BUFF_CLOSE_IN_EN_MASK;
			}
		}

		// Start USB DMA to fill or read fifo of the selected endpoint
		uhd_pipe_dma_set_addr(pipe, (U32) &ptr_job->buf[ptr_job->nb_trans]);
80004fe4:	70 3e       	ld.w	lr,r8[0xc]
80004fe6:	70 16       	ld.w	r6,r8[0x4]
80004fe8:	1c 06       	add	r6,lr
80004fea:	f8 0e 15 04 	lsl	lr,r12,0x4
80004fee:	e0 3e f9 00 	sub	lr,129280

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80004ff2:	9d 16       	st.w	lr[0x4],r6
80004ff4:	e1 b5 00 00 	mfsr	r5,0x0
				AVR32_USBB_UHDMA1_CONTROL_CH_EN_MASK;

		// Disable IRQs to have a short sequence
		// between read of EOT_STA and DMA enable
		flags = cpu_irq_save();
		if( !(uhd_pipe_dma_get_status(pipe)
80004ff8:	d3 03       	ssrf	0x10
80004ffa:	7c 36       	ld.w	r6,lr[0xc]
80004ffc:	e2 16 00 10 	andl	r6,0x10,COH
				& AVR32_USBB_UHDMA1_STATUS_EOT_STA_MASK)) {
			if (uhd_is_pipe_in(pipe)) {
80005000:	c3 61       	brne	8000506c <uhd_pipe_trans_complet+0x150>
80005002:	72 0c       	ld.w	r12,r9[0x0]
80005004:	f9 dc c1 02 	bfextu	r12,r12,0x8,0x2
80005008:	58 1c       	cp.w	r12,1
				uhd_in_request_number(pipe,
8000500a:	c1 c1       	brne	80005042 <uhd_pipe_trans_complet+0x126>
8000500c:	fe 6c 06 50 	mov	r12,-129456
80005010:	ee 0c 00 06 	add	r6,r7,r12
80005014:	6c 0c       	ld.w	r12,r6[0x0]
80005016:	72 03       	ld.w	r3,r9[0x0]
80005018:	e0 1c ff 00 	andl	r12,0xff00
8000501c:	72 04       	ld.w	r4,r9[0x0]
8000501e:	f3 d3 c0 83 	bfextu	r9,r3,0x4,0x3
80005022:	e9 d4 c0 83 	bfextu	r4,r4,0x4,0x3
80005026:	30 83       	mov	r3,8
80005028:	2f d4       	sub	r4,-3
8000502a:	e6 09 09 49 	lsl	r9,r3,r9
8000502e:	20 19       	sub	r9,1
80005030:	14 09       	add	r9,r10
80005032:	f2 04 0a 49 	lsr	r9,r9,r4
80005036:	20 19       	sub	r9,1
80005038:	f3 d9 c0 08 	bfextu	r9,r9,0x0,0x8
8000503c:	f3 ec 10 0c 	or	r12,r9,r12
						(next_trans+uhd_get_pipe_size(pipe)-1)/uhd_get_pipe_size(pipe));
			}
			uhd_disable_bank_interrupt(pipe);
80005040:	8d 0c       	st.w	r6[0x0],r12
80005042:	e0 37 f9 e0 	sub	r7,129504
80005046:	e0 69 10 00 	mov	r9,4096
			uhd_unfreeze_pipe(pipe);
8000504a:	8f 09       	st.w	r7[0x0],r9
8000504c:	e2 69 00 00 	mov	r9,131072
			}
		}

		// Start USB DMA to fill or read fifo of the selected endpoint
		uhd_pipe_dma_set_addr(pipe, (U32) &ptr_job->buf[ptr_job->nb_trans]);
		uhd_dma_ctrl |= AVR32_USBB_UHDMA1_CONTROL_EOBUFF_IRQ_EN_MASK |
80005050:	8f 09       	st.w	r7[0x0],r9
80005052:	e8 1b 00 21 	orl	r11,0x21
						(next_trans+uhd_get_pipe_size(pipe)-1)/uhd_get_pipe_size(pipe));
			}
			uhd_disable_bank_interrupt(pipe);
			uhd_unfreeze_pipe(pipe);
			uhd_pipe_dma_set_control(pipe, uhd_dma_ctrl);
			ptr_job->nb_trans += next_trans;
80005056:	9d 2b       	st.w	lr[0x8],r11
80005058:	70 39       	ld.w	r9,r8[0xc]
8000505a:	f2 0a 00 0a 	add	r10,r9,r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000505e:	91 3a       	st.w	r8[0xc],r10
80005060:	e6 15 00 01 	andh	r5,0x1,COH
      cpu_irq_enable();
80005064:	c0 21       	brne	80005068 <uhd_pipe_trans_complet+0x14c>
			cpu_irq_restore(flags);
			return;
80005066:	d5 03       	csrf	0x10
80005068:	d8 32       	popm	r0-r7,pc
8000506a:	d7 03       	nop
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000506c:	e6 15 00 01 	andh	r5,0x1,COH
80005070:	c0 21       	brne	80005074 <uhd_pipe_trans_complet+0x158>
      cpu_irq_enable();
80005072:	d5 03       	csrf	0x10
		}
		cpu_irq_restore(flags);
		// Here a ZLP has been received
		// and the DMA transfer must be not started.
		// It is the end of transfer
		ptr_job->buf_size = ptr_job->nb_trans;
80005074:	70 39       	ld.w	r9,r8[0xc]
80005076:	91 29       	st.w	r8[0x8],r9
	}
	if (uhd_is_pipe_out(pipe)) {
80005078:	f8 09 15 02 	lsl	r9,r12,0x2
8000507c:	fe 6b 05 00 	mov	r11,-129792
80005080:	f2 0b 00 0a 	add	r10,r9,r11
80005084:	74 0a       	ld.w	r10,r10[0x0]
80005086:	f5 da c1 02 	bfextu	r10,r10,0x8,0x2
8000508a:	58 2a       	cp.w	r10,2
8000508c:	c1 c1       	brne	800050c4 <uhd_pipe_trans_complet+0x1a8>
		if (ptr_job->b_shortpacket) {
8000508e:	70 08       	ld.w	r8,r8[0x0]
80005090:	ed b8 00 1e 	bld	r8,0x1e
80005094:	c1 81       	brne	800050c4 <uhd_pipe_trans_complet+0x1a8>
			// Need to send a ZLP (No possible with USB DMA)
			// enable interrupt to wait a free bank to sent ZLP
			uhd_ack_out_ready(pipe);
80005096:	fe 6c 05 60 	mov	r12,-129696
8000509a:	f2 0c 00 08 	add	r8,r9,r12
8000509e:	91 0a       	st.w	r8[0x0],r10
			if (Is_uhd_write_enabled(pipe)) {
800050a0:	fe 6b 05 30 	mov	r11,-129744
800050a4:	f2 0b 00 08 	add	r8,r9,r11
800050a8:	70 08       	ld.w	r8,r8[0x0]
800050aa:	ed b8 00 10 	bld	r8,0x10
800050ae:	c0 61       	brne	800050ba <uhd_pipe_trans_complet+0x19e>
				// Force interrupt in case of pipe already free
				uhd_raise_out_ready(pipe);
800050b0:	fe 6c 05 90 	mov	r12,-129648
800050b4:	f2 0c 00 08 	add	r8,r9,r12
800050b8:	91 0a       	st.w	r8[0x0],r10
			}
			uhd_enable_out_ready_interrupt(pipe);
800050ba:	e0 39 fa 10 	sub	r9,129552
800050be:	30 28       	mov	r8,2
800050c0:	93 08       	st.w	r9[0x0],r8
			return;
800050c2:	d8 32       	popm	r0-r7,pc
		}
	}
	// Call callback to signal end of transfer
	uhd_pipe_finish_job(pipe, UHD_TRANS_NOERROR);
800050c4:	30 0b       	mov	r11,0
800050c6:	cb fe       	rcall	80004e44 <uhd_pipe_finish_job>
800050c8:	d8 32       	popm	r0-r7,pc
800050ca:	d7 03       	nop

800050cc <uhd_ep_run>:
800050cc:	d4 31       	pushm	r0-r7,lr
800050ce:	fa c4 ff dc 	sub	r4,sp,-36
		bool b_shortpacket,
		uint8_t *buf,
		iram_size_t buf_size,
		uint16_t timeout,
		uhd_callback_trans_t callback)
{
800050d2:	10 95       	mov	r5,r8
800050d4:	68 13       	ld.w	r3,r4[0x4]
800050d6:	14 97       	mov	r7,r10
800050d8:	12 96       	mov	r6,r9
800050da:	68 04       	ld.w	r4,r4[0x0]
	irqflags_t flags;
	uint8_t pipe;
	uhd_pipe_job_t *ptr_job;

	pipe = uhd_get_pipe(add,endp);
800050dc:	c7 4e       	rcall	80004dc4 <uhd_get_pipe>
800050de:	30 78       	mov	r8,7
	if (pipe == AVR32_USBB_EPT_NUM) {
800050e0:	f0 0c 18 00 	cp.b	r12,r8
800050e4:	c1 60       	breq	80005110 <uhd_ep_run+0x44>
800050e6:	e0 69 08 dc 	mov	r9,2268
		return false; // pipe not found
	}

	// Get job about pipe
	ptr_job = &uhd_pipe_job[pipe-1];
800050ea:	f8 c8 00 01 	sub	r8,r12,1
800050ee:	f0 08 00 28 	add	r8,r8,r8<<0x2
800050f2:	f2 08 00 28 	add	r8,r9,r8<<0x2

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800050f6:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
800050fa:	d3 03       	ssrf	0x10
	flags = cpu_irq_save();
	if (ptr_job->busy == true) {
800050fc:	70 0b       	ld.w	r11,r8[0x0]
800050fe:	e6 19 00 01 	andh	r9,0x1,COH
80005102:	16 9a       	mov	r10,r11
80005104:	e6 1a 80 00 	andh	r10,0x8000,COH
80005108:	c0 50       	breq	80005112 <uhd_ep_run+0x46>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000510a:	58 09       	cp.w	r9,0
8000510c:	c0 21       	brne	80005110 <uhd_ep_run+0x44>
      cpu_irq_enable();
8000510e:	d5 03       	csrf	0x10
   }

	barrier();
80005110:	d8 3a       	popm	r0-r7,pc,r12=0
		cpu_irq_restore(flags);
		return false; // Job already on going
	}
	ptr_job->busy = true;
80005112:	30 1e       	mov	lr,1
80005114:	f7 de d3 e1 	bfins	r11,lr,0x1f,0x1
80005118:	91 0b       	st.w	r8[0x0],r11

	// No job running. Let's setup a new one.
	ptr_job->buf = buf;
	ptr_job->buf_size = buf_size;
	ptr_job->nb_trans = 0;
	ptr_job->timeout = timeout;
8000511a:	b0 14       	st.h	r8[0x2],r4
	ptr_job->busy = true;

	// No job running. Let's setup a new one.
	ptr_job->buf = buf;
	ptr_job->buf_size = buf_size;
	ptr_job->nb_trans = 0;
8000511c:	91 3a       	st.w	r8[0xc],r10
	ptr_job->timeout = timeout;
	ptr_job->b_shortpacket = b_shortpacket;
	ptr_job->call_end = callback;
8000511e:	91 43       	st.w	r8[0x10],r3
	// No job running. Let's setup a new one.
	ptr_job->buf = buf;
	ptr_job->buf_size = buf_size;
	ptr_job->nb_trans = 0;
	ptr_job->timeout = timeout;
	ptr_job->b_shortpacket = b_shortpacket;
80005120:	70 0a       	ld.w	r10,r8[0x0]
		return false; // Job already on going
	}
	ptr_job->busy = true;

	// No job running. Let's setup a new one.
	ptr_job->buf = buf;
80005122:	91 16       	st.w	r8[0x4],r6
	ptr_job->buf_size = buf_size;
	ptr_job->nb_trans = 0;
	ptr_job->timeout = timeout;
	ptr_job->b_shortpacket = b_shortpacket;
80005124:	f5 d7 d3 c1 	bfins	r10,r7,0x1e,0x1
	}
	ptr_job->busy = true;

	// No job running. Let's setup a new one.
	ptr_job->buf = buf;
	ptr_job->buf_size = buf_size;
80005128:	91 25       	st.w	r8[0x8],r5
	ptr_job->nb_trans = 0;
	ptr_job->timeout = timeout;
	ptr_job->b_shortpacket = b_shortpacket;
8000512a:	91 0a       	st.w	r8[0x0],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000512c:	58 09       	cp.w	r9,0
8000512e:	c0 21       	brne	80005132 <uhd_ep_run+0x66>
      cpu_irq_enable();
80005130:	d5 03       	csrf	0x10
	ptr_job->call_end = callback;
	cpu_irq_restore(flags);

	// Request first transfer
	uhd_pipe_trans_complet(pipe);
80005132:	cf 5e       	rcall	80004f1c <uhd_pipe_trans_complet>
80005134:	da 3a       	popm	r0-r7,pc,r12=1
80005136:	d7 03       	nop

80005138 <uhd_ctrl_request_end>:
80005138:	d4 21       	pushm	r4-r7,lr
8000513a:	30 09       	mov	r9,0
8000513c:	e0 68 0d 58 	mov	r8,3416
80005140:	18 95       	mov	r5,r12
80005142:	b0 09       	st.h	r8[0x0],r9
	bool b_new_request;

	uhd_ctrl_request_timeout = 0;

	// Remove request from the control request list
	callback_end = uhd_ctrl_request_first->callback_end;
80005144:	e0 69 0d 4c 	mov	r9,3404

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80005148:	72 0c       	ld.w	r12,r9[0x0]
8000514a:	78 66       	ld.w	r6,r12[0x18]
	cpu_irq_disable();
8000514c:	e1 b8 00 00 	mfsr	r8,0x0
	request_to_free = uhd_ctrl_request_first;
	flags = cpu_irq_save();
	uhd_ctrl_request_first = uhd_ctrl_request_first->next_request;
80005150:	d3 03       	ssrf	0x10
80005152:	72 0a       	ld.w	r10,r9[0x0]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80005154:	74 77       	ld.w	r7,r10[0x1c]
80005156:	93 07       	st.w	r9[0x0],r7
80005158:	ed b8 00 10 	bld	r8,0x10
	b_new_request = (uhd_ctrl_request_first != NULL);
	cpu_irq_restore(flags);
	free(request_to_free);
8000515c:	c0 20       	breq	80005160 <uhd_ctrl_request_end+0x28>
8000515e:	d5 03       	csrf	0x10

	// Call callback
	if (callback_end != NULL) {
80005160:	e0 a0 0b a2 	rcall	800068a4 <free>
		callback_end(uhd_get_configured_address(0), status, uhd_ctrl_nb_trans);
80005164:	58 06       	cp.w	r6,0
80005166:	c0 b0       	breq	8000517c <uhd_ctrl_request_end+0x44>
80005168:	fe 68 04 24 	mov	r8,-130012
8000516c:	70 0c       	ld.w	r12,r8[0x0]
8000516e:	e0 68 0d 50 	mov	r8,3408
80005172:	0a 9b       	mov	r11,r5
80005174:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
	}

	// If a setup request is pending and no started by previous callback
	if (b_new_request) {
80005178:	90 8a       	ld.uh	r10,r8[0x0]
		uhd_ctrl_phase_setup();
8000517a:	5d 16       	icall	r6
8000517c:	58 07       	cp.w	r7,0
	}
	if (uhd_b_suspend_requested) {
8000517e:	c0 20       	breq	80005182 <uhd_ctrl_request_end+0x4a>
80005180:	c0 cc       	rcall	80005198 <uhd_ctrl_phase_setup>
80005182:	e0 68 09 57 	mov	r8,2391
80005186:	30 09       	mov	r9,0
80005188:	11 8a       	ld.ub	r10,r8[0x0]
		// A suspend request has been delay after all setup request
		uhd_b_suspend_requested = false;
8000518a:	f2 0a 18 00 	cp.b	r10,r9
		uhd_suspend();
8000518e:	c0 40       	breq	80005196 <uhd_ctrl_request_end+0x5e>
80005190:	b0 89       	st.b	r8[0x0],r9
80005192:	fe b0 fd 49 	rcall	80004c24 <uhd_suspend>
80005196:	d8 22       	popm	r4-r7,pc

80005198 <uhd_ctrl_phase_setup>:
80005198:	d4 21       	pushm	r4-r7,lr
8000519a:	20 2d       	sub	sp,8
8000519c:	e0 68 0d 48 	mov	r8,3400
800051a0:	30 06       	mov	r6,0
800051a2:	91 06       	st.w	r8[0x0],r6
800051a4:	e0 68 0d 4c 	mov	r8,3404
800051a8:	30 8a       	mov	r10,8
800051aa:	70 07       	ld.w	r7,r8[0x0]
800051ac:	1a 9c       	mov	r12,sp
800051ae:	ee cb ff ff 	sub	r11,r7,-1

	// Manage LSB/MSB to fit with CPU usage
	setup.req.wValue = cpu_to_le16(setup.req.wValue);
	setup.req.wIndex = cpu_to_le16(setup.req.wIndex);
	setup.req.wLength = cpu_to_le16(setup.req.wLength);
	uhd_ctrl_nb_trans = 0;
800051b2:	e0 a0 0d 9d 	rcall	80006cec <memcpy>
	}
#error TODO check address in list
	// Reconfigure USB address of pipe 0 used for all control endpoints
	uhd_configure_address(0, uhd_ctrl_request_first->add);
#else
	if (!Is_uhd_pipe_enabled(0) ||
800051b6:	e0 68 0d 50 	mov	r8,3408
		uint64_t value64;
	} setup;
	volatile uint64_t *ptr_ep_data;

	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_SETUP;
	memcpy( &setup.req, &uhd_ctrl_request_first->req, sizeof(usb_setup_req_t));
800051ba:	b0 06       	st.h	r8[0x0],r6
	}
#error TODO check address in list
	// Reconfigure USB address of pipe 0 used for all control endpoints
	uhd_configure_address(0, uhd_ctrl_request_first->add);
#else
	if (!Is_uhd_pipe_enabled(0) ||
800051bc:	fe 68 00 00 	mov	r8,-131072

	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_SETUP;
	memcpy( &setup.req, &uhd_ctrl_request_first->req, sizeof(usb_setup_req_t));

	// Manage LSB/MSB to fit with CPU usage
	setup.req.wValue = cpu_to_le16(setup.req.wValue);
800051c0:	40 09       	lddsp	r9,sp[0x0]
800051c2:	f0 fc 04 1c 	ld.w	r12,r8[1052]
800051c6:	f7 d9 c0 10 	bfextu	r11,r9,0x0,0x10
800051ca:	f6 06 16 08 	lsr	r6,r11,0x8
800051ce:	ed eb 10 8b 	or	r11,r6,r11<<0x8
	setup.req.wIndex = cpu_to_le16(setup.req.wIndex);
800051d2:	40 18       	lddsp	r8,sp[0x4]
800051d4:	f3 db d0 10 	bfins	r9,r11,0x0,0x10
	}
#error TODO check address in list
	// Reconfigure USB address of pipe 0 used for all control endpoints
	uhd_configure_address(0, uhd_ctrl_request_first->add);
#else
	if (!Is_uhd_pipe_enabled(0) ||
800051d8:	f0 0a 16 10 	lsr	r10,r8,0x10
	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_SETUP;
	memcpy( &setup.req, &uhd_ctrl_request_first->req, sizeof(usb_setup_req_t));

	// Manage LSB/MSB to fit with CPU usage
	setup.req.wValue = cpu_to_le16(setup.req.wValue);
	setup.req.wIndex = cpu_to_le16(setup.req.wIndex);
800051dc:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
800051e0:	f4 0b 16 08 	lsr	r11,r10,0x8
800051e4:	f7 ea 10 8a 	or	r10,r11,r10<<0x8
	setup.req.wLength = cpu_to_le16(setup.req.wLength);
800051e8:	f1 da d2 10 	bfins	r8,r10,0x10,0x10
	}
#error TODO check address in list
	// Reconfigure USB address of pipe 0 used for all control endpoints
	uhd_configure_address(0, uhd_ctrl_request_first->add);
#else
	if (!Is_uhd_pipe_enabled(0) ||
800051ec:	ed d8 b0 10 	bfexts	r6,r8,0x0,0x10
			(uhd_ctrl_request_first->add != uhd_get_configured_address(0))) {
800051f0:	58 0c       	cp.w	r12,0
800051f2:	c0 90       	breq	80005204 <uhd_ctrl_phase_setup+0x6c>
800051f4:	fe 6a 04 24 	mov	r10,-130012
800051f8:	74 0a       	ld.w	r10,r10[0x0]
800051fa:	0f 8b       	ld.ub	r11,r7[0x0]
800051fc:	f5 da c0 07 	bfextu	r10,r10,0x0,0x7
		uhd_ctrl_request_end(UHD_TRANS_DISCONNECT);
80005200:	14 3b       	cp.w	r11,r10
80005202:	c0 40       	breq	8000520a <uhd_ctrl_phase_setup+0x72>
		return; // Endpoint not valid
80005204:	30 1c       	mov	r12,1
	}
#endif

	// Fill pipe
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_SETUP);
80005206:	c9 9f       	rcall	80005138 <uhd_ctrl_request_end>
80005208:	c2 a8       	rjmp	8000525c <uhd_ctrl_phase_setup+0xc4>
8000520a:	fe 6b 05 00 	mov	r11,-129792
8000520e:	76 0a       	ld.w	r10,r11[0x0]
80005210:	e0 1a fc ff 	andl	r10,0xfcff
	uhd_ack_setup_ready(0);
80005214:	97 0a       	st.w	r11[0x0],r10
80005216:	30 4c       	mov	r12,4
	memcpy( &setup.req, &uhd_ctrl_request_first->req, sizeof(usb_setup_req_t));

	// Manage LSB/MSB to fit with CPU usage
	setup.req.wValue = cpu_to_le16(setup.req.wValue);
	setup.req.wIndex = cpu_to_le16(setup.req.wIndex);
	setup.req.wLength = cpu_to_le16(setup.req.wLength);
80005218:	fe 6a 05 60 	mov	r10,-129696
	}
#endif

	// Fill pipe
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_SETUP);
	uhd_ack_setup_ready(0);
8000521c:	ef d6 c0 10 	bfextu	r7,r6,0x0,0x10
	memcpy( &setup.req, &uhd_ctrl_request_first->req, sizeof(usb_setup_req_t));

	// Manage LSB/MSB to fit with CPU usage
	setup.req.wValue = cpu_to_le16(setup.req.wValue);
	setup.req.wIndex = cpu_to_le16(setup.req.wIndex);
	setup.req.wLength = cpu_to_le16(setup.req.wLength);
80005220:	95 0c       	st.w	r10[0x0],r12
80005222:	12 9b       	mov	r11,r9
80005224:	ee 09 16 08 	lsr	r9,r7,0x8
80005228:	f3 e7 10 87 	or	r7,r9,r7<<0x8
	// Fill pipe
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_SETUP);
	uhd_ack_setup_ready(0);
	Assert(sizeof(setup) == sizeof(uint64_t));
	ptr_ep_data = (volatile uint64_t *)&uhd_get_pipe_fifo_access(0, 64);
	*ptr_ep_data = setup.value64;
8000522c:	f1 d7 d0 10 	bfins	r8,r7,0x0,0x10
80005230:	10 9a       	mov	r10,r8
80005232:	30 08       	mov	r8,0
80005234:	ea 18 d0 00 	orh	r8,0xd000

	uhd_ctrl_request_timeout = 5000;
80005238:	f0 eb 00 00 	st.d	r8[0],r10
8000523c:	e0 69 13 88 	mov	r9,5000
	uhd_enable_setup_ready_interrupt(0);
80005240:	e0 68 0d 58 	mov	r8,3416
80005244:	b0 09       	st.h	r8[0x0],r9
	uhd_ack_fifocon(0);
80005246:	fe 68 05 f0 	mov	r8,-129552
8000524a:	91 0c       	st.w	r8[0x0],r12
8000524c:	e0 69 40 00 	mov	r9,16384
	uhd_unfreeze_pipe(0);
80005250:	fe 68 06 20 	mov	r8,-129504
80005254:	91 09       	st.w	r8[0x0],r9
}
80005256:	e2 69 00 00 	mov	r9,131072
8000525a:	91 09       	st.w	r8[0x0],r9
8000525c:	2f ed       	sub	sp,-8
8000525e:	d8 22       	popm	r4-r7,pc

80005260 <uhd_setup_request>:
80005260:	d4 31       	pushm	r0-r7,lr
80005262:	20 1d       	sub	sp,4
80005264:	18 97       	mov	r7,r12
80005266:	50 0b       	stdsp	sp[0x0],r11
80005268:	14 92       	mov	r2,r10
8000526a:	12 96       	mov	r6,r9
8000526c:	10 93       	mov	r3,r8
8000526e:	40 a4       	lddsp	r4,sp[0x28]
80005270:	32 0c       	mov	r12,32
80005272:	e0 a0 0b 21 	rcall	800068b4 <malloc>
	irqflags_t flags;
	struct uhd_ctrl_request_t *request;
	bool b_start_request = false;

	request = malloc( sizeof(struct uhd_ctrl_request_t) );
	if (request == NULL) {
80005276:	40 0b       	lddsp	r11,sp[0x0]
{
	irqflags_t flags;
	struct uhd_ctrl_request_t *request;
	bool b_start_request = false;

	request = malloc( sizeof(struct uhd_ctrl_request_t) );
80005278:	18 95       	mov	r5,r12
	if (request == NULL) {
8000527a:	c2 60       	breq	800052c6 <uhd_setup_request+0x66>
		Assert(false);
		return false;
	}

	// Fill structure
	request->add = (uint8_t) add;
8000527c:	18 c7       	st.b	r12++,r7
	memcpy(&request->req, req, sizeof(usb_setup_req_t));
8000527e:	30 8a       	mov	r10,8
80005280:	e0 a0 0d 36 	rcall	80006cec <memcpy>
	request->payload = payload;
	request->payload_size = payload_size;
	request->callback_run = callback_run;
	request->callback_end = callback_end;
	request->next_request = NULL;
80005284:	30 08       	mov	r8,0
	}

	// Fill structure
	request->add = (uint8_t) add;
	memcpy(&request->req, req, sizeof(usb_setup_req_t));
	request->payload = payload;
80005286:	8b 32       	st.w	r5[0xc],r2
	request->payload_size = payload_size;
80005288:	eb 56 00 10 	st.h	r5[16],r6
	request->callback_run = callback_run;
8000528c:	8b 53       	st.w	r5[0x14],r3
	request->callback_end = callback_end;
8000528e:	8b 64       	st.w	r5[0x18],r4
	request->next_request = NULL;
80005290:	8b 78       	st.w	r5[0x1c],r8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80005292:	e1 ba 00 00 	mfsr	r10,0x0
	cpu_irq_disable();
80005296:	d3 03       	ssrf	0x10

	// Add this request in the queue
	flags = cpu_irq_save();
	if (uhd_ctrl_request_first == NULL) {
80005298:	e0 69 0d 4c 	mov	r9,3404
8000529c:	72 0b       	ld.w	r11,r9[0x0]
8000529e:	58 0b       	cp.w	r11,0
		uhd_ctrl_request_first = request;
800052a0:	c0 41       	brne	800052a8 <uhd_setup_request+0x48>
800052a2:	93 05       	st.w	r9[0x0],r5
800052a4:	30 18       	mov	r8,1
		b_start_request = true;
	} else {
		uhd_ctrl_request_last->next_request = request;
800052a6:	c0 58       	rjmp	800052b0 <uhd_setup_request+0x50>
800052a8:	e0 69 0d 54 	mov	r9,3412
	}
	uhd_ctrl_request_last = request;
800052ac:	72 09       	ld.w	r9,r9[0x0]
800052ae:	93 75       	st.w	r9[0x1c],r5
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800052b0:	e0 69 0d 54 	mov	r9,3412
800052b4:	93 05       	st.w	r9[0x0],r5
      cpu_irq_enable();
800052b6:	ed ba 00 10 	bld	r10,0x10
	cpu_irq_restore(flags);

	if (b_start_request) {
800052ba:	c0 20       	breq	800052be <uhd_setup_request+0x5e>
		// Start immediately request
		uhd_ctrl_phase_setup();
800052bc:	d5 03       	csrf	0x10
800052be:	58 08       	cp.w	r8,0
800052c0:	c0 20       	breq	800052c4 <uhd_setup_request+0x64>
	}
	return true;
}
800052c2:	c6 bf       	rcall	80005198 <uhd_ctrl_phase_setup>
800052c4:	30 1c       	mov	r12,1
800052c6:	2f fd       	sub	sp,-4
800052c8:	d8 32       	popm	r0-r7,pc
800052ca:	d7 03       	nop

800052cc <uhd_ep_free>:
800052cc:	d4 31       	pushm	r0-r7,lr
800052ce:	fe 66 05 00 	mov	r6,-129792
800052d2:	18 90       	mov	r0,r12
800052d4:	16 94       	mov	r4,r11
800052d6:	30 07       	mov	r7,0
800052d8:	fe 65 00 00 	mov	r5,-131072
		return;
	}
#endif
	// Search endpoint(s) in all pipes
	for (uint8_t pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (!Is_uhd_pipe_enabled(pipe)) {
800052dc:	30 11       	mov	r1,1
			continue;
		}
		if (add != uhd_get_configured_address(pipe)) {
800052de:	37 f2       	mov	r2,127
			continue;
		}
		if (endp != 0xFF) {
800052e0:	3f f3       	mov	r3,-1
		return;
	}
#endif
	// Search endpoint(s) in all pipes
	for (uint8_t pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (!Is_uhd_pipe_enabled(pipe)) {
800052e2:	ea fb 04 1c 	ld.w	r11,r5[1052]
	return false;
}


void uhd_ep_free(usb_add_t add, usb_ep_t endp)
{
800052e6:	0e 99       	mov	r9,r7
		return;
	}
#endif
	// Search endpoint(s) in all pipes
	for (uint8_t pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (!Is_uhd_pipe_enabled(pipe)) {
800052e8:	e2 07 09 4a 	lsl	r10,r1,r7
	return false;
}


void uhd_ep_free(usb_add_t add, usb_ep_t endp)
{
800052ec:	5c 59       	castu.b	r9
		return;
	}
#endif
	// Search endpoint(s) in all pipes
	for (uint8_t pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (!Is_uhd_pipe_enabled(pipe)) {
800052ee:	f5 eb 00 0b 	and	r11,r10,r11
			continue;
		}
		if (add != uhd_get_configured_address(pipe)) {
800052f2:	12 98       	mov	r8,r9
800052f4:	e2 18 00 fc 	andl	r8,0xfc,COH
800052f8:	e0 38 fb dc 	sub	r8,130012
		return;
	}
#endif
	// Search endpoint(s) in all pipes
	for (uint8_t pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (!Is_uhd_pipe_enabled(pipe)) {
800052fc:	58 0b       	cp.w	r11,0
800052fe:	c3 90       	breq	80005370 <uhd_ep_free+0xa4>
			continue;
		}
		if (add != uhd_get_configured_address(pipe)) {
80005300:	70 0b       	ld.w	r11,r8[0x0]
80005302:	f1 d7 c0 02 	bfextu	r8,r7,0x0,0x2
80005306:	a3 78       	lsl	r8,0x3
80005308:	e4 08 09 48 	lsl	r8,r2,r8
8000530c:	10 6b       	and	r11,r8
8000530e:	5c 98       	brev	r8
80005310:	f0 08 12 00 	clz	r8,r8
80005314:	f6 08 0a 48 	lsr	r8,r11,r8
80005318:	10 30       	cp.w	r0,r8
8000531a:	c2 b1       	brne	80005370 <uhd_ep_free+0xa4>
			if (endp != uhd_get_pipe_endpoint_address(pipe)) {
				continue; // Mismatch
			}
		}
		// Unalloc pipe
		uhd_disable_pipe(pipe);
8000531c:	5c da       	com	r10
			continue;
		}
		if (add != uhd_get_configured_address(pipe)) {
			continue;
		}
		if (endp != 0xFF) {
8000531e:	e6 04 18 00 	cp.b	r4,r3
80005322:	c1 10       	breq	80005344 <uhd_ep_free+0x78>
			// Disable specific endpoint number
			if (endp != uhd_get_pipe_endpoint_address(pipe)) {
80005324:	6c 0b       	ld.w	r11,r6[0x0]
80005326:	6c 08       	ld.w	r8,r6[0x0]
80005328:	f7 db c2 04 	bfextu	r11,r11,0x10,0x4
8000532c:	f1 d8 c1 02 	bfextu	r8,r8,0x8,0x2
80005330:	e0 6c 00 80 	mov	r12,128
80005334:	58 18       	cp.w	r8,1
80005336:	f8 08 17 00 	moveq	r8,r12
8000533a:	f9 b8 01 00 	movne	r8,0
8000533e:	16 48       	or	r8,r11
80005340:	10 34       	cp.w	r4,r8
80005342:	c1 71       	brne	80005370 <uhd_ep_free+0xa4>
				continue; // Mismatch
			}
		}
		// Unalloc pipe
		uhd_disable_pipe(pipe);
80005344:	ea f8 04 1c 	ld.w	r8,r5[1052]
80005348:	10 6a       	and	r10,r8
8000534a:	eb 4a 04 1c 	st.w	r5[1052],r10
		uhd_unallocate_memory(pipe);
8000534e:	6c 08       	ld.w	r8,r6[0x0]
80005350:	a1 d8       	cbr	r8,0x1
80005352:	8d 08       	st.w	r6[0x0],r8

		// Stop transfer on this pipe
#ifndef USB_HOST_HUB_SUPPORT
		if (pipe == 0) {
80005354:	58 09       	cp.w	r9,0
80005356:	c0 91       	brne	80005368 <uhd_ep_free+0x9c>
			// Endpoint control
			if (uhd_ctrl_request_timeout) {
80005358:	e0 69 0d 58 	mov	r9,3416
8000535c:	92 08       	ld.sh	r8,r9[0x0]
8000535e:	58 08       	cp.w	r8,0
				uhd_ctrl_request_end(UHD_TRANS_DISCONNECT);
80005360:	c0 80       	breq	80005370 <uhd_ep_free+0xa4>
80005362:	30 1c       	mov	r12,1
80005364:	ce ae       	rcall	80005138 <uhd_ctrl_request_end>
80005366:	c0 58       	rjmp	80005370 <uhd_ep_free+0xa4>
			}
			continue;
		}
#endif
		// Endpoint interrupt, bulk or isochronous
		uhd_ep_abort_pipe(pipe, UHD_TRANS_DISCONNECT);
80005368:	0e 9c       	mov	r12,r7
8000536a:	30 1b       	mov	r11,1
8000536c:	fe b0 fd a8 	rcall	80004ebc <uhd_ep_abort_pipe>
80005370:	2f f7       	sub	r7,-1
80005372:	2f c6       	sub	r6,-4
		}
		return;
	}
#endif
	// Search endpoint(s) in all pipes
	for (uint8_t pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
80005374:	58 77       	cp.w	r7,7
80005376:	cb 61       	brne	800052e2 <uhd_ep_free+0x16>
		}
#endif
		// Endpoint interrupt, bulk or isochronous
		uhd_ep_abort_pipe(pipe, UHD_TRANS_DISCONNECT);
	}
}
80005378:	d8 32       	popm	r0-r7,pc
8000537a:	d7 03       	nop

8000537c <uhd_ep_alloc>:
8000537c:	d4 31       	pushm	r0-r7,lr
8000537e:	30 08       	mov	r8,0
80005380:	fe 65 00 00 	mov	r5,-131072
80005384:	30 16       	mov	r6,1
80005386:	ea f7 04 1c 	ld.w	r7,r5[1052]
	uhd_enable_pipe_interrupt(0);
	return true;
}

bool uhd_ep_alloc(usb_add_t add, usb_ep_desc_t * ep_desc)
{
8000538a:	f0 c9 ff ff 	sub	r9,r8,-1
	uint8_t ep_dir;
	uint8_t ep_interval;
	uint8_t bank;

	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (Is_uhd_pipe_enabled(pipe)) {
8000538e:	fe 6e 00 00 	mov	lr,-131072
	uhd_enable_pipe_error_interrupt(0);
	uhd_enable_pipe_interrupt(0);
	return true;
}

bool uhd_ep_alloc(usb_add_t add, usb_ep_desc_t * ep_desc)
80005392:	2f f8       	sub	r8,-1
{
80005394:	5c 59       	castu.b	r9
	uint8_t ep_dir;
	uint8_t ep_interval;
	uint8_t bank;

	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (Is_uhd_pipe_enabled(pipe)) {
80005396:	ec 08 09 4a 	lsl	r10,r6,r8
8000539a:	f5 e7 00 07 	and	r7,r10,r7
8000539e:	c0 40       	breq	800053a6 <uhd_ep_alloc+0x2a>
	uint8_t ep_type;
	uint8_t ep_dir;
	uint8_t ep_interval;
	uint8_t bank;

	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
800053a0:	58 68       	cp.w	r8,6
800053a2:	cf 21       	brne	80005386 <uhd_ep_alloc+0xa>
800053a4:	c9 a8       	rjmp	800054d8 <uhd_ep_alloc+0x15c>
		if (Is_uhd_pipe_enabled(pipe)) {
			continue;
		}
		uhd_enable_pipe(pipe);
800053a6:	fc f6 04 1c 	ld.w	r6,lr[1052]
800053aa:	f5 e6 10 06 	or	r6,r10,r6
800053ae:	fd 46 04 1c 	st.w	lr[1052],r6
		ep_dir = (ep_desc->bEndpointAddress & USB_EP_DIR_IN)?
				AVR32_USBB_UPCFG0_PTOKEN_IN:
				AVR32_USBB_UPCFG0_PTOKEN_OUT,
		ep_type = ep_desc->bmAttributes&USB_EP_TYPE_MASK;
		// Bank choice
		switch(ep_type) {
800053b2:	30 25       	mov	r5,2
	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (Is_uhd_pipe_enabled(pipe)) {
			continue;
		}
		uhd_enable_pipe(pipe);
		ep_addr = ep_desc->bEndpointAddress & USB_EP_ADDR_MASK;
800053b4:	17 a6       	ld.ub	r6,r11[0x2]
		ep_dir = (ep_desc->bEndpointAddress & USB_EP_DIR_IN)?
				AVR32_USBB_UPCFG0_PTOKEN_IN:
				AVR32_USBB_UPCFG0_PTOKEN_OUT,
		ep_type = ep_desc->bmAttributes&USB_EP_TYPE_MASK;
800053b6:	17 be       	ld.ub	lr,r11[0x3]
		if (Is_uhd_pipe_enabled(pipe)) {
			continue;
		}
		uhd_enable_pipe(pipe);
		ep_addr = ep_desc->bEndpointAddress & USB_EP_ADDR_MASK;
		ep_dir = (ep_desc->bEndpointAddress & USB_EP_DIR_IN)?
800053b8:	ec 07 18 00 	cp.b	r7,r6
800053bc:	f9 b3 09 01 	movgt	r3,1
800053c0:	f9 b3 0a 02 	movle	r3,2
				AVR32_USBB_UPCFG0_PTOKEN_IN:
				AVR32_USBB_UPCFG0_PTOKEN_OUT,
		ep_type = ep_desc->bmAttributes&USB_EP_TYPE_MASK;
800053c4:	fd de c0 02 	bfextu	lr,lr,0x0,0x2
		// Bank choice
		switch(ep_type) {
800053c8:	ea 0e 18 00 	cp.b	lr,r5
800053cc:	c0 d0       	breq	800053e6 <uhd_ep_alloc+0x6a>
800053ce:	30 35       	mov	r5,3
800053d0:	ea 0e 18 00 	cp.b	lr,r5
800053d4:	c0 70       	breq	800053e2 <uhd_ep_alloc+0x66>
800053d6:	30 17       	mov	r7,1
800053d8:	ee 0e 18 00 	cp.b	lr,r7
800053dc:	c7 e1       	brne	800054d8 <uhd_ep_alloc+0x15c>
		case USB_EP_TYPE_ISOCHRONOUS:
			bank = UHD_ISOCHRONOUS_NB_BANK;
			ep_interval = ep_desc->bInterval;
800053de:	17 e5       	ld.ub	r5,r11[0x6]
800053e0:	c0 48       	rjmp	800053e8 <uhd_ep_alloc+0x6c>
			break;
		case USB_EP_TYPE_INTERRUPT:
			bank = UHD_INTERRUPT_NB_BANK;
			ep_interval = ep_desc->bInterval;
800053e2:	17 e5       	ld.ub	r5,r11[0x6]
800053e4:	c0 38       	rjmp	800053ea <uhd_ep_alloc+0x6e>
800053e6:	0e 95       	mov	r5,r7
800053e8:	30 17       	mov	r7,1
		default:
			Assert(false);
			return false;
		}

		uhd_configure_pipe(pipe, ep_interval, ep_addr, ep_type, ep_dir,
800053ea:	17 d4       	ld.ub	r4,r11[0x5]
800053ec:	ed d6 c0 04 	bfextu	r6,r6,0x0,0x4
800053f0:	ad 6e       	lsl	lr,0xc
800053f2:	17 cb       	ld.ub	r11,r11[0x4]
800053f4:	fd e6 11 0e 	or	lr,lr,r6<<0x10
800053f8:	e9 eb 10 8b 	or	r11,r4,r11<<0x8
800053fc:	ab ae       	sbr	lr,0xa
800053fe:	fe 64 05 00 	mov	r4,-129792
80005402:	fd e3 10 8e 	or	lr,lr,r3<<0x8
80005406:	ee 06 15 02 	lsl	r6,r7,0x2
8000540a:	fd e5 11 85 	or	r5,lr,r5<<0x18
8000540e:	f6 07 16 08 	lsr	r7,r11,0x8
80005412:	f2 0e 15 02 	lsl	lr,r9,0x2
80005416:	ef eb 10 87 	or	r7,r7,r11<<0x8
8000541a:	e0 63 04 00 	mov	r3,1024
8000541e:	fc 04 00 0b 	add	r11,lr,r4
80005422:	5c 77       	castu.h	r7
80005424:	30 84       	mov	r4,8
80005426:	ee 04 0c 47 	max	r7,r7,r4
8000542a:	ee 03 0d 47 	min	r7,r7,r3
8000542e:	a1 77       	lsl	r7,0x1
80005430:	20 17       	sub	r7,1
80005432:	ee 07 12 00 	clz	r7,r7
80005436:	ee 07 11 1c 	rsub	r7,r7,28
8000543a:	e2 16 00 0c 	andl	r6,0xc,COH
8000543e:	eb e7 10 45 	or	r5,r5,r7<<0x4
				le16_to_cpu(ep_desc->wMaxPacketSize),
				bank, AVR32_USBB_UPCFG0_AUTOSW_MASK);
		uhd_allocate_memory(pipe);
		if (!Is_uhd_pipe_configured(pipe)) {
80005442:	fe 67 05 30 	mov	r7,-129744
		default:
			Assert(false);
			return false;
		}

		uhd_configure_pipe(pipe, ep_interval, ep_addr, ep_type, ep_dir,
80005446:	eb e6 10 06 	or	r6,r5,r6
8000544a:	97 06       	st.w	r11[0x0],r6
				le16_to_cpu(ep_desc->wMaxPacketSize),
				bank, AVR32_USBB_UPCFG0_AUTOSW_MASK);
		uhd_allocate_memory(pipe);
		if (!Is_uhd_pipe_configured(pipe)) {
8000544c:	fc 07 00 06 	add	r6,lr,r7
		}

		uhd_configure_pipe(pipe, ep_interval, ep_addr, ep_type, ep_dir,
				le16_to_cpu(ep_desc->wMaxPacketSize),
				bank, AVR32_USBB_UPCFG0_AUTOSW_MASK);
		uhd_allocate_memory(pipe);
80005450:	76 07       	ld.w	r7,r11[0x0]
80005452:	a1 b7       	sbr	r7,0x1
80005454:	97 07       	st.w	r11[0x0],r7
		if (!Is_uhd_pipe_configured(pipe)) {
80005456:	6c 0b       	ld.w	r11,r6[0x0]
80005458:	e6 1b 00 04 	andh	r11,0x4,COH
8000545c:	c0 b1       	brne	80005472 <uhd_ep_alloc+0xf6>
			uhd_disable_pipe(pipe);
8000545e:	fe 68 00 00 	mov	r8,-131072
80005462:	5c da       	com	r10
80005464:	f0 f9 04 1c 	ld.w	r9,r8[1052]
80005468:	16 9c       	mov	r12,r11
8000546a:	12 6a       	and	r10,r9
8000546c:	f1 4a 04 1c 	st.w	r8[1052],r10
			return false;
80005470:	d8 32       	popm	r0-r7,pc
		}
		uhd_configure_address(pipe, add);
80005472:	37 f6       	mov	r6,127
80005474:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
80005478:	e2 19 00 fc 	andl	r9,0xfc,COH
8000547c:	a3 7b       	lsl	r11,0x3
8000547e:	e0 39 fb dc 	sub	r9,130012
80005482:	ec 0b 09 4b 	lsl	r11,r6,r11
80005486:	72 07       	ld.w	r7,r9[0x0]
80005488:	16 96       	mov	r6,r11
8000548a:	5c 96       	brev	r6
8000548c:	ec 06 12 00 	clz	r6,r6
80005490:	16 87       	andn	r7,r11
80005492:	f8 06 09 4c 	lsl	r12,r12,r6
80005496:	f9 eb 00 0b 	and	r11,r12,r11
8000549a:	0e 4b       	or	r11,r7
8000549c:	93 0b       	st.w	r9[0x0],r11
		uhd_enable_pipe(pipe);
8000549e:	fe 69 00 00 	mov	r9,-131072
800054a2:	f2 fb 04 1c 	ld.w	r11,r9[1052]
800054a6:	16 4a       	or	r10,r11
800054a8:	f3 4a 04 1c 	st.w	r9[1052],r10

		// Enable endpoint interrupts
		uhd_enable_pipe_dma_interrupt(pipe);
800054ac:	30 0b       	mov	r11,0
800054ae:	ea 1b 02 00 	orh	r11,0x200
800054b2:	f0 ca 00 01 	sub	r10,r8,1
800054b6:	f6 0a 09 4a 	lsl	r10,r11,r10
800054ba:	f3 4a 04 18 	st.w	r9[1048],r10
		uhd_enable_stall_interrupt(pipe);
800054be:	e0 3e fa 10 	sub	lr,129552
800054c2:	34 0a       	mov	r10,64
800054c4:	9d 0a       	st.w	lr[0x0],r10
		uhd_enable_pipe_error_interrupt(pipe);
800054c6:	9d 04       	st.w	lr[0x0],r4
		uhd_enable_pipe_interrupt(pipe);
800054c8:	e0 6a 01 00 	mov	r10,256
800054cc:	30 1c       	mov	r12,1
800054ce:	f4 08 09 48 	lsl	r8,r10,r8
800054d2:	f3 48 04 18 	st.w	r9[1048],r8
		return true;
800054d6:	d8 32       	popm	r0-r7,pc
800054d8:	d8 3a       	popm	r0-r7,pc,r12=0

800054da <uhd_ep0_alloc>:
	uhd_send_resume();
	uhd_sleep_mode(UHD_STATE_IDLE);
}

bool uhd_ep0_alloc(usb_add_t add, uint8_t ep_size)
{
800054da:	d4 01       	pushm	lr
	if (ep_size < 8) {
800054dc:	30 78       	mov	r8,7
800054de:	f0 0b 18 00 	cp.b	r11,r8
800054e2:	e0 8b 00 03 	brhi	800054e8 <uhd_ep0_alloc+0xe>
800054e6:	d8 0a       	popm	pc,r12=0
#error TODO Add USB address in a list
		return true;
	}
#endif

	uhd_enable_pipe(0);
800054e8:	fe 68 00 00 	mov	r8,-131072
800054ec:	f0 f9 04 1c 	ld.w	r9,r8[1052]
800054f0:	a1 a9       	sbr	r9,0x0
800054f2:	f1 49 04 1c 	st.w	r8[1052],r9
	uhd_configure_pipe(0, // Pipe 0
800054f6:	30 8e       	mov	lr,8
800054f8:	fe 69 05 00 	mov	r9,-129792
800054fc:	f6 0e 0c 4b 	max	r11,r11,lr
80005500:	e0 6a 04 00 	mov	r10,1024
80005504:	f6 0a 0d 4a 	min	r10,r11,r10
80005508:	a1 7a       	lsl	r10,0x1
8000550a:	20 1a       	sub	r10,1
8000550c:	f4 0a 12 00 	clz	r10,r10
80005510:	f4 0a 11 1c 	rsub	r10,r10,28
80005514:	a5 6a       	lsl	r10,0x4
80005516:	93 0a       	st.w	r9[0x0],r10
#else
			ep_size,
#endif
			AVR32_USBB_UECFG0_EPBK_SINGLE, 0);

	uhd_allocate_memory(0);
80005518:	72 0a       	ld.w	r10,r9[0x0]
8000551a:	a1 ba       	sbr	r10,0x1
8000551c:	93 0a       	st.w	r9[0x0],r10
	if (!Is_uhd_pipe_configured(0)) {
8000551e:	fe 69 05 30 	mov	r9,-129744
80005522:	72 09       	ld.w	r9,r9[0x0]
80005524:	e6 19 00 04 	andh	r9,0x4,COH
80005528:	c0 81       	brne	80005538 <uhd_ep0_alloc+0x5e>
		uhd_disable_pipe(0);
8000552a:	12 9c       	mov	r12,r9
8000552c:	f0 f9 04 1c 	ld.w	r9,r8[1052]
80005530:	a1 c9       	cbr	r9,0x0
80005532:	f1 49 04 1c 	st.w	r8[1052],r9
		return false;
80005536:	d8 02       	popm	pc
	}
	uhd_configure_address(0, add);
80005538:	fe 6a 04 24 	mov	r10,-130012
8000553c:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
80005540:	74 09       	ld.w	r9,r10[0x0]
80005542:	e0 19 ff 80 	andl	r9,0xff80
80005546:	f9 e9 10 09 	or	r9,r12,r9
8000554a:	95 09       	st.w	r10[0x0],r9

	// Always enable stall and error interrupts of control endpoint
	uhd_enable_stall_interrupt(0);
8000554c:	fe 69 05 f0 	mov	r9,-129552
80005550:	34 0a       	mov	r10,64
80005552:	93 0a       	st.w	r9[0x0],r10
	uhd_enable_pipe_error_interrupt(0);
80005554:	93 0e       	st.w	r9[0x0],lr
	uhd_enable_pipe_interrupt(0);
80005556:	30 1c       	mov	r12,1
80005558:	e0 69 01 00 	mov	r9,256
8000555c:	f1 49 04 18 	st.w	r8[1048],r9
	return true;
}
80005560:	d8 02       	popm	pc
80005562:	d7 03       	nop

80005564 <otg_dual_disable>:
# endif
}


void otg_dual_disable(void)
{
80005564:	d4 01       	pushm	lr
	if (!otg_initialized) {
80005566:	e0 6a 08 d4 	mov	r10,2260
8000556a:	30 0b       	mov	r11,0
8000556c:	15 88       	ld.ub	r8,r10[0x0]
8000556e:	f6 08 18 00 	cp.b	r8,r11
		return; // Dual role not initialized
	}
	otg_initialized = false;

	// Do not authorize asynchronous USB interrupts
	AVR32_PM.AWEN.usb_waken = 0;
80005572:	c1 b0       	breq	800055a8 <otg_dual_disable+0x44>
80005574:	fe 78 0c 00 	mov	r8,-62464
80005578:	30 0c       	mov	r12,0
8000557a:	f0 f9 01 44 	ld.w	r9,r8[324]
8000557e:	f3 dc d0 01 	bfins	r9,r12,0x0,0x1
80005582:	f1 49 01 44 	st.w	r8[324],r9
	otg_unfreeze_clock();
80005586:	fe 68 08 00 	mov	r8,-129024
8000558a:	70 09       	ld.w	r9,r8[0x0]
8000558c:	af c9       	cbr	r9,0xe
# ifdef USB_ID
	otg_disable_id_interrupt();
8000558e:	91 09       	st.w	r8[0x0],r9
80005590:	70 09       	ld.w	r9,r8[0x0]
80005592:	a1 c9       	cbr	r9,0x0
# endif
	otg_disable();
80005594:	91 09       	st.w	r8[0x0],r9
80005596:	70 09       	ld.w	r9,r8[0x0]
80005598:	af d9       	cbr	r9,0xf
void otg_dual_disable(void)
{
	if (!otg_initialized) {
		return; // Dual role not initialized
	}
	otg_initialized = false;
8000559a:	91 09       	st.w	r8[0x0],r9
	otg_unfreeze_clock();
# ifdef USB_ID
	otg_disable_id_interrupt();
# endif
	otg_disable();
	otg_disable_pad();
8000559c:	b4 8b       	st.b	r10[0x0],r11
8000559e:	70 09       	ld.w	r9,r8[0x0]
800055a0:	ad c9       	cbr	r9,0xc
	sysclk_disable_usb();
800055a2:	91 09       	st.w	r8[0x0],r9
800055a4:	e0 a0 07 7e 	rcall	800064a0 <sysclk_disable_usb>
800055a8:	d8 02       	popm	pc
800055aa:	d7 03       	nop

800055ac <uhd_disable>:
800055ac:	d4 21       	pushm	r4-r7,lr
800055ae:	fe 69 08 04 	mov	r9,-129020
	cpu_irq_restore(flags);
}


void uhd_disable(bool b_id_stop)
{
800055b2:	18 96       	mov	r6,r12
	irqflags_t flags;

	// Check USB clock ready after a potential sleep mode < IDLE
	while (!Is_otg_clock_usable());
800055b4:	72 08       	ld.w	r8,r9[0x0]
800055b6:	ed b8 00 0e 	bld	r8,0xe
800055ba:	cf d1       	brne	800055b4 <uhd_disable+0x8>
	otg_unfreeze_clock();
800055bc:	fe 67 08 00 	mov	r7,-129024
800055c0:	6e 08       	ld.w	r8,r7[0x0]
800055c2:	af c8       	cbr	r8,0xe
800055c4:	8f 08       	st.w	r7[0x0],r8

	// Disable Vbus change and error interrupts
	Clr_bits(AVR32_USBB.usbcon, AVR32_USBB_USBCON_VBUSTE_MASK
800055c6:	fe 68 00 00 	mov	r8,-131072
800055ca:	f0 f9 08 00 	ld.w	r9,r8[2048]
800055ce:	e0 19 ff f5 	andl	r9,0xfff5
800055d2:	f1 49 08 00 	st.w	r8[2048],r9
			| AVR32_USBB_USBCON_VBERRE_MASK);

	// Disable main control interrupt
	// (Connection, disconnection, SOF and reset)
	AVR32_USBB.uhinteclr = AVR32_USBB_UHINTECLR_DCONNIEC_MASK
800055d6:	37 f9       	mov	r9,127
800055d8:	f1 49 04 14 	st.w	r8[1044],r9
			| AVR32_USBB_UHINTECLR_HSOFIEC_MASK
			| AVR32_USBB_UHINTECLR_RSTIEC_MASK
			| AVR32_USBB_UHINTECLR_HWUPIEC_MASK
			| AVR32_USBB_UHINTECLR_RSMEDIEC_MASK
			| AVR32_USBB_UHINTECLR_RXRSMIEC_MASK;
	uhd_disable_sof();
800055dc:	fe 69 04 00 	mov	r9,-130048
800055e0:	72 08       	ld.w	r8,r9[0x0]
800055e2:	a9 c8       	cbr	r8,0x8
800055e4:	93 08       	st.w	r9[0x0],r8
	uhd_disable_vbus();
800055e6:	fe 68 08 08 	mov	r8,-129016
800055ea:	e0 69 02 00 	mov	r9,512
	uhc_notify_connection(false);
800055ee:	30 0c       	mov	r12,0
			| AVR32_USBB_UHINTECLR_RSTIEC_MASK
			| AVR32_USBB_UHINTECLR_HWUPIEC_MASK
			| AVR32_USBB_UHINTECLR_RSMEDIEC_MASK
			| AVR32_USBB_UHINTECLR_RXRSMIEC_MASK;
	uhd_disable_sof();
	uhd_disable_vbus();
800055f0:	91 09       	st.w	r8[0x0],r9
	uhc_notify_connection(false);
800055f2:	e0 a0 06 f3 	rcall	800063d8 <uhc_notify_connection>
	otg_freeze_clock();
800055f6:	6e 08       	ld.w	r8,r7[0x0]
800055f8:	af a8       	sbr	r8,0xe
800055fa:	8f 08       	st.w	r7[0x0],r8

#ifdef USB_ID
	uhd_sleep_mode(UHD_STATE_WAIT_ID_HOST);
	if (!b_id_stop) {
800055fc:	58 06       	cp.w	r6,0
800055fe:	c0 90       	breq	80005610 <uhd_disable+0x64>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80005600:	e1 b7 00 00 	mfsr	r7,0x0
	cpu_irq_disable();
80005604:	d3 03       	ssrf	0x10
		return; // No need to disable host, it is done automatically by hardware
	}
#endif

	flags = cpu_irq_save();
	otg_dual_disable();
80005606:	ca ff       	rcall	80005564 <otg_dual_disable>
80005608:	e6 17 00 01 	andh	r7,0x1,COH
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000560c:	c0 21       	brne	80005610 <uhd_disable+0x64>
8000560e:	d5 03       	csrf	0x10
      cpu_irq_enable();
80005610:	d8 22       	popm	r4-r7,pc
   }

	barrier();
80005612:	d7 03       	nop

80005614 <otg_dual_enable>:
80005614:	d4 21       	pushm	r4-r7,lr
80005616:	e0 68 08 d4 	mov	r8,2260
8000561a:	30 09       	mov	r9,0
	otg_data_memory_barrier();
}

bool otg_dual_enable(void)
{
	if (otg_initialized) {
8000561c:	11 8a       	ld.ub	r10,r8[0x0]
8000561e:	f2 0a 18 00 	cp.b	r10,r9
80005622:	c0 20       	breq	80005626 <otg_dual_enable+0x12>
		return false; // Dual role already initialized
	}
	otg_initialized = true;
80005624:	d8 2a       	popm	r4-r7,pc,r12=0
80005626:	30 19       	mov	r9,1

	//* Enable USB hardware clock
	sysclk_enable_usb();
80005628:	b0 89       	st.b	r8[0x0],r9
8000562a:	e0 a0 07 d3 	rcall	800065d0 <sysclk_enable_usb>

	//* Link USB interrupt on OTG interrupt in dual role
	irq_register_handler(otg_interrupt, AVR32_USBB_IRQ, UHD_USB_INT_LEVEL);
8000562e:	30 0a       	mov	r10,0
80005630:	e0 6b 02 20 	mov	r11,544
80005634:	fe cc fe c8 	sub	r12,pc,-312
 *  AVR32_PM_AWEN_xxxxWEN_MASK in the part-specific header file under
 *  "toolchain folder"/avr32/inc(lude)/avr32/)
 */
__always_inline static void pm_asyn_wake_up_enable(unsigned long awen_mask)
{
  AVR32_PM.awen |= awen_mask;
80005638:	fe b0 f7 e4 	rcall	80004600 <INTC_register_interrupt>
8000563c:	fe 79 0c 00 	mov	r9,-62464
80005640:	f2 f8 01 44 	ld.w	r8,r9[324]
80005644:	a1 a8       	sbr	r8,0x0
	pm_asyn_wake_up_enable(AVR32_PM_AWEN_USB_WAKEN_MASK);

# ifdef USB_ID
	// By default USBB is already configured with ID pin enable
	// The USBB must be enabled to provide interrupt
	otg_input_id_pin();
80005646:	f3 48 01 44 	st.w	r9[324],r8
8000564a:	fe 78 10 00 	mov	r8,-61440
8000564e:	30 09       	mov	r9,0
80005650:	ea 19 04 00 	orh	r9,0x400
80005654:	91 69       	st.w	r8[0x18],r9
80005656:	91 a9       	st.w	r8[0x28],r9
80005658:	91 29       	st.w	r8[0x8],r9
	otg_unfreeze_clock();
8000565a:	f1 49 00 74 	st.w	r8[116],r9
8000565e:	fe 68 08 00 	mov	r8,-129024
80005662:	70 09       	ld.w	r9,r8[0x0]
	otg_enable();
80005664:	af c9       	cbr	r9,0xe
80005666:	91 09       	st.w	r8[0x0],r9
80005668:	70 09       	ld.w	r9,r8[0x0]
	otg_enable_id_interrupt();
8000566a:	af b9       	sbr	r9,0xf
8000566c:	91 09       	st.w	r8[0x0],r9
8000566e:	70 09       	ld.w	r9,r8[0x0]
	otg_ack_id_transition();
80005670:	a1 a9       	sbr	r9,0x0
80005672:	91 09       	st.w	r8[0x0],r9
80005674:	30 17       	mov	r7,1
80005676:	fe 69 08 08 	mov	r9,-129016
	otg_freeze_clock();
8000567a:	93 07       	st.w	r9[0x0],r7
8000567c:	70 09       	ld.w	r9,r8[0x0]
	if (Is_otg_id_device()) {
8000567e:	af a9       	sbr	r9,0xe
80005680:	91 09       	st.w	r8[0x0],r9
80005682:	fe 68 08 04 	mov	r8,-129020
80005686:	70 08       	ld.w	r8,r8[0x0]
80005688:	ed b8 00 0a 	bld	r8,0xa
		uhd_sleep_mode(UHD_STATE_WAIT_ID_HOST);
		UHC_MODE_CHANGE(false);
8000568c:	c0 61       	brne	80005698 <otg_dual_enable+0x84>
8000568e:	30 0c       	mov	r12,0
80005690:	fe b0 f2 fe 	rcall	80003c8c <usb_mode_change>
		udc_start();
	} else {
		UHC_MODE_CHANGE(true);
80005694:	0e 9c       	mov	r12,r7
80005696:	d8 22       	popm	r4-r7,pc
80005698:	0e 9c       	mov	r12,r7
		uhc_start();
8000569a:	fe b0 f2 f9 	rcall	80003c8c <usb_mode_change>
8000569e:	e0 a0 04 77 	rcall	80005f8c <uhc_start>
	return true;  // ID pin management has been enabled
# else
	uhd_sleep_mode(UHD_STATE_OFF);
	return false; // ID pin management has not been enabled
# endif
}
800056a2:	0e 9c       	mov	r12,r7
800056a4:	d8 22       	popm	r4-r7,pc
800056a6:	d7 03       	nop

800056a8 <uhd_enable>:
800056a8:	d4 21       	pushm	r4-r7,lr
800056aa:	e1 b7 00 00 	mfsr	r7,0x0
800056ae:	d3 03       	ssrf	0x10
800056b0:	cb 2f       	rcall	80005614 <otg_dual_enable>
800056b2:	c5 71       	brne	80005760 <uhd_enable+0xb8>
800056b4:	fe 6b 08 04 	mov	r11,-129020
800056b8:	76 09       	ld.w	r9,r11[0x0]
800056ba:	e2 19 04 00 	andl	r9,0x400,COH
		return;
	}

#ifdef USB_ID
	// Check that the host mode is selected by ID pin
	if (!Is_otg_id_host()) {
800056be:	c5 11       	brne	80005760 <uhd_enable+0xb8>
800056c0:	fe 78 10 00 	mov	r8,-61440
	otg_force_host_mode();
#endif

	// Enable USB hardware
#ifdef USB_VBOF
	uhd_output_vbof_pin();
800056c4:	30 0a       	mov	r10,0
800056c6:	ea 1a 08 00 	orh	r10,0x800
800056ca:	91 6a       	st.w	r8[0x18],r10
800056cc:	91 aa       	st.w	r8[0x28],r10
800056ce:	91 2a       	st.w	r8[0x8],r10
800056d0:	f1 4a 00 88 	st.w	r8[136],r10
800056d4:	f1 4a 00 78 	st.w	r8[120],r10
800056d8:	fe 68 08 00 	mov	r8,-129024
# if USB_VBOF_ACTIVE_LEVEL == HIGH
	uhd_set_vbof_active_high();
# else // USB_VBOF_ACTIVE_LEVEL == LOW
	uhd_set_vbof_active_low();
800056dc:	70 0a       	ld.w	r10,r8[0x0]
800056de:	ad ba       	sbr	r10,0xd
800056e0:	91 0a       	st.w	r8[0x0],r10
800056e2:	70 0a       	ld.w	r10,r8[0x0]
# endif
#endif
	otg_enable_pad();
800056e4:	ad aa       	sbr	r10,0xc
800056e6:	91 0a       	st.w	r8[0x0],r10
800056e8:	70 0a       	ld.w	r10,r8[0x0]
	otg_enable();
800056ea:	af ba       	sbr	r10,0xf
800056ec:	91 0a       	st.w	r8[0x0],r10
800056ee:	e0 6a 0d 58 	mov	r10,3416

	uhd_ctrl_request_first = NULL;
	uhd_ctrl_request_last = NULL;
	uhd_ctrl_request_timeout = 0;
800056f2:	b4 09       	st.h	r10[0x0],r9
	uhd_suspend_start = 0;
	uhd_resume_start = 0;
	uhd_b_suspend_requested = false;

	otg_unfreeze_clock();
800056f4:	70 0a       	ld.w	r10,r8[0x0]
800056f6:	af ca       	cbr	r10,0xe
800056f8:	91 0a       	st.w	r8[0x0],r10
	uhd_disable_high_speed_mode();
#  endif
#endif

	// Clear all interrupts that may have been set by a previous host mode
	AVR32_USBB.uhintclr = AVR32_USBB_UHINTCLR_DCONNIC_MASK
800056fa:	37 fa       	mov	r10,127
800056fc:	fe 68 00 00 	mov	r8,-131072
80005700:	f1 4a 04 08 	st.w	r8[1032],r10
			| AVR32_USBB_UHINTCLR_DDISCIC_MASK | AVR32_USBB_UHINTCLR_HSOFIC_MASK
			| AVR32_USBB_UHINTCLR_HWUPIC_MASK | AVR32_USBB_UHINTCLR_RSMEDIC_MASK
			| AVR32_USBB_UHINTCLR_RSTIC_MASK | AVR32_USBB_UHINTCLR_RXRSMIC_MASK;
	otg_ack_vbus_transition();
80005704:	fe 6a 08 08 	mov	r10,-129016
80005708:	30 2c       	mov	r12,2
8000570a:	95 0c       	st.w	r10[0x0],r12

	// Enable Vbus change and error interrupts
	// Disable automatic Vbus control after Vbus error
	Set_bits(AVR32_USBB.usbcon, AVR32_USBB_USBCON_VBUSHWC_MASK
8000570c:	f0 fa 08 00 	ld.w	r10,r8[2048]
80005710:	e8 1a 01 0a 	orl	r10,0x10a
80005714:	f1 4a 08 00 	st.w	r8[2048],r10
# endif
#endif
	otg_enable_pad();
	otg_enable();

	uhd_ctrl_request_first = NULL;
80005718:	e0 6a 0d 4c 	mov	r10,3404
8000571c:	12 98       	mov	r8,r9
	uhd_ctrl_request_last = NULL;
8000571e:	95 09       	st.w	r10[0x0],r9
80005720:	e0 6a 0d 54 	mov	r10,3412
	uhd_ctrl_request_timeout = 0;
	uhd_suspend_start = 0;
80005724:	95 09       	st.w	r10[0x0],r9
	uhd_resume_start = 0;
80005726:	e0 69 09 54 	mov	r9,2388
	uhd_b_suspend_requested = false;
8000572a:	b2 88       	st.b	r9[0x0],r8
8000572c:	e0 69 09 56 	mov	r9,2390
	// Enable Vbus change and error interrupts
	// Disable automatic Vbus control after Vbus error
	Set_bits(AVR32_USBB.usbcon, AVR32_USBB_USBCON_VBUSHWC_MASK
			|AVR32_USBB_USBCON_VBUSTE_MASK
			|AVR32_USBB_USBCON_VBERRE_MASK);
	uhd_enable_vbus();
80005730:	b2 88       	st.b	r9[0x0],r8
80005732:	e0 69 09 57 	mov	r9,2391
80005736:	b2 88       	st.b	r9[0x0],r8

	// Force Vbus interrupt when Vbus is always high
	// This is possible due to a short timing between a Host mode stop/start.
	if (Is_otg_vbus_high()) {
80005738:	e0 68 02 00 	mov	r8,512
8000573c:	fe 69 08 0c 	mov	r9,-129012
		otg_raise_vbus_transition();
80005740:	93 08       	st.w	r9[0x0],r8
	}

	// Enable main control interrupt
	// Connection, SOF and reset
	AVR32_USBB.uhinteset = AVR32_USBB_UHINTESET_DCONNIES_MASK
80005742:	76 08       	ld.w	r8,r11[0x0]
80005744:	ed b8 00 0b 	bld	r8,0xb
80005748:	c0 21       	brne	8000574c <uhd_enable+0xa4>
8000574a:	93 0c       	st.w	r9[0x0],r12
			| AVR32_USBB_UHINTESET_HSOFIES_MASK
			| AVR32_USBB_UHINTESET_RSTIES_MASK;

	otg_freeze_clock();
8000574c:	32 59       	mov	r9,37
8000574e:	fe 68 00 00 	mov	r8,-131072
80005752:	f1 49 04 18 	st.w	r8[1048],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80005756:	fe 69 08 00 	mov	r9,-129024
8000575a:	72 08       	ld.w	r8,r9[0x0]
      cpu_irq_enable();
8000575c:	af a8       	sbr	r8,0xe
   }

	barrier();
8000575e:	93 08       	st.w	r9[0x0],r8
80005760:	e6 17 00 01 	andh	r7,0x1,COH
80005764:	c0 21       	brne	80005768 <uhd_enable+0xc0>
80005766:	d5 03       	csrf	0x10
80005768:	d8 22       	popm	r4-r7,pc
8000576a:	d7 03       	nop

8000576c <otg_interrupt>:
8000576c:	d4 31       	pushm	r0-r7,lr
8000576e:	fe 68 08 04 	mov	r8,-129020
80005772:	70 09       	ld.w	r9,r8[0x0]
80005774:	ed b9 00 00 	bld	r9,0x0
80005778:	c2 51       	brne	800057c2 <otg_interrupt+0x56>
8000577a:	70 09       	ld.w	r9,r8[0x0]
{
	bool b_mode_device;

#ifdef USB_ID
	if (Is_otg_id_transition()) {
		while (!Is_otg_clock_usable());
8000577c:	ed b9 00 0e 	bld	r9,0xe
80005780:	cf d1       	brne	8000577a <otg_interrupt+0xe>
		otg_unfreeze_clock();
80005782:	fe 68 08 00 	mov	r8,-129024
80005786:	70 09       	ld.w	r9,r8[0x0]
80005788:	af c9       	cbr	r9,0xe
8000578a:	91 09       	st.w	r8[0x0],r9
		otg_ack_id_transition();
8000578c:	30 1c       	mov	r12,1
8000578e:	fe 69 08 08 	mov	r9,-129016
80005792:	93 0c       	st.w	r9[0x0],r12
		otg_freeze_clock();
80005794:	70 09       	ld.w	r9,r8[0x0]
80005796:	af a9       	sbr	r9,0xe
80005798:	91 09       	st.w	r8[0x0],r9
		if (Is_otg_id_device()) {
8000579a:	fe 68 08 04 	mov	r8,-129020
8000579e:	70 08       	ld.w	r8,r8[0x0]
800057a0:	ed b8 00 0a 	bld	r8,0xa
800057a4:	c0 91       	brne	800057b6 <otg_interrupt+0x4a>
			uhc_stop(false);
800057a6:	30 0c       	mov	r12,0
800057a8:	e0 a0 03 ee 	rcall	80005f84 <uhc_stop>
			UHC_MODE_CHANGE(false);
800057ac:	30 0c       	mov	r12,0
800057ae:	fe b0 f2 6f 	rcall	80003c8c <usb_mode_change>
800057b2:	e0 8f 03 2e 	bral	80005e0e <otg_interrupt+0x6a2>
			udc_start();
		} else {
			udc_stop();
			UHC_MODE_CHANGE(true);
800057b6:	fe b0 f2 6b 	rcall	80003c8c <usb_mode_change>
			uhc_start();
800057ba:	e0 a0 03 e9 	rcall	80005f8c <uhc_start>
800057be:	e0 8f 03 28 	bral	80005e0e <otg_interrupt+0x6a2>
		}
		return;
	}
	b_mode_device = Is_otg_id_device();
800057c2:	70 08       	ld.w	r8,r8[0x0]
#else
	b_mode_device = Is_otg_device_mode_forced();
#endif

	// Redirection to host or device interrupt
	if (b_mode_device) {
800057c4:	ed b8 00 0a 	bld	r8,0xa
800057c8:	e0 80 03 1f 	breq	80005e06 <otg_interrupt+0x69a>
static void uhd_interrupt(void)
{
	uint8_t pipe_int;

	// Manage SOF interrupt
	if (Is_uhd_sof()) {
800057cc:	fe 6a 04 04 	mov	r10,-130044
800057d0:	74 08       	ld.w	r8,r10[0x0]
800057d2:	ed b8 00 05 	bld	r8,0x5
800057d6:	e0 81 00 83 	brne	800058dc <otg_interrupt+0x170>
		uhd_ack_sof();
800057da:	32 09       	mov	r9,32
800057dc:	fe 68 04 08 	mov	r8,-130040
800057e0:	91 09       	st.w	r8[0x0],r9
			return;
		}
	}

	// Manage a delay to enter in suspend
	if (uhd_suspend_start) {
800057e2:	e0 69 09 54 	mov	r9,2388
800057e6:	13 88       	ld.ub	r8,r9[0x0]
800057e8:	58 08       	cp.w	r8,0
		if (--uhd_suspend_start == 0) {
800057ea:	c2 80       	breq	8000583a <otg_interrupt+0xce>
800057ec:	20 18       	sub	r8,1
800057ee:	5c 58       	castu.b	r8
800057f0:	b2 88       	st.b	r9[0x0],r8
800057f2:	c0 80       	breq	80005802 <otg_interrupt+0x96>
800057f4:	e0 8f 03 09 	bral	80005e06 <otg_interrupt+0x69a>
#ifdef AVR32_USBB_USBSTA_SPEED_HIGH // If UTMI
			while (115<uhd_get_frame_position()) {
#else
			while (185<uhd_get_frame_position()) {
#endif
				if (Is_uhd_disconnection()) {
800057f8:	74 08       	ld.w	r8,r10[0x0]
800057fa:	ed b8 00 01 	bld	r8,0x1
800057fe:	c0 41       	brne	80005806 <otg_interrupt+0x9a>
			// then wait end of SOF generation
			// to be sure that disable SOF has been accepted
#ifdef AVR32_USBB_USBSTA_SPEED_HIGH // If UTMI
			while (115<uhd_get_frame_position()) {
#else
			while (185<uhd_get_frame_position()) {
80005800:	c0 a8       	rjmp	80005814 <otg_interrupt+0xa8>
80005802:	fe 69 04 20 	mov	r9,-130016
80005806:	72 08       	ld.w	r8,r9[0x0]
80005808:	f1 d8 c2 08 	bfextu	r8,r8,0x10,0x8
8000580c:	e0 48 00 b9 	cp.w	r8,185
80005810:	fe 9b ff f4 	brhi	800057f8 <otg_interrupt+0x8c>
#endif
				if (Is_uhd_disconnection()) {
					break;
				}
			}
			uhd_disable_sof();
80005814:	fe 69 04 00 	mov	r9,-130048
80005818:	72 08       	ld.w	r8,r9[0x0]
8000581a:	a9 c8       	cbr	r8,0x8

			// Ack previous wakeup and resumes interrupts
			AVR32_USBB.uhintclr = AVR32_USBB_UHINTCLR_HWUPIC_MASK
8000581c:	93 08       	st.w	r9[0x0],r8
8000581e:	fe 68 00 00 	mov	r8,-131072
80005822:	35 89       	mov	r9,88
80005824:	f1 49 04 08 	st.w	r8[1032],r9
					|AVR32_USBB_UHINTCLR_RSMEDIC_MASK
					|AVR32_USBB_UHINTCLR_RXRSMIC_MASK;

			// Enable wakeup/resumes interrupts
			AVR32_USBB.uhinteset = AVR32_USBB_UHINTESET_HWUPIES_MASK
80005828:	f1 49 04 18 	st.w	r8[1048],r9
					|AVR32_USBB_UHINTESET_RSMEDIES_MASK
					|AVR32_USBB_UHINTESET_RXRSMIES_MASK;

			otg_freeze_clock();
8000582c:	fe 69 08 00 	mov	r9,-129024
80005830:	72 08       	ld.w	r8,r9[0x0]
80005832:	af a8       	sbr	r8,0xe
80005834:	93 08       	st.w	r9[0x0],r8
80005836:	e0 8f 02 e8 	bral	80005e06 <otg_interrupt+0x69a>
			uhd_sleep_mode(UHD_STATE_SUSPEND);
		}
		return; // Abort SOF events
	}
	// Manage a delay to exit of suspend
	if (uhd_resume_start) {
8000583a:	e0 69 09 56 	mov	r9,2390
8000583e:	13 88       	ld.ub	r8,r9[0x0]
		if (--uhd_resume_start == 0) {
80005840:	58 08       	cp.w	r8,0
80005842:	c1 b0       	breq	80005878 <otg_interrupt+0x10c>
80005844:	20 18       	sub	r8,1
80005846:	5c 58       	castu.b	r8
80005848:	b2 88       	st.b	r9[0x0],r8
8000584a:	e0 81 02 de 	brne	80005e06 <otg_interrupt+0x69a>
			// Restore pipes unfreezed
			for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
				if ((uhd_pipes_unfreeze >> pipe) & 0x01) {
8000584e:	fe 69 06 24 	mov	r9,-129500
					uhd_unfreeze_pipe(pipe);
80005852:	e0 6b 09 55 	mov	r11,2389
	// Manage a delay to exit of suspend
	if (uhd_resume_start) {
		if (--uhd_resume_start == 0) {
			// Restore pipes unfreezed
			for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
				if ((uhd_pipes_unfreeze >> pipe) & 0x01) {
80005856:	e2 6a 00 00 	mov	r10,131072
8000585a:	2f f8       	sub	r8,-1
8000585c:	17 8c       	ld.ub	r12,r11[0x0]
8000585e:	f8 08 08 4c 	asr	r12,r12,r8
					uhd_unfreeze_pipe(pipe);
80005862:	ed bc 00 00 	bld	r12,0x0
	}
	// Manage a delay to exit of suspend
	if (uhd_resume_start) {
		if (--uhd_resume_start == 0) {
			// Restore pipes unfreezed
			for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
80005866:	c0 21       	brne	8000586a <otg_interrupt+0xfe>
80005868:	93 0a       	st.w	r9[0x0],r10
				if ((uhd_pipes_unfreeze >> pipe) & 0x01) {
					uhd_unfreeze_pipe(pipe);
				}
			}
			uhc_notify_resume();
8000586a:	2f c9       	sub	r9,-4
8000586c:	58 68       	cp.w	r8,6
8000586e:	cf 61       	brne	8000585a <otg_interrupt+0xee>
80005870:	e0 a0 03 9c 	rcall	80005fa8 <uhc_notify_resume>
		}
		return; // Abort SOF events
	}
	// Manage the timeout on endpoint control transfer
	if (uhd_ctrl_request_timeout) {
80005874:	e0 8f 02 c9 	bral	80005e06 <otg_interrupt+0x69a>
80005878:	e0 68 0d 58 	mov	r8,3416
		// Setup request on-going
		if (--uhd_ctrl_request_timeout == 0) {
8000587c:	90 09       	ld.sh	r9,r8[0x0]
8000587e:	58 09       	cp.w	r9,0
80005880:	c0 f0       	breq	8000589e <otg_interrupt+0x132>
80005882:	90 09       	ld.sh	r9,r8[0x0]
80005884:	20 19       	sub	r9,1
			// Stop request
			uhd_freeze_pipe(0);
80005886:	b0 09       	st.h	r8[0x0],r9
80005888:	90 08       	ld.sh	r8,r8[0x0]
8000588a:	58 08       	cp.w	r8,0
8000588c:	c0 91       	brne	8000589e <otg_interrupt+0x132>
			uhd_ctrl_request_end(UHD_TRANS_TIMEOUT);
8000588e:	e2 69 00 00 	mov	r9,131072
80005892:	fe 68 05 f0 	mov	r8,-129552
80005896:	30 7c       	mov	r12,7
80005898:	91 09       	st.w	r8[0x0],r9
	}
	// Manage the timeouts on endpoint transfer
	uhd_pipe_job_t *ptr_job;
	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		ptr_job = &uhd_pipe_job[pipe-1];
		if (ptr_job->busy == true) {
8000589a:	fe b0 fc 4f 	rcall	80005138 <uhd_ctrl_request_end>
8000589e:	e0 67 08 dc 	mov	r7,2268
			if (ptr_job->timeout) {
				// Timeout enabled on this job
				if (--ptr_job->timeout == 0) {
800058a2:	30 06       	mov	r6,0
800058a4:	6e 08       	ld.w	r8,r7[0x0]
800058a6:	58 08       	cp.w	r8,0
	// Manage the timeouts on endpoint transfer
	uhd_pipe_job_t *ptr_job;
	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		ptr_job = &uhd_pipe_job[pipe-1];
		if (ptr_job->busy == true) {
			if (ptr_job->timeout) {
800058a8:	c0 f4       	brge	800058c6 <otg_interrupt+0x15a>
800058aa:	8e 19       	ld.sh	r9,r7[0x2]
				// Timeout enabled on this job
				if (--ptr_job->timeout == 0) {
800058ac:	f2 c8 00 01 	sub	r8,r9,1
800058b0:	5c 88       	casts.h	r8
					// Abort job
					uhd_ep_abort_pipe(pipe,UHD_TRANS_TIMEOUT);
800058b2:	58 09       	cp.w	r9,0
800058b4:	c0 90       	breq	800058c6 <otg_interrupt+0x15a>
800058b6:	ae 18       	st.h	r7[0x2],r8
800058b8:	58 08       	cp.w	r8,0
800058ba:	c0 61       	brne	800058c6 <otg_interrupt+0x15a>
800058bc:	ec cc ff ff 	sub	r12,r6,-1
			uhd_ctrl_request_end(UHD_TRANS_TIMEOUT);
		}
	}
	// Manage the timeouts on endpoint transfer
	uhd_pipe_job_t *ptr_job;
	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
800058c0:	30 7b       	mov	r11,7
800058c2:	fe b0 fa fd 	rcall	80004ebc <uhd_ep_abort_pipe>
				}
			}
		}
	}
	// Notify the UHC
	uhc_notify_sof(false);
800058c6:	2f f6       	sub	r6,-1
800058c8:	2e c7       	sub	r7,-20

	// Notify the user application
	UHC_SOF_EVENT();
800058ca:	58 66       	cp.w	r6,6
800058cc:	ce c1       	brne	800058a4 <otg_interrupt+0x138>
800058ce:	30 0c       	mov	r12,0
800058d0:	e0 a0 03 1c 	rcall	80005f08 <uhc_notify_sof>
800058d4:	fe b0 f1 e1 	rcall	80003c96 <usb_sof>
800058d8:	e0 8f 02 97 	bral	80005e06 <otg_interrupt+0x69a>
800058dc:	fe 69 00 00 	mov	r9,-131072
800058e0:	f2 fc 04 04 	ld.w	r12,r9[1028]
800058e4:	f2 f8 04 10 	ld.w	r8,r9[1040]
800058e8:	a9 8c       	lsr	r12,0x8
800058ea:	f9 e8 02 8c 	and	r12,r12,r8>>0x8
800058ee:	a7 bc       	sbr	r12,0x7
800058f0:	5c 9c       	brev	r12
800058f2:	f8 0c 12 00 	clz	r12,r12
800058f6:	e0 81 01 1d 	brne	80005b30 <otg_interrupt+0x3c4>
800058fa:	30 78       	mov	r8,7
800058fc:	f3 48 06 20 	st.w	r9[1568],r8
80005900:	fe 68 05 30 	mov	r8,-129744
80005904:	70 09       	ld.w	r9,r8[0x0]
80005906:	ed b9 00 02 	bld	r9,0x2
		uhd_sof_interrupt();
		return;
	}

	// Manage pipe interrupts
	pipe_int = uhd_get_interrupt_pipe_number();
8000590a:	c4 71       	brne	80005998 <otg_interrupt+0x22c>
8000590c:	fe 6b 05 f0 	mov	r11,-129552
80005910:	e2 6a 00 00 	mov	r10,131072
80005914:	97 0a       	st.w	r11[0x0],r10
80005916:	30 49       	mov	r9,4
80005918:	fe 68 05 60 	mov	r8,-129696
8000591c:	91 09       	st.w	r8[0x0],r9
8000591e:	18 9e       	mov	lr,r12
80005920:	e0 69 0d 4c 	mov	r9,3404
	if (pipe_int == 0) {
80005924:	72 09       	ld.w	r9,r9[0x0]
{
	// A setup request is on-going
	Assert(uhd_ctrl_request_timeout!=0);

	// Disable setup, IN and OUT interrupts of control endpoint
	AVR32_USBB.upcon0clr = AVR32_USBB_UPCON0CLR_TXSTPEC_MASK
80005926:	13 97       	ld.ub	r7,r9[0x1]
80005928:	f8 07 18 00 	cp.b	r7,r12
			| AVR32_USBB_UPCON0CLR_RXINEC_MASK
			| AVR32_USBB_UPCON0CLR_TXOUTEC_MASK;

	// Search event on control endpoint
	if (Is_uhd_setup_ready(0)) {
8000592c:	c1 64       	brge	80005958 <otg_interrupt+0x1ec>
8000592e:	fe 6c 05 00 	mov	r12,-129792
80005932:	78 09       	ld.w	r9,r12[0x0]
80005934:	e0 19 fc ff 	andl	r9,0xfcff
		// SETUP packet sent
		uhd_freeze_pipe(0);
80005938:	a9 a9       	sbr	r9,0x8
8000593a:	99 09       	st.w	r12[0x0],r9
8000593c:	30 19       	mov	r9,1
8000593e:	91 09       	st.w	r8[0x0],r9
80005940:	e0 6c 00 80 	mov	r12,128
		uhd_ack_setup_ready(0);
80005944:	91 0c       	st.w	r8[0x0],r12
80005946:	97 09       	st.w	r11[0x0],r9
80005948:	fe 68 06 20 	mov	r8,-129504
		Assert(uhd_ctrl_request_phase == UHD_CTRL_REQ_PHASE_SETUP);

		// Start DATA phase
		if ((uhd_ctrl_request_first->req.bmRequestType & USB_REQ_DIR_MASK)
8000594c:	e0 69 40 00 	mov	r9,16384
80005950:	91 09       	st.w	r8[0x0],r9
80005952:	91 0a       	st.w	r8[0x0],r10
80005954:	30 29       	mov	r9,2
80005956:	c1 e8       	rjmp	80005992 <otg_interrupt+0x226>
 * \brief Starts the DATA IN phase on control endpoint
 */
static void uhd_ctrl_phase_data_in_start(void)
{
	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_DATA_IN;
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_IN);
80005958:	f3 3e 00 08 	ld.ub	lr,r9[8]
8000595c:	13 f9       	ld.ub	r9,r9[0x7]
8000595e:	fd e9 10 89 	or	r9,lr,r9<<0x8
80005962:	f8 09 19 00 	cp.h	r9,r12
	uhd_ack_in_received(0);
80005966:	e0 81 00 bf 	brne	80005ae4 <otg_interrupt+0x378>
	uhd_ack_short_packet(0);
8000596a:	fe 6c 05 00 	mov	r12,-129792
8000596e:	78 09       	ld.w	r9,r12[0x0]
	uhd_enable_in_received_interrupt(0);
80005970:	e0 19 fc ff 	andl	r9,0xfcff
	uhd_ack_fifocon(0);
80005974:	a9 a9       	sbr	r9,0x8
80005976:	99 09       	st.w	r12[0x0],r9
80005978:	30 19       	mov	r9,1
8000597a:	91 09       	st.w	r8[0x0],r9
	uhd_unfreeze_pipe(0);
8000597c:	e0 6c 00 80 	mov	r12,128
 * \internal
 * \brief Starts the DATA IN phase on control endpoint
 */
static void uhd_ctrl_phase_data_in_start(void)
{
	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_DATA_IN;
80005980:	91 0c       	st.w	r8[0x0],r12
		// Start DATA phase
		if ((uhd_ctrl_request_first->req.bmRequestType & USB_REQ_DIR_MASK)
				== USB_REQ_DIR_IN ) {
			uhd_ctrl_phase_data_in_start();
		} else {
			if (uhd_ctrl_request_first->req.wLength) {
80005982:	97 09       	st.w	r11[0x0],r9
80005984:	fe 68 06 20 	mov	r8,-129504
80005988:	e0 69 40 00 	mov	r9,16384
8000598c:	91 09       	st.w	r8[0x0],r9
8000598e:	91 0a       	st.w	r8[0x0],r10
80005990:	30 39       	mov	r9,3
80005992:	e0 68 0d 48 	mov	r8,3400
 * \brief Starts the ZLP IN phase on control endpoint
 */
static void uhd_ctrl_phase_zlp_in(void)
{
	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_ZLP_IN;
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_IN);
80005996:	c6 c9       	rjmp	80005c6e <otg_interrupt+0x502>
80005998:	70 0c       	ld.w	r12,r8[0x0]
8000599a:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
8000599e:	e0 80 00 8d 	breq	80005ab8 <otg_interrupt+0x34c>
	uhd_ack_in_received(0);
800059a2:	fe 69 05 c0 	mov	r9,-129600
	uhd_ack_short_packet(0);
800059a6:	72 08       	ld.w	r8,r9[0x0]
800059a8:	ed b8 00 11 	bld	r8,0x11
	uhd_enable_in_received_interrupt(0);
800059ac:	cf d1       	brne	800059a6 <otg_interrupt+0x23a>
	uhd_ack_fifocon(0);
800059ae:	fe 68 05 60 	mov	r8,-129696
800059b2:	30 19       	mov	r9,1
800059b4:	91 09       	st.w	r8[0x0],r9
800059b6:	e0 68 0d 48 	mov	r8,3400
 * \internal
 * \brief Starts the ZLP IN phase on control endpoint
 */
static void uhd_ctrl_phase_zlp_in(void)
{
	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_ZLP_IN;
800059ba:	70 08       	ld.w	r8,r8[0x0]
800059bc:	58 28       	cp.w	r8,2
800059be:	c0 50       	breq	800059c8 <otg_interrupt+0x25c>
				uhd_ctrl_phase_zlp_in();
			}
		}
		return;
	}
	if (Is_uhd_in_received(0)) {
800059c0:	58 38       	cp.w	r8,3
800059c2:	e0 81 02 22 	brne	80005e06 <otg_interrupt+0x69a>
800059c6:	c7 78       	rjmp	80005ab4 <otg_interrupt+0x348>
800059c8:	fe 68 05 30 	mov	r8,-129744
		// In case of low USB speed and with a high CPU frequency,
		// a ACK from host can be always running on USB line
		// then wait end of ACK on IN pipe.
		while(!Is_uhd_pipe_frozen(0));
800059cc:	30 02       	mov	r2,0
800059ce:	ea 12 d0 00 	orh	r2,0xd000
800059d2:	70 06       	ld.w	r6,r8[0x0]
800059d4:	e0 63 0d 4c 	mov	r3,3404

		// IN packet received
		uhd_ack_in_received(0);
800059d8:	70 00       	ld.w	r0,r8[0x0]
800059da:	ed d6 c2 88 	bfextu	r6,r6,0x14,0x8
		switch(uhd_ctrl_request_phase) {
800059de:	30 07       	mov	r7,0
800059e0:	30 04       	mov	r4,0
800059e2:	e0 65 0d 50 	mov	r5,3408
800059e6:	fe 61 04 24 	mov	r1,-130012
800059ea:	c1 08       	rjmp	80005a0a <otg_interrupt+0x29e>
800059ec:	05 39       	ld.ub	r9,r2++
	bool b_short_packet;
	uint8_t *ptr_ep_data;
	uint8_t nb_byte_received;

	// Get information to read data
	nb_byte_received = uhd_byte_count(0);
800059ee:	74 38       	ld.w	r8,r10[0xc]
800059f0:	10 c9       	st.b	r8++,r9
	//! In HUB mode, the control pipe is always configured to 64B
	//! thus the short packet flag must be computed
	b_short_packet = (nb_byte_received != uhd_get_pipe_size(0));
	uhd_ack_short_packet(0);
#else
	b_short_packet = Is_uhd_short_packet(0);
800059f2:	95 38       	st.w	r10[0xc],r8
800059f4:	8a 08       	ld.sh	r8,r5[0x0]
800059f6:	2f f8       	sub	r8,-1
	bool b_short_packet;
	uint8_t *ptr_ep_data;
	uint8_t nb_byte_received;

	// Get information to read data
	nb_byte_received = uhd_byte_count(0);
800059f8:	aa 08       	st.h	r5[0x0],r8
#endif

	ptr_ep_data = (uint8_t *) & uhd_get_pipe_fifo_access(0, 8);
uhd_ctrl_receiv_in_read_data:
	// Copy data from pipe to payload buffer
	while (uhd_ctrl_request_first->payload_size && nb_byte_received) {
800059fa:	ed de c0 08 	bfextu	r6,lr,0x0,0x8
	bool b_short_packet;
	uint8_t *ptr_ep_data;
	uint8_t nb_byte_received;

	// Get information to read data
	nb_byte_received = uhd_byte_count(0);
800059fe:	66 08       	ld.w	r8,r3[0x0]
80005a00:	f1 09 00 10 	ld.sh	r9,r8[16]
#endif

	ptr_ep_data = (uint8_t *) & uhd_get_pipe_fifo_access(0, 8);
uhd_ctrl_receiv_in_read_data:
	// Copy data from pipe to payload buffer
	while (uhd_ctrl_request_first->payload_size && nb_byte_received) {
80005a04:	20 19       	sub	r9,1
		*uhd_ctrl_request_first->payload++ = *ptr_ep_data++;
		uhd_ctrl_nb_trans++;
80005a06:	f1 59 00 10 	st.h	r8[16],r9

	if (!uhd_ctrl_request_first->payload_size && nb_byte_received) {
		// payload buffer is full to store data remaining
		if (uhd_ctrl_request_first->callback_run == NULL
				|| !uhd_ctrl_request_first->callback_run(
				uhd_get_configured_address(0),
80005a0a:	66 0a       	ld.w	r10,r3[0x0]
80005a0c:	ee 06 18 00 	cp.b	r6,r7

	ptr_ep_data = (uint8_t *) & uhd_get_pipe_fifo_access(0, 8);
uhd_ctrl_receiv_in_read_data:
	// Copy data from pipe to payload buffer
	while (uhd_ctrl_request_first->payload_size && nb_byte_received) {
		*uhd_ctrl_request_first->payload++ = *ptr_ep_data++;
80005a10:	5f 18       	srne	r8
80005a12:	f5 09 00 10 	ld.sh	r9,r10[16]
		uhd_ctrl_nb_trans++;
80005a16:	ec ce 00 01 	sub	lr,r6,1
80005a1a:	e8 09 19 00 	cp.h	r9,r4
		uhd_ctrl_request_first->payload_size--;
		nb_byte_received--;
80005a1e:	5f 1c       	srne	r12
uhd_ctrl_receiv_in_read_data:
	// Copy data from pipe to payload buffer
	while (uhd_ctrl_request_first->payload_size && nb_byte_received) {
		*uhd_ctrl_request_first->payload++ = *ptr_ep_data++;
		uhd_ctrl_nb_trans++;
		uhd_ctrl_request_first->payload_size--;
80005a20:	f4 cb ff f4 	sub	r11,r10,-12
80005a24:	f1 ec 00 0c 	and	r12,r8,r12
80005a28:	ee 0c 18 00 	cp.b	r12,r7
#endif

	ptr_ep_data = (uint8_t *) & uhd_get_pipe_fifo_access(0, 8);
uhd_ctrl_receiv_in_read_data:
	// Copy data from pipe to payload buffer
	while (uhd_ctrl_request_first->payload_size && nb_byte_received) {
80005a2c:	ce 01       	brne	800059ec <otg_interrupt+0x280>
80005a2e:	e8 09 19 00 	cp.h	r9,r4
80005a32:	5f 09       	sreq	r9
80005a34:	12 68       	and	r8,r9
80005a36:	ee 08 18 00 	cp.b	r8,r7
		*uhd_ctrl_request_first->payload++ = *ptr_ep_data++;
		uhd_ctrl_nb_trans++;
		uhd_ctrl_request_first->payload_size--;
		nb_byte_received--;
80005a3a:	c0 b0       	breq	80005a50 <otg_interrupt+0x2e4>
#endif

	ptr_ep_data = (uint8_t *) & uhd_get_pipe_fifo_access(0, 8);
uhd_ctrl_receiv_in_read_data:
	// Copy data from pipe to payload buffer
	while (uhd_ctrl_request_first->payload_size && nb_byte_received) {
80005a3c:	74 58       	ld.w	r8,r10[0x14]
80005a3e:	58 08       	cp.w	r8,0
80005a40:	c1 60       	breq	80005a6c <otg_interrupt+0x300>
		nb_byte_received--;
	}

	if (!uhd_ctrl_request_first->payload_size && nb_byte_received) {
		// payload buffer is full to store data remaining
		if (uhd_ctrl_request_first->callback_run == NULL
80005a42:	62 0c       	ld.w	r12,r1[0x0]
80005a44:	2f 0a       	sub	r10,-16
#endif

	ptr_ep_data = (uint8_t *) & uhd_get_pipe_fifo_access(0, 8);
uhd_ctrl_receiv_in_read_data:
	// Copy data from pipe to payload buffer
	while (uhd_ctrl_request_first->payload_size && nb_byte_received) {
80005a46:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
80005a4a:	5d 18       	icall	r8
80005a4c:	cd f1       	brne	80005a0a <otg_interrupt+0x29e>
80005a4e:	c0 f8       	rjmp	80005a6c <otg_interrupt+0x300>
		uhd_ctrl_nb_trans++;
		uhd_ctrl_request_first->payload_size--;
		nb_byte_received--;
	}

	if (!uhd_ctrl_request_first->payload_size && nb_byte_received) {
80005a50:	f5 38 00 08 	ld.ub	r8,r10[8]
80005a54:	e0 69 0d 50 	mov	r9,3408
80005a58:	15 fa       	ld.ub	r10,r10[0x7]
80005a5a:	92 09       	ld.sh	r9,r9[0x0]
80005a5c:	f1 ea 10 88 	or	r8,r8,r10<<0x8
		// payload buffer is full to store data remaining
		if (uhd_ctrl_request_first->callback_run == NULL
80005a60:	f0 09 19 00 	cp.h	r9,r8
				|| !uhd_ctrl_request_first->callback_run(
				uhd_get_configured_address(0),
80005a64:	c0 40       	breq	80005a6c <otg_interrupt+0x300>
		nb_byte_received--;
	}

	if (!uhd_ctrl_request_first->payload_size && nb_byte_received) {
		// payload buffer is full to store data remaining
		if (uhd_ctrl_request_first->callback_run == NULL
80005a66:	e2 10 00 80 	andl	r0,0x80,COH
80005a6a:	c1 90       	breq	80005a9c <otg_interrupt+0x330>
80005a6c:	fe 69 05 00 	mov	r9,-129792
80005a70:	72 08       	ld.w	r8,r9[0x0]
80005a72:	e0 18 fc ff 	andl	r8,0xfcff
80005a76:	a9 b8       	sbr	r8,0x9
80005a78:	93 08       	st.w	r9[0x0],r8
80005a7a:	30 28       	mov	r8,2
80005a7c:	fe 69 05 60 	mov	r9,-129696
		// thus the data load can restart.
		goto uhd_ctrl_receiv_in_read_data;
	}

	// Test short packet
	if ((uhd_ctrl_nb_trans == uhd_ctrl_request_first->req.wLength)
80005a80:	93 08       	st.w	r9[0x0],r8
80005a82:	fe 69 05 f0 	mov	r9,-129552
80005a86:	93 08       	st.w	r9[0x0],r8
80005a88:	e0 69 40 00 	mov	r9,16384
80005a8c:	fe 68 06 20 	mov	r8,-129504
80005a90:	91 09       	st.w	r8[0x0],r9
80005a92:	30 4a       	mov	r10,4
80005a94:	e0 69 0d 48 	mov	r9,3400
80005a98:	93 0a       	st.w	r9[0x0],r10
 * \brief Starts the ZLP OUT phase on control endpoint
 */
static void uhd_ctrl_phase_zlp_out(void)
{
	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_ZLP_OUT;
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_OUT);
80005a9a:	c0 a8       	rjmp	80005aae <otg_interrupt+0x342>
80005a9c:	30 19       	mov	r9,1
80005a9e:	fe 68 05 f0 	mov	r8,-129552
80005aa2:	91 09       	st.w	r8[0x0],r9
80005aa4:	fe 68 06 20 	mov	r8,-129504
	uhd_ack_out_ready(0);
80005aa8:	e0 69 40 00 	mov	r9,16384
80005aac:	91 09       	st.w	r8[0x0],r9
80005aae:	e2 69 00 00 	mov	r9,131072
	uhd_enable_out_ready_interrupt(0);
80005ab2:	cd e8       	rjmp	80005c6e <otg_interrupt+0x502>
80005ab4:	30 0c       	mov	r12,0
	uhd_ack_fifocon(0);
80005ab6:	c3 a8       	rjmp	80005b2a <otg_interrupt+0x3be>
80005ab8:	70 09       	ld.w	r9,r8[0x0]
80005aba:	ed b9 00 01 	bld	r9,0x1
80005abe:	c1 71       	brne	80005aec <otg_interrupt+0x380>
 * \internal
 * \brief Starts the ZLP OUT phase on control endpoint
 */
static void uhd_ctrl_phase_zlp_out(void)
{
	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_ZLP_OUT;
80005ac0:	e2 69 00 00 	mov	r9,131072
80005ac4:	fe 68 05 f0 	mov	r8,-129552
		uhd_ctrl_phase_zlp_out();
		return;
	}

	// Send a new IN packet request
	uhd_enable_in_received_interrupt(0);
80005ac8:	91 09       	st.w	r8[0x0],r9
80005aca:	fe 68 05 60 	mov	r8,-129696
80005ace:	30 29       	mov	r9,2
	uhd_ack_fifocon(0);
80005ad0:	91 09       	st.w	r8[0x0],r9
80005ad2:	e0 68 0d 48 	mov	r8,3400
80005ad6:	70 08       	ld.w	r8,r8[0x0]
80005ad8:	58 18       	cp.w	r8,1
	uhd_unfreeze_pipe(0);
80005ada:	c0 50       	breq	80005ae4 <otg_interrupt+0x378>
80005adc:	58 48       	cp.w	r8,4
80005ade:	e0 81 01 94 	brne	80005e06 <otg_interrupt+0x69a>
		switch(uhd_ctrl_request_phase) {
		case UHD_CTRL_REQ_PHASE_DATA_IN:
			uhd_ctrl_phase_data_in();
			break;
		case UHD_CTRL_REQ_PHASE_ZLP_IN:
			uhd_ctrl_request_end(UHD_TRANS_NOERROR);
80005ae2:	c2 48       	rjmp	80005b2a <otg_interrupt+0x3be>
			Assert(false);
			break;
		}
		return;
	}
	if (Is_uhd_out_ready(0)) {
80005ae4:	fe b0 f8 c8 	rcall	80004c74 <uhd_ctrl_phase_data_out>
80005ae8:	e0 8f 01 8f 	bral	80005e06 <otg_interrupt+0x69a>
		// OUT packet sent
		uhd_freeze_pipe(0);
80005aec:	70 09       	ld.w	r9,r8[0x0]
80005aee:	e2 19 00 40 	andl	r9,0x40,COH
80005af2:	c0 70       	breq	80005b00 <otg_interrupt+0x394>
80005af4:	34 09       	mov	r9,64
		uhd_ack_out_ready(0);
80005af6:	fe 68 05 60 	mov	r8,-129696
80005afa:	30 4c       	mov	r12,4
80005afc:	91 09       	st.w	r8[0x0],r9
		switch(uhd_ctrl_request_phase) {
80005afe:	c1 68       	rjmp	80005b2a <otg_interrupt+0x3be>
80005b00:	70 08       	ld.w	r8,r8[0x0]
80005b02:	ed b8 00 03 	bld	r8,0x3
80005b06:	e0 81 01 80 	brne	80005e06 <otg_interrupt+0x69a>
80005b0a:	fe 6a 06 80 	mov	r10,-129408
		case UHD_CTRL_REQ_PHASE_DATA_OUT:
			uhd_ctrl_phase_data_out();
80005b0e:	74 08       	ld.w	r8,r10[0x0]
80005b10:	95 09       	st.w	r10[0x0],r9
80005b12:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
			Assert(false);
			break;
		}
		return;
	}
	if (Is_uhd_stall(0)) {
80005b16:	20 18       	sub	r8,1
80005b18:	58 28       	cp.w	r8,2
80005b1a:	e0 88 00 04 	brls	80005b22 <otg_interrupt+0x3b6>
		// Stall Handshake received
		uhd_ack_stall(0);
80005b1e:	30 6c       	mov	r12,6
80005b20:	c0 58       	rjmp	80005b2a <otg_interrupt+0x3be>
80005b22:	fe c9 e2 6a 	sub	r9,pc,-7574
80005b26:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		uhd_ctrl_request_end(UHD_TRANS_STALL);
		return;
	}
	if (Is_uhd_pipe_error(0)) {
80005b2a:	fe b0 fb 07 	rcall	80005138 <uhd_ctrl_request_end>
80005b2e:	c6 c9       	rjmp	80005e06 <otg_interrupt+0x69a>
80005b30:	30 78       	mov	r8,7
80005b32:	f0 0c 18 00 	cp.b	r12,r8
 *
 * \return UHD transfer error
 */
static uhd_trans_status_t uhd_pipe_get_error(uint8_t pipe)
{
	uint32_t error = uhd_error_status(pipe) &
80005b36:	c6 60       	breq	80005c02 <otg_interrupt+0x496>
80005b38:	f8 08 15 02 	lsl	r8,r12,0x2
			(AVR32_USBB_UPERR0_DATATGL_MASK |
			AVR32_USBB_UPERR0_TIMEOUT_MASK |
			AVR32_USBB_UPERR0_PID_MASK |
			AVR32_USBB_UPERR0_DATAPID_MASK);
	uhd_ack_all_errors(pipe);
80005b3c:	fe 6b 05 c0 	mov	r11,-129600
80005b40:	f0 0b 00 0a 	add	r10,r8,r11
80005b44:	74 09       	ld.w	r9,r10[0x0]
80005b46:	ed b9 00 0c 	bld	r9,0xc
80005b4a:	c1 11       	brne	80005b6c <otg_interrupt+0x400>
80005b4c:	fe 6b 05 30 	mov	r11,-129744
80005b50:	f0 0b 00 09 	add	r9,r8,r11
		uhd_ctrl_request_end(UHD_TRANS_STALL);
		return;
	}
	if (Is_uhd_pipe_error(0)) {
		// Get and ack error
		uhd_ctrl_request_end(uhd_pipe_get_error(0));
80005b54:	72 0b       	ld.w	r11,r9[0x0]
80005b56:	f7 db c1 82 	bfextu	r11,r11,0xc,0x2
	if (pipe_int == 0) {
		// Interrupt acked by control endpoint managed
		uhd_ctrl_interrupt();
		return;
	}
	if (pipe_int != AVR32_USBB_EPT_NUM) {
80005b5a:	c0 91       	brne	80005b6c <otg_interrupt+0x400>
80005b5c:	e0 38 f9 e0 	sub	r8,129504
 *
 * \param pipe  Pipe number
 */
static void uhd_pipe_interrupt(uint8_t pipe)
{
	if (Is_uhd_bank_interrupt_enabled(pipe) && (0==uhd_nb_busy_bank(pipe))) {
80005b60:	e0 69 10 00 	mov	r9,4096
80005b64:	91 09       	st.w	r8[0x0],r9
80005b66:	fe b0 f9 6f 	rcall	80004e44 <uhd_pipe_finish_job>
80005b6a:	c4 e9       	rjmp	80005e06 <otg_interrupt+0x69a>
80005b6c:	74 09       	ld.w	r9,r10[0x0]
80005b6e:	ed b9 00 01 	bld	r9,0x1
80005b72:	c1 b1       	brne	80005ba8 <otg_interrupt+0x43c>
80005b74:	fe 6a 05 30 	mov	r10,-129744
80005b78:	f0 0a 00 09 	add	r9,r8,r10
80005b7c:	72 09       	ld.w	r9,r9[0x0]
80005b7e:	ed b9 00 01 	bld	r9,0x1
80005b82:	c1 31       	brne	80005ba8 <otg_interrupt+0x43c>
		uhd_disable_bank_interrupt(pipe);
80005b84:	30 2a       	mov	r10,2
80005b86:	fe 6c 06 20 	mov	r12,-129504
80005b8a:	f0 0c 00 09 	add	r9,r8,r12
		uhd_pipe_finish_job(pipe, UHD_TRANS_NOERROR);
80005b8e:	93 0a       	st.w	r9[0x0],r10
80005b90:	fe 6c 05 60 	mov	r12,-129696
80005b94:	f0 0c 00 0b 	add	r11,r8,r12
80005b98:	97 0a       	st.w	r11[0x0],r10
80005b9a:	e0 6a 40 00 	mov	r10,16384
80005b9e:	93 0a       	st.w	r9[0x0],r10
80005ba0:	e2 6a 00 00 	mov	r10,131072
80005ba4:	93 0a       	st.w	r9[0x0],r10
80005ba6:	c6 08       	rjmp	80005c66 <otg_interrupt+0x4fa>
80005ba8:	fe 6b 05 30 	mov	r11,-129744
		return;
	}
	if (Is_uhd_out_ready_interrupt_enabled(pipe) && Is_uhd_out_ready(pipe)) {
80005bac:	f0 0b 00 0a 	add	r10,r8,r11
80005bb0:	74 09       	ld.w	r9,r10[0x0]
80005bb2:	e2 19 00 40 	andl	r9,0x40,COH
80005bb6:	c0 e0       	breq	80005bd2 <otg_interrupt+0x466>
80005bb8:	fe 6a 05 60 	mov	r10,-129696
80005bbc:	f0 0a 00 09 	add	r9,r8,r10
80005bc0:	34 0a       	mov	r10,64
80005bc2:	93 0a       	st.w	r9[0x0],r10
		uhd_disable_out_ready_interrupt(pipe);
80005bc4:	e0 38 fa 10 	sub	r8,129552
80005bc8:	e4 69 00 00 	mov	r9,262144
80005bcc:	30 4b       	mov	r11,4
80005bce:	91 09       	st.w	r8[0x0],r9
		// One bank is free then send a ZLP
		uhd_ack_out_ready(pipe);
80005bd0:	c1 68       	rjmp	80005bfc <otg_interrupt+0x490>
80005bd2:	74 0a       	ld.w	r10,r10[0x0]
80005bd4:	ed ba 00 03 	bld	r10,0x3
80005bd8:	e0 81 01 17 	brne	80005e06 <otg_interrupt+0x69a>
		uhd_ack_fifocon(pipe);
80005bdc:	e0 38 f9 80 	sub	r8,129408
		uhd_unfreeze_pipe(pipe);
80005be0:	70 0a       	ld.w	r10,r8[0x0]
80005be2:	91 09       	st.w	r8[0x0],r9
80005be4:	f1 da c0 04 	bfextu	r8,r10,0x0,0x4
		uhd_enable_bank_interrupt(pipe);
		return;
	}
	if (Is_uhd_stall(pipe)) {
80005be8:	20 18       	sub	r8,1
80005bea:	58 28       	cp.w	r8,2
80005bec:	e0 88 00 04 	brls	80005bf4 <otg_interrupt+0x488>
80005bf0:	30 6b       	mov	r11,6
80005bf2:	c0 58       	rjmp	80005bfc <otg_interrupt+0x490>
80005bf4:	fe c9 e3 3c 	sub	r9,pc,-7364
		uhd_ack_stall(pipe);
80005bf8:	f2 08 03 2b 	ld.w	r11,r9[r8<<0x2]
80005bfc:	fe b0 f9 60 	rcall	80004ebc <uhd_ep_abort_pipe>
80005c00:	c0 39       	rjmp	80005e06 <otg_interrupt+0x69a>
80005c02:	f2 fc 04 04 	ld.w	r12,r9[1028]
		uhd_reset_data_toggle(pipe);
80005c06:	f2 fb 04 10 	ld.w	r11,r9[1040]
80005c0a:	b9 9c       	lsr	r12,0x19
		uhd_ep_abort_pipe(pipe, UHD_TRANS_STALL);
80005c0c:	f9 eb 03 9c 	and	r12,r12,r11>>0x19
		uhd_enable_bank_interrupt(pipe);
		return;
	}
	if (Is_uhd_stall(pipe)) {
		uhd_ack_stall(pipe);
		uhd_reset_data_toggle(pipe);
80005c10:	a7 ac       	sbr	r12,0x6
		uhd_ep_abort_pipe(pipe, UHD_TRANS_STALL);
		return;
	}
	if (Is_uhd_pipe_error(pipe)) {
80005c12:	5c 9c       	brev	r12
80005c14:	f8 0c 12 00 	clz	r12,r12
80005c18:	2f fc       	sub	r12,-1
80005c1a:	f0 0c 18 00 	cp.b	r12,r8
 *
 * \return UHD transfer error
 */
static uhd_trans_status_t uhd_pipe_get_error(uint8_t pipe)
{
	uint32_t error = uhd_error_status(pipe) &
80005c1e:	c4 10       	breq	80005ca0 <otg_interrupt+0x534>
80005c20:	f8 08 15 04 	lsl	r8,r12,0x4
			(AVR32_USBB_UPERR0_DATATGL_MASK |
			AVR32_USBB_UPERR0_TIMEOUT_MASK |
			AVR32_USBB_UPERR0_PID_MASK |
			AVR32_USBB_UPERR0_DATAPID_MASK);
	uhd_ack_all_errors(pipe);
80005c24:	e0 38 f9 00 	sub	r8,129280
80005c28:	70 39       	ld.w	r9,r8[0xc]
80005c2a:	ed b9 00 00 	bld	r9,0x0
80005c2e:	e0 80 00 ec 	breq	80005e06 <otg_interrupt+0x69a>
80005c32:	70 39       	ld.w	r9,r8[0xc]
80005c34:	b1 89       	lsr	r9,0x10
80005c36:	c0 d0       	breq	80005c50 <otg_interrupt+0x4e4>
80005c38:	e0 6a 08 dc 	mov	r10,2268
		uhd_ep_abort_pipe(pipe, UHD_TRANS_STALL);
		return;
	}
	if (Is_uhd_pipe_error(pipe)) {
		// Get and ack error
		uhd_ep_abort_pipe(pipe, uhd_pipe_get_error(pipe));
80005c3c:	f8 c8 00 01 	sub	r8,r12,1
	if (pipe_int != AVR32_USBB_EPT_NUM) {
		// Interrupt acked by bulk/interrupt/isochronous endpoint
		uhd_pipe_interrupt(pipe_int);
		return;
	}
	pipe_int = uhd_get_pipe_dma_interrupt_number();
80005c40:	f0 08 00 28 	add	r8,r8,r8<<0x2
80005c44:	f4 08 00 28 	add	r8,r10,r8<<0x2
80005c48:	70 3a       	ld.w	r10,r8[0xc]
80005c4a:	12 1a       	sub	r10,r9
80005c4c:	91 2a       	st.w	r8[0x8],r10
80005c4e:	91 3a       	st.w	r8[0xc],r10
80005c50:	f8 08 15 02 	lsl	r8,r12,0x2
80005c54:	fe 6b 05 00 	mov	r11,-129792
	if (pipe_int != AVR32_USBB_EPT_NUM) {
80005c58:	f0 0b 00 0a 	add	r10,r8,r11
80005c5c:	74 0a       	ld.w	r10,r10[0x0]
static void uhd_pipe_interrupt_dma(uint8_t pipe)
{
	uhd_pipe_job_t *ptr_job;
	uint32_t nb_remaining;

	if (uhd_pipe_dma_get_status(pipe)
80005c5e:	f5 da c1 02 	bfextu	r10,r10,0x8,0x2
80005c62:	58 2a       	cp.w	r10,2
80005c64:	c0 71       	brne	80005c72 <otg_interrupt+0x506>
80005c66:	e0 38 fa 10 	sub	r8,129552
80005c6a:	e0 69 10 00 	mov	r9,4096
80005c6e:	91 09       	st.w	r8[0x0],r9
			& AVR32_USBB_UHDMA1_STATUS_CH_EN_MASK) {
		return; // Ignore EOT_STA interrupt
	}
	// Save number of data no transfered
	nb_remaining = (uhd_pipe_dma_get_status(pipe) &
80005c70:	cc b8       	rjmp	80005e06 <otg_interrupt+0x69a>
80005c72:	fe 6a 05 c0 	mov	r10,-129600
			AVR32_USBB_UHDMA1_STATUS_CH_BYTE_CNT_MASK)
			>> AVR32_USBB_UHDMA1_STATUS_CH_BYTE_CNT_OFFSET;
	if (nb_remaining) {
		// Get job corresponding at endpoint
		ptr_job = &uhd_pipe_job[pipe - 1];
80005c76:	f0 0a 00 0b 	add	r11,r8,r10
80005c7a:	76 0a       	ld.w	r10,r11[0x0]
80005c7c:	ed ba 00 11 	bld	r10,0x11
80005c80:	c0 d0       	breq	80005c9a <otg_interrupt+0x52e>
80005c82:	58 09       	cp.w	r9,0

		// Transfer no complete (short packet or ZLP) then:
		// Update number of transfered data
		ptr_job->nb_trans -= nb_remaining;
80005c84:	c0 70       	breq	80005c92 <otg_interrupt+0x526>
80005c86:	e0 38 fa 10 	sub	r8,129552
80005c8a:	e2 69 00 00 	mov	r9,131072

		// Set transfer complete to stop the transfer
		ptr_job->buf_size = ptr_job->nb_trans;
	}

	if (uhd_is_pipe_out(pipe)) {
80005c8e:	91 09       	st.w	r8[0x0],r9
80005c90:	c0 58       	rjmp	80005c9a <otg_interrupt+0x52e>
80005c92:	76 08       	ld.w	r8,r11[0x0]
80005c94:	ed b8 00 11 	bld	r8,0x11
80005c98:	cf d1       	brne	80005c92 <otg_interrupt+0x526>
80005c9a:	fe b0 f9 41 	rcall	80004f1c <uhd_pipe_trans_complet>
80005c9e:	cb 48       	rjmp	80005e06 <otg_interrupt+0x69a>
80005ca0:	74 08       	ld.w	r8,r10[0x0]
		// Wait that all banks are free to freeze clock of OUT endpoint
		// and call callback
		uhd_enable_bank_interrupt(pipe);
80005ca2:	e2 18 00 04 	andl	r8,0x4,COH
80005ca6:	c0 d0       	breq	80005cc0 <otg_interrupt+0x554>
80005ca8:	fe 68 04 08 	mov	r8,-130040
80005cac:	30 49       	mov	r9,4
	} else {
		if (!Is_uhd_pipe_frozen(pipe)) {
80005cae:	91 09       	st.w	r8[0x0],r9
80005cb0:	e0 68 08 d8 	mov	r8,2264
80005cb4:	70 08       	ld.w	r8,r8[0x0]
80005cb6:	58 08       	cp.w	r8,0
80005cb8:	e0 80 00 a7 	breq	80005e06 <otg_interrupt+0x69a>
80005cbc:	5d 18       	icall	r8
			// Pipe is not freeze in case of :
			// - incomplete transfer when the request number INRQ is not complete.
			// - low USB speed and with a high CPU frequency,
			// a ACK from host can be always running on USB line.

			if (nb_remaining) {
80005cbe:	ca 48       	rjmp	80005e06 <otg_interrupt+0x69a>
80005cc0:	74 0a       	ld.w	r10,r10[0x0]
				// Freeze pipe in case of incomplete transfer
				uhd_freeze_pipe(pipe);
80005cc2:	ed ba 00 01 	bld	r10,0x1
80005cc6:	c2 31       	brne	80005d0c <otg_interrupt+0x5a0>
80005cc8:	fe 6a 04 10 	mov	r10,-130032
80005ccc:	74 0a       	ld.w	r10,r10[0x0]
			} else {
				// Wait freeze in case of ASK on going
				while (!Is_uhd_pipe_frozen(pipe)) {
80005cce:	ed ba 00 01 	bld	r10,0x1
80005cd2:	c1 d1       	brne	80005d0c <otg_interrupt+0x5a0>
80005cd4:	30 2a       	mov	r10,2
				}
			}
		}
		uhd_pipe_trans_complet(pipe);
80005cd6:	fe 6b 04 08 	mov	r11,-130040
80005cda:	97 0a       	st.w	r11[0x0],r10
		// Interrupt DMA acked by bulk/interrupt/isochronous endpoint
		uhd_pipe_interrupt_dma(pipe_int);
		return;
	}
	// USB bus reset detection
	if (Is_uhd_reset_sent()) {
80005cdc:	fe 6b 04 14 	mov	r11,-130028
80005ce0:	97 0a       	st.w	r11[0x0],r10
80005ce2:	fe 6b 04 00 	mov	r11,-130048
		uhd_ack_reset_sent();
80005ce6:	76 0a       	ld.w	r10,r11[0x0]
80005ce8:	a9 da       	cbr	r10,0x9
80005cea:	97 0a       	st.w	r11[0x0],r10
		if (uhd_reset_callback != NULL) {
80005cec:	35 8a       	mov	r10,88
80005cee:	f3 4a 04 14 	st.w	r9[1044],r10
80005cf2:	fe 69 04 18 	mov	r9,-130024
			uhd_reset_callback();
80005cf6:	30 1a       	mov	r10,1
80005cf8:	93 0a       	st.w	r9[0x0],r10
		}
		return;
	}

	// Manage dis/connection event
	if (Is_uhd_disconnection() && Is_uhd_disconnection_int_enabled()) {
80005cfa:	e0 69 09 54 	mov	r9,2388
80005cfe:	10 9c       	mov	r12,r8
80005d00:	b2 88       	st.b	r9[0x0],r8
80005d02:	e0 69 09 56 	mov	r9,2390
80005d06:	b2 88       	st.b	r9[0x0],r8
80005d08:	c2 58       	rjmp	80005d52 <otg_interrupt+0x5e6>
80005d0a:	d7 03       	nop
80005d0c:	fe 68 04 04 	mov	r8,-130044
		uhd_ack_disconnection();
80005d10:	70 08       	ld.w	r8,r8[0x0]
80005d12:	ed b8 00 00 	bld	r8,0x0
		uhd_disable_disconnection_int();
80005d16:	c2 11       	brne	80005d58 <otg_interrupt+0x5ec>
80005d18:	fe 68 04 10 	mov	r8,-130032
		// Stop reset signal, in case of disconnection during reset
		uhd_stop_reset();
80005d1c:	70 08       	ld.w	r8,r8[0x0]
80005d1e:	ed b8 00 00 	bld	r8,0x0
80005d22:	c1 b1       	brne	80005d58 <otg_interrupt+0x5ec>
80005d24:	fe 68 04 08 	mov	r8,-130040
		// Disable wakeup/resumes interrupts,
		// in case of disconnection during suspend mode
		AVR32_USBB.uhinteclr = AVR32_USBB_UHINTECLR_HWUPIEC_MASK
80005d28:	30 1c       	mov	r12,1
80005d2a:	91 0c       	st.w	r8[0x0],r12
				| AVR32_USBB_UHINTECLR_RSMEDIEC_MASK
				| AVR32_USBB_UHINTECLR_RXRSMIEC_MASK;
		uhd_sleep_mode(UHD_STATE_DISCONNECT);
		uhd_enable_connection_int();
80005d2c:	fe 68 04 14 	mov	r8,-130028
80005d30:	91 0c       	st.w	r8[0x0],r12
80005d32:	fe 68 04 18 	mov	r8,-130024
		uhd_suspend_start = 0;
		uhd_resume_start = 0;
		uhc_notify_connection(false);
80005d36:	30 29       	mov	r9,2
		AVR32_USBB.uhinteclr = AVR32_USBB_UHINTECLR_HWUPIEC_MASK
				| AVR32_USBB_UHINTECLR_RSMEDIEC_MASK
				| AVR32_USBB_UHINTECLR_RXRSMIEC_MASK;
		uhd_sleep_mode(UHD_STATE_DISCONNECT);
		uhd_enable_connection_int();
		uhd_suspend_start = 0;
80005d38:	fe 6a 04 00 	mov	r10,-130048
		uhd_resume_start = 0;
80005d3c:	91 09       	st.w	r8[0x0],r9
80005d3e:	74 08       	ld.w	r8,r10[0x0]
80005d40:	a9 a8       	sbr	r8,0x8
80005d42:	95 08       	st.w	r10[0x0],r8
80005d44:	e0 68 09 54 	mov	r8,2388
80005d48:	30 09       	mov	r9,0
80005d4a:	b0 89       	st.b	r8[0x0],r9
80005d4c:	e0 68 09 56 	mov	r8,2390
80005d50:	b0 89       	st.b	r8[0x0],r9
80005d52:	e0 a0 03 43 	rcall	800063d8 <uhc_notify_connection>
80005d56:	c5 88       	rjmp	80005e06 <otg_interrupt+0x69a>
80005d58:	fe 69 08 04 	mov	r9,-129020
		uhc_notify_connection(false);
		return;
	}
	if (Is_uhd_connection() && Is_uhd_connection_int_enabled()) {
80005d5c:	72 08       	ld.w	r8,r9[0x0]
80005d5e:	ed b8 00 03 	bld	r8,0x3
80005d62:	c0 81       	brne	80005d72 <otg_interrupt+0x606>
80005d64:	30 89       	mov	r9,8
80005d66:	fe 68 08 08 	mov	r8,-129016
80005d6a:	91 09       	st.w	r8[0x0],r9
80005d6c:	fe b0 ef 92 	rcall	80003c90 <usb_vbus_error>
80005d70:	c4 b8       	rjmp	80005e06 <otg_interrupt+0x69a>
80005d72:	72 08       	ld.w	r8,r9[0x0]
		uhd_ack_connection();
80005d74:	ed b8 00 0e 	bld	r8,0xe
80005d78:	cf d1       	brne	80005d72 <otg_interrupt+0x606>
80005d7a:	fe 69 08 00 	mov	r9,-129024
		uhd_disable_connection_int();
80005d7e:	72 08       	ld.w	r8,r9[0x0]
80005d80:	af c8       	cbr	r8,0xe
		uhd_enable_disconnection_int();
80005d82:	93 08       	st.w	r9[0x0],r8
80005d84:	fe 68 04 10 	mov	r8,-130032
		uhd_enable_sof();
80005d88:	70 08       	ld.w	r8,r8[0x0]
80005d8a:	ed b8 00 06 	bld	r8,0x6
80005d8e:	c2 51       	brne	80005dd8 <otg_interrupt+0x66c>
80005d90:	fe 68 04 04 	mov	r8,-130044
		uhd_sleep_mode(UHD_STATE_IDLE);
		uhd_suspend_start = 0;
80005d94:	70 09       	ld.w	r9,r8[0x0]
80005d96:	ed b9 00 06 	bld	r9,0x6
		uhd_resume_start = 0;
80005d9a:	c0 90       	breq	80005dac <otg_interrupt+0x640>
80005d9c:	70 09       	ld.w	r9,r8[0x0]
		uhc_notify_connection(true);
80005d9e:	ed b9 00 03 	bld	r9,0x3
80005da2:	c0 50       	breq	80005dac <otg_interrupt+0x640>
		return;
	}

	// Manage Vbus error
	if (Is_uhd_vbus_error_interrupt()) {
80005da4:	70 08       	ld.w	r8,r8[0x0]
80005da6:	ed b8 00 04 	bld	r8,0x4
80005daa:	c1 71       	brne	80005dd8 <otg_interrupt+0x66c>
80005dac:	35 89       	mov	r9,88
80005dae:	fe 68 00 00 	mov	r8,-131072
		uhd_ack_vbus_error_interrupt();
80005db2:	f1 49 04 14 	st.w	r8[1044],r9
80005db6:	fe 6a 04 00 	mov	r10,-130048
		UHC_VBUS_ERROR();
80005dba:	74 08       	ld.w	r8,r10[0x0]
80005dbc:	a9 a8       	sbr	r8,0x8
		return;
	}

	// Check USB clock ready after asynchronous interrupt
	while (!Is_otg_clock_usable());
80005dbe:	95 08       	st.w	r10[0x0],r8
80005dc0:	fe 69 04 04 	mov	r9,-130044
80005dc4:	72 08       	ld.w	r8,r9[0x0]
	otg_unfreeze_clock();
80005dc6:	ed b8 00 03 	bld	r8,0x3
80005dca:	c0 20       	breq	80005dce <otg_interrupt+0x662>
80005dcc:	72 08       	ld.w	r8,r9[0x0]
80005dce:	33 29       	mov	r9,50

	if (Is_uhd_wakeup_interrupt_enabled() && (Is_uhd_wakeup() ||
80005dd0:	e0 68 09 56 	mov	r8,2390
80005dd4:	b0 89       	st.b	r8[0x0],r9
80005dd6:	c1 88       	rjmp	80005e06 <otg_interrupt+0x69a>
80005dd8:	fe 69 08 04 	mov	r9,-129020
80005ddc:	72 08       	ld.w	r8,r9[0x0]
80005dde:	ed b8 00 01 	bld	r8,0x1
80005de2:	c1 21       	brne	80005e06 <otg_interrupt+0x69a>
80005de4:	30 2a       	mov	r10,2
80005de6:	fe 68 08 08 	mov	r8,-129016
80005dea:	91 0a       	st.w	r8[0x0],r10
80005dec:	72 0c       	ld.w	r12,r9[0x0]
80005dee:	e2 1c 08 00 	andl	r12,0x800,COH
80005df2:	c0 30       	breq	80005df8 <otg_interrupt+0x68c>
80005df4:	30 1c       	mov	r12,1
80005df6:	c0 68       	rjmp	80005e02 <otg_interrupt+0x696>
			Is_uhd_downstream_resume() || Is_uhd_upstream_resume())) {
		// Disable wakeup/resumes interrupts
		AVR32_USBB.uhinteclr = AVR32_USBB_UHINTECLR_HWUPIEC_MASK
80005df8:	fe 69 08 00 	mov	r9,-129024
80005dfc:	72 08       	ld.w	r8,r9[0x0]
80005dfe:	af a8       	sbr	r8,0xe
80005e00:	93 08       	st.w	r9[0x0],r8
				| AVR32_USBB_UHINTECLR_RSMEDIEC_MASK
				| AVR32_USBB_UHINTECLR_RXRSMIEC_MASK;
		uhd_enable_sof();
80005e02:	fe b0 ef 46 	rcall	80003c8e <usb_vbus_change>
80005e06:	fe 68 00 00 	mov	r8,-131072
80005e0a:	f0 f8 08 18 	ld.w	r8,r8[2072]
		if ((!Is_uhd_downstream_resume())
80005e0e:	d4 32       	popm	r0-r7,lr
80005e10:	d6 03       	rete
80005e12:	d7 03       	nop

80005e14 <print_hex>:
  print(usart, tmp);
}


void print_hex(volatile avr32_usart_t *usart, unsigned long n)
{
80005e14:	d4 01       	pushm	lr
80005e16:	20 3d       	sub	sp,12
  char tmp[9];
  int i;

  // Convert the given number to an ASCII hexadecimal representation.
  tmp[8] = '\0';
80005e18:	30 08       	mov	r8,0
  // Transmit the resulting string with the given USART.
  print(usart, tmp);
}


void print_hex(volatile avr32_usart_t *usart, unsigned long n)
80005e1a:	fa ca 00 01 	sub	r10,sp,1
{
  char tmp[9];
  int i;

  // Convert the given number to an ASCII hexadecimal representation.
  tmp[8] = '\0';
80005e1e:	fb 68 00 08 	st.b	sp[8],r8
  for (i = 7; i >= 0; i--)
  {
    tmp[i] = HEX_DIGITS[n & 0xF];
80005e22:	fe c9 e5 4e 	sub	r9,pc,-6834
{
  char tmp[9];
  int i;

  // Convert the given number to an ASCII hexadecimal representation.
  tmp[8] = '\0';
80005e26:	fa c8 ff f9 	sub	r8,sp,-7
  for (i = 7; i >= 0; i--)
  {
    tmp[i] = HEX_DIGITS[n & 0xF];
80005e2a:	fd db c0 04 	bfextu	lr,r11,0x0,0x4
80005e2e:	f2 0e 07 0e 	ld.ub	lr,r9[lr]
    n >>= 4;
80005e32:	b0 8e       	st.b	r8[0x0],lr
80005e34:	a5 8b       	lsr	r11,0x4
  char tmp[9];
  int i;

  // Convert the given number to an ASCII hexadecimal representation.
  tmp[8] = '\0';
  for (i = 7; i >= 0; i--)
80005e36:	20 18       	sub	r8,1
80005e38:	14 38       	cp.w	r8,r10


void print(volatile avr32_usart_t *usart, const char *str)
{
  // Invoke the USART driver to transmit the input string with the given USART.
  usart_write_line(usart, str);
80005e3a:	cf 81       	brne	80005e2a <print_hex+0x16>
80005e3c:	1a 9b       	mov	r11,sp
80005e3e:	fe b0 f6 53 	rcall	80004ae4 <usart_write_line>
    n >>= 4;
  }

  // Transmit the resulting string with the given USART.
  print(usart, tmp);
}
80005e42:	2f dd       	sub	sp,-12
80005e44:	d8 02       	popm	pc
80005e46:	d7 03       	nop

80005e48 <print_dbg_hex>:
80005e48:	d4 01       	pushm	lr
80005e4a:	18 9b       	mov	r11,r12


void print_dbg_hex(unsigned long n)
{
  // Redirection to the debug USART.
  print_hex(DBG_USART, n);
80005e4c:	fe 7c 18 00 	mov	r12,-59392
80005e50:	ce 2f       	rcall	80005e14 <print_hex>
80005e52:	d8 02       	popm	pc

80005e54 <print_ulong>:
}
80005e54:	d4 21       	pushm	r4-r7,lr
80005e56:	20 3d       	sub	sp,12
80005e58:	30 08       	mov	r8,0
80005e5a:	1a 99       	mov	r9,sp
{
  char tmp[11];
  int i = sizeof(tmp) - 1;

  // Convert the given number to an ASCII decimal representation.
  tmp[i] = '\0';
80005e5c:	fb 68 00 0a 	st.b	sp[10],r8
80005e60:	30 a8       	mov	r8,10
  do
  {
    tmp[--i] = '0' + n % 10;
80005e62:	10 9a       	mov	r10,r8
80005e64:	f6 0a 0d 06 	divu	r6,r11,r10
80005e68:	20 18       	sub	r8,1
80005e6a:	0e 9b       	mov	r11,r7
80005e6c:	2d 0b       	sub	r11,-48
80005e6e:	f2 08 0b 0b 	st.b	r9[r8],r11
    n /= 10;
80005e72:	0c 9b       	mov	r11,r6
  } while (n);
80005e74:	58 06       	cp.w	r6,0
80005e76:	cf 71       	brne	80005e64 <print_ulong+0x10>


void print(volatile avr32_usart_t *usart, const char *str)
{
  // Invoke the USART driver to transmit the input string with the given USART.
  usart_write_line(usart, str);
80005e78:	f2 08 00 0b 	add	r11,r9,r8
80005e7c:	fe b0 f6 34 	rcall	80004ae4 <usart_write_line>
    n /= 10;
  } while (n);

  // Transmit the resulting string with the given USART.
  print(usart, tmp + i);
}
80005e80:	2f dd       	sub	sp,-12
80005e82:	d8 22       	popm	r4-r7,pc

80005e84 <print_dbg_ulong>:
80005e84:	d4 01       	pushm	lr
80005e86:	18 9b       	mov	r11,r12


void print_dbg_ulong(unsigned long n)
{
  // Redirection to the debug USART.
  print_ulong(DBG_USART, n);
80005e88:	fe 7c 18 00 	mov	r12,-59392
80005e8c:	ce 4f       	rcall	80005e54 <print_ulong>
80005e8e:	d8 02       	popm	pc

80005e90 <print_dbg>:
}
80005e90:	d4 01       	pushm	lr
80005e92:	18 9b       	mov	r11,r12
80005e94:	fe 7c 18 00 	mov	r12,-59392


void print(volatile avr32_usart_t *usart, const char *str)
{
  // Invoke the USART driver to transmit the input string with the given USART.
  usart_write_line(usart, str);
80005e98:	fe b0 f6 26 	rcall	80004ae4 <usart_write_line>

void print_dbg(const char *str)
{
  // Redirection to the debug USART.
  print(DBG_USART, str);
}
80005e9c:	d8 02       	popm	pc
80005e9e:	d7 03       	nop

80005ea0 <init_dbg_rs232_ex>:
80005ea0:	d4 21       	pushm	r4-r7,lr
80005ea2:	20 3d       	sub	sp,12
    .baudrate = baudrate,
    .charlength = 8,
    .paritytype = USART_NO_PARITY,
    .stopbits = USART_1_STOPBIT,
    .channelmode = USART_NORMAL_CHMODE
  };
80005ea4:	30 08       	mov	r8,0
80005ea6:	fb 68 00 08 	st.b	sp[8],r8
80005eaa:	ba 38       	st.h	sp[0x6],r8
80005eac:	30 88       	mov	r8,8
80005eae:	ba c8       	st.b	sp[0x4],r8
80005eb0:	30 48       	mov	r8,4
  init_dbg_rs232_ex(DBG_USART_BAUDRATE, pba_hz);
}


void init_dbg_rs232_ex(unsigned long baudrate, long pba_hz)
{
80005eb2:	16 97       	mov	r7,r11
    .baudrate = baudrate,
    .charlength = 8,
    .paritytype = USART_NO_PARITY,
    .stopbits = USART_1_STOPBIT,
    .channelmode = USART_NORMAL_CHMODE
  };
80005eb4:	50 0c       	stdsp	sp[0x0],r12

  // Setup GPIO for debug USART.
  gpio_enable_module(DBG_USART_GPIO_MAP,
80005eb6:	30 2b       	mov	r11,2
    .baudrate = baudrate,
    .charlength = 8,
    .paritytype = USART_NO_PARITY,
    .stopbits = USART_1_STOPBIT,
    .channelmode = USART_NORMAL_CHMODE
  };
80005eb8:	ba d8       	st.b	sp[0x5],r8

  // Setup GPIO for debug USART.
  gpio_enable_module(DBG_USART_GPIO_MAP,
80005eba:	fe cc e5 f6 	sub	r12,pc,-6666
80005ebe:	fe b0 f3 29 	rcall	80004510 <gpio_enable_module>
                     sizeof(DBG_USART_GPIO_MAP) / sizeof(DBG_USART_GPIO_MAP[0]));

  // Initialize it in RS232 mode.
  usart_init_rs232(DBG_USART, &dbg_usart_options, pba_hz);
80005ec2:	0e 9a       	mov	r10,r7
80005ec4:	1a 9b       	mov	r11,sp
80005ec6:	fe 7c 18 00 	mov	r12,-59392
80005eca:	fe b0 f6 35 	rcall	80004b34 <usart_init_rs232>
}
80005ece:	2f dd       	sub	sp,-12
80005ed0:	d8 22       	popm	r4-r7,pc
80005ed2:	d7 03       	nop

80005ed4 <init_dbg_rs232>:
80005ed4:	d4 01       	pushm	lr
80005ed6:	18 9b       	mov	r11,r12
80005ed8:	e0 6c e1 00 	mov	r12,57600
static const char HEX_DIGITS[16] = "0123456789ABCDEF";


void init_dbg_rs232(long pba_hz)
{
  init_dbg_rs232_ex(DBG_USART_BAUDRATE, pba_hz);
80005edc:	ce 2f       	rcall	80005ea0 <init_dbg_rs232_ex>
80005ede:	d8 02       	popm	pc

80005ee0 <uhc_enumeration_step2>:
 * \param callback Callback to call at the end of timeout
 */
static void uhc_enable_timeout_callback(uint8_t timeout,
		uhc_sof_timeout_callback_t callback)
{
	uhc_sof_timeout_callback = callback;
80005ee0:	fe c9 ff 2c 	sub	r9,pc,-212
80005ee4:	e0 68 09 78 	mov	r8,2424
	uhc_sof_timeout = timeout;
80005ee8:	91 09       	st.w	r8[0x0],r9
80005eea:	31 49       	mov	r9,20
 * Lets USB line in IDLE state during 20ms.
 */
static void uhc_enumeration_step2(void)
{
	uhc_enable_timeout_callback(20, uhc_enumeration_step3);
}
80005eec:	e0 68 0d 5a 	mov	r8,3418
80005ef0:	b0 89       	st.b	r8[0x0],r9
80005ef2:	5e fc       	retal	r12

80005ef4 <uhc_enumeration_step8>:
80005ef4:	fe c9 fd fc 	sub	r9,pc,-516
80005ef8:	e0 68 09 78 	mov	r8,2424
 */
static void uhc_enable_timeout_callback(uint8_t timeout,
		uhc_sof_timeout_callback_t callback)
{
	uhc_sof_timeout_callback = callback;
	uhc_sof_timeout = timeout;
80005efc:	91 09       	st.w	r8[0x0],r9
80005efe:	36 49       	mov	r9,100
 */
static void uhc_enumeration_step8(void)
{
	// Wait 100ms
	uhc_enable_timeout_callback(100, uhc_enumeration_step9);
}
80005f00:	e0 68 0d 5a 	mov	r8,3418
80005f04:	b0 89       	st.b	r8[0x0],r9
80005f06:	5e fc       	retal	r12

80005f08 <uhc_notify_sof>:
80005f08:	d4 21       	pushm	r4-r7,lr
80005f0a:	fe c8 e6 26 	sub	r8,pc,-6618
80005f0e:	18 97       	mov	r7,r12

void uhc_notify_sof(bool b_micro)
{
	// Call all UHIs
	for (uint8_t i = 0; i < UHC_NB_UHI; i++) {
		if (uhc_uhis[i].sof_notify != NULL) {
80005f10:	70 38       	ld.w	r8,r8[0xc]
80005f12:	58 08       	cp.w	r8,0
			uhc_uhis[i].sof_notify(b_micro);
80005f14:	c0 20       	breq	80005f18 <uhc_notify_sof+0x10>
		}
	}

	if (!b_micro) {
80005f16:	5d 18       	icall	r8
80005f18:	58 07       	cp.w	r7,0
		// Manage SOF timeout
		if (uhc_sof_timeout) {
80005f1a:	c0 e1       	brne	80005f36 <uhc_notify_sof+0x2e>
80005f1c:	e0 69 0d 5a 	mov	r9,3418
80005f20:	13 88       	ld.ub	r8,r9[0x0]
			if (--uhc_sof_timeout == 0) {
80005f22:	58 08       	cp.w	r8,0
80005f24:	c0 90       	breq	80005f36 <uhc_notify_sof+0x2e>
80005f26:	20 18       	sub	r8,1
80005f28:	5c 58       	castu.b	r8
				uhc_sof_timeout_callback();
80005f2a:	b2 88       	st.b	r9[0x0],r8
80005f2c:	c0 51       	brne	80005f36 <uhc_notify_sof+0x2e>
80005f2e:	e0 68 09 78 	mov	r8,2424
80005f32:	70 08       	ld.w	r8,r8[0x0]
80005f34:	5d 18       	icall	r8
80005f36:	d8 22       	popm	r4-r7,pc

80005f38 <uhc_remotewakeup>:
80005f38:	d4 01       	pushm	lr
80005f3a:	20 2d       	sub	sp,8
80005f3c:	e0 68 09 58 	mov	r8,2392
	usb_setup_req_t req;
	uhc_device_t *dev;

	dev = &g_uhc_device_root;
	while(1) {
		if (dev->conf_desc->bmAttributes & USB_CONFIG_ATTR_REMOTE_WAKEUP) {
80005f40:	70 68       	ld.w	r8,r8[0x18]
80005f42:	11 f8       	ld.ub	r8,r8[0x7]
80005f44:	ed b8 00 05 	bld	r8,0x5
			if (b_enable) {
80005f48:	c1 b1       	brne	80005f7e <uhc_remotewakeup+0x46>
80005f4a:	58 0c       	cp.w	r12,0
				req.bRequest = USB_REQ_SET_FEATURE;
80005f4c:	c0 30       	breq	80005f52 <uhc_remotewakeup+0x1a>
80005f4e:	30 38       	mov	r8,3
			} else {
				req.bRequest = USB_REQ_CLEAR_FEATURE;
80005f50:	c0 28       	rjmp	80005f54 <uhc_remotewakeup+0x1c>
80005f52:	30 18       	mov	r8,1
			req.bmRequestType = USB_REQ_RECIP_DEVICE
					|USB_REQ_TYPE_STANDARD|USB_REQ_DIR_OUT;
			req.wValue = USB_DEV_FEATURE_REMOTE_WAKEUP;
			req.wIndex = 0;
			req.wLength = 0;
			uhd_setup_request(dev->address,&req,NULL,0,NULL,NULL);
80005f54:	ba 98       	st.b	sp[0x1],r8
				req.bRequest = USB_REQ_CLEAR_FEATURE;
			}
			req.bmRequestType = USB_REQ_RECIP_DEVICE
					|USB_REQ_TYPE_STANDARD|USB_REQ_DIR_OUT;
			req.wValue = USB_DEV_FEATURE_REMOTE_WAKEUP;
			req.wIndex = 0;
80005f56:	30 09       	mov	r9,0
			req.wLength = 0;
80005f58:	30 08       	mov	r8,0
				req.bRequest = USB_REQ_CLEAR_FEATURE;
			}
			req.bmRequestType = USB_REQ_RECIP_DEVICE
					|USB_REQ_TYPE_STANDARD|USB_REQ_DIR_OUT;
			req.wValue = USB_DEV_FEATURE_REMOTE_WAKEUP;
			req.wIndex = 0;
80005f5a:	ba 38       	st.h	sp[0x6],r8
			req.wLength = 0;
			uhd_setup_request(dev->address,&req,NULL,0,NULL,NULL);
80005f5c:	ba 28       	st.h	sp[0x4],r8
80005f5e:	1a d9       	st.w	--sp,r9
			if (b_enable) {
				req.bRequest = USB_REQ_SET_FEATURE;
			} else {
				req.bRequest = USB_REQ_CLEAR_FEATURE;
			}
			req.bmRequestType = USB_REQ_RECIP_DEVICE
80005f60:	12 98       	mov	r8,r9
					|USB_REQ_TYPE_STANDARD|USB_REQ_DIR_OUT;
			req.wValue = USB_DEV_FEATURE_REMOTE_WAKEUP;
80005f62:	ba c9       	st.b	sp[0x4],r9
80005f64:	30 19       	mov	r9,1
			req.wIndex = 0;
			req.wLength = 0;
			uhd_setup_request(dev->address,&req,NULL,0,NULL,NULL);
80005f66:	ba 39       	st.h	sp[0x6],r9
80005f68:	e0 69 09 58 	mov	r9,2392
80005f6c:	fa cb ff fc 	sub	r11,sp,-4
80005f70:	f3 3c 00 12 	ld.ub	r12,r9[18]
80005f74:	10 9a       	mov	r10,r8
80005f76:	10 99       	mov	r9,r8
80005f78:	fe b0 f9 74 	rcall	80005260 <uhd_setup_request>
		dev = dev->next;
#else
		break;
#endif
	}
}
80005f7c:	2f fd       	sub	sp,-4
80005f7e:	2f ed       	sub	sp,-8
80005f80:	d8 02       	popm	pc
80005f82:	d7 03       	nop

80005f84 <uhc_stop>:
80005f84:	d4 01       	pushm	lr
80005f86:	fe b0 fb 13 	rcall	800055ac <uhd_disable>

void uhc_stop(bool b_id_stop)
{
	// Stop UHD
	uhd_disable(b_id_stop);
}
80005f8a:	d8 02       	popm	pc

80005f8c <uhc_start>:
80005f8c:	d4 01       	pushm	lr
80005f8e:	3f f9       	mov	r9,-1
 *
 * @{
 */
void uhc_start(void)
{
	g_uhc_device_root.address = UHC_USB_ADD_NOT_VALID;
80005f90:	e0 68 09 58 	mov	r8,2392
80005f94:	f1 69 00 12 	st.b	r8[18],r9
	uhc_sof_timeout = 0; // No callback registered on a SOF timeout
80005f98:	30 09       	mov	r9,0
80005f9a:	e0 68 0d 5a 	mov	r8,3418
	uhd_enable();
80005f9e:	b0 89       	st.b	r8[0x0],r9
}
80005fa0:	fe b0 fb 84 	rcall	800056a8 <uhd_enable>
80005fa4:	d8 02       	popm	pc
80005fa6:	d7 03       	nop

80005fa8 <uhc_notify_resume>:
80005fa8:	d4 01       	pushm	lr
80005faa:	30 0c       	mov	r12,0
80005fac:	cc 6f       	rcall	80005f38 <uhc_remotewakeup>
80005fae:	fe b0 ee 73 	rcall	80003c94 <usb_wakeup>
}

void uhc_notify_resume(void)
{
	uhc_remotewakeup(false);
	UHC_WAKEUP_EVENT();
80005fb2:	d8 02       	popm	pc

80005fb4 <uhc_enumeration_step3>:
}
80005fb4:	d4 01       	pushm	lr
80005fb6:	fe cc ff ea 	sub	r12,pc,-22
80005fba:	fe b0 f6 2b 	rcall	80004c10 <uhd_send_reset>
80005fbe:	d8 02       	popm	pc

80005fc0 <uhc_enumeration_step7>:
 * Reset USB line.
 */
static void uhc_enumeration_step3(void)
{
	uhc_enumeration_reset(uhc_enumeration_step4);
}
80005fc0:	d4 01       	pushm	lr
80005fc2:	fe cc 00 ce 	sub	r12,pc,206
80005fc6:	fe b0 f6 25 	rcall	80004c10 <uhd_send_reset>
 * Reset USB line.
 */
static void uhc_enumeration_step7(void)
{
	uhc_enumeration_reset(uhc_enumeration_step8);
}
80005fca:	d8 02       	popm	pc

80005fcc <uhc_enumeration_step4>:
80005fcc:	d4 01       	pushm	lr
80005fce:	fe b0 f6 13 	rcall	80004bf4 <uhd_get_speed>
80005fd2:	e0 68 09 58 	mov	r8,2392
 * \brief Device enumeration step 4
 * Lets USB line in IDLE state during 100ms.
 */
static void uhc_enumeration_step4(void)
{
	uhc_dev_enum->speed = uhd_get_speed();
80005fd6:	fe c9 ff 7e 	sub	r9,pc,-130
 * \param callback Callback to call at the end of timeout
 */
static void uhc_enable_timeout_callback(uint8_t timeout,
		uhc_sof_timeout_callback_t callback)
{
	uhc_sof_timeout_callback = callback;
80005fda:	91 5c       	st.w	r8[0x14],r12
	uhc_sof_timeout = timeout;
80005fdc:	e0 68 09 78 	mov	r8,2424
80005fe0:	91 09       	st.w	r8[0x0],r9
 */
static void uhc_enumeration_step4(void)
{
	uhc_dev_enum->speed = uhd_get_speed();
	uhc_enable_timeout_callback(100, uhc_enumeration_step5);
}
80005fe2:	36 49       	mov	r9,100
80005fe4:	e0 68 0d 5a 	mov	r8,3418
80005fe8:	b0 89       	st.b	r8[0x0],r9
80005fea:	d8 02       	popm	pc

80005fec <uhc_enumeration_error>:
80005fec:	d4 21       	pushm	r4-r7,lr
80005fee:	18 95       	mov	r5,r12
80005ff0:	58 7c       	cp.w	r12,7
80005ff2:	c0 61       	brne	80005ffe <uhc_enumeration_error+0x12>
80005ff4:	30 09       	mov	r9,0
80005ff6:	e0 68 09 74 	mov	r8,2420
 */
static void uhc_enumeration_error(uhc_enum_status_t status)
{
	if (status == UHC_ENUM_DISCONNECT) {
		uhc_enum_try = 0;
		return; // Abort enumeration process
80005ffa:	b0 89       	st.b	r8[0x0],r9
	}
	uhd_ep_free(uhc_dev_enum->address, 0xFF);
80005ffc:	d8 22       	popm	r4-r7,pc
80005ffe:	e0 67 09 58 	mov	r7,2392
80006002:	e0 6b 00 ff 	mov	r11,255
80006006:	ef 3c 00 12 	ld.ub	r12,r7[18]

	// Free USB configuration descriptor buffer
	if (uhc_dev_enum->conf_desc != NULL) {
8000600a:	fe b0 f9 61 	rcall	800052cc <uhd_ep_free>
8000600e:	6e 6c       	ld.w	r12,r7[0x18]
		free(uhc_dev_enum->conf_desc);
80006010:	58 0c       	cp.w	r12,0
80006012:	c0 50       	breq	8000601c <uhc_enumeration_error+0x30>
		uhc_dev_enum->conf_desc = NULL;
80006014:	e0 a0 04 48 	rcall	800068a4 <free>
	}
	uhc_dev_enum->address = 0;
	if (uhc_enum_try++ < UHC_ENUM_NB_TRY) {
80006018:	30 08       	mov	r8,0
	// Free USB configuration descriptor buffer
	if (uhc_dev_enum->conf_desc != NULL) {
		free(uhc_dev_enum->conf_desc);
		uhc_dev_enum->conf_desc = NULL;
	}
	uhc_dev_enum->address = 0;
8000601a:	8f 68       	st.w	r7[0x18],r8
	if (uhc_enum_try++ < UHC_ENUM_NB_TRY) {
8000601c:	e0 67 09 74 	mov	r7,2420
80006020:	e0 64 09 58 	mov	r4,2392
	// Free USB configuration descriptor buffer
	if (uhc_dev_enum->conf_desc != NULL) {
		free(uhc_dev_enum->conf_desc);
		uhc_dev_enum->conf_desc = NULL;
	}
	uhc_dev_enum->address = 0;
80006024:	0f 88       	ld.ub	r8,r7[0x0]
80006026:	30 06       	mov	r6,0
	if (uhc_enum_try++ < UHC_ENUM_NB_TRY) {
80006028:	f0 c9 ff ff 	sub	r9,r8,-1
8000602c:	e9 66 00 12 	st.b	r4[18],r6
80006030:	ae 89       	st.b	r7[0x0],r9
80006032:	30 39       	mov	r9,3
		// Device connected on USB hub
		uhi_hub_send_reset(uhc_dev_enum, callback);
	} else
#endif
	{
		uhd_send_reset(callback);
80006034:	f2 08 18 00 	cp.b	r8,r9
80006038:	e0 8b 00 07 	brhi	80006046 <uhc_enumeration_error+0x5a>
		uhi_hub_suspend(uhc_dev_enum);
	} else
#endif
	{
		// Suspend USB line
		uhd_suspend();
8000603c:	fe cc 01 5c 	sub	r12,pc,348
		uhc_enumeration_step1();
		return;
	}
	// Abort enumeration, set line in suspend mode
	uhc_enumeration_suspend();
	UHC_ENUM_EVENT(uhc_dev_enum, status);
80006040:	fe b0 f5 e8 	rcall	80004c10 <uhd_send_reset>
80006044:	d8 22       	popm	r4-r7,pc
80006046:	fe b0 f5 ef 	rcall	80004c24 <uhd_suspend>
	uhc_enum_try = 0;
8000604a:	0a 9b       	mov	r11,r5
8000604c:	08 9c       	mov	r12,r4
8000604e:	fe b0 ee 25 	rcall	80003c98 <usb_enum>
80006052:	ae 86       	st.b	r7[0x0],r6
80006054:	d8 22       	popm	r4-r7,pc
80006056:	d7 03       	nop

80006058 <uhc_enumeration_step5>:
80006058:	d4 01       	pushm	lr
8000605a:	20 2d       	sub	sp,8
8000605c:	38 08       	mov	r8,-128
8000605e:	ba 88       	st.b	sp[0x0],r8
80006060:	30 68       	mov	r8,6
80006062:	ba 98       	st.b	sp[0x1],r8
80006064:	e0 68 01 00 	mov	r8,256
80006068:	ba 18       	st.h	sp[0x2],r8
8000606a:	30 08       	mov	r8,0
	usb_setup_req_t req;

	req.bmRequestType = USB_REQ_RECIP_DEVICE|USB_REQ_TYPE_STANDARD|USB_REQ_DIR_IN;
	req.bRequest = USB_REQ_GET_DESCRIPTOR;
	req.wValue = (USB_DT_DEVICE << 8);
	req.wIndex = 0;
8000606c:	ba 28       	st.h	sp[0x4],r8
	req.wLength = offsetof(uhc_device_t, dev_desc.bMaxPacketSize0)
8000606e:	30 88       	mov	r8,8
			+ sizeof(uhc_dev_enum->dev_desc.bMaxPacketSize0);

	// After a USB reset, the reallocation is required
	uhd_ep_free(0, 0);
80006070:	30 0b       	mov	r11,0

	req.bmRequestType = USB_REQ_RECIP_DEVICE|USB_REQ_TYPE_STANDARD|USB_REQ_DIR_IN;
	req.bRequest = USB_REQ_GET_DESCRIPTOR;
	req.wValue = (USB_DT_DEVICE << 8);
	req.wIndex = 0;
	req.wLength = offsetof(uhc_device_t, dev_desc.bMaxPacketSize0)
80006072:	ba 38       	st.h	sp[0x6],r8
			+ sizeof(uhc_dev_enum->dev_desc.bMaxPacketSize0);

	// After a USB reset, the reallocation is required
	uhd_ep_free(0, 0);
80006074:	16 9c       	mov	r12,r11
80006076:	fe b0 f9 2b 	rcall	800052cc <uhd_ep_free>
	if (!uhd_ep0_alloc(0, 64)) {
8000607a:	34 0b       	mov	r11,64
8000607c:	30 0c       	mov	r12,0
8000607e:	fe b0 fa 2e 	rcall	800054da <uhd_ep0_alloc>
80006082:	c0 31       	brne	80006088 <uhc_enumeration_step5+0x30>
		uhc_enumeration_error(UHC_ENUM_HARDWARE_LIMIT);
80006084:	30 4c       	mov	r12,4
80006086:	c1 18       	rjmp	800060a8 <uhc_enumeration_step5+0x50>
		return;
	}
	if (!uhd_setup_request(0,
80006088:	fe c9 ff d8 	sub	r9,pc,-40
8000608c:	30 08       	mov	r8,0
8000608e:	1a d9       	st.w	--sp,r9
80006090:	e0 6a 09 58 	mov	r10,2392
80006094:	fa cb ff fc 	sub	r11,sp,-4
80006098:	31 29       	mov	r9,18
8000609a:	10 9c       	mov	r12,r8
8000609c:	fe b0 f8 e2 	rcall	80005260 <uhd_setup_request>
800060a0:	2f fd       	sub	sp,-4
			&req,
			(uint8_t*)&uhc_dev_enum->dev_desc,
			sizeof(usb_dev_desc_t),
			NULL,
			uhc_enumeration_step6)) {
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
800060a2:	58 0c       	cp.w	r12,0
800060a4:	c0 31       	brne	800060aa <uhc_enumeration_step5+0x52>
800060a6:	30 6c       	mov	r12,6
		return;
	}
}
800060a8:	ca 2f       	rcall	80005fec <uhc_enumeration_error>
800060aa:	2f ed       	sub	sp,-8
800060ac:	d8 02       	popm	pc
800060ae:	d7 03       	nop

800060b0 <uhc_enumeration_step6>:
800060b0:	d4 01       	pushm	lr
800060b2:	30 79       	mov	r9,7
800060b4:	58 0b       	cp.w	r11,0
800060b6:	5f 18       	srne	r8
800060b8:	f2 0a 19 00 	cp.h	r10,r9
800060bc:	5f 89       	srls	r9
800060be:	f3 e8 10 08 	or	r8,r9,r8
800060c2:	c0 91       	brne	800060d4 <uhc_enumeration_step6+0x24>
		usb_add_t add,
		uhd_trans_status_t status,
		uint16_t payload_trans)
{
	UNUSED(add);
	if ((status != UHD_TRANS_NOERROR) || (payload_trans < 8)
800060c4:	e0 68 09 58 	mov	r8,2392
800060c8:	11 99       	ld.ub	r9,r8[0x1]
800060ca:	30 18       	mov	r8,1
800060cc:	f0 09 18 00 	cp.b	r9,r8
800060d0:	c0 61       	brne	800060dc <uhc_enumeration_step6+0x2c>
			|| (uhc_dev_enum->dev_desc.bDescriptorType != USB_DT_DEVICE)) {
		uhc_enumeration_error((status == UHD_TRANS_DISCONNECT)?
800060d2:	c0 88       	rjmp	800060e2 <uhc_enumeration_step6+0x32>
800060d4:	58 1b       	cp.w	r11,1
800060d6:	c0 31       	brne	800060dc <uhc_enumeration_step6+0x2c>
800060d8:	30 7c       	mov	r12,7
800060da:	c0 28       	rjmp	800060de <uhc_enumeration_step6+0x2e>
800060dc:	30 3c       	mov	r12,3
800060de:	c8 7f       	rcall	80005fec <uhc_enumeration_error>
				UHC_ENUM_DISCONNECT:UHC_ENUM_FAIL);
		return;
800060e0:	d8 02       	popm	pc
 * \param callback Callback to call at the end of timeout
 */
static void uhc_enable_timeout_callback(uint8_t timeout,
		uhc_sof_timeout_callback_t callback)
{
	uhc_sof_timeout_callback = callback;
800060e2:	fe c9 01 22 	sub	r9,pc,290
800060e6:	e0 68 09 78 	mov	r8,2424
	uhc_sof_timeout = timeout;
800060ea:	91 09       	st.w	r8[0x0],r9
800060ec:	31 49       	mov	r9,20
800060ee:	e0 68 0d 5a 	mov	r8,3418
800060f2:	b0 89       	st.b	r8[0x0],r9
800060f4:	d8 02       	popm	pc
800060f6:	d7 03       	nop

800060f8 <uhc_enumeration_step9>:
800060f8:	d4 21       	pushm	r4-r7,lr
800060fa:	20 2d       	sub	sp,8
800060fc:	30 18       	mov	r8,1
800060fe:	e0 67 09 58 	mov	r7,2392
80006102:	ba 18       	st.h	sp[0x2],r8
	}
	req.wValue = usb_addr_free;
	uhc_dev_enum->address = usb_addr_free;
#else
	req.wValue = UHC_DEVICE_ENUM_ADD;
	uhc_dev_enum->address = UHC_DEVICE_ENUM_ADD;
80006104:	ef 68 00 12 	st.b	r7[18],r8
#endif
	req.wIndex = 0;
	req.wLength = 0;
80006108:	30 08       	mov	r8,0
	uhc_dev_enum->address = usb_addr_free;
#else
	req.wValue = UHC_DEVICE_ENUM_ADD;
	uhc_dev_enum->address = UHC_DEVICE_ENUM_ADD;
#endif
	req.wIndex = 0;
8000610a:	ba 38       	st.h	sp[0x6],r8
 */
static void uhc_enumeration_step9(void)
{
	usb_setup_req_t req;

	req.bmRequestType = USB_REQ_RECIP_DEVICE
8000610c:	ba 28       	st.h	sp[0x4],r8
			| USB_REQ_TYPE_STANDARD | USB_REQ_DIR_OUT;
	req.bRequest = USB_REQ_SET_ADDRESS;
8000610e:	ba 88       	st.b	sp[0x0],r8
#endif
	req.wIndex = 0;
	req.wLength = 0;

	// After a USB reset, the reallocation is required
	uhd_ep_free(0, 0);
80006110:	30 58       	mov	r8,5
{
	usb_setup_req_t req;

	req.bmRequestType = USB_REQ_RECIP_DEVICE
			| USB_REQ_TYPE_STANDARD | USB_REQ_DIR_OUT;
	req.bRequest = USB_REQ_SET_ADDRESS;
80006112:	30 0b       	mov	r11,0
#endif
	req.wIndex = 0;
	req.wLength = 0;

	// After a USB reset, the reallocation is required
	uhd_ep_free(0, 0);
80006114:	ba 98       	st.b	sp[0x1],r8
80006116:	16 9c       	mov	r12,r11
80006118:	fe b0 f8 da 	rcall	800052cc <uhd_ep_free>
	if (!uhd_ep0_alloc(0, uhc_dev_enum->dev_desc.bMaxPacketSize0)) {
8000611c:	0f fb       	ld.ub	r11,r7[0x7]
8000611e:	30 0c       	mov	r12,0
80006120:	fe b0 f9 dd 	rcall	800054da <uhd_ep0_alloc>
		uhc_enumeration_error(UHC_ENUM_HARDWARE_LIMIT);
80006124:	c0 31       	brne	8000612a <uhc_enumeration_step9+0x32>
80006126:	30 4c       	mov	r12,4
		return;
	}

	if (!uhd_setup_request(0,
80006128:	c1 08       	rjmp	80006148 <uhc_enumeration_step9+0x50>
8000612a:	fe c9 ff da 	sub	r9,pc,-38
8000612e:	30 08       	mov	r8,0
80006130:	1a d9       	st.w	--sp,r9
80006132:	0e 9a       	mov	r10,r7
80006134:	fa cb ff fc 	sub	r11,sp,-4
80006138:	31 29       	mov	r9,18
8000613a:	10 9c       	mov	r12,r8
8000613c:	fe b0 f8 92 	rcall	80005260 <uhd_setup_request>
80006140:	2f fd       	sub	sp,-4
			&req,
			(uint8_t*)&uhc_dev_enum->dev_desc,
			sizeof(usb_dev_desc_t),
			NULL,
			uhc_enumeration_step10)) {
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
80006142:	58 0c       	cp.w	r12,0
80006144:	c0 31       	brne	8000614a <uhc_enumeration_step9+0x52>
80006146:	30 6c       	mov	r12,6
		return;
	}
}
80006148:	c5 2f       	rcall	80005fec <uhc_enumeration_error>
8000614a:	2f ed       	sub	sp,-8
8000614c:	d8 22       	popm	r4-r7,pc
8000614e:	d7 03       	nop

80006150 <uhc_enumeration_step10>:
80006150:	d4 01       	pushm	lr
80006152:	58 0b       	cp.w	r11,0
80006154:	c0 80       	breq	80006164 <uhc_enumeration_step10+0x14>
80006156:	58 1b       	cp.w	r11,1
80006158:	f9 bc 00 07 	moveq	r12,7
8000615c:	f9 bc 01 03 	movne	r12,3
80006160:	c4 6f       	rcall	80005fec <uhc_enumeration_error>
80006162:	d8 02       	popm	pc
	UNUSED(add);
	UNUSED(payload_trans);
	if (status != UHD_TRANS_NOERROR) {
		uhc_enumeration_error((status == UHD_TRANS_DISCONNECT) ?
				UHC_ENUM_DISCONNECT : UHC_ENUM_FAIL);
		return;
80006164:	fe c9 ff ec 	sub	r9,pc,-20
 * \param callback Callback to call at the end of timeout
 */
static void uhc_enable_timeout_callback(uint8_t timeout,
		uhc_sof_timeout_callback_t callback)
{
	uhc_sof_timeout_callback = callback;
80006168:	e0 68 09 78 	mov	r8,2424
	uhc_sof_timeout = timeout;
8000616c:	91 09       	st.w	r8[0x0],r9
8000616e:	31 49       	mov	r9,20
80006170:	e0 68 0d 5a 	mov	r8,3418
80006174:	b0 89       	st.b	r8[0x0],r9
80006176:	d8 02       	popm	pc

80006178 <uhc_enumeration_step11>:
80006178:	d4 21       	pushm	r4-r7,lr
8000617a:	20 2d       	sub	sp,8
8000617c:	30 0b       	mov	r11,0
8000617e:	16 9c       	mov	r12,r11
80006180:	fe b0 f8 a6 	rcall	800052cc <uhd_ep_free>

	// Free address 0 used to start enumeration
	uhd_ep_free(0, 0);

	// Alloc control endpoint with the new USB address
	if (!uhd_ep0_alloc(UHC_DEVICE_ENUM_ADD,
80006184:	30 1c       	mov	r12,1
80006186:	e0 67 09 58 	mov	r7,2392
8000618a:	0f fb       	ld.ub	r11,r7[0x7]
8000618c:	fe b0 f9 a7 	rcall	800054da <uhd_ep0_alloc>
			uhc_dev_enum->dev_desc.bMaxPacketSize0)) {
		uhc_enumeration_error(UHC_ENUM_HARDWARE_LIMIT);
80006190:	c0 31       	brne	80006196 <uhc_enumeration_step11+0x1e>
80006192:	30 4c       	mov	r12,4
		return;
	}
	// Send USB device descriptor request
	req.bmRequestType = USB_REQ_RECIP_DEVICE|USB_REQ_TYPE_STANDARD|USB_REQ_DIR_IN;
80006194:	c1 b8       	rjmp	800061ca <uhc_enumeration_step11+0x52>
80006196:	38 08       	mov	r8,-128
	req.bRequest = USB_REQ_GET_DESCRIPTOR;
80006198:	ba 88       	st.b	sp[0x0],r8
8000619a:	30 68       	mov	r8,6
	req.wValue = (USB_DT_DEVICE << 8);
8000619c:	ba 98       	st.b	sp[0x1],r8
8000619e:	e0 68 01 00 	mov	r8,256
	req.wIndex = 0;
800061a2:	ba 18       	st.h	sp[0x2],r8
800061a4:	30 08       	mov	r8,0
	req.wLength = sizeof(usb_dev_desc_t);
800061a6:	ba 28       	st.h	sp[0x4],r8
800061a8:	31 28       	mov	r8,18
	if (!uhd_setup_request(UHC_DEVICE_ENUM_ADD,
800061aa:	ba 38       	st.h	sp[0x6],r8
800061ac:	fe c8 ff dc 	sub	r8,pc,-36
800061b0:	0e 9a       	mov	r10,r7
800061b2:	1a d8       	st.w	--sp,r8
800061b4:	31 29       	mov	r9,18
800061b6:	fa cb ff fc 	sub	r11,sp,-4
800061ba:	30 08       	mov	r8,0
800061bc:	30 1c       	mov	r12,1
800061be:	fe b0 f8 51 	rcall	80005260 <uhd_setup_request>
800061c2:	2f fd       	sub	sp,-4
			&req,
			(uint8_t *) & uhc_dev_enum->dev_desc,
			sizeof(usb_dev_desc_t),
			NULL, uhc_enumeration_step12)) {
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
800061c4:	58 0c       	cp.w	r12,0
800061c6:	c0 31       	brne	800061cc <uhc_enumeration_step11+0x54>
800061c8:	30 6c       	mov	r12,6
		return;
	}
}
800061ca:	c1 1f       	rcall	80005fec <uhc_enumeration_error>
800061cc:	2f ed       	sub	sp,-8
800061ce:	d8 22       	popm	r4-r7,pc

800061d0 <uhc_enumeration_step12>:
800061d0:	d4 21       	pushm	r4-r7,lr
800061d2:	20 2d       	sub	sp,8
800061d4:	31 29       	mov	r9,18
800061d6:	58 0b       	cp.w	r11,0
800061d8:	5f 18       	srne	r8
800061da:	f2 0a 19 00 	cp.h	r10,r9
800061de:	5f 19       	srne	r9
800061e0:	f3 e8 10 08 	or	r8,r9,r8
800061e4:	c0 91       	brne	800061f6 <uhc_enumeration_step12+0x26>
800061e6:	e0 67 09 58 	mov	r7,2392
{
	usb_setup_req_t req;
	uint8_t conf_num;
	UNUSED(add);

	if ((status != UHD_TRANS_NOERROR) || (payload_trans != sizeof(usb_dev_desc_t))
800061ea:	30 18       	mov	r8,1
800061ec:	0f 99       	ld.ub	r9,r7[0x1]
800061ee:	f0 09 18 00 	cp.b	r9,r8
800061f2:	c0 61       	brne	800061fe <uhc_enumeration_step12+0x2e>
			|| (uhc_dev_enum->dev_desc.bDescriptorType != USB_DT_DEVICE)) {
		uhc_enumeration_error((status==UHD_TRANS_DISCONNECT)?
800061f4:	c0 78       	rjmp	80006202 <uhc_enumeration_step12+0x32>
800061f6:	58 1b       	cp.w	r11,1
800061f8:	c0 31       	brne	800061fe <uhc_enumeration_step12+0x2e>
800061fa:	30 7c       	mov	r12,7
800061fc:	c2 28       	rjmp	80006240 <uhc_enumeration_step12+0x70>
800061fe:	30 3c       	mov	r12,3
		conf_num = UHC_DEVICE_CONF(uhc_dev_enum);
	} else {
		conf_num = 1;
	}

	uhc_dev_enum->conf_desc = malloc(sizeof(usb_conf_desc_t));
80006200:	c2 08       	rjmp	80006240 <uhc_enumeration_step12+0x70>
80006202:	30 9c       	mov	r12,9
80006204:	e0 a0 03 58 	rcall	800068b4 <malloc>
80006208:	8f 6c       	st.w	r7[0x18],r12
	if (uhc_dev_enum->conf_desc == NULL) {
8000620a:	18 9a       	mov	r10,r12
		Assert(false);
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
		return;
	}
	// Send USB device descriptor request
	req.bmRequestType = USB_REQ_RECIP_DEVICE|USB_REQ_TYPE_STANDARD|USB_REQ_DIR_IN;
8000620c:	c1 90       	breq	8000623e <uhc_enumeration_step12+0x6e>
8000620e:	38 08       	mov	r8,-128
	req.bRequest = USB_REQ_GET_DESCRIPTOR;
80006210:	ba 88       	st.b	sp[0x0],r8
80006212:	30 68       	mov	r8,6
	req.wValue = (USB_DT_CONFIGURATION << 8) | (conf_num - 1);
80006214:	ba 98       	st.b	sp[0x1],r8
80006216:	e0 68 02 00 	mov	r8,512
	req.wIndex = 0;
8000621a:	ba 18       	st.h	sp[0x2],r8
8000621c:	30 08       	mov	r8,0
	req.wLength = sizeof(usb_conf_desc_t);
8000621e:	ba 28       	st.h	sp[0x4],r8
80006220:	30 98       	mov	r8,9
	if (!uhd_setup_request(UHC_DEVICE_ENUM_ADD,
80006222:	ba 38       	st.h	sp[0x6],r8
80006224:	fe c8 ff dc 	sub	r8,pc,-36
80006228:	30 99       	mov	r9,9
8000622a:	1a d8       	st.w	--sp,r8
8000622c:	30 1c       	mov	r12,1
8000622e:	fa cb ff fc 	sub	r11,sp,-4
80006232:	30 08       	mov	r8,0
80006234:	fe b0 f8 16 	rcall	80005260 <uhd_setup_request>
80006238:	2f fd       	sub	sp,-4
			&req,
			(uint8_t *) uhc_dev_enum->conf_desc,
			sizeof(usb_conf_desc_t),
			NULL, uhc_enumeration_step13)) {
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
8000623a:	58 0c       	cp.w	r12,0
8000623c:	c0 31       	brne	80006242 <uhc_enumeration_step12+0x72>
8000623e:	30 6c       	mov	r12,6
		return;
	}
}
80006240:	cd 6e       	rcall	80005fec <uhc_enumeration_error>
80006242:	2f ed       	sub	sp,-8
80006244:	d8 22       	popm	r4-r7,pc
80006246:	d7 03       	nop

80006248 <uhc_enumeration_step13>:
80006248:	d4 21       	pushm	r4-r7,lr
8000624a:	20 2d       	sub	sp,8
8000624c:	30 99       	mov	r9,9
8000624e:	58 0b       	cp.w	r11,0
80006250:	5f 18       	srne	r8
80006252:	f2 0a 19 00 	cp.h	r10,r9
80006256:	5f 19       	srne	r9
	uint16_t conf_size;
	uint16_t bus_power = 0;
	usb_setup_req_t req;
	UNUSED(add);

	if ((status != UHD_TRANS_NOERROR) || (payload_trans != sizeof(usb_conf_desc_t))
80006258:	f3 e8 10 08 	or	r8,r9,r8
8000625c:	c0 a1       	brne	80006270 <uhc_enumeration_step13+0x28>
			|| (uhc_dev_enum->conf_desc->bDescriptorType != USB_DT_CONFIGURATION)) {
8000625e:	e0 65 09 58 	mov	r5,2392
80006262:	30 29       	mov	r9,2
	uint16_t conf_size;
	uint16_t bus_power = 0;
	usb_setup_req_t req;
	UNUSED(add);

	if ((status != UHD_TRANS_NOERROR) || (payload_trans != sizeof(usb_conf_desc_t))
80006264:	6a 68       	ld.w	r8,r5[0x18]
80006266:	11 9a       	ld.ub	r10,r8[0x1]
80006268:	f2 0a 18 00 	cp.b	r10,r9
8000626c:	c0 61       	brne	80006278 <uhc_enumeration_step13+0x30>
			|| (uhc_dev_enum->conf_desc->bDescriptorType != USB_DT_CONFIGURATION)) {
		uhc_enumeration_error((status == UHD_TRANS_DISCONNECT)?
8000626e:	c0 78       	rjmp	8000627c <uhc_enumeration_step13+0x34>
80006270:	58 1b       	cp.w	r11,1
80006272:	c0 31       	brne	80006278 <uhc_enumeration_step13+0x30>
80006274:	30 7c       	mov	r12,7
80006276:	c3 08       	rjmp	800062d6 <uhc_enumeration_step13+0x8e>
80006278:	30 3c       	mov	r12,3
	uhc_dev_enum->power = bus_power;
	uhc_power_running += bus_power;
#endif

	// Save information about USB configuration descriptor size
	conf_size = le16_to_cpu(uhc_dev_enum->conf_desc->wTotalLength);
8000627a:	c2 e8       	rjmp	800062d6 <uhc_enumeration_step13+0x8e>
	conf_num = uhc_dev_enum->conf_desc->bConfigurationValue;
	Assert(conf_num);
	// Re alloc USB configuration descriptor
	free(uhc_dev_enum->conf_desc);
8000627c:	11 b9       	ld.ub	r9,r8[0x3]
	uhc_dev_enum->power = bus_power;
	uhc_power_running += bus_power;
#endif

	// Save information about USB configuration descriptor size
	conf_size = le16_to_cpu(uhc_dev_enum->conf_desc->wTotalLength);
8000627e:	10 9c       	mov	r12,r8
	conf_num = uhc_dev_enum->conf_desc->bConfigurationValue;
80006280:	11 a6       	ld.ub	r6,r8[0x2]
	uhc_dev_enum->power = bus_power;
	uhc_power_running += bus_power;
#endif

	// Save information about USB configuration descriptor size
	conf_size = le16_to_cpu(uhc_dev_enum->conf_desc->wTotalLength);
80006282:	11 d4       	ld.ub	r4,r8[0x5]
80006284:	f3 e6 10 86 	or	r6,r9,r6<<0x8
80006288:	ec 08 16 08 	lsr	r8,r6,0x8
8000628c:	f1 e6 10 86 	or	r6,r8,r6<<0x8
	conf_num = uhc_dev_enum->conf_desc->bConfigurationValue;
	Assert(conf_num);
	// Re alloc USB configuration descriptor
	free(uhc_dev_enum->conf_desc);
80006290:	e0 a0 03 0a 	rcall	800068a4 <free>
	uhc_dev_enum->conf_desc = malloc(conf_size);
80006294:	5c 86       	casts.h	r6
80006296:	ef d6 c0 10 	bfextu	r7,r6,0x0,0x10
8000629a:	0e 9c       	mov	r12,r7
8000629c:	e0 a0 03 0c 	rcall	800068b4 <malloc>
800062a0:	8b 6c       	st.w	r5[0x18],r12
	if (uhc_dev_enum->conf_desc == NULL) {
800062a2:	18 9a       	mov	r10,r12
		Assert(false);
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
		return;
	}
	// Send USB device descriptor request
	req.bmRequestType =
800062a4:	c1 80       	breq	800062d4 <uhc_enumeration_step13+0x8c>
800062a6:	38 08       	mov	r8,-128
			USB_REQ_RECIP_DEVICE | USB_REQ_TYPE_STANDARD |
			USB_REQ_DIR_IN;
	req.bRequest = USB_REQ_GET_DESCRIPTOR;
800062a8:	ba 88       	st.b	sp[0x0],r8
800062aa:	30 68       	mov	r8,6
	req.wValue = (USB_DT_CONFIGURATION << 8) | (conf_num - 1);
	req.wIndex = 0;
800062ac:	ba 98       	st.b	sp[0x1],r8
800062ae:	30 08       	mov	r8,0
	req.wLength = conf_size;
	if (!uhd_setup_request(UHC_DEVICE_ENUM_ADD,
800062b0:	ba 28       	st.h	sp[0x4],r8
			USB_REQ_RECIP_DEVICE | USB_REQ_TYPE_STANDARD |
			USB_REQ_DIR_IN;
	req.bRequest = USB_REQ_GET_DESCRIPTOR;
	req.wValue = (USB_DT_CONFIGURATION << 8) | (conf_num - 1);
	req.wIndex = 0;
	req.wLength = conf_size;
800062b2:	fe c8 ff d6 	sub	r8,pc,-42
	if (!uhd_setup_request(UHC_DEVICE_ENUM_ADD,
800062b6:	ba 36       	st.h	sp[0x6],r6
	// Send USB device descriptor request
	req.bmRequestType =
			USB_REQ_RECIP_DEVICE | USB_REQ_TYPE_STANDARD |
			USB_REQ_DIR_IN;
	req.bRequest = USB_REQ_GET_DESCRIPTOR;
	req.wValue = (USB_DT_CONFIGURATION << 8) | (conf_num - 1);
800062b8:	20 14       	sub	r4,1
	req.wIndex = 0;
	req.wLength = conf_size;
	if (!uhd_setup_request(UHC_DEVICE_ENUM_ADD,
800062ba:	0e 99       	mov	r9,r7
	// Send USB device descriptor request
	req.bmRequestType =
			USB_REQ_RECIP_DEVICE | USB_REQ_TYPE_STANDARD |
			USB_REQ_DIR_IN;
	req.bRequest = USB_REQ_GET_DESCRIPTOR;
	req.wValue = (USB_DT_CONFIGURATION << 8) | (conf_num - 1);
800062bc:	a9 b4       	sbr	r4,0x9
	req.wIndex = 0;
	req.wLength = conf_size;
	if (!uhd_setup_request(UHC_DEVICE_ENUM_ADD,
800062be:	30 1c       	mov	r12,1
800062c0:	ba 14       	st.h	sp[0x2],r4
800062c2:	1a d8       	st.w	--sp,r8
800062c4:	30 08       	mov	r8,0
800062c6:	fa cb ff fc 	sub	r11,sp,-4
800062ca:	fe b0 f7 cb 	rcall	80005260 <uhd_setup_request>
800062ce:	2f fd       	sub	sp,-4
			&req,
			(uint8_t *) uhc_dev_enum->conf_desc,
			conf_size,
			NULL, uhc_enumeration_step14)) {
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
800062d0:	58 0c       	cp.w	r12,0
800062d2:	c0 31       	brne	800062d8 <uhc_enumeration_step13+0x90>
800062d4:	30 6c       	mov	r12,6
		return;
	}
}
800062d6:	c8 be       	rcall	80005fec <uhc_enumeration_error>
800062d8:	2f ed       	sub	sp,-8
800062da:	d8 22       	popm	r4-r7,pc

800062dc <uhc_enumeration_step14>:
800062dc:	d4 21       	pushm	r4-r7,lr
800062de:	20 2d       	sub	sp,8
800062e0:	30 89       	mov	r9,8
800062e2:	58 0b       	cp.w	r11,0
800062e4:	5f 18       	srne	r8
800062e6:	f2 0a 19 00 	cp.h	r10,r9
800062ea:	5f 89       	srls	r9
800062ec:	f3 e8 10 08 	or	r8,r9,r8
800062f0:	c1 e1       	brne	8000632c <uhc_enumeration_step14+0x50>
800062f2:	e0 67 09 58 	mov	r7,2392
	bool b_conf_supported = false;
	UNUSED(add);

	if ((status != UHD_TRANS_NOERROR)
			|| (payload_trans < sizeof(usb_conf_desc_t))
			|| (uhc_dev_enum->conf_desc->bDescriptorType != USB_DT_CONFIGURATION)
800062f6:	30 29       	mov	r9,2
{
	usb_setup_req_t req;
	bool b_conf_supported = false;
	UNUSED(add);

	if ((status != UHD_TRANS_NOERROR)
800062f8:	6e 68       	ld.w	r8,r7[0x18]
800062fa:	11 9b       	ld.ub	r11,r8[0x1]
800062fc:	f2 0b 18 00 	cp.b	r11,r9
			|| (payload_trans < sizeof(usb_conf_desc_t))
			|| (uhc_dev_enum->conf_desc->bDescriptorType != USB_DT_CONFIGURATION)
			|| (payload_trans != le16_to_cpu(uhc_dev_enum->conf_desc->wTotalLength))) {
80006300:	c1 a1       	brne	80006334 <uhc_enumeration_step14+0x58>
80006302:	11 b9       	ld.ub	r9,r8[0x3]
{
	usb_setup_req_t req;
	bool b_conf_supported = false;
	UNUSED(add);

	if ((status != UHD_TRANS_NOERROR)
80006304:	11 a8       	ld.ub	r8,r8[0x2]
80006306:	f3 e8 10 88 	or	r8,r9,r8<<0x8
8000630a:	f0 09 16 08 	lsr	r9,r8,0x8
8000630e:	f3 e8 10 88 	or	r8,r9,r8<<0x8
80006312:	f0 0a 19 00 	cp.h	r10,r8
				UHC_ENUM_DISCONNECT:UHC_ENUM_FAIL);
		return;
	}
	// Check if unless one USB interface is supported by UHIs
	for (uint8_t i = 0; i < UHC_NB_UHI; i++) {
		switch (uhc_uhis[i].install(uhc_dev_enum)) {
80006316:	c0 f1       	brne	80006334 <uhc_enumeration_step14+0x58>
80006318:	0e 9c       	mov	r12,r7
8000631a:	fe c8 ea 36 	sub	r8,pc,-5578
8000631e:	70 08       	ld.w	r8,r8[0x0]
80006320:	5d 18       	icall	r8
80006322:	18 9b       	mov	r11,r12
80006324:	c1 80       	breq	80006354 <uhc_enumeration_step14+0x78>
80006326:	58 1c       	cp.w	r12,1

	if ((status != UHD_TRANS_NOERROR)
			|| (payload_trans < sizeof(usb_conf_desc_t))
			|| (uhc_dev_enum->conf_desc->bDescriptorType != USB_DT_CONFIGURATION)
			|| (payload_trans != le16_to_cpu(uhc_dev_enum->conf_desc->wTotalLength))) {
		uhc_enumeration_error((status==UHD_TRANS_DISCONNECT)?
80006328:	c0 81       	brne	80006338 <uhc_enumeration_step14+0x5c>
8000632a:	c0 f8       	rjmp	80006348 <uhc_enumeration_step14+0x6c>
8000632c:	58 1b       	cp.w	r11,1
8000632e:	c0 31       	brne	80006334 <uhc_enumeration_step14+0x58>
80006330:	30 7c       	mov	r12,7
80006332:	c2 88       	rjmp	80006382 <uhc_enumeration_step14+0xa6>
			break;

		default:
			// USB host hardware limitation
			// Free all endpoints
			uhd_ep_free(UHC_DEVICE_ENUM_ADD,0xFF);
80006334:	30 3c       	mov	r12,3
80006336:	c2 68       	rjmp	80006382 <uhc_enumeration_step14+0xa6>
80006338:	e0 6b 00 ff 	mov	r11,255
8000633c:	30 1c       	mov	r12,1
			UHC_ENUM_EVENT(uhc_dev_enum,UHC_ENUM_HARDWARE_LIMIT);
8000633e:	fe b0 f7 c7 	rcall	800052cc <uhd_ep_free>
80006342:	0e 9c       	mov	r12,r7
			return;
		}
	}
	if (!b_conf_supported) {
		// No USB interface supported
		UHC_ENUM_EVENT(uhc_dev_enum, UHC_ENUM_UNSUPPORTED);
80006344:	30 4b       	mov	r11,4
80006346:	c0 28       	rjmp	8000634a <uhc_enumeration_step14+0x6e>
80006348:	0e 9c       	mov	r12,r7
		uhi_hub_suspend(uhc_dev_enum);
	} else
#endif
	{
		// Suspend USB line
		uhd_suspend();
8000634a:	fe b0 ec a7 	rcall	80003c98 <usb_enum>
8000634e:	fe b0 f4 6b 	rcall	80004c24 <uhd_suspend>
	}
	// Enable device configuration
	req.bmRequestType = USB_REQ_RECIP_DEVICE
			| USB_REQ_TYPE_STANDARD | USB_REQ_DIR_OUT;
	req.bRequest = USB_REQ_SET_CONFIGURATION;
	req.wValue = uhc_dev_enum->conf_desc->bConfigurationValue;
80006352:	c1 98       	rjmp	80006384 <uhc_enumeration_step14+0xa8>
		return;
	}
	// Enable device configuration
	req.bmRequestType = USB_REQ_RECIP_DEVICE
			| USB_REQ_TYPE_STANDARD | USB_REQ_DIR_OUT;
	req.bRequest = USB_REQ_SET_CONFIGURATION;
80006354:	ba 8c       	st.b	sp[0x0],r12
80006356:	6e 69       	ld.w	r9,r7[0x18]
	req.wValue = uhc_dev_enum->conf_desc->bConfigurationValue;
80006358:	30 9a       	mov	r10,9
8000635a:	ba 9a       	st.b	sp[0x1],r10
	req.wIndex = 0;
	req.wLength = 0;
	if (!uhd_setup_request(UHC_DEVICE_ENUM_ADD,
8000635c:	13 d9       	ld.ub	r9,r9[0x5]
	// Enable device configuration
	req.bmRequestType = USB_REQ_RECIP_DEVICE
			| USB_REQ_TYPE_STANDARD | USB_REQ_DIR_OUT;
	req.bRequest = USB_REQ_SET_CONFIGURATION;
	req.wValue = uhc_dev_enum->conf_desc->bConfigurationValue;
	req.wIndex = 0;
8000635e:	ba 19       	st.h	sp[0x2],r9
	req.wLength = 0;
80006360:	fe c9 ff d8 	sub	r9,pc,-40
	if (!uhd_setup_request(UHC_DEVICE_ENUM_ADD,
80006364:	ba 2c       	st.h	sp[0x4],r12
80006366:	ba 3c       	st.h	sp[0x6],r12
80006368:	18 98       	mov	r8,r12
8000636a:	1a d9       	st.w	--sp,r9
8000636c:	18 9a       	mov	r10,r12
8000636e:	18 99       	mov	r9,r12
80006370:	fa cb ff fc 	sub	r11,sp,-4
80006374:	30 1c       	mov	r12,1
80006376:	fe b0 f7 75 	rcall	80005260 <uhd_setup_request>
			&req,
			NULL,
			0,
			NULL, uhc_enumeration_step15)) {
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
8000637a:	2f fd       	sub	sp,-4
8000637c:	58 0c       	cp.w	r12,0
8000637e:	c0 31       	brne	80006384 <uhc_enumeration_step14+0xa8>
		return;
	}
}
80006380:	30 6c       	mov	r12,6
80006382:	c3 5e       	rcall	80005fec <uhc_enumeration_error>
80006384:	2f ed       	sub	sp,-8
80006386:	d8 22       	popm	r4-r7,pc

80006388 <uhc_enumeration_step15>:
80006388:	d4 21       	pushm	r4-r7,lr
8000638a:	30 08       	mov	r8,0
8000638c:	58 0b       	cp.w	r11,0
8000638e:	5f 19       	srne	r9
80006390:	f0 0a 19 00 	cp.h	r10,r8
80006394:	5f 16       	srne	r6
80006396:	16 97       	mov	r7,r11
80006398:	12 46       	or	r6,r9
8000639a:	10 99       	mov	r9,r8
8000639c:	fe c8 ea b8 	sub	r8,pc,-5448
800063a0:	f2 06 18 00 	cp.b	r6,r9
		return;
	}

	// Enable all UHIs supported
	for (uint8_t i = 0; i < UHC_NB_UHI; i++) {
		uhc_uhis[i].enable(uhc_dev_enum);
800063a4:	c0 e1       	brne	800063c0 <uhc_enumeration_step15+0x38>
800063a6:	70 18       	ld.w	r8,r8[0x4]
800063a8:	e0 6c 09 58 	mov	r12,2392
	uhc_dev_enum->lpm_desc = NULL;
#endif

	uhc_enum_try = 0;

	UHC_ENUM_EVENT(uhc_dev_enum, UHC_ENUM_SUCCESS);
800063ac:	5d 18       	icall	r8
		return;
	}
	uhc_dev_enum->lpm_desc = NULL;
#endif

	uhc_enum_try = 0;
800063ae:	e0 68 09 74 	mov	r8,2420

	UHC_ENUM_EVENT(uhc_dev_enum, UHC_ENUM_SUCCESS);
800063b2:	30 0b       	mov	r11,0
800063b4:	b0 86       	st.b	r8[0x0],r6
800063b6:	e0 6c 09 58 	mov	r12,2392
		uint16_t payload_trans)
{
	UNUSED(add);
	if ((status!=UHD_TRANS_NOERROR) || (payload_trans!=0)) {
		for(uint8_t i = 0; i < UHC_NB_UHI; i++) {
			uhc_uhis[i].uninstall(uhc_dev_enum);
800063ba:	fe b0 ec 6f 	rcall	80003c98 <usb_enum>
		}
		uhc_enumeration_error((status == UHD_TRANS_DISCONNECT)?
800063be:	d8 22       	popm	r4-r7,pc
800063c0:	70 28       	ld.w	r8,r8[0x8]
800063c2:	e0 6c 09 58 	mov	r12,2392
800063c6:	5d 18       	icall	r8
800063c8:	58 17       	cp.w	r7,1
800063ca:	f9 bc 00 07 	moveq	r12,7
800063ce:	f9 bc 01 03 	movne	r12,3
800063d2:	c0 de       	rcall	80005fec <uhc_enumeration_error>
800063d4:	d8 22       	popm	r4-r7,pc
800063d6:	d7 03       	nop

800063d8 <uhc_notify_connection>:
800063d8:	d4 21       	pushm	r4-r7,lr
800063da:	e0 67 09 58 	mov	r7,2392
800063de:	18 96       	mov	r6,r12
800063e0:	58 0c       	cp.w	r12,0
800063e2:	c0 81       	brne	800063f2 <uhc_notify_connection+0x1a>

#ifdef USB_HOST_HUB_SUPPORT
		uhc_power_running = 0;
#endif
	} else {
		if (g_uhc_device_root.address == UHC_USB_ADD_NOT_VALID) {
800063e4:	ef 3c 00 12 	ld.ub	r12,r7[18]
800063e8:	3f f5       	mov	r5,-1
800063ea:	ea 0c 18 00 	cp.b	r12,r5
800063ee:	c1 31       	brne	80006414 <uhc_notify_connection+0x3c>
	if (b_plug) {
		uhc_enum_try = 1;
#ifdef USB_HOST_HUB_SUPPORT
		uhc_dev_enum = dev;
#endif
		uhc_dev_enum->conf_desc = NULL;
800063f0:	d8 22       	popm	r4-r7,pc
 * \param dev      Information about device connected or disconnected
 */
static void uhc_connection_tree(bool b_plug, uhc_device_t* dev)
{
	if (b_plug) {
		uhc_enum_try = 1;
800063f2:	30 08       	mov	r8,0
#ifdef USB_HOST_HUB_SUPPORT
		uhc_dev_enum = dev;
#endif
		uhc_dev_enum->conf_desc = NULL;
		uhc_dev_enum->address = 0;
800063f4:	30 19       	mov	r9,1
800063f6:	ef 68 00 12 	st.b	r7[18],r8
 * \param dev      Information about device connected or disconnected
 */
static void uhc_connection_tree(bool b_plug, uhc_device_t* dev)
{
	if (b_plug) {
		uhc_enum_try = 1;
800063fa:	8f 68       	st.w	r7[0x18],r8
#ifdef USB_HOST_HUB_SUPPORT
		uhc_dev_enum = dev;
#endif
		uhc_dev_enum->conf_desc = NULL;
		uhc_dev_enum->address = 0;
		UHC_CONNECTION_EVENT(uhc_dev_enum, true);
800063fc:	e0 68 09 74 	mov	r8,2420
80006400:	0e 9c       	mov	r12,r7
80006402:	b0 89       	st.b	r8[0x0],r9
80006404:	30 1b       	mov	r11,1
		// Device connected on USB hub
		uhi_hub_send_reset(uhc_dev_enum, callback);
	} else
#endif
	{
		uhd_send_reset(callback);
80006406:	fe b0 ec 46 	rcall	80003c92 <usb_connection>
8000640a:	fe cc 05 2a 	sub	r12,pc,1322
		UHC_CONNECTION_EVENT(uhc_dev_enum, true);
		uhc_enumeration_step1();
	} else {
		if (uhc_dev_enum == dev) {
			// Eventually stop enumeration timeout on-going on this device
			uhc_sof_timeout = 0;
8000640e:	fe b0 f4 01 	rcall	80004c10 <uhd_send_reset>
		}
		// Abort all transfers (endpoint control and other) and free pipe(s)
		uhd_ep_free(dev->address, 0xFF);
80006412:	d8 22       	popm	r4-r7,pc
		UHC_CONNECTION_EVENT(uhc_dev_enum, true);
		uhc_enumeration_step1();
	} else {
		if (uhc_dev_enum == dev) {
			// Eventually stop enumeration timeout on-going on this device
			uhc_sof_timeout = 0;
80006414:	e0 68 0d 5a 	mov	r8,3418
		}
		// Abort all transfers (endpoint control and other) and free pipe(s)
		uhd_ep_free(dev->address, 0xFF);
80006418:	e0 6b 00 ff 	mov	r11,255

		// Disable all USB interfaces (this includes HUB interface)
		for (uint8_t i = 0; i < UHC_NB_UHI; i++) {
			uhc_uhis[i].uninstall(dev);
8000641c:	b0 86       	st.b	r8[0x0],r6
8000641e:	fe b0 f7 57 	rcall	800052cc <uhd_ep_free>
		}

		UHC_CONNECTION_EVENT(dev, false);
80006422:	0e 9c       	mov	r12,r7
80006424:	fe c8 eb 40 	sub	r8,pc,-5312
80006428:	70 28       	ld.w	r8,r8[0x8]
		dev->address = UHC_USB_ADD_NOT_VALID;
8000642a:	5d 18       	icall	r8
8000642c:	0e 9c       	mov	r12,r7
		// Free USB configuration descriptor buffer
		if (dev->conf_desc != NULL) {
8000642e:	0c 9b       	mov	r11,r6
80006430:	fe b0 ec 31 	rcall	80003c92 <usb_connection>
			free(dev->conf_desc);
80006434:	ef 65 00 12 	st.b	r7[18],r5
80006438:	6e 6c       	ld.w	r12,r7[0x18]
8000643a:	58 0c       	cp.w	r12,0
8000643c:	c0 30       	breq	80006442 <uhc_notify_connection+0x6a>
8000643e:	e0 a0 02 33 	rcall	800068a4 <free>
80006442:	d8 22       	popm	r4-r7,pc

80006444 <sysclk_priv_disable_module>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006444:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006448:	d3 03       	ssrf	0x10

	/*
	 * Poll MSKRDY before changing mask rather than after, as it's
	 * highly unlikely to actually be cleared at this point.
	 */
	while (!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_MSKRDY))) {
8000644a:	fe 7a 0c 00 	mov	r10,-62464
8000644e:	75 58       	ld.w	r8,r10[0x54]
80006450:	ed b8 00 06 	bld	r8,0x6
80006454:	cf d1       	brne	8000644e <sysclk_priv_disable_module+0xa>
		/* Do nothing */
	}

	/* Disable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
	mask &= ~(1U << module_index);
80006456:	30 18       	mov	r8,1
	while (!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_MSKRDY))) {
		/* Do nothing */
	}

	/* Disable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80006458:	a3 6c       	lsl	r12,0x2
	mask &= ~(1U << module_index);
8000645a:	f0 0b 09 4b 	lsl	r11,r8,r11
	while (!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_MSKRDY))) {
		/* Do nothing */
	}

	/* Disable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
8000645e:	e0 2c f3 f8 	sub	r12,62456
	mask &= ~(1U << module_index);
80006462:	5c db       	com	r11
	while (!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_MSKRDY))) {
		/* Do nothing */
	}

	/* Disable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80006464:	78 08       	ld.w	r8,r12[0x0]
	mask &= ~(1U << module_index);
80006466:	10 6b       	and	r11,r8
	*(&AVR32_PM.cpumask + bus_id) = mask;
80006468:	99 0b       	st.w	r12[0x0],r11
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000646a:	ed b9 00 10 	bld	r9,0x10
8000646e:	c0 20       	breq	80006472 <sysclk_priv_disable_module+0x2e>
      cpu_irq_enable();
80006470:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80006472:	5e fc       	retal	r12

80006474 <sysclk_disable_pbb_module>:
/**
 * \brief Disable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
void sysclk_disable_pbb_module(unsigned int index)
{
80006474:	d4 21       	pushm	r4-r7,lr
	irqflags_t flags;

	/* Disable the module */
	sysclk_priv_disable_module(AVR32_PM_CLK_GRP_PBB, index);
80006476:	18 9b       	mov	r11,r12
80006478:	30 3c       	mov	r12,3
8000647a:	ce 5f       	rcall	80006444 <sysclk_priv_disable_module>
8000647c:	e1 b7 00 00 	mfsr	r7,0x0

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006480:	d3 03       	ssrf	0x10
	cpu_irq_disable();
80006482:	e0 69 09 7c 	mov	r9,2428

	/* Disable the bridge if possible */
	flags = cpu_irq_save();

	sysclk_pbb_refcount--;
80006486:	13 88       	ld.ub	r8,r9[0x0]
80006488:	20 18       	sub	r8,1
8000648a:	5c 58       	castu.b	r8
8000648c:	b2 88       	st.b	r9[0x0],r8
	if (!sysclk_pbb_refcount)
8000648e:	c0 41       	brne	80006496 <sysclk_disable_pbb_module+0x22>
 * \brief Disable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_disable_hsb_module(unsigned int index)
{
	sysclk_priv_disable_module(AVR32_PM_CLK_GRP_HSB, index);
80006490:	30 2b       	mov	r11,2
80006492:	30 1c       	mov	r12,1
80006494:	cd 8f       	rcall	80006444 <sysclk_priv_disable_module>
80006496:	e6 17 00 01 	andh	r7,0x1,COH
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000649a:	c0 21       	brne	8000649e <sysclk_disable_pbb_module+0x2a>
8000649c:	d5 03       	csrf	0x10
      cpu_irq_enable();
8000649e:	d8 22       	popm	r4-r7,pc

800064a0 <sysclk_disable_usb>:
		sysclk_disable_hsb_module(SYSCLK_PBB_BRIDGE);

	cpu_irq_restore(flags);
}
800064a0:	d4 01       	pushm	lr
800064a2:	30 09       	mov	r9,0
800064a4:	fe 78 0c 00 	mov	r8,-62464
800064a8:	30 1c       	mov	r12,1
800064aa:	f1 49 00 6c 	st.w	r8[108],r9
800064ae:	30 3b       	mov	r11,3
800064b0:	cc af       	rcall	80006444 <sysclk_priv_disable_module>
800064b2:	30 1c       	mov	r12,1
 */
void sysclk_disable_usb(void)
{
	genclk_disable(AVR32_PM_GCLK_USBB);
	sysclk_disable_hsb_module(SYSCLK_USBB_DATA);
	sysclk_disable_pbb_module(SYSCLK_USBB_REGS);
800064b4:	ce 0f       	rcall	80006474 <sysclk_disable_pbb_module>
800064b6:	d8 02       	popm	pc

800064b8 <sysclk_priv_enable_module>:
800064b8:	e1 b9 00 00 	mfsr	r9,0x0
}
800064bc:	d3 03       	ssrf	0x10
800064be:	fe 7a 0c 00 	mov	r10,-62464
800064c2:	75 58       	ld.w	r8,r10[0x54]

	/*
	 * Poll MSKRDY before changing mask rather than after, as it's
	 * highly unlikely to actually be cleared at this point.
	 */
	while (!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_MSKRDY))) {
800064c4:	ed b8 00 06 	bld	r8,0x6
800064c8:	cf d1       	brne	800064c2 <sysclk_priv_enable_module+0xa>
		/* Do nothing */
	}

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
	mask |= 1U << module_index;
800064ca:	30 18       	mov	r8,1
	while (!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_MSKRDY))) {
		/* Do nothing */
	}

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
800064cc:	a3 6c       	lsl	r12,0x2
	mask |= 1U << module_index;
800064ce:	f0 0b 09 4b 	lsl	r11,r8,r11
	while (!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_MSKRDY))) {
		/* Do nothing */
	}

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
800064d2:	e0 2c f3 f8 	sub	r12,62456
800064d6:	78 08       	ld.w	r8,r12[0x0]
	mask |= 1U << module_index;
800064d8:	10 4b       	or	r11,r8
	*(&AVR32_PM.cpumask + bus_id) = mask;
800064da:	99 0b       	st.w	r12[0x0],r11
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800064dc:	ed b9 00 10 	bld	r9,0x10
800064e0:	c0 20       	breq	800064e4 <sysclk_priv_enable_module+0x2c>
      cpu_irq_enable();
800064e2:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
800064e4:	5e fc       	retal	r12
800064e6:	d7 03       	nop

800064e8 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
void sysclk_enable_pbb_module(unsigned int index)
{
800064e8:	d4 21       	pushm	r4-r7,lr
800064ea:	18 97       	mov	r7,r12

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800064ec:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
800064f0:	d3 03       	ssrf	0x10
	irqflags_t flags;

	/* Enable the bridge if necessary */
	flags = cpu_irq_save();

	if (!sysclk_pbb_refcount)
800064f2:	e0 68 09 7c 	mov	r8,2428
800064f6:	11 89       	ld.ub	r9,r8[0x0]
800064f8:	30 08       	mov	r8,0
800064fa:	f0 09 18 00 	cp.b	r9,r8
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
800064fe:	c0 41       	brne	80006506 <sysclk_enable_pbb_module+0x1e>
80006500:	30 2b       	mov	r11,2
80006502:	30 1c       	mov	r12,1
80006504:	cd af       	rcall	800064b8 <sysclk_priv_enable_module>
		sysclk_enable_hsb_module(SYSCLK_PBB_BRIDGE);
	sysclk_pbb_refcount++;
80006506:	e0 68 09 7c 	mov	r8,2428
8000650a:	11 89       	ld.ub	r9,r8[0x0]
8000650c:	2f f9       	sub	r9,-1
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000650e:	b0 89       	st.b	r8[0x0],r9
80006510:	e6 16 00 01 	andh	r6,0x1,COH
      cpu_irq_enable();
80006514:	c0 21       	brne	80006518 <sysclk_enable_pbb_module+0x30>

	cpu_irq_restore(flags);

	/* Enable the module */
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80006516:	d5 03       	csrf	0x10
80006518:	30 3c       	mov	r12,3
8000651a:	0e 9b       	mov	r11,r7
8000651c:	cc ef       	rcall	800064b8 <sysclk_priv_enable_module>
}
8000651e:	d8 22       	popm	r4-r7,pc

80006520 <T.62>:
80006520:	fe 78 0c 00 	mov	r8,-62464
80006524:	71 59       	ld.w	r9,r8[0x54]
80006526:	ed b9 00 07 	bld	r9,0x7

static inline void pll_enable_source(enum pll_source src)
{
	switch (src) {
	case PLL_SRC_OSC0:
		if (!osc_is_ready(OSC_ID_OSC0)) {
8000652a:	5e 0c       	reteq	r12

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000652c:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006530:	d3 03       	ssrf	0x10
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		oscctrl = OSC0_STARTUP_VALUE <<
				AVR32_PM_OSCCTRL0_STARTUP_OFFSET;
		oscctrl |= OSC0_MODE_VALUE << AVR32_PM_OSCCTRL0_MODE_OFFSET;
		AVR32_PM.oscctrl0 = oscctrl;
80006532:	e0 6a 03 07 	mov	r10,775
80006536:	91 aa       	st.w	r8[0x28],r10
		AVR32_PM.mcctrl |= 1U << AVR32_PM_MCCTRL_OSC0EN;
80006538:	70 0a       	ld.w	r10,r8[0x0]
8000653a:	a3 aa       	sbr	r10,0x2
8000653c:	91 0a       	st.w	r8[0x0],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000653e:	ed b9 00 10 	bld	r9,0x10
80006542:	c0 20       	breq	80006546 <T.62+0x26>
      cpu_irq_enable();
80006544:	d5 03       	csrf	0x10
static inline bool osc_is_ready(uint8_t id)
{
	switch (id) {
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		return !!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_OSC0RDY));
80006546:	fe 79 0c 00 	mov	r9,-62464
8000654a:	73 58       	ld.w	r8,r9[0x54]
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
8000654c:	ed b8 00 07 	bld	r8,0x7
80006550:	cf d1       	brne	8000654a <T.62+0x2a>
80006552:	5e fc       	retal	r12

80006554 <pll_enable_config_defaults>:
		break;
	}
}

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
80006554:	d4 21       	pushm	r4-r7,lr

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return !!(AVR32_PM.poscsr & (1U << (AVR32_PM_POSCSR_LOCK0 + pll_id)));
80006556:	fe 78 0c 00 	mov	r8,-62464
8000655a:	71 58       	ld.w	r8,r8[0x54]
8000655c:	30 16       	mov	r6,1
		break;
	}
}

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
8000655e:	18 97       	mov	r7,r12

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return !!(AVR32_PM.poscsr & (1U << (AVR32_PM_POSCSR_LOCK0 + pll_id)));
80006560:	ec 0c 09 46 	lsl	r6,r6,r12
{
	struct pll_config pllcfg;

	pllcfg.ctrl = 0;	// HACK 8/4/14 (bc) to remove warning

	if (pll_is_locked(pll_id)) {
80006564:	ed e8 00 08 	and	r8,r6,r8
80006568:	c1 b1       	brne	8000659e <pll_enable_config_defaults+0x4a>
		return; // Pll already running
	}
	switch (pll_id) {
8000656a:	58 0c       	cp.w	r12,0
8000656c:	c0 40       	breq	80006574 <pll_enable_config_defaults+0x20>
8000656e:	58 1c       	cp.w	r12,1
80006570:	c0 d1       	brne	8000658a <pll_enable_config_defaults+0x36>
80006572:	c0 78       	rjmp	80006580 <pll_enable_config_defaults+0x2c>
#ifdef CONFIG_PLL0_SOURCE
	case 0:
		pll_enable_source(CONFIG_PLL0_SOURCE);
80006574:	cd 6f       	rcall	80006520 <T.62>
80006576:	e0 68 01 0c 	mov	r8,268
		pll_config_set_option(cfg, PLL_OPT_VCO_RANGE_LOW);

	Assert((mul > 2) && (mul <= 16));
	Assert((div > 0) && (div <= 15));

	cfg->ctrl |= ((mul - 1) << AVR32_PM_PLL0_PLLMUL)
8000657a:	ea 18 3f 09 	orh	r8,0x3f09
8000657e:	c0 68       	rjmp	8000658a <pll_enable_config_defaults+0x36>
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_init(&pllcfg,
				CONFIG_PLL0_SOURCE,
				CONFIG_PLL0_DIV,
				CONFIG_PLL0_MUL);
		break;
80006580:	cd 0f       	rcall	80006520 <T.62>
#endif
#ifdef CONFIG_PLL1_SOURCE
	case 1:
		pll_enable_source(CONFIG_PLL1_SOURCE);
80006582:	e0 68 01 0c 	mov	r8,268
		pll_config_set_option(cfg, PLL_OPT_VCO_RANGE_LOW);

	Assert((mul > 2) && (mul <= 16));
	Assert((div > 0) && (div <= 15));

	cfg->ctrl |= ((mul - 1) << AVR32_PM_PLL0_PLLMUL)
80006586:	ea 18 3f 07 	orh	r8,0x3f07
8000658a:	a1 a8       	sbr	r8,0x0
8000658c:	2f 87       	sub	r7,-8
static inline void pll_enable(const struct pll_config *cfg,
		unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	AVR32_PM.pll[pll_id] = cfg->ctrl | (1U << AVR32_PM_PLL0_PLLEN);
8000658e:	fe 79 0c 00 	mov	r9,-62464
80006592:	f2 07 09 28 	st.w	r9[r7<<0x2],r8
80006596:	73 58       	ld.w	r8,r9[0x54]
80006598:	ed e8 00 08 	and	r8,r6,r8
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
8000659c:	cf d0       	breq	80006596 <pll_enable_config_defaults+0x42>
8000659e:	d8 22       	popm	r4-r7,pc

800065a0 <sysclk_init>:
800065a0:	d4 01       	pushm	lr
800065a2:	30 0c       	mov	r12,0
800065a4:	cd 8f       	rcall	80006554 <pll_enable_config_defaults>
800065a6:	e0 6c 87 00 	mov	r12,34560

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLL0: {
		pll_enable_config_defaults(0);
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(sysclk_get_cpu_hz());
800065aa:	ea 1c 03 93 	orh	r12,0x393
800065ae:	fe b0 ed 6d 	rcall	80004088 <flashc_set_bus_freq>
800065b2:	e1 b9 00 00 	mfsr	r9,0x0

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800065b6:	d3 03       	ssrf	0x10
	cpu_irq_disable();
800065b8:	fe 7a 0c 00 	mov	r10,-62464
	irqflags_t flags;

	Assert(src <= SYSCLK_SRC_PLL0);

	flags = cpu_irq_save();
	mcctrl = AVR32_PM.mcctrl & ~AVR32_PM_MCCTRL_MCSEL_MASK;
800065bc:	74 08       	ld.w	r8,r10[0x0]
800065be:	e0 18 ff fc 	andl	r8,0xfffc
800065c2:	a1 b8       	sbr	r8,0x1
	mcctrl |= src << AVR32_PM_MCCTRL_MCSEL;
800065c4:	95 08       	st.w	r10[0x0],r8
	AVR32_PM.mcctrl = mcctrl;
800065c6:	ed b9 00 10 	bld	r9,0x10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800065ca:	c0 20       	breq	800065ce <sysclk_init+0x2e>
800065cc:	d5 03       	csrf	0x10
      cpu_irq_enable();
800065ce:	d8 02       	popm	pc

800065d0 <sysclk_enable_usb>:

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
800065d0:	d4 01       	pushm	lr
800065d2:	30 1c       	mov	r12,1
800065d4:	c8 af       	rcall	800064e8 <sysclk_enable_pbb_module>
800065d6:	30 3b       	mov	r11,3
800065d8:	30 1c       	mov	r12,1
800065da:	c6 ff       	rcall	800064b8 <sysclk_priv_enable_module>
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
800065dc:	30 1c       	mov	r12,1
800065de:	cb bf       	rcall	80006554 <pll_enable_config_defaults>
	}
#endif

#ifdef CONFIG_PLL1_SOURCE
	case GENCLK_SRC_PLL1: {
		pll_enable_config_defaults(1);
800065e0:	30 79       	mov	r9,7
800065e2:	fe 78 0c 00 	mov	r8,-62464
}

static inline void genclk_enable(const struct genclk_config *cfg,
		unsigned int id)
{
	AVR32_PM.gcctrl[id] = cfg->ctrl | (1U << AVR32_PM_GCCTRL_CEN);
800065e6:	f1 49 00 6c 	st.w	r8[108],r9
800065ea:	d8 02       	popm	pc

800065ec <__avr32_udiv64>:
800065ec:	d4 31       	pushm	r0-r7,lr
800065ee:	1a 97       	mov	r7,sp
800065f0:	20 2d       	sub	sp,8
800065f2:	10 9c       	mov	r12,r8
800065f4:	12 9e       	mov	lr,r9
800065f6:	14 93       	mov	r3,r10
800065f8:	58 09       	cp.w	r9,0
800065fa:	e0 81 00 cd 	brne	80006794 <__avr32_udiv64+0x1a8>
800065fe:	16 38       	cp.w	r8,r11
80006600:	e0 88 00 45 	brls	8000668a <__avr32_udiv64+0x9e>
80006604:	f0 08 12 00 	clz	r8,r8
80006608:	c0 d0       	breq	80006622 <__avr32_udiv64+0x36>
8000660a:	f6 08 09 4b 	lsl	r11,r11,r8
8000660e:	f0 09 11 20 	rsub	r9,r8,32
80006612:	f8 08 09 4c 	lsl	r12,r12,r8
80006616:	f4 09 0a 49 	lsr	r9,r10,r9
8000661a:	f4 08 09 43 	lsl	r3,r10,r8
8000661e:	f3 eb 10 0b 	or	r11,r9,r11
80006622:	f8 0e 16 10 	lsr	lr,r12,0x10
80006626:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
8000662a:	f6 0e 0d 00 	divu	r0,r11,lr
8000662e:	e6 0b 16 10 	lsr	r11,r3,0x10
80006632:	00 99       	mov	r9,r0
80006634:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80006638:	e0 0a 02 48 	mul	r8,r0,r10
8000663c:	10 3b       	cp.w	r11,r8
8000663e:	c0 d2       	brcc	80006658 <__avr32_udiv64+0x6c>
80006640:	20 19       	sub	r9,1
80006642:	18 0b       	add	r11,r12
80006644:	18 3b       	cp.w	r11,r12
80006646:	c0 93       	brcs	80006658 <__avr32_udiv64+0x6c>
80006648:	f2 c5 00 01 	sub	r5,r9,1
8000664c:	f6 0c 00 06 	add	r6,r11,r12
80006650:	10 3b       	cp.w	r11,r8
80006652:	c0 32       	brcc	80006658 <__avr32_udiv64+0x6c>
80006654:	0a 99       	mov	r9,r5
80006656:	0c 9b       	mov	r11,r6
80006658:	f6 08 01 01 	sub	r1,r11,r8
8000665c:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80006660:	e2 0e 0d 00 	divu	r0,r1,lr
80006664:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80006668:	00 98       	mov	r8,r0
8000666a:	e0 0a 02 4a 	mul	r10,r0,r10
8000666e:	14 33       	cp.w	r3,r10
80006670:	c0 a2       	brcc	80006684 <__avr32_udiv64+0x98>
80006672:	20 18       	sub	r8,1
80006674:	18 03       	add	r3,r12
80006676:	18 33       	cp.w	r3,r12
80006678:	c0 63       	brcs	80006684 <__avr32_udiv64+0x98>
8000667a:	f0 cb 00 01 	sub	r11,r8,1
8000667e:	14 33       	cp.w	r3,r10
80006680:	f6 08 17 30 	movlo	r8,r11
80006684:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80006688:	ce c8       	rjmp	80006860 <__avr32_udiv64+0x274>
8000668a:	58 08       	cp.w	r8,0
8000668c:	c0 51       	brne	80006696 <__avr32_udiv64+0xaa>
8000668e:	30 19       	mov	r9,1
80006690:	f2 08 0d 08 	divu	r8,r9,r8
80006694:	10 9c       	mov	r12,r8
80006696:	f8 06 12 00 	clz	r6,r12
8000669a:	c0 41       	brne	800066a2 <__avr32_udiv64+0xb6>
8000669c:	18 1b       	sub	r11,r12
8000669e:	30 19       	mov	r9,1
800066a0:	c4 68       	rjmp	8000672c <__avr32_udiv64+0x140>
800066a2:	ec 01 11 20 	rsub	r1,r6,32
800066a6:	f4 01 0a 49 	lsr	r9,r10,r1
800066aa:	f8 06 09 4c 	lsl	r12,r12,r6
800066ae:	f6 06 09 48 	lsl	r8,r11,r6
800066b2:	f6 01 0a 41 	lsr	r1,r11,r1
800066b6:	f3 e8 10 08 	or	r8,r9,r8
800066ba:	f8 03 16 10 	lsr	r3,r12,0x10
800066be:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
800066c2:	e2 03 0d 00 	divu	r0,r1,r3
800066c6:	f0 0b 16 10 	lsr	r11,r8,0x10
800066ca:	00 9e       	mov	lr,r0
800066cc:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800066d0:	e0 05 02 49 	mul	r9,r0,r5
800066d4:	12 3b       	cp.w	r11,r9
800066d6:	c0 d2       	brcc	800066f0 <__avr32_udiv64+0x104>
800066d8:	20 1e       	sub	lr,1
800066da:	18 0b       	add	r11,r12
800066dc:	18 3b       	cp.w	r11,r12
800066de:	c0 93       	brcs	800066f0 <__avr32_udiv64+0x104>
800066e0:	fc c1 00 01 	sub	r1,lr,1
800066e4:	f6 0c 00 02 	add	r2,r11,r12
800066e8:	12 3b       	cp.w	r11,r9
800066ea:	c0 32       	brcc	800066f0 <__avr32_udiv64+0x104>
800066ec:	02 9e       	mov	lr,r1
800066ee:	04 9b       	mov	r11,r2
800066f0:	12 1b       	sub	r11,r9
800066f2:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
800066f6:	f6 03 0d 02 	divu	r2,r11,r3
800066fa:	f1 e3 11 08 	or	r8,r8,r3<<0x10
800066fe:	04 99       	mov	r9,r2
80006700:	e4 05 02 4b 	mul	r11,r2,r5
80006704:	16 38       	cp.w	r8,r11
80006706:	c0 d2       	brcc	80006720 <__avr32_udiv64+0x134>
80006708:	20 19       	sub	r9,1
8000670a:	18 08       	add	r8,r12
8000670c:	18 38       	cp.w	r8,r12
8000670e:	c0 93       	brcs	80006720 <__avr32_udiv64+0x134>
80006710:	f2 c3 00 01 	sub	r3,r9,1
80006714:	f0 0c 00 05 	add	r5,r8,r12
80006718:	16 38       	cp.w	r8,r11
8000671a:	c0 32       	brcc	80006720 <__avr32_udiv64+0x134>
8000671c:	06 99       	mov	r9,r3
8000671e:	0a 98       	mov	r8,r5
80006720:	f4 06 09 43 	lsl	r3,r10,r6
80006724:	f0 0b 01 0b 	sub	r11,r8,r11
80006728:	f3 ee 11 09 	or	r9,r9,lr<<0x10
8000672c:	f8 06 16 10 	lsr	r6,r12,0x10
80006730:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
80006734:	f6 06 0d 00 	divu	r0,r11,r6
80006738:	e6 0b 16 10 	lsr	r11,r3,0x10
8000673c:	00 9a       	mov	r10,r0
8000673e:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80006742:	e0 0e 02 48 	mul	r8,r0,lr
80006746:	10 3b       	cp.w	r11,r8
80006748:	c0 d2       	brcc	80006762 <__avr32_udiv64+0x176>
8000674a:	20 1a       	sub	r10,1
8000674c:	18 0b       	add	r11,r12
8000674e:	18 3b       	cp.w	r11,r12
80006750:	c0 93       	brcs	80006762 <__avr32_udiv64+0x176>
80006752:	f4 c2 00 01 	sub	r2,r10,1
80006756:	f6 0c 00 05 	add	r5,r11,r12
8000675a:	10 3b       	cp.w	r11,r8
8000675c:	c0 32       	brcc	80006762 <__avr32_udiv64+0x176>
8000675e:	04 9a       	mov	r10,r2
80006760:	0a 9b       	mov	r11,r5
80006762:	f6 08 01 01 	sub	r1,r11,r8
80006766:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
8000676a:	e2 06 0d 00 	divu	r0,r1,r6
8000676e:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80006772:	00 98       	mov	r8,r0
80006774:	e0 0e 02 4b 	mul	r11,r0,lr
80006778:	16 33       	cp.w	r3,r11
8000677a:	c0 a2       	brcc	8000678e <__avr32_udiv64+0x1a2>
8000677c:	20 18       	sub	r8,1
8000677e:	18 03       	add	r3,r12
80006780:	18 33       	cp.w	r3,r12
80006782:	c0 63       	brcs	8000678e <__avr32_udiv64+0x1a2>
80006784:	f0 cc 00 01 	sub	r12,r8,1
80006788:	16 33       	cp.w	r3,r11
8000678a:	f8 08 17 30 	movlo	r8,r12
8000678e:	f1 ea 11 08 	or	r8,r8,r10<<0x10
80006792:	c6 b8       	rjmp	80006868 <__avr32_udiv64+0x27c>
80006794:	16 39       	cp.w	r9,r11
80006796:	e0 8b 00 67 	brhi	80006864 <__avr32_udiv64+0x278>
8000679a:	f2 09 12 00 	clz	r9,r9
8000679e:	c0 b1       	brne	800067b4 <__avr32_udiv64+0x1c8>
800067a0:	10 3a       	cp.w	r10,r8
800067a2:	5f 2a       	srhs	r10
800067a4:	1c 3b       	cp.w	r11,lr
800067a6:	5f b8       	srhi	r8
800067a8:	10 4a       	or	r10,r8
800067aa:	f2 0a 18 00 	cp.b	r10,r9
800067ae:	c5 b0       	breq	80006864 <__avr32_udiv64+0x278>
800067b0:	30 18       	mov	r8,1
800067b2:	c5 b8       	rjmp	80006868 <__avr32_udiv64+0x27c>
800067b4:	f2 03 11 20 	rsub	r3,r9,32
800067b8:	fc 09 09 4e 	lsl	lr,lr,r9
800067bc:	f6 09 09 4c 	lsl	r12,r11,r9
800067c0:	f4 03 0a 42 	lsr	r2,r10,r3
800067c4:	f0 09 09 46 	lsl	r6,r8,r9
800067c8:	f0 03 0a 48 	lsr	r8,r8,r3
800067cc:	f6 03 0a 43 	lsr	r3,r11,r3
800067d0:	18 42       	or	r2,r12
800067d2:	f1 ee 10 0c 	or	r12,r8,lr
800067d6:	f8 01 16 10 	lsr	r1,r12,0x10
800067da:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
800067de:	e6 01 0d 04 	divu	r4,r3,r1
800067e2:	e4 03 16 10 	lsr	r3,r2,0x10
800067e6:	08 98       	mov	r8,r4
800067e8:	e7 e5 11 03 	or	r3,r3,r5<<0x10
800067ec:	e8 0e 02 45 	mul	r5,r4,lr
800067f0:	0a 33       	cp.w	r3,r5
800067f2:	c0 d2       	brcc	8000680c <__avr32_udiv64+0x220>
800067f4:	20 18       	sub	r8,1
800067f6:	18 03       	add	r3,r12
800067f8:	18 33       	cp.w	r3,r12
800067fa:	c0 93       	brcs	8000680c <__avr32_udiv64+0x220>
800067fc:	f0 c0 00 01 	sub	r0,r8,1
80006800:	e6 0c 00 0b 	add	r11,r3,r12
80006804:	0a 33       	cp.w	r3,r5
80006806:	c0 32       	brcc	8000680c <__avr32_udiv64+0x220>
80006808:	00 98       	mov	r8,r0
8000680a:	16 93       	mov	r3,r11
8000680c:	0a 13       	sub	r3,r5
8000680e:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80006812:	e6 01 0d 00 	divu	r0,r3,r1
80006816:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000681a:	00 93       	mov	r3,r0
8000681c:	e0 0e 02 4e 	mul	lr,r0,lr
80006820:	1c 3b       	cp.w	r11,lr
80006822:	c0 d2       	brcc	8000683c <__avr32_udiv64+0x250>
80006824:	20 13       	sub	r3,1
80006826:	18 0b       	add	r11,r12
80006828:	18 3b       	cp.w	r11,r12
8000682a:	c0 93       	brcs	8000683c <__avr32_udiv64+0x250>
8000682c:	f6 0c 00 0c 	add	r12,r11,r12
80006830:	e6 c5 00 01 	sub	r5,r3,1
80006834:	1c 3b       	cp.w	r11,lr
80006836:	c0 32       	brcc	8000683c <__avr32_udiv64+0x250>
80006838:	0a 93       	mov	r3,r5
8000683a:	18 9b       	mov	r11,r12
8000683c:	e7 e8 11 08 	or	r8,r3,r8<<0x10
80006840:	1c 1b       	sub	r11,lr
80006842:	f0 06 06 42 	mulu.d	r2,r8,r6
80006846:	06 96       	mov	r6,r3
80006848:	16 36       	cp.w	r6,r11
8000684a:	e0 8b 00 0a 	brhi	8000685e <__avr32_udiv64+0x272>
8000684e:	5f 0b       	sreq	r11
80006850:	f4 09 09 49 	lsl	r9,r10,r9
80006854:	12 32       	cp.w	r2,r9
80006856:	5f b9       	srhi	r9
80006858:	f7 e9 00 09 	and	r9,r11,r9
8000685c:	c0 60       	breq	80006868 <__avr32_udiv64+0x27c>
8000685e:	20 18       	sub	r8,1
80006860:	30 09       	mov	r9,0
80006862:	c0 38       	rjmp	80006868 <__avr32_udiv64+0x27c>
80006864:	30 09       	mov	r9,0
80006866:	12 98       	mov	r8,r9
80006868:	10 9a       	mov	r10,r8
8000686a:	12 93       	mov	r3,r9
8000686c:	10 92       	mov	r2,r8
8000686e:	12 9b       	mov	r11,r9
80006870:	2f ed       	sub	sp,-8
80006872:	d8 32       	popm	r0-r7,pc

80006874 <atexit>:
80006874:	d4 01       	pushm	lr
80006876:	30 09       	mov	r9,0
80006878:	18 9b       	mov	r11,r12
8000687a:	12 9a       	mov	r10,r9
8000687c:	12 9c       	mov	r12,r9
8000687e:	e0 a0 03 27 	rcall	80006ecc <__register_exitproc>
80006882:	d8 02       	popm	pc

80006884 <exit>:
80006884:	d4 21       	pushm	r4-r7,lr
80006886:	30 0b       	mov	r11,0
80006888:	18 97       	mov	r7,r12
8000688a:	e0 a0 03 73 	rcall	80006f70 <__call_exitprocs>
8000688e:	fe c8 ef 96 	sub	r8,pc,-4202
80006892:	70 0c       	ld.w	r12,r8[0x0]
80006894:	78 a8       	ld.w	r8,r12[0x28]
80006896:	58 08       	cp.w	r8,0
80006898:	c0 20       	breq	8000689c <exit+0x18>
8000689a:	5d 18       	icall	r8
8000689c:	0e 9c       	mov	r12,r7
8000689e:	e0 a0 02 f6 	rcall	80006e8a <_exit>
800068a2:	d7 03       	nop

800068a4 <free>:
800068a4:	d4 01       	pushm	lr
800068a6:	e0 68 01 30 	mov	r8,304
800068aa:	18 9b       	mov	r11,r12
800068ac:	70 0c       	ld.w	r12,r8[0x0]
800068ae:	e0 a0 04 13 	rcall	800070d4 <_free_r>
800068b2:	d8 02       	popm	pc

800068b4 <malloc>:
800068b4:	d4 01       	pushm	lr
800068b6:	e0 68 01 30 	mov	r8,304
800068ba:	18 9b       	mov	r11,r12
800068bc:	70 0c       	ld.w	r12,r8[0x0]
800068be:	c0 3c       	rcall	800068c4 <_malloc_r>
800068c0:	d8 02       	popm	pc
800068c2:	d7 03       	nop

800068c4 <_malloc_r>:
800068c4:	d4 31       	pushm	r0-r7,lr
800068c6:	f6 c8 ff f5 	sub	r8,r11,-11
800068ca:	18 95       	mov	r5,r12
800068cc:	10 97       	mov	r7,r8
800068ce:	e0 17 ff f8 	andl	r7,0xfff8
800068d2:	59 68       	cp.w	r8,22
800068d4:	f9 b7 08 10 	movls	r7,16
800068d8:	16 37       	cp.w	r7,r11
800068da:	5f 38       	srlo	r8
800068dc:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
800068e0:	c0 50       	breq	800068ea <_malloc_r+0x26>
800068e2:	30 c8       	mov	r8,12
800068e4:	99 38       	st.w	r12[0xc],r8
800068e6:	e0 8f 01 f4 	bral	80006cce <_malloc_r+0x40a>
800068ea:	e0 a0 02 a5 	rcall	80006e34 <__malloc_lock>
800068ee:	e0 47 01 f7 	cp.w	r7,503
800068f2:	e0 8b 00 1d 	brhi	8000692c <_malloc_r+0x68>
800068f6:	ee 03 16 03 	lsr	r3,r7,0x3
800068fa:	e0 68 01 34 	mov	r8,308
800068fe:	f0 03 00 38 	add	r8,r8,r3<<0x3
80006902:	70 36       	ld.w	r6,r8[0xc]
80006904:	10 36       	cp.w	r6,r8
80006906:	c0 61       	brne	80006912 <_malloc_r+0x4e>
80006908:	ec c8 ff f8 	sub	r8,r6,-8
8000690c:	70 36       	ld.w	r6,r8[0xc]
8000690e:	10 36       	cp.w	r6,r8
80006910:	c0 c0       	breq	80006928 <_malloc_r+0x64>
80006912:	6c 18       	ld.w	r8,r6[0x4]
80006914:	e0 18 ff fc 	andl	r8,0xfffc
80006918:	6c 3a       	ld.w	r10,r6[0xc]
8000691a:	ec 08 00 09 	add	r9,r6,r8
8000691e:	0a 9c       	mov	r12,r5
80006920:	6c 28       	ld.w	r8,r6[0x8]
80006922:	95 28       	st.w	r10[0x8],r8
80006924:	91 3a       	st.w	r8[0xc],r10
80006926:	c4 78       	rjmp	800069b4 <_malloc_r+0xf0>
80006928:	2f e3       	sub	r3,-2
8000692a:	c4 d8       	rjmp	800069c4 <_malloc_r+0x100>
8000692c:	ee 03 16 09 	lsr	r3,r7,0x9
80006930:	c0 41       	brne	80006938 <_malloc_r+0x74>
80006932:	ee 03 16 03 	lsr	r3,r7,0x3
80006936:	c2 68       	rjmp	80006982 <_malloc_r+0xbe>
80006938:	58 43       	cp.w	r3,4
8000693a:	e0 8b 00 06 	brhi	80006946 <_malloc_r+0x82>
8000693e:	ee 03 16 06 	lsr	r3,r7,0x6
80006942:	2c 83       	sub	r3,-56
80006944:	c1 f8       	rjmp	80006982 <_malloc_r+0xbe>
80006946:	59 43       	cp.w	r3,20
80006948:	e0 8b 00 04 	brhi	80006950 <_malloc_r+0x8c>
8000694c:	2a 53       	sub	r3,-91
8000694e:	c1 a8       	rjmp	80006982 <_malloc_r+0xbe>
80006950:	e0 43 00 54 	cp.w	r3,84
80006954:	e0 8b 00 06 	brhi	80006960 <_malloc_r+0x9c>
80006958:	ee 03 16 0c 	lsr	r3,r7,0xc
8000695c:	29 23       	sub	r3,-110
8000695e:	c1 28       	rjmp	80006982 <_malloc_r+0xbe>
80006960:	e0 43 01 54 	cp.w	r3,340
80006964:	e0 8b 00 06 	brhi	80006970 <_malloc_r+0xac>
80006968:	ee 03 16 0f 	lsr	r3,r7,0xf
8000696c:	28 93       	sub	r3,-119
8000696e:	c0 a8       	rjmp	80006982 <_malloc_r+0xbe>
80006970:	e0 43 05 54 	cp.w	r3,1364
80006974:	e0 88 00 04 	brls	8000697c <_malloc_r+0xb8>
80006978:	37 e3       	mov	r3,126
8000697a:	c0 48       	rjmp	80006982 <_malloc_r+0xbe>
8000697c:	ee 03 16 12 	lsr	r3,r7,0x12
80006980:	28 43       	sub	r3,-124
80006982:	e0 6a 01 34 	mov	r10,308
80006986:	f4 03 00 3a 	add	r10,r10,r3<<0x3
8000698a:	74 36       	ld.w	r6,r10[0xc]
8000698c:	c1 98       	rjmp	800069be <_malloc_r+0xfa>
8000698e:	6c 19       	ld.w	r9,r6[0x4]
80006990:	e0 19 ff fc 	andl	r9,0xfffc
80006994:	f2 07 01 0b 	sub	r11,r9,r7
80006998:	58 fb       	cp.w	r11,15
8000699a:	e0 8a 00 04 	brle	800069a2 <_malloc_r+0xde>
8000699e:	20 13       	sub	r3,1
800069a0:	c1 18       	rjmp	800069c2 <_malloc_r+0xfe>
800069a2:	6c 38       	ld.w	r8,r6[0xc]
800069a4:	58 0b       	cp.w	r11,0
800069a6:	c0 b5       	brlt	800069bc <_malloc_r+0xf8>
800069a8:	6c 2a       	ld.w	r10,r6[0x8]
800069aa:	ec 09 00 09 	add	r9,r6,r9
800069ae:	0a 9c       	mov	r12,r5
800069b0:	91 2a       	st.w	r8[0x8],r10
800069b2:	95 38       	st.w	r10[0xc],r8
800069b4:	72 18       	ld.w	r8,r9[0x4]
800069b6:	a1 a8       	sbr	r8,0x0
800069b8:	93 18       	st.w	r9[0x4],r8
800069ba:	cb c8       	rjmp	80006b32 <_malloc_r+0x26e>
800069bc:	10 96       	mov	r6,r8
800069be:	14 36       	cp.w	r6,r10
800069c0:	ce 71       	brne	8000698e <_malloc_r+0xca>
800069c2:	2f f3       	sub	r3,-1
800069c4:	e0 6a 01 34 	mov	r10,308
800069c8:	f4 cc ff f8 	sub	r12,r10,-8
800069cc:	78 26       	ld.w	r6,r12[0x8]
800069ce:	18 36       	cp.w	r6,r12
800069d0:	c6 c0       	breq	80006aa8 <_malloc_r+0x1e4>
800069d2:	6c 19       	ld.w	r9,r6[0x4]
800069d4:	e0 19 ff fc 	andl	r9,0xfffc
800069d8:	f2 07 01 08 	sub	r8,r9,r7
800069dc:	58 f8       	cp.w	r8,15
800069de:	e0 89 00 8f 	brgt	80006afc <_malloc_r+0x238>
800069e2:	99 3c       	st.w	r12[0xc],r12
800069e4:	99 2c       	st.w	r12[0x8],r12
800069e6:	58 08       	cp.w	r8,0
800069e8:	c0 55       	brlt	800069f2 <_malloc_r+0x12e>
800069ea:	ec 09 00 09 	add	r9,r6,r9
800069ee:	0a 9c       	mov	r12,r5
800069f0:	ce 2b       	rjmp	800069b4 <_malloc_r+0xf0>
800069f2:	e0 49 01 ff 	cp.w	r9,511
800069f6:	e0 8b 00 13 	brhi	80006a1c <_malloc_r+0x158>
800069fa:	a3 99       	lsr	r9,0x3
800069fc:	f4 09 00 38 	add	r8,r10,r9<<0x3
80006a00:	70 2b       	ld.w	r11,r8[0x8]
80006a02:	8d 38       	st.w	r6[0xc],r8
80006a04:	8d 2b       	st.w	r6[0x8],r11
80006a06:	97 36       	st.w	r11[0xc],r6
80006a08:	91 26       	st.w	r8[0x8],r6
80006a0a:	a3 49       	asr	r9,0x2
80006a0c:	74 18       	ld.w	r8,r10[0x4]
80006a0e:	30 1b       	mov	r11,1
80006a10:	f6 09 09 49 	lsl	r9,r11,r9
80006a14:	f1 e9 10 09 	or	r9,r8,r9
80006a18:	95 19       	st.w	r10[0x4],r9
80006a1a:	c4 78       	rjmp	80006aa8 <_malloc_r+0x1e4>
80006a1c:	f2 0a 16 09 	lsr	r10,r9,0x9
80006a20:	58 4a       	cp.w	r10,4
80006a22:	e0 8b 00 07 	brhi	80006a30 <_malloc_r+0x16c>
80006a26:	f2 0a 16 06 	lsr	r10,r9,0x6
80006a2a:	2c 8a       	sub	r10,-56
80006a2c:	c2 08       	rjmp	80006a6c <_malloc_r+0x1a8>
80006a2e:	d7 03       	nop
80006a30:	59 4a       	cp.w	r10,20
80006a32:	e0 8b 00 04 	brhi	80006a3a <_malloc_r+0x176>
80006a36:	2a 5a       	sub	r10,-91
80006a38:	c1 a8       	rjmp	80006a6c <_malloc_r+0x1a8>
80006a3a:	e0 4a 00 54 	cp.w	r10,84
80006a3e:	e0 8b 00 06 	brhi	80006a4a <_malloc_r+0x186>
80006a42:	f2 0a 16 0c 	lsr	r10,r9,0xc
80006a46:	29 2a       	sub	r10,-110
80006a48:	c1 28       	rjmp	80006a6c <_malloc_r+0x1a8>
80006a4a:	e0 4a 01 54 	cp.w	r10,340
80006a4e:	e0 8b 00 06 	brhi	80006a5a <_malloc_r+0x196>
80006a52:	f2 0a 16 0f 	lsr	r10,r9,0xf
80006a56:	28 9a       	sub	r10,-119
80006a58:	c0 a8       	rjmp	80006a6c <_malloc_r+0x1a8>
80006a5a:	e0 4a 05 54 	cp.w	r10,1364
80006a5e:	e0 88 00 04 	brls	80006a66 <_malloc_r+0x1a2>
80006a62:	37 ea       	mov	r10,126
80006a64:	c0 48       	rjmp	80006a6c <_malloc_r+0x1a8>
80006a66:	f2 0a 16 12 	lsr	r10,r9,0x12
80006a6a:	28 4a       	sub	r10,-124
80006a6c:	e0 6b 01 34 	mov	r11,308
80006a70:	f6 0a 00 34 	add	r4,r11,r10<<0x3
80006a74:	68 28       	ld.w	r8,r4[0x8]
80006a76:	08 38       	cp.w	r8,r4
80006a78:	c0 e1       	brne	80006a94 <_malloc_r+0x1d0>
80006a7a:	76 19       	ld.w	r9,r11[0x4]
80006a7c:	a3 4a       	asr	r10,0x2
80006a7e:	30 1e       	mov	lr,1
80006a80:	fc 0a 09 4a 	lsl	r10,lr,r10
80006a84:	f3 ea 10 0a 	or	r10,r9,r10
80006a88:	10 99       	mov	r9,r8
80006a8a:	97 1a       	st.w	r11[0x4],r10
80006a8c:	c0 a8       	rjmp	80006aa0 <_malloc_r+0x1dc>
80006a8e:	70 28       	ld.w	r8,r8[0x8]
80006a90:	08 38       	cp.w	r8,r4
80006a92:	c0 60       	breq	80006a9e <_malloc_r+0x1da>
80006a94:	70 1a       	ld.w	r10,r8[0x4]
80006a96:	e0 1a ff fc 	andl	r10,0xfffc
80006a9a:	14 39       	cp.w	r9,r10
80006a9c:	cf 93       	brcs	80006a8e <_malloc_r+0x1ca>
80006a9e:	70 39       	ld.w	r9,r8[0xc]
80006aa0:	8d 39       	st.w	r6[0xc],r9
80006aa2:	8d 28       	st.w	r6[0x8],r8
80006aa4:	91 36       	st.w	r8[0xc],r6
80006aa6:	93 26       	st.w	r9[0x8],r6
80006aa8:	e6 08 14 02 	asr	r8,r3,0x2
80006aac:	30 1b       	mov	r11,1
80006aae:	e0 64 01 34 	mov	r4,308
80006ab2:	f6 08 09 4b 	lsl	r11,r11,r8
80006ab6:	68 18       	ld.w	r8,r4[0x4]
80006ab8:	10 3b       	cp.w	r11,r8
80006aba:	e0 8b 00 69 	brhi	80006b8c <_malloc_r+0x2c8>
80006abe:	f7 e8 00 09 	and	r9,r11,r8
80006ac2:	c0 b1       	brne	80006ad8 <_malloc_r+0x214>
80006ac4:	e0 13 ff fc 	andl	r3,0xfffc
80006ac8:	a1 7b       	lsl	r11,0x1
80006aca:	2f c3       	sub	r3,-4
80006acc:	c0 38       	rjmp	80006ad2 <_malloc_r+0x20e>
80006ace:	2f c3       	sub	r3,-4
80006ad0:	a1 7b       	lsl	r11,0x1
80006ad2:	f7 e8 00 09 	and	r9,r11,r8
80006ad6:	cf c0       	breq	80006ace <_malloc_r+0x20a>
80006ad8:	e8 03 00 3e 	add	lr,r4,r3<<0x3
80006adc:	06 92       	mov	r2,r3
80006ade:	1c 91       	mov	r1,lr
80006ae0:	62 36       	ld.w	r6,r1[0xc]
80006ae2:	c2 d8       	rjmp	80006b3c <_malloc_r+0x278>
80006ae4:	6c 1a       	ld.w	r10,r6[0x4]
80006ae6:	e0 1a ff fc 	andl	r10,0xfffc
80006aea:	f4 07 01 08 	sub	r8,r10,r7
80006aee:	58 f8       	cp.w	r8,15
80006af0:	e0 8a 00 15 	brle	80006b1a <_malloc_r+0x256>
80006af4:	6c 3a       	ld.w	r10,r6[0xc]
80006af6:	6c 29       	ld.w	r9,r6[0x8]
80006af8:	95 29       	st.w	r10[0x8],r9
80006afa:	93 3a       	st.w	r9[0xc],r10
80006afc:	0e 99       	mov	r9,r7
80006afe:	ec 07 00 07 	add	r7,r6,r7
80006b02:	a1 a9       	sbr	r9,0x0
80006b04:	99 37       	st.w	r12[0xc],r7
80006b06:	99 27       	st.w	r12[0x8],r7
80006b08:	8d 19       	st.w	r6[0x4],r9
80006b0a:	ee 08 09 08 	st.w	r7[r8],r8
80006b0e:	8f 2c       	st.w	r7[0x8],r12
80006b10:	8f 3c       	st.w	r7[0xc],r12
80006b12:	a1 a8       	sbr	r8,0x0
80006b14:	0a 9c       	mov	r12,r5
80006b16:	8f 18       	st.w	r7[0x4],r8
80006b18:	c0 d8       	rjmp	80006b32 <_malloc_r+0x26e>
80006b1a:	6c 39       	ld.w	r9,r6[0xc]
80006b1c:	58 08       	cp.w	r8,0
80006b1e:	c0 e5       	brlt	80006b3a <_malloc_r+0x276>
80006b20:	ec 0a 00 0a 	add	r10,r6,r10
80006b24:	74 18       	ld.w	r8,r10[0x4]
80006b26:	a1 a8       	sbr	r8,0x0
80006b28:	0a 9c       	mov	r12,r5
80006b2a:	95 18       	st.w	r10[0x4],r8
80006b2c:	6c 28       	ld.w	r8,r6[0x8]
80006b2e:	93 28       	st.w	r9[0x8],r8
80006b30:	91 39       	st.w	r8[0xc],r9
80006b32:	c8 2d       	rcall	80006e36 <__malloc_unlock>
80006b34:	ec cc ff f8 	sub	r12,r6,-8
80006b38:	d8 32       	popm	r0-r7,pc
80006b3a:	12 96       	mov	r6,r9
80006b3c:	02 36       	cp.w	r6,r1
80006b3e:	cd 31       	brne	80006ae4 <_malloc_r+0x220>
80006b40:	2f f2       	sub	r2,-1
80006b42:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
80006b46:	c0 30       	breq	80006b4c <_malloc_r+0x288>
80006b48:	2f 81       	sub	r1,-8
80006b4a:	cc bb       	rjmp	80006ae0 <_malloc_r+0x21c>
80006b4c:	1c 98       	mov	r8,lr
80006b4e:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
80006b52:	c0 81       	brne	80006b62 <_malloc_r+0x29e>
80006b54:	68 19       	ld.w	r9,r4[0x4]
80006b56:	f6 08 11 ff 	rsub	r8,r11,-1
80006b5a:	f3 e8 00 08 	and	r8,r9,r8
80006b5e:	89 18       	st.w	r4[0x4],r8
80006b60:	c0 78       	rjmp	80006b6e <_malloc_r+0x2aa>
80006b62:	f0 c9 00 08 	sub	r9,r8,8
80006b66:	20 13       	sub	r3,1
80006b68:	70 08       	ld.w	r8,r8[0x0]
80006b6a:	12 38       	cp.w	r8,r9
80006b6c:	cf 10       	breq	80006b4e <_malloc_r+0x28a>
80006b6e:	a1 7b       	lsl	r11,0x1
80006b70:	68 18       	ld.w	r8,r4[0x4]
80006b72:	10 3b       	cp.w	r11,r8
80006b74:	e0 8b 00 0c 	brhi	80006b8c <_malloc_r+0x2c8>
80006b78:	58 0b       	cp.w	r11,0
80006b7a:	c0 90       	breq	80006b8c <_malloc_r+0x2c8>
80006b7c:	04 93       	mov	r3,r2
80006b7e:	c0 38       	rjmp	80006b84 <_malloc_r+0x2c0>
80006b80:	2f c3       	sub	r3,-4
80006b82:	a1 7b       	lsl	r11,0x1
80006b84:	f7 e8 00 09 	and	r9,r11,r8
80006b88:	ca 81       	brne	80006ad8 <_malloc_r+0x214>
80006b8a:	cf bb       	rjmp	80006b80 <_malloc_r+0x2bc>
80006b8c:	68 23       	ld.w	r3,r4[0x8]
80006b8e:	66 12       	ld.w	r2,r3[0x4]
80006b90:	e0 12 ff fc 	andl	r2,0xfffc
80006b94:	0e 32       	cp.w	r2,r7
80006b96:	5f 39       	srlo	r9
80006b98:	e4 07 01 08 	sub	r8,r2,r7
80006b9c:	58 f8       	cp.w	r8,15
80006b9e:	5f aa       	srle	r10
80006ba0:	f5 e9 10 09 	or	r9,r10,r9
80006ba4:	e0 80 00 96 	breq	80006cd0 <_malloc_r+0x40c>
80006ba8:	e0 68 09 88 	mov	r8,2440
80006bac:	70 01       	ld.w	r1,r8[0x0]
80006bae:	e0 68 05 40 	mov	r8,1344
80006bb2:	2f 01       	sub	r1,-16
80006bb4:	70 08       	ld.w	r8,r8[0x0]
80006bb6:	0e 01       	add	r1,r7
80006bb8:	5b f8       	cp.w	r8,-1
80006bba:	c0 40       	breq	80006bc2 <_malloc_r+0x2fe>
80006bbc:	28 11       	sub	r1,-127
80006bbe:	e0 11 ff 80 	andl	r1,0xff80
80006bc2:	02 9b       	mov	r11,r1
80006bc4:	0a 9c       	mov	r12,r5
80006bc6:	c3 9d       	rcall	80006e38 <_sbrk_r>
80006bc8:	18 96       	mov	r6,r12
80006bca:	5b fc       	cp.w	r12,-1
80006bcc:	c7 30       	breq	80006cb2 <_malloc_r+0x3ee>
80006bce:	e6 02 00 08 	add	r8,r3,r2
80006bd2:	10 3c       	cp.w	r12,r8
80006bd4:	c0 32       	brcc	80006bda <_malloc_r+0x316>
80006bd6:	08 33       	cp.w	r3,r4
80006bd8:	c6 d1       	brne	80006cb2 <_malloc_r+0x3ee>
80006bda:	e0 6a 09 8c 	mov	r10,2444
80006bde:	74 09       	ld.w	r9,r10[0x0]
80006be0:	e2 09 00 09 	add	r9,r1,r9
80006be4:	95 09       	st.w	r10[0x0],r9
80006be6:	10 36       	cp.w	r6,r8
80006be8:	c0 a1       	brne	80006bfc <_malloc_r+0x338>
80006bea:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
80006bee:	c0 71       	brne	80006bfc <_malloc_r+0x338>
80006bf0:	e2 02 00 02 	add	r2,r1,r2
80006bf4:	68 28       	ld.w	r8,r4[0x8]
80006bf6:	a1 a2       	sbr	r2,0x0
80006bf8:	91 12       	st.w	r8[0x4],r2
80006bfa:	c4 b8       	rjmp	80006c90 <_malloc_r+0x3cc>
80006bfc:	e0 6a 05 40 	mov	r10,1344
80006c00:	74 0b       	ld.w	r11,r10[0x0]
80006c02:	5b fb       	cp.w	r11,-1
80006c04:	c0 31       	brne	80006c0a <_malloc_r+0x346>
80006c06:	95 06       	st.w	r10[0x0],r6
80006c08:	c0 78       	rjmp	80006c16 <_malloc_r+0x352>
80006c0a:	ec 09 00 09 	add	r9,r6,r9
80006c0e:	e0 6a 09 8c 	mov	r10,2444
80006c12:	10 19       	sub	r9,r8
80006c14:	95 09       	st.w	r10[0x0],r9
80006c16:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
80006c1a:	c0 40       	breq	80006c22 <_malloc_r+0x35e>
80006c1c:	f0 08 11 08 	rsub	r8,r8,8
80006c20:	10 06       	add	r6,r8
80006c22:	28 08       	sub	r8,-128
80006c24:	ec 01 00 01 	add	r1,r6,r1
80006c28:	0a 9c       	mov	r12,r5
80006c2a:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
80006c2e:	f0 01 01 01 	sub	r1,r8,r1
80006c32:	02 9b       	mov	r11,r1
80006c34:	c0 2d       	rcall	80006e38 <_sbrk_r>
80006c36:	30 08       	mov	r8,0
80006c38:	5b fc       	cp.w	r12,-1
80006c3a:	c0 31       	brne	80006c40 <_malloc_r+0x37c>
80006c3c:	0c 9c       	mov	r12,r6
80006c3e:	10 91       	mov	r1,r8
80006c40:	e0 68 09 8c 	mov	r8,2444
80006c44:	0c 1c       	sub	r12,r6
80006c46:	70 09       	ld.w	r9,r8[0x0]
80006c48:	02 0c       	add	r12,r1
80006c4a:	89 26       	st.w	r4[0x8],r6
80006c4c:	a1 ac       	sbr	r12,0x0
80006c4e:	12 01       	add	r1,r9
80006c50:	8d 1c       	st.w	r6[0x4],r12
80006c52:	91 01       	st.w	r8[0x0],r1
80006c54:	08 33       	cp.w	r3,r4
80006c56:	c1 d0       	breq	80006c90 <_malloc_r+0x3cc>
80006c58:	58 f2       	cp.w	r2,15
80006c5a:	e0 8b 00 05 	brhi	80006c64 <_malloc_r+0x3a0>
80006c5e:	30 18       	mov	r8,1
80006c60:	8d 18       	st.w	r6[0x4],r8
80006c62:	c2 88       	rjmp	80006cb2 <_malloc_r+0x3ee>
80006c64:	30 59       	mov	r9,5
80006c66:	20 c2       	sub	r2,12
80006c68:	e0 12 ff f8 	andl	r2,0xfff8
80006c6c:	e6 02 00 08 	add	r8,r3,r2
80006c70:	91 29       	st.w	r8[0x8],r9
80006c72:	91 19       	st.w	r8[0x4],r9
80006c74:	66 18       	ld.w	r8,r3[0x4]
80006c76:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80006c7a:	e5 e8 10 08 	or	r8,r2,r8
80006c7e:	87 18       	st.w	r3[0x4],r8
80006c80:	58 f2       	cp.w	r2,15
80006c82:	e0 88 00 07 	brls	80006c90 <_malloc_r+0x3cc>
80006c86:	e6 cb ff f8 	sub	r11,r3,-8
80006c8a:	0a 9c       	mov	r12,r5
80006c8c:	e0 a0 02 24 	rcall	800070d4 <_free_r>
80006c90:	e0 68 09 8c 	mov	r8,2444
80006c94:	e0 69 09 84 	mov	r9,2436
80006c98:	70 08       	ld.w	r8,r8[0x0]
80006c9a:	72 0a       	ld.w	r10,r9[0x0]
80006c9c:	14 38       	cp.w	r8,r10
80006c9e:	e0 88 00 03 	brls	80006ca4 <_malloc_r+0x3e0>
80006ca2:	93 08       	st.w	r9[0x0],r8
80006ca4:	e0 69 09 80 	mov	r9,2432
80006ca8:	72 0a       	ld.w	r10,r9[0x0]
80006caa:	14 38       	cp.w	r8,r10
80006cac:	e0 88 00 03 	brls	80006cb2 <_malloc_r+0x3ee>
80006cb0:	93 08       	st.w	r9[0x0],r8
80006cb2:	68 28       	ld.w	r8,r4[0x8]
80006cb4:	70 18       	ld.w	r8,r8[0x4]
80006cb6:	e0 18 ff fc 	andl	r8,0xfffc
80006cba:	0e 38       	cp.w	r8,r7
80006cbc:	5f 39       	srlo	r9
80006cbe:	0e 18       	sub	r8,r7
80006cc0:	58 f8       	cp.w	r8,15
80006cc2:	5f aa       	srle	r10
80006cc4:	f5 e9 10 09 	or	r9,r10,r9
80006cc8:	c0 40       	breq	80006cd0 <_malloc_r+0x40c>
80006cca:	0a 9c       	mov	r12,r5
80006ccc:	cb 5c       	rcall	80006e36 <__malloc_unlock>
80006cce:	d8 3a       	popm	r0-r7,pc,r12=0
80006cd0:	68 26       	ld.w	r6,r4[0x8]
80006cd2:	a1 a8       	sbr	r8,0x0
80006cd4:	0e 99       	mov	r9,r7
80006cd6:	a1 a9       	sbr	r9,0x0
80006cd8:	8d 19       	st.w	r6[0x4],r9
80006cda:	ec 07 00 07 	add	r7,r6,r7
80006cde:	0a 9c       	mov	r12,r5
80006ce0:	89 27       	st.w	r4[0x8],r7
80006ce2:	8f 18       	st.w	r7[0x4],r8
80006ce4:	ca 9c       	rcall	80006e36 <__malloc_unlock>
80006ce6:	ec cc ff f8 	sub	r12,r6,-8
80006cea:	d8 32       	popm	r0-r7,pc

80006cec <memcpy>:
80006cec:	58 8a       	cp.w	r10,8
80006cee:	c2 f5       	brlt	80006d4c <memcpy+0x60>
80006cf0:	f9 eb 10 09 	or	r9,r12,r11
80006cf4:	e2 19 00 03 	andl	r9,0x3,COH
80006cf8:	e0 81 00 97 	brne	80006e26 <memcpy+0x13a>
80006cfc:	e0 4a 00 20 	cp.w	r10,32
80006d00:	c3 b4       	brge	80006d76 <memcpy+0x8a>
80006d02:	f4 08 14 02 	asr	r8,r10,0x2
80006d06:	f0 09 11 08 	rsub	r9,r8,8
80006d0a:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80006d0e:	76 69       	ld.w	r9,r11[0x18]
80006d10:	99 69       	st.w	r12[0x18],r9
80006d12:	76 59       	ld.w	r9,r11[0x14]
80006d14:	99 59       	st.w	r12[0x14],r9
80006d16:	76 49       	ld.w	r9,r11[0x10]
80006d18:	99 49       	st.w	r12[0x10],r9
80006d1a:	76 39       	ld.w	r9,r11[0xc]
80006d1c:	99 39       	st.w	r12[0xc],r9
80006d1e:	76 29       	ld.w	r9,r11[0x8]
80006d20:	99 29       	st.w	r12[0x8],r9
80006d22:	76 19       	ld.w	r9,r11[0x4]
80006d24:	99 19       	st.w	r12[0x4],r9
80006d26:	76 09       	ld.w	r9,r11[0x0]
80006d28:	99 09       	st.w	r12[0x0],r9
80006d2a:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80006d2e:	f8 08 00 28 	add	r8,r12,r8<<0x2
80006d32:	e0 1a 00 03 	andl	r10,0x3
80006d36:	f4 0a 11 04 	rsub	r10,r10,4
80006d3a:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80006d3e:	17 a9       	ld.ub	r9,r11[0x2]
80006d40:	b0 a9       	st.b	r8[0x2],r9
80006d42:	17 99       	ld.ub	r9,r11[0x1]
80006d44:	b0 99       	st.b	r8[0x1],r9
80006d46:	17 89       	ld.ub	r9,r11[0x0]
80006d48:	b0 89       	st.b	r8[0x0],r9
80006d4a:	5e fc       	retal	r12
80006d4c:	f4 0a 11 09 	rsub	r10,r10,9
80006d50:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80006d54:	17 f9       	ld.ub	r9,r11[0x7]
80006d56:	b8 f9       	st.b	r12[0x7],r9
80006d58:	17 e9       	ld.ub	r9,r11[0x6]
80006d5a:	b8 e9       	st.b	r12[0x6],r9
80006d5c:	17 d9       	ld.ub	r9,r11[0x5]
80006d5e:	b8 d9       	st.b	r12[0x5],r9
80006d60:	17 c9       	ld.ub	r9,r11[0x4]
80006d62:	b8 c9       	st.b	r12[0x4],r9
80006d64:	17 b9       	ld.ub	r9,r11[0x3]
80006d66:	b8 b9       	st.b	r12[0x3],r9
80006d68:	17 a9       	ld.ub	r9,r11[0x2]
80006d6a:	b8 a9       	st.b	r12[0x2],r9
80006d6c:	17 99       	ld.ub	r9,r11[0x1]
80006d6e:	b8 99       	st.b	r12[0x1],r9
80006d70:	17 89       	ld.ub	r9,r11[0x0]
80006d72:	b8 89       	st.b	r12[0x0],r9
80006d74:	5e fc       	retal	r12
80006d76:	eb cd 40 c0 	pushm	r6-r7,lr
80006d7a:	18 99       	mov	r9,r12
80006d7c:	22 0a       	sub	r10,32
80006d7e:	b7 07       	ld.d	r6,r11++
80006d80:	b3 26       	st.d	r9++,r6
80006d82:	b7 07       	ld.d	r6,r11++
80006d84:	b3 26       	st.d	r9++,r6
80006d86:	b7 07       	ld.d	r6,r11++
80006d88:	b3 26       	st.d	r9++,r6
80006d8a:	b7 07       	ld.d	r6,r11++
80006d8c:	b3 26       	st.d	r9++,r6
80006d8e:	22 0a       	sub	r10,32
80006d90:	cf 74       	brge	80006d7e <memcpy+0x92>
80006d92:	2f 0a       	sub	r10,-16
80006d94:	c0 65       	brlt	80006da0 <memcpy+0xb4>
80006d96:	b7 07       	ld.d	r6,r11++
80006d98:	b3 26       	st.d	r9++,r6
80006d9a:	b7 07       	ld.d	r6,r11++
80006d9c:	b3 26       	st.d	r9++,r6
80006d9e:	21 0a       	sub	r10,16
80006da0:	5c 3a       	neg	r10
80006da2:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80006da6:	d7 03       	nop
80006da8:	d7 03       	nop
80006daa:	f7 36 00 0e 	ld.ub	r6,r11[14]
80006dae:	f3 66 00 0e 	st.b	r9[14],r6
80006db2:	f7 36 00 0d 	ld.ub	r6,r11[13]
80006db6:	f3 66 00 0d 	st.b	r9[13],r6
80006dba:	f7 36 00 0c 	ld.ub	r6,r11[12]
80006dbe:	f3 66 00 0c 	st.b	r9[12],r6
80006dc2:	f7 36 00 0b 	ld.ub	r6,r11[11]
80006dc6:	f3 66 00 0b 	st.b	r9[11],r6
80006dca:	f7 36 00 0a 	ld.ub	r6,r11[10]
80006dce:	f3 66 00 0a 	st.b	r9[10],r6
80006dd2:	f7 36 00 09 	ld.ub	r6,r11[9]
80006dd6:	f3 66 00 09 	st.b	r9[9],r6
80006dda:	f7 36 00 08 	ld.ub	r6,r11[8]
80006dde:	f3 66 00 08 	st.b	r9[8],r6
80006de2:	f7 36 00 07 	ld.ub	r6,r11[7]
80006de6:	f3 66 00 07 	st.b	r9[7],r6
80006dea:	f7 36 00 06 	ld.ub	r6,r11[6]
80006dee:	f3 66 00 06 	st.b	r9[6],r6
80006df2:	f7 36 00 05 	ld.ub	r6,r11[5]
80006df6:	f3 66 00 05 	st.b	r9[5],r6
80006dfa:	f7 36 00 04 	ld.ub	r6,r11[4]
80006dfe:	f3 66 00 04 	st.b	r9[4],r6
80006e02:	f7 36 00 03 	ld.ub	r6,r11[3]
80006e06:	f3 66 00 03 	st.b	r9[3],r6
80006e0a:	f7 36 00 02 	ld.ub	r6,r11[2]
80006e0e:	f3 66 00 02 	st.b	r9[2],r6
80006e12:	f7 36 00 01 	ld.ub	r6,r11[1]
80006e16:	f3 66 00 01 	st.b	r9[1],r6
80006e1a:	f7 36 00 00 	ld.ub	r6,r11[0]
80006e1e:	f3 66 00 00 	st.b	r9[0],r6
80006e22:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80006e26:	20 1a       	sub	r10,1
80006e28:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80006e2c:	f8 0a 0b 09 	st.b	r12[r10],r9
80006e30:	cf b1       	brne	80006e26 <memcpy+0x13a>
80006e32:	5e fc       	retal	r12

80006e34 <__malloc_lock>:
80006e34:	5e fc       	retal	r12

80006e36 <__malloc_unlock>:
80006e36:	5e fc       	retal	r12

80006e38 <_sbrk_r>:
80006e38:	d4 21       	pushm	r4-r7,lr
80006e3a:	30 08       	mov	r8,0
80006e3c:	18 97       	mov	r7,r12
80006e3e:	e0 66 0d 5c 	mov	r6,3420
80006e42:	16 9c       	mov	r12,r11
80006e44:	8d 08       	st.w	r6[0x0],r8
80006e46:	c2 7c       	rcall	80006e94 <_sbrk>
80006e48:	5b fc       	cp.w	r12,-1
80006e4a:	c0 51       	brne	80006e54 <_sbrk_r+0x1c>
80006e4c:	6c 08       	ld.w	r8,r6[0x0]
80006e4e:	58 08       	cp.w	r8,0
80006e50:	c0 20       	breq	80006e54 <_sbrk_r+0x1c>
80006e52:	8f 38       	st.w	r7[0xc],r8
80006e54:	d8 22       	popm	r4-r7,pc
80006e56:	d7 03       	nop

80006e58 <strncmp>:
80006e58:	58 0a       	cp.w	r10,0
80006e5a:	c0 81       	brne	80006e6a <strncmp+0x12>
80006e5c:	5e fa       	retal	r10
80006e5e:	58 0a       	cp.w	r10,0
80006e60:	c0 b0       	breq	80006e76 <strncmp+0x1e>
80006e62:	58 08       	cp.w	r8,0
80006e64:	c0 90       	breq	80006e76 <strncmp+0x1e>
80006e66:	2f fc       	sub	r12,-1
80006e68:	2f fb       	sub	r11,-1
80006e6a:	20 1a       	sub	r10,1
80006e6c:	19 88       	ld.ub	r8,r12[0x0]
80006e6e:	17 89       	ld.ub	r9,r11[0x0]
80006e70:	f0 09 18 00 	cp.b	r9,r8
80006e74:	cf 50       	breq	80006e5e <strncmp+0x6>
80006e76:	19 8c       	ld.ub	r12,r12[0x0]
80006e78:	17 88       	ld.ub	r8,r11[0x0]
80006e7a:	10 1c       	sub	r12,r8
80006e7c:	5e fc       	retal	r12

80006e7e <_init_startup>:
80006e7e:	5e fd       	retal	0

80006e80 <_init_argv>:
80006e80:	30 e8       	mov	r8,14
80006e82:	d6 73       	breakpoint
80006e84:	3f fc       	mov	r12,-1
80006e86:	35 8b       	mov	r11,88
80006e88:	5e fc       	retal	r12

80006e8a <_exit>:
80006e8a:	30 d8       	mov	r8,13
80006e8c:	d6 73       	breakpoint
80006e8e:	3f fc       	mov	r12,-1
80006e90:	35 8b       	mov	r11,88
80006e92:	c0 08       	rjmp	80006e92 <_exit+0x8>

80006e94 <_sbrk>:
80006e94:	d4 01       	pushm	lr
80006e96:	e0 68 09 b4 	mov	r8,2484
80006e9a:	70 09       	ld.w	r9,r8[0x0]
80006e9c:	58 09       	cp.w	r9,0
80006e9e:	c0 41       	brne	80006ea6 <_sbrk+0x12>
80006ea0:	e0 69 0d 60 	mov	r9,3424
80006ea4:	91 09       	st.w	r8[0x0],r9
80006ea6:	e0 69 09 b4 	mov	r9,2484
80006eaa:	e0 6a 70 00 	mov	r10,28672
80006eae:	72 08       	ld.w	r8,r9[0x0]
80006eb0:	f0 0c 00 0c 	add	r12,r8,r12
80006eb4:	14 3c       	cp.w	r12,r10
80006eb6:	e0 8b 00 04 	brhi	80006ebe <_sbrk+0x2a>
80006eba:	93 0c       	st.w	r9[0x0],r12
80006ebc:	c0 58       	rjmp	80006ec6 <_sbrk+0x32>
80006ebe:	cb fc       	rcall	8000703c <__errno>
80006ec0:	30 c8       	mov	r8,12
80006ec2:	99 08       	st.w	r12[0x0],r8
80006ec4:	3f f8       	mov	r8,-1
80006ec6:	10 9c       	mov	r12,r8
80006ec8:	d8 02       	popm	pc
80006eca:	d7 03       	nop

80006ecc <__register_exitproc>:
80006ecc:	d4 31       	pushm	r0-r7,lr
80006ece:	fe c8 f5 d6 	sub	r8,pc,-2602
80006ed2:	18 97       	mov	r7,r12
80006ed4:	70 03       	ld.w	r3,r8[0x0]
80006ed6:	16 96       	mov	r6,r11
80006ed8:	14 95       	mov	r5,r10
80006eda:	12 92       	mov	r2,r9
80006edc:	67 24       	ld.w	r4,r3[0x48]
80006ede:	58 04       	cp.w	r4,0
80006ee0:	c0 51       	brne	80006eea <__register_exitproc+0x1e>
80006ee2:	e6 c4 ff b4 	sub	r4,r3,-76
80006ee6:	e7 44 00 48 	st.w	r3[72],r4
80006eea:	68 18       	ld.w	r8,r4[0x4]
80006eec:	59 f8       	cp.w	r8,31
80006eee:	e0 8a 00 0e 	brle	80006f0a <__register_exitproc+0x3e>
80006ef2:	e0 6c 00 8c 	mov	r12,140
80006ef6:	fe b0 fc df 	rcall	800068b4 <malloc>
80006efa:	18 94       	mov	r4,r12
80006efc:	c3 90       	breq	80006f6e <__register_exitproc+0xa2>
80006efe:	67 28       	ld.w	r8,r3[0x48]
80006f00:	99 08       	st.w	r12[0x0],r8
80006f02:	e7 4c 00 48 	st.w	r3[72],r12
80006f06:	30 08       	mov	r8,0
80006f08:	99 18       	st.w	r12[0x4],r8
80006f0a:	58 07       	cp.w	r7,0
80006f0c:	c2 80       	breq	80006f5c <__register_exitproc+0x90>
80006f0e:	e8 fc 00 88 	ld.w	r12,r4[136]
80006f12:	58 0c       	cp.w	r12,0
80006f14:	c0 d1       	brne	80006f2e <__register_exitproc+0x62>
80006f16:	e0 6c 01 08 	mov	r12,264
80006f1a:	fe b0 fc cd 	rcall	800068b4 <malloc>
80006f1e:	c2 80       	breq	80006f6e <__register_exitproc+0xa2>
80006f20:	30 08       	mov	r8,0
80006f22:	e9 4c 00 88 	st.w	r4[136],r12
80006f26:	f9 48 01 04 	st.w	r12[260],r8
80006f2a:	f9 48 01 00 	st.w	r12[256],r8
80006f2e:	68 18       	ld.w	r8,r4[0x4]
80006f30:	f0 c9 ff e0 	sub	r9,r8,-32
80006f34:	f8 08 09 25 	st.w	r12[r8<<0x2],r5
80006f38:	f8 09 09 22 	st.w	r12[r9<<0x2],r2
80006f3c:	30 1a       	mov	r10,1
80006f3e:	f8 f9 01 00 	ld.w	r9,r12[256]
80006f42:	f4 08 09 48 	lsl	r8,r10,r8
80006f46:	10 49       	or	r9,r8
80006f48:	f9 49 01 00 	st.w	r12[256],r9
80006f4c:	58 27       	cp.w	r7,2
80006f4e:	c0 71       	brne	80006f5c <__register_exitproc+0x90>
80006f50:	f8 f9 01 04 	ld.w	r9,r12[260]
80006f54:	f3 e8 10 08 	or	r8,r9,r8
80006f58:	f9 48 01 04 	st.w	r12[260],r8
80006f5c:	68 18       	ld.w	r8,r4[0x4]
80006f5e:	30 0c       	mov	r12,0
80006f60:	f0 c9 ff ff 	sub	r9,r8,-1
80006f64:	2f e8       	sub	r8,-2
80006f66:	89 19       	st.w	r4[0x4],r9
80006f68:	e8 08 09 26 	st.w	r4[r8<<0x2],r6
80006f6c:	d8 32       	popm	r0-r7,pc
80006f6e:	dc 3a       	popm	r0-r7,pc,r12=-1

80006f70 <__call_exitprocs>:
80006f70:	d4 31       	pushm	r0-r7,lr
80006f72:	20 3d       	sub	sp,12
80006f74:	fe c8 f6 7c 	sub	r8,pc,-2436
80006f78:	50 2c       	stdsp	sp[0x8],r12
80006f7a:	70 08       	ld.w	r8,r8[0x0]
80006f7c:	16 91       	mov	r1,r11
80006f7e:	50 08       	stdsp	sp[0x0],r8
80006f80:	2b 88       	sub	r8,-72
80006f82:	50 18       	stdsp	sp[0x4],r8
80006f84:	40 0a       	lddsp	r10,sp[0x0]
80006f86:	40 14       	lddsp	r4,sp[0x4]
80006f88:	75 27       	ld.w	r7,r10[0x48]
80006f8a:	c5 48       	rjmp	80007032 <__call_exitprocs+0xc2>
80006f8c:	6e 15       	ld.w	r5,r7[0x4]
80006f8e:	ee f6 00 88 	ld.w	r6,r7[136]
80006f92:	ea c2 ff ff 	sub	r2,r5,-1
80006f96:	20 15       	sub	r5,1
80006f98:	ee 02 00 22 	add	r2,r7,r2<<0x2
80006f9c:	ec 05 00 23 	add	r3,r6,r5<<0x2
80006fa0:	c3 48       	rjmp	80007008 <__call_exitprocs+0x98>
80006fa2:	58 01       	cp.w	r1,0
80006fa4:	c0 70       	breq	80006fb2 <__call_exitprocs+0x42>
80006fa6:	58 06       	cp.w	r6,0
80006fa8:	c2 d0       	breq	80007002 <__call_exitprocs+0x92>
80006faa:	e6 f8 00 80 	ld.w	r8,r3[128]
80006fae:	02 38       	cp.w	r8,r1
80006fb0:	c2 91       	brne	80007002 <__call_exitprocs+0x92>
80006fb2:	6e 19       	ld.w	r9,r7[0x4]
80006fb4:	64 08       	ld.w	r8,r2[0x0]
80006fb6:	20 19       	sub	r9,1
80006fb8:	12 35       	cp.w	r5,r9
80006fba:	c0 31       	brne	80006fc0 <__call_exitprocs+0x50>
80006fbc:	8f 15       	st.w	r7[0x4],r5
80006fbe:	c0 38       	rjmp	80006fc4 <__call_exitprocs+0x54>
80006fc0:	30 09       	mov	r9,0
80006fc2:	85 09       	st.w	r2[0x0],r9
80006fc4:	58 08       	cp.w	r8,0
80006fc6:	c1 e0       	breq	80007002 <__call_exitprocs+0x92>
80006fc8:	6e 10       	ld.w	r0,r7[0x4]
80006fca:	58 06       	cp.w	r6,0
80006fcc:	c0 90       	breq	80006fde <__call_exitprocs+0x6e>
80006fce:	30 1a       	mov	r10,1
80006fd0:	f4 05 09 49 	lsl	r9,r10,r5
80006fd4:	ec fa 01 00 	ld.w	r10,r6[256]
80006fd8:	f3 ea 00 0a 	and	r10,r9,r10
80006fdc:	c0 31       	brne	80006fe2 <__call_exitprocs+0x72>
80006fde:	5d 18       	icall	r8
80006fe0:	c0 b8       	rjmp	80006ff6 <__call_exitprocs+0x86>
80006fe2:	ec fa 01 04 	ld.w	r10,r6[260]
80006fe6:	66 0b       	ld.w	r11,r3[0x0]
80006fe8:	14 69       	and	r9,r10
80006fea:	c0 41       	brne	80006ff2 <__call_exitprocs+0x82>
80006fec:	40 2c       	lddsp	r12,sp[0x8]
80006fee:	5d 18       	icall	r8
80006ff0:	c0 38       	rjmp	80006ff6 <__call_exitprocs+0x86>
80006ff2:	16 9c       	mov	r12,r11
80006ff4:	5d 18       	icall	r8
80006ff6:	6e 18       	ld.w	r8,r7[0x4]
80006ff8:	10 30       	cp.w	r0,r8
80006ffa:	cc 51       	brne	80006f84 <__call_exitprocs+0x14>
80006ffc:	68 08       	ld.w	r8,r4[0x0]
80006ffe:	0e 38       	cp.w	r8,r7
80007000:	cc 21       	brne	80006f84 <__call_exitprocs+0x14>
80007002:	20 15       	sub	r5,1
80007004:	20 43       	sub	r3,4
80007006:	20 42       	sub	r2,4
80007008:	58 05       	cp.w	r5,0
8000700a:	cc c4       	brge	80006fa2 <__call_exitprocs+0x32>
8000700c:	6e 18       	ld.w	r8,r7[0x4]
8000700e:	58 08       	cp.w	r8,0
80007010:	c0 f1       	brne	8000702e <__call_exitprocs+0xbe>
80007012:	6e 08       	ld.w	r8,r7[0x0]
80007014:	58 08       	cp.w	r8,0
80007016:	c0 c0       	breq	8000702e <__call_exitprocs+0xbe>
80007018:	89 08       	st.w	r4[0x0],r8
8000701a:	58 06       	cp.w	r6,0
8000701c:	c0 40       	breq	80007024 <__call_exitprocs+0xb4>
8000701e:	0c 9c       	mov	r12,r6
80007020:	fe b0 fc 42 	rcall	800068a4 <free>
80007024:	0e 9c       	mov	r12,r7
80007026:	fe b0 fc 3f 	rcall	800068a4 <free>
8000702a:	68 07       	ld.w	r7,r4[0x0]
8000702c:	c0 38       	rjmp	80007032 <__call_exitprocs+0xc2>
8000702e:	0e 94       	mov	r4,r7
80007030:	6e 07       	ld.w	r7,r7[0x0]
80007032:	58 07       	cp.w	r7,0
80007034:	ca c1       	brne	80006f8c <__call_exitprocs+0x1c>
80007036:	2f dd       	sub	sp,-12
80007038:	d8 32       	popm	r0-r7,pc
8000703a:	d7 03       	nop

8000703c <__errno>:
8000703c:	e0 68 01 30 	mov	r8,304
80007040:	70 0c       	ld.w	r12,r8[0x0]
80007042:	2f 4c       	sub	r12,-12
80007044:	5e fc       	retal	r12
80007046:	d7 03       	nop

80007048 <_malloc_trim_r>:
80007048:	d4 21       	pushm	r4-r7,lr
8000704a:	16 95       	mov	r5,r11
8000704c:	18 97       	mov	r7,r12
8000704e:	cf 3e       	rcall	80006e34 <__malloc_lock>
80007050:	e0 64 01 34 	mov	r4,308
80007054:	68 28       	ld.w	r8,r4[0x8]
80007056:	70 16       	ld.w	r6,r8[0x4]
80007058:	e0 16 ff fc 	andl	r6,0xfffc
8000705c:	ec c8 ff 91 	sub	r8,r6,-111
80007060:	f0 05 01 05 	sub	r5,r8,r5
80007064:	e0 15 ff 80 	andl	r5,0xff80
80007068:	ea c5 00 80 	sub	r5,r5,128
8000706c:	e0 45 00 7f 	cp.w	r5,127
80007070:	e0 8a 00 22 	brle	800070b4 <_malloc_trim_r+0x6c>
80007074:	30 0b       	mov	r11,0
80007076:	0e 9c       	mov	r12,r7
80007078:	ce 0e       	rcall	80006e38 <_sbrk_r>
8000707a:	68 28       	ld.w	r8,r4[0x8]
8000707c:	0c 08       	add	r8,r6
8000707e:	10 3c       	cp.w	r12,r8
80007080:	c1 a1       	brne	800070b4 <_malloc_trim_r+0x6c>
80007082:	ea 0b 11 00 	rsub	r11,r5,0
80007086:	0e 9c       	mov	r12,r7
80007088:	cd 8e       	rcall	80006e38 <_sbrk_r>
8000708a:	5b fc       	cp.w	r12,-1
8000708c:	c1 71       	brne	800070ba <_malloc_trim_r+0x72>
8000708e:	30 0b       	mov	r11,0
80007090:	0e 9c       	mov	r12,r7
80007092:	cd 3e       	rcall	80006e38 <_sbrk_r>
80007094:	68 28       	ld.w	r8,r4[0x8]
80007096:	f8 08 01 09 	sub	r9,r12,r8
8000709a:	58 f9       	cp.w	r9,15
8000709c:	e0 8a 00 0c 	brle	800070b4 <_malloc_trim_r+0x6c>
800070a0:	a1 a9       	sbr	r9,0x0
800070a2:	91 19       	st.w	r8[0x4],r9
800070a4:	e0 68 05 40 	mov	r8,1344
800070a8:	70 09       	ld.w	r9,r8[0x0]
800070aa:	e0 68 09 8c 	mov	r8,2444
800070ae:	f8 09 01 09 	sub	r9,r12,r9
800070b2:	91 09       	st.w	r8[0x0],r9
800070b4:	0e 9c       	mov	r12,r7
800070b6:	cc 0e       	rcall	80006e36 <__malloc_unlock>
800070b8:	d8 2a       	popm	r4-r7,pc,r12=0
800070ba:	68 28       	ld.w	r8,r4[0x8]
800070bc:	0a 16       	sub	r6,r5
800070be:	a1 a6       	sbr	r6,0x0
800070c0:	91 16       	st.w	r8[0x4],r6
800070c2:	e0 68 09 8c 	mov	r8,2444
800070c6:	70 09       	ld.w	r9,r8[0x0]
800070c8:	0a 19       	sub	r9,r5
800070ca:	0e 9c       	mov	r12,r7
800070cc:	91 09       	st.w	r8[0x0],r9
800070ce:	cb 4e       	rcall	80006e36 <__malloc_unlock>
800070d0:	da 2a       	popm	r4-r7,pc,r12=1
800070d2:	d7 03       	nop

800070d4 <_free_r>:
800070d4:	d4 21       	pushm	r4-r7,lr
800070d6:	16 96       	mov	r6,r11
800070d8:	18 97       	mov	r7,r12
800070da:	58 0b       	cp.w	r11,0
800070dc:	e0 80 00 bc 	breq	80007254 <_free_r+0x180>
800070e0:	ca ae       	rcall	80006e34 <__malloc_lock>
800070e2:	20 86       	sub	r6,8
800070e4:	e0 6a 01 34 	mov	r10,308
800070e8:	6c 18       	ld.w	r8,r6[0x4]
800070ea:	74 2e       	ld.w	lr,r10[0x8]
800070ec:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
800070f0:	a1 c8       	cbr	r8,0x0
800070f2:	ec 08 00 09 	add	r9,r6,r8
800070f6:	72 1b       	ld.w	r11,r9[0x4]
800070f8:	e0 1b ff fc 	andl	r11,0xfffc
800070fc:	1c 39       	cp.w	r9,lr
800070fe:	c1 d1       	brne	80007138 <_free_r+0x64>
80007100:	f6 08 00 08 	add	r8,r11,r8
80007104:	58 0c       	cp.w	r12,0
80007106:	c0 81       	brne	80007116 <_free_r+0x42>
80007108:	6c 09       	ld.w	r9,r6[0x0]
8000710a:	12 16       	sub	r6,r9
8000710c:	12 08       	add	r8,r9
8000710e:	6c 3b       	ld.w	r11,r6[0xc]
80007110:	6c 29       	ld.w	r9,r6[0x8]
80007112:	97 29       	st.w	r11[0x8],r9
80007114:	93 3b       	st.w	r9[0xc],r11
80007116:	10 99       	mov	r9,r8
80007118:	95 26       	st.w	r10[0x8],r6
8000711a:	a1 a9       	sbr	r9,0x0
8000711c:	8d 19       	st.w	r6[0x4],r9
8000711e:	e0 69 05 3c 	mov	r9,1340
80007122:	72 09       	ld.w	r9,r9[0x0]
80007124:	12 38       	cp.w	r8,r9
80007126:	c0 63       	brcs	80007132 <_free_r+0x5e>
80007128:	e0 68 09 88 	mov	r8,2440
8000712c:	0e 9c       	mov	r12,r7
8000712e:	70 0b       	ld.w	r11,r8[0x0]
80007130:	c8 cf       	rcall	80007048 <_malloc_trim_r>
80007132:	0e 9c       	mov	r12,r7
80007134:	c8 1e       	rcall	80006e36 <__malloc_unlock>
80007136:	d8 22       	popm	r4-r7,pc
80007138:	93 1b       	st.w	r9[0x4],r11
8000713a:	58 0c       	cp.w	r12,0
8000713c:	c0 30       	breq	80007142 <_free_r+0x6e>
8000713e:	30 0c       	mov	r12,0
80007140:	c0 e8       	rjmp	8000715c <_free_r+0x88>
80007142:	6c 0e       	ld.w	lr,r6[0x0]
80007144:	f4 c5 ff f8 	sub	r5,r10,-8
80007148:	1c 08       	add	r8,lr
8000714a:	1c 16       	sub	r6,lr
8000714c:	6c 2e       	ld.w	lr,r6[0x8]
8000714e:	0a 3e       	cp.w	lr,r5
80007150:	c0 31       	brne	80007156 <_free_r+0x82>
80007152:	30 1c       	mov	r12,1
80007154:	c0 48       	rjmp	8000715c <_free_r+0x88>
80007156:	6c 35       	ld.w	r5,r6[0xc]
80007158:	8b 2e       	st.w	r5[0x8],lr
8000715a:	9d 35       	st.w	lr[0xc],r5
8000715c:	f2 0b 00 0e 	add	lr,r9,r11
80007160:	7c 1e       	ld.w	lr,lr[0x4]
80007162:	ed be 00 00 	bld	lr,0x0
80007166:	c1 40       	breq	8000718e <_free_r+0xba>
80007168:	16 08       	add	r8,r11
8000716a:	58 0c       	cp.w	r12,0
8000716c:	c0 d1       	brne	80007186 <_free_r+0xb2>
8000716e:	e0 6e 01 34 	mov	lr,308
80007172:	72 2b       	ld.w	r11,r9[0x8]
80007174:	2f 8e       	sub	lr,-8
80007176:	1c 3b       	cp.w	r11,lr
80007178:	c0 71       	brne	80007186 <_free_r+0xb2>
8000717a:	97 36       	st.w	r11[0xc],r6
8000717c:	97 26       	st.w	r11[0x8],r6
8000717e:	8d 2b       	st.w	r6[0x8],r11
80007180:	8d 3b       	st.w	r6[0xc],r11
80007182:	30 1c       	mov	r12,1
80007184:	c0 58       	rjmp	8000718e <_free_r+0xba>
80007186:	72 2b       	ld.w	r11,r9[0x8]
80007188:	72 39       	ld.w	r9,r9[0xc]
8000718a:	93 2b       	st.w	r9[0x8],r11
8000718c:	97 39       	st.w	r11[0xc],r9
8000718e:	10 99       	mov	r9,r8
80007190:	ec 08 09 08 	st.w	r6[r8],r8
80007194:	a1 a9       	sbr	r9,0x0
80007196:	8d 19       	st.w	r6[0x4],r9
80007198:	58 0c       	cp.w	r12,0
8000719a:	c5 a1       	brne	8000724e <_free_r+0x17a>
8000719c:	e0 48 01 ff 	cp.w	r8,511
800071a0:	e0 8b 00 13 	brhi	800071c6 <_free_r+0xf2>
800071a4:	a3 98       	lsr	r8,0x3
800071a6:	f4 08 00 39 	add	r9,r10,r8<<0x3
800071aa:	72 2b       	ld.w	r11,r9[0x8]
800071ac:	8d 39       	st.w	r6[0xc],r9
800071ae:	8d 2b       	st.w	r6[0x8],r11
800071b0:	97 36       	st.w	r11[0xc],r6
800071b2:	93 26       	st.w	r9[0x8],r6
800071b4:	a3 48       	asr	r8,0x2
800071b6:	74 19       	ld.w	r9,r10[0x4]
800071b8:	30 1b       	mov	r11,1
800071ba:	f6 08 09 48 	lsl	r8,r11,r8
800071be:	f3 e8 10 08 	or	r8,r9,r8
800071c2:	95 18       	st.w	r10[0x4],r8
800071c4:	c4 58       	rjmp	8000724e <_free_r+0x17a>
800071c6:	f0 0b 16 09 	lsr	r11,r8,0x9
800071ca:	58 4b       	cp.w	r11,4
800071cc:	e0 8b 00 06 	brhi	800071d8 <_free_r+0x104>
800071d0:	f0 0b 16 06 	lsr	r11,r8,0x6
800071d4:	2c 8b       	sub	r11,-56
800071d6:	c2 08       	rjmp	80007216 <_free_r+0x142>
800071d8:	59 4b       	cp.w	r11,20
800071da:	e0 8b 00 04 	brhi	800071e2 <_free_r+0x10e>
800071de:	2a 5b       	sub	r11,-91
800071e0:	c1 b8       	rjmp	80007216 <_free_r+0x142>
800071e2:	e0 4b 00 54 	cp.w	r11,84
800071e6:	e0 8b 00 06 	brhi	800071f2 <_free_r+0x11e>
800071ea:	f0 0b 16 0c 	lsr	r11,r8,0xc
800071ee:	29 2b       	sub	r11,-110
800071f0:	c1 38       	rjmp	80007216 <_free_r+0x142>
800071f2:	e0 4b 01 54 	cp.w	r11,340
800071f6:	e0 8b 00 06 	brhi	80007202 <_free_r+0x12e>
800071fa:	f0 0b 16 0f 	lsr	r11,r8,0xf
800071fe:	28 9b       	sub	r11,-119
80007200:	c0 b8       	rjmp	80007216 <_free_r+0x142>
80007202:	e0 4b 05 54 	cp.w	r11,1364
80007206:	e0 88 00 05 	brls	80007210 <_free_r+0x13c>
8000720a:	37 eb       	mov	r11,126
8000720c:	c0 58       	rjmp	80007216 <_free_r+0x142>
8000720e:	d7 03       	nop
80007210:	f0 0b 16 12 	lsr	r11,r8,0x12
80007214:	28 4b       	sub	r11,-124
80007216:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
8000721a:	78 29       	ld.w	r9,r12[0x8]
8000721c:	18 39       	cp.w	r9,r12
8000721e:	c0 e1       	brne	8000723a <_free_r+0x166>
80007220:	74 18       	ld.w	r8,r10[0x4]
80007222:	a3 4b       	asr	r11,0x2
80007224:	30 1c       	mov	r12,1
80007226:	f8 0b 09 4b 	lsl	r11,r12,r11
8000722a:	f1 eb 10 0b 	or	r11,r8,r11
8000722e:	12 98       	mov	r8,r9
80007230:	95 1b       	st.w	r10[0x4],r11
80007232:	c0 a8       	rjmp	80007246 <_free_r+0x172>
80007234:	72 29       	ld.w	r9,r9[0x8]
80007236:	18 39       	cp.w	r9,r12
80007238:	c0 60       	breq	80007244 <_free_r+0x170>
8000723a:	72 1a       	ld.w	r10,r9[0x4]
8000723c:	e0 1a ff fc 	andl	r10,0xfffc
80007240:	14 38       	cp.w	r8,r10
80007242:	cf 93       	brcs	80007234 <_free_r+0x160>
80007244:	72 38       	ld.w	r8,r9[0xc]
80007246:	8d 38       	st.w	r6[0xc],r8
80007248:	8d 29       	st.w	r6[0x8],r9
8000724a:	93 36       	st.w	r9[0xc],r6
8000724c:	91 26       	st.w	r8[0x8],r6
8000724e:	0e 9c       	mov	r12,r7
80007250:	fe b0 fd f3 	rcall	80006e36 <__malloc_unlock>
80007254:	d8 22       	popm	r4-r7,pc
80007256:	d7 03       	nop

80007258 <__do_global_ctors_aux>:
80007258:	d4 21       	pushm	r4-r7,lr
8000725a:	30 c7       	mov	r7,12
8000725c:	c0 28       	rjmp	80007260 <__do_global_ctors_aux+0x8>
8000725e:	5d 18       	icall	r8
80007260:	20 47       	sub	r7,4
80007262:	6e 08       	ld.w	r8,r7[0x0]
80007264:	5b f8       	cp.w	r8,-1
80007266:	cf c1       	brne	8000725e <__do_global_ctors_aux+0x6>
80007268:	d8 22       	popm	r4-r7,pc
8000726a:	d7 03       	nop

Disassembly of section .exception:

80007400 <_evba>:
80007400:	c0 08       	rjmp	80007400 <_evba>
	...

80007404 <_handle_TLB_Multiple_Hit>:
80007404:	c0 08       	rjmp	80007404 <_handle_TLB_Multiple_Hit>
	...

80007408 <_handle_Bus_Error_Data_Fetch>:
80007408:	c0 08       	rjmp	80007408 <_handle_Bus_Error_Data_Fetch>
	...

8000740c <_handle_Bus_Error_Instruction_Fetch>:
8000740c:	c0 08       	rjmp	8000740c <_handle_Bus_Error_Instruction_Fetch>
	...

80007410 <_handle_NMI>:
80007410:	c0 08       	rjmp	80007410 <_handle_NMI>
	...

80007414 <_handle_Instruction_Address>:
80007414:	c0 08       	rjmp	80007414 <_handle_Instruction_Address>
	...

80007418 <_handle_ITLB_Protection>:
80007418:	c0 08       	rjmp	80007418 <_handle_ITLB_Protection>
	...

8000741c <_handle_Breakpoint>:
8000741c:	c0 08       	rjmp	8000741c <_handle_Breakpoint>
	...

80007420 <_handle_Illegal_Opcode>:
80007420:	c0 08       	rjmp	80007420 <_handle_Illegal_Opcode>
	...

80007424 <_handle_Unimplemented_Instruction>:
80007424:	c0 08       	rjmp	80007424 <_handle_Unimplemented_Instruction>
	...

80007428 <_handle_Privilege_Violation>:
80007428:	c0 08       	rjmp	80007428 <_handle_Privilege_Violation>
	...

8000742c <_handle_Floating_Point>:
8000742c:	c0 08       	rjmp	8000742c <_handle_Floating_Point>
	...

80007430 <_handle_Coprocessor_Absent>:
80007430:	c0 08       	rjmp	80007430 <_handle_Coprocessor_Absent>
	...

80007434 <_handle_Data_Address_Read>:
80007434:	c0 08       	rjmp	80007434 <_handle_Data_Address_Read>
	...

80007438 <_handle_Data_Address_Write>:
80007438:	c0 08       	rjmp	80007438 <_handle_Data_Address_Write>
	...

8000743c <_handle_DTLB_Protection_Read>:
8000743c:	c0 08       	rjmp	8000743c <_handle_DTLB_Protection_Read>
	...

80007440 <_handle_DTLB_Protection_Write>:
80007440:	c0 08       	rjmp	80007440 <_handle_DTLB_Protection_Write>
	...

80007444 <_handle_DTLB_Modified>:
80007444:	c0 08       	rjmp	80007444 <_handle_DTLB_Modified>
	...

80007450 <_handle_ITLB_Miss>:
80007450:	c0 08       	rjmp	80007450 <_handle_ITLB_Miss>
	...

80007460 <_handle_DTLB_Miss_Read>:
80007460:	c0 08       	rjmp	80007460 <_handle_DTLB_Miss_Read>
	...

80007470 <_handle_DTLB_Miss_Write>:
80007470:	c0 08       	rjmp	80007470 <_handle_DTLB_Miss_Write>
	...

80007500 <_handle_Supervisor_Call>:
80007500:	c0 08       	rjmp	80007500 <_handle_Supervisor_Call>
80007502:	d7 03       	nop

80007504 <_int0>:
80007504:	30 0c       	mov	r12,0
80007506:	fe b0 e8 d5 	rcall	800046b0 <_get_interrupt_handler>
8000750a:	58 0c       	cp.w	r12,0
8000750c:	f8 0f 17 10 	movne	pc,r12
80007510:	d6 03       	rete

80007512 <_int1>:
80007512:	30 1c       	mov	r12,1
80007514:	fe b0 e8 ce 	rcall	800046b0 <_get_interrupt_handler>
80007518:	58 0c       	cp.w	r12,0
8000751a:	f8 0f 17 10 	movne	pc,r12
8000751e:	d6 03       	rete

80007520 <_int2>:
80007520:	30 2c       	mov	r12,2
80007522:	fe b0 e8 c7 	rcall	800046b0 <_get_interrupt_handler>
80007526:	58 0c       	cp.w	r12,0
80007528:	f8 0f 17 10 	movne	pc,r12
8000752c:	d6 03       	rete

8000752e <_int3>:
8000752e:	30 3c       	mov	r12,3
80007530:	fe b0 e8 c0 	rcall	800046b0 <_get_interrupt_handler>
80007534:	58 0c       	cp.w	r12,0
80007536:	f8 0f 17 10 	movne	pc,r12
8000753a:	d6 03       	rete
8000753c:	d7 03       	nop
8000753e:	d7 03       	nop
80007540:	d7 03       	nop
80007542:	d7 03       	nop
80007544:	d7 03       	nop
80007546:	d7 03       	nop
80007548:	d7 03       	nop
8000754a:	d7 03       	nop
8000754c:	d7 03       	nop
8000754e:	d7 03       	nop
80007550:	d7 03       	nop
80007552:	d7 03       	nop
80007554:	d7 03       	nop
80007556:	d7 03       	nop
80007558:	d7 03       	nop
8000755a:	d7 03       	nop
8000755c:	d7 03       	nop
8000755e:	d7 03       	nop
80007560:	d7 03       	nop
80007562:	d7 03       	nop
80007564:	d7 03       	nop
80007566:	d7 03       	nop
80007568:	d7 03       	nop
8000756a:	d7 03       	nop
8000756c:	d7 03       	nop
8000756e:	d7 03       	nop
80007570:	d7 03       	nop
80007572:	d7 03       	nop
80007574:	d7 03       	nop
80007576:	d7 03       	nop
80007578:	d7 03       	nop
8000757a:	d7 03       	nop
8000757c:	d7 03       	nop
8000757e:	d7 03       	nop
80007580:	d7 03       	nop
80007582:	d7 03       	nop
80007584:	d7 03       	nop
80007586:	d7 03       	nop
80007588:	d7 03       	nop
8000758a:	d7 03       	nop
8000758c:	d7 03       	nop
8000758e:	d7 03       	nop
80007590:	d7 03       	nop
80007592:	d7 03       	nop
80007594:	d7 03       	nop
80007596:	d7 03       	nop
80007598:	d7 03       	nop
8000759a:	d7 03       	nop
8000759c:	d7 03       	nop
8000759e:	d7 03       	nop
800075a0:	d7 03       	nop
800075a2:	d7 03       	nop
800075a4:	d7 03       	nop
800075a6:	d7 03       	nop
800075a8:	d7 03       	nop
800075aa:	d7 03       	nop
800075ac:	d7 03       	nop
800075ae:	d7 03       	nop
800075b0:	d7 03       	nop
800075b2:	d7 03       	nop
800075b4:	d7 03       	nop
800075b6:	d7 03       	nop
800075b8:	d7 03       	nop
800075ba:	d7 03       	nop
800075bc:	d7 03       	nop
800075be:	d7 03       	nop
800075c0:	d7 03       	nop
800075c2:	d7 03       	nop
800075c4:	d7 03       	nop
800075c6:	d7 03       	nop
800075c8:	d7 03       	nop
800075ca:	d7 03       	nop
800075cc:	d7 03       	nop
800075ce:	d7 03       	nop
800075d0:	d7 03       	nop
800075d2:	d7 03       	nop
800075d4:	d7 03       	nop
800075d6:	d7 03       	nop
800075d8:	d7 03       	nop
800075da:	d7 03       	nop
800075dc:	d7 03       	nop
800075de:	d7 03       	nop
800075e0:	d7 03       	nop
800075e2:	d7 03       	nop
800075e4:	d7 03       	nop
800075e6:	d7 03       	nop
800075e8:	d7 03       	nop
800075ea:	d7 03       	nop
800075ec:	d7 03       	nop
800075ee:	d7 03       	nop
800075f0:	d7 03       	nop
800075f2:	d7 03       	nop
800075f4:	d7 03       	nop
800075f6:	d7 03       	nop
800075f8:	d7 03       	nop
800075fa:	d7 03       	nop
800075fc:	d7 03       	nop
800075fe:	d7 03       	nop

Disassembly of section .fini:

80007600 <_fini>:
80007600:	eb cd 40 40 	pushm	r6,lr
80007604:	48 26       	lddpc	r6,8000760c <_fini+0xc>
80007606:	1e 26       	rsub	r6,pc
80007608:	c0 48       	rjmp	80007610 <_fini+0x10>
8000760a:	d7 03       	nop
8000760c:	80 00       	ld.sh	r0,r0[0x0]
8000760e:	75 ea       	ld.w	r10,r10[0x78]
80007610:	fe b0 d5 38 	rcall	80002080 <__do_global_dtors_aux>
80007614:	e3 cd 80 40 	ldm	sp++,r6,pc
