Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Oct 20 20:16:23 2025
| Host         : LAPTOP-QE70SMI5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file JESD204_UDP_TOP_timing_summary_routed.rpt -pb JESD204_UDP_TOP_timing_summary_routed.pb -rpx JESD204_UDP_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : JESD204_UDP_TOP
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                      Violations  
---------  ----------------  -----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks   1           
TIMING-7   Critical Warning  No common node between related clocks            1           
TIMING-17  Critical Warning  Non-clocked sequential cell                      350         
PDRC-190   Warning           Suboptimally placed synchronized register chain  5           
TIMING-9   Warning           Unknown CDC Logic                                1           
TIMING-10  Warning           Missing property on synchronizer                 1           
TIMING-16  Warning           Large setup violation                            56          
TIMING-18  Warning           Missing input or output delay                    12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (350)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (959)
5. checking no_input_delay (9)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (350)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: jesd_ref_clk_p (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (959)
--------------------------------------------------
 There are 959 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.518     -141.851                    138                10756        0.053        0.000                      0                10726        0.264        0.000                       0                  5051  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                             ------------         ----------      --------------
eth_rxc                                                                                                                                                                                                           {0.000 4.000}        8.000           125.000         
sys_clk_p                                                                                                                                                                                                         {0.000 2.500}        5.000           200.000         
  clk_100_clk_wiz_0                                                                                                                                                                                               {0.000 5.000}        10.000          100.000         
  clk_120_clk_wiz_0                                                                                                                                                                                               {0.000 4.167}        8.333           120.000         
  clk_200_clk_wiz_0                                                                                                                                                                                               {0.000 2.500}        5.000           200.000         
  clk_50_clk_wiz_0                                                                                                                                                                                                {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0                                                                                                                                                                                              {0.000 2.500}        5.000           200.000         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
eth_rxc                     0.907        0.000                      0                 3293        0.096        0.000                      0                 3293        3.358        0.000                       0                  1019  
sys_clk_p                                                                                                                                                               1.100        0.000                       0                     1  
  clk_100_clk_wiz_0         5.460        0.000                      0                 1378        0.053        0.000                      0                 1378        4.286        0.000                       0                   875  
  clk_120_clk_wiz_0         1.964        0.000                      0                 5864        0.085        0.000                      0                 5864        3.399        0.000                       0                  3053  
  clk_200_clk_wiz_0         1.940        0.000                      0                  102        0.146        0.000                      0                  102        0.264        0.000                       0                    78  
  clk_50_clk_wiz_0         17.636        0.000                      0                   38        0.205        0.000                      0                   38        9.650        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_120_clk_wiz_0  eth_rxc                  7.497        0.000                      0                   15                                                                        
clk_200_clk_wiz_0  eth_rxc                 -2.518      -63.240                     28                   28        0.441        0.000                      0                   28  
eth_rxc            clk_120_clk_wiz_0        7.262        0.000                      0                   15                                                                        
clk_200_clk_wiz_0  clk_120_clk_wiz_0       -1.376      -78.612                    110                  110        0.201        0.000                      0                  110  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_100_clk_wiz_0  clk_100_clk_wiz_0        7.566        0.000                      0                   44        0.308        0.000                      0                   44  
**async_default**  clk_50_clk_wiz_0   clk_200_clk_wiz_0        2.536        0.000                      0                    7        0.437        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                clk_100_clk_wiz_0  
(none)             clk_100_clk_wiz_0  clk_100_clk_wiz_0  
(none)             clk_120_clk_wiz_0  clk_100_clk_wiz_0  
(none)             clk_100_clk_wiz_0  clk_120_clk_wiz_0  
(none)             clk_120_clk_wiz_0  clk_120_clk_wiz_0  
(none)             eth_rxc            clk_120_clk_wiz_0  
(none)                                eth_rxc            
(none)             clk_120_clk_wiz_0  eth_rxc            


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_120_clk_wiz_0                       
(none)              clk_200_clk_wiz_0                       
(none)              clk_50_clk_wiz_0                        
(none)              clkfbout_clk_wiz_0                      
(none)              eth_rxc                                 
(none)                                  clk_100_clk_wiz_0   
(none)                                  clk_120_clk_wiz_0   
(none)                                  clk_200_clk_wiz_0   
(none)                                  clk_50_clk_wiz_0    
(none)                                  eth_rxc             


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  eth_rxc
  To Clock:  eth_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 0.455ns (6.666%)  route 6.371ns (93.334%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 12.391 - 8.000 ) 
    Source Clock Delay      (SCD):    4.776ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.213     4.776    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/clk
    SLICE_X83Y235        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y235        FDRE (Prop_fdre_C_Q)         0.223     4.999 f  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[0]/Q
                         net (fo=11, routed)          1.911     6.910    net_udp_loop_inst1/fifo_data_count[0]
    SLICE_X118Y220       LUT3 (Prop_lut3_I1_O)        0.051     6.961 f  net_udp_loop_inst1/start_cnt[4]_i_5/O
                         net (fo=1, routed)           0.465     7.426    net_udp_loop_inst1/start_cnt[4]_i_5_n_0
    SLICE_X118Y220       LUT6 (Prop_lut6_I0_O)        0.138     7.564 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           1.882     9.446    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X116Y220       LUT5 (Prop_lut5_I2_O)        0.043     9.489 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           2.113    11.602    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X115Y220       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.089    12.391    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X115Y220       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[4]/C
                         clock pessimism              0.354    12.745    
                         clock uncertainty           -0.035    12.710    
    SLICE_X115Y220       FDCE (Setup_fdce_C_CE)      -0.201    12.509    net_udp_loop_inst1/start_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                         -11.602    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.740ns  (logic 0.455ns (6.751%)  route 6.285ns (93.249%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 12.389 - 8.000 ) 
    Source Clock Delay      (SCD):    4.776ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.213     4.776    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/clk
    SLICE_X83Y235        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y235        FDRE (Prop_fdre_C_Q)         0.223     4.999 f  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[0]/Q
                         net (fo=11, routed)          1.911     6.910    net_udp_loop_inst1/fifo_data_count[0]
    SLICE_X118Y220       LUT3 (Prop_lut3_I1_O)        0.051     6.961 f  net_udp_loop_inst1/start_cnt[4]_i_5/O
                         net (fo=1, routed)           0.465     7.426    net_udp_loop_inst1/start_cnt[4]_i_5_n_0
    SLICE_X118Y220       LUT6 (Prop_lut6_I0_O)        0.138     7.564 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           1.882     9.446    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X116Y220       LUT5 (Prop_lut5_I2_O)        0.043     9.489 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           2.027    11.516    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X115Y221       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.087    12.389    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X115Y221       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[0]/C
                         clock pessimism              0.354    12.743    
                         clock uncertainty           -0.035    12.708    
    SLICE_X115Y221       FDCE (Setup_fdce_C_CE)      -0.201    12.507    net_udp_loop_inst1/start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.507    
                         arrival time                         -11.516    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.740ns  (logic 0.455ns (6.751%)  route 6.285ns (93.249%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 12.389 - 8.000 ) 
    Source Clock Delay      (SCD):    4.776ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.213     4.776    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/clk
    SLICE_X83Y235        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y235        FDRE (Prop_fdre_C_Q)         0.223     4.999 f  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[0]/Q
                         net (fo=11, routed)          1.911     6.910    net_udp_loop_inst1/fifo_data_count[0]
    SLICE_X118Y220       LUT3 (Prop_lut3_I1_O)        0.051     6.961 f  net_udp_loop_inst1/start_cnt[4]_i_5/O
                         net (fo=1, routed)           0.465     7.426    net_udp_loop_inst1/start_cnt[4]_i_5_n_0
    SLICE_X118Y220       LUT6 (Prop_lut6_I0_O)        0.138     7.564 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           1.882     9.446    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X116Y220       LUT5 (Prop_lut5_I2_O)        0.043     9.489 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           2.027    11.516    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X115Y221       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.087    12.389    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X115Y221       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[1]/C
                         clock pessimism              0.354    12.743    
                         clock uncertainty           -0.035    12.708    
    SLICE_X115Y221       FDCE (Setup_fdce_C_CE)      -0.201    12.507    net_udp_loop_inst1/start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.507    
                         arrival time                         -11.516    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.740ns  (logic 0.455ns (6.751%)  route 6.285ns (93.249%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 12.389 - 8.000 ) 
    Source Clock Delay      (SCD):    4.776ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.213     4.776    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/clk
    SLICE_X83Y235        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y235        FDRE (Prop_fdre_C_Q)         0.223     4.999 f  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[0]/Q
                         net (fo=11, routed)          1.911     6.910    net_udp_loop_inst1/fifo_data_count[0]
    SLICE_X118Y220       LUT3 (Prop_lut3_I1_O)        0.051     6.961 f  net_udp_loop_inst1/start_cnt[4]_i_5/O
                         net (fo=1, routed)           0.465     7.426    net_udp_loop_inst1/start_cnt[4]_i_5_n_0
    SLICE_X118Y220       LUT6 (Prop_lut6_I0_O)        0.138     7.564 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           1.882     9.446    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X116Y220       LUT5 (Prop_lut5_I2_O)        0.043     9.489 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           2.027    11.516    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X115Y221       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.087    12.389    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X115Y221       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[2]/C
                         clock pessimism              0.354    12.743    
                         clock uncertainty           -0.035    12.708    
    SLICE_X115Y221       FDCE (Setup_fdce_C_CE)      -0.201    12.507    net_udp_loop_inst1/start_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.507    
                         arrival time                         -11.516    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.740ns  (logic 0.455ns (6.751%)  route 6.285ns (93.249%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 12.389 - 8.000 ) 
    Source Clock Delay      (SCD):    4.776ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.213     4.776    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/clk
    SLICE_X83Y235        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y235        FDRE (Prop_fdre_C_Q)         0.223     4.999 f  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[0]/Q
                         net (fo=11, routed)          1.911     6.910    net_udp_loop_inst1/fifo_data_count[0]
    SLICE_X118Y220       LUT3 (Prop_lut3_I1_O)        0.051     6.961 f  net_udp_loop_inst1/start_cnt[4]_i_5/O
                         net (fo=1, routed)           0.465     7.426    net_udp_loop_inst1/start_cnt[4]_i_5_n_0
    SLICE_X118Y220       LUT6 (Prop_lut6_I0_O)        0.138     7.564 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           1.882     9.446    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X116Y220       LUT5 (Prop_lut5_I2_O)        0.043     9.489 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           2.027    11.516    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X115Y221       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.087    12.389    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X115Y221       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[3]/C
                         clock pessimism              0.354    12.743    
                         clock uncertainty           -0.035    12.708    
    SLICE_X115Y221       FDCE (Setup_fdce_C_CE)      -0.201    12.507    net_udp_loop_inst1/start_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.507    
                         arrival time                         -11.516    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/FSM_onehot_cnt_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 0.451ns (7.721%)  route 5.390ns (92.279%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 12.391 - 8.000 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.216     4.779    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/clk
    SLICE_X83Y237        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y237        FDRE (Prop_fdre_C_Q)         0.223     5.002 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]/Q
                         net (fo=11, routed)          2.008     7.010    net_udp_loop_inst1/fifo_data_count[8]
    SLICE_X118Y220       LUT3 (Prop_lut3_I0_O)        0.051     7.061 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_6/O
                         net (fo=3, routed)           0.362     7.424    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_6_n_0
    SLICE_X119Y220       LUT6 (Prop_lut6_I4_O)        0.134     7.558 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=5, routed)           2.043     9.601    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X116Y220       LUT6 (Prop_lut6_I4_O)        0.043     9.644 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1/O
                         net (fo=4, routed)           0.976    10.620    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1_n_0
    SLICE_X116Y220       FDPE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.089    12.391    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X116Y220       FDPE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[0]/C
                         clock pessimism              0.354    12.745    
                         clock uncertainty           -0.035    12.710    
    SLICE_X116Y220       FDPE (Setup_fdpe_C_CE)      -0.178    12.532    net_udp_loop_inst1/FSM_onehot_cnt_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/FSM_onehot_cnt_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 0.451ns (7.721%)  route 5.390ns (92.279%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 12.391 - 8.000 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.216     4.779    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/clk
    SLICE_X83Y237        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y237        FDRE (Prop_fdre_C_Q)         0.223     5.002 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]/Q
                         net (fo=11, routed)          2.008     7.010    net_udp_loop_inst1/fifo_data_count[8]
    SLICE_X118Y220       LUT3 (Prop_lut3_I0_O)        0.051     7.061 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_6/O
                         net (fo=3, routed)           0.362     7.424    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_6_n_0
    SLICE_X119Y220       LUT6 (Prop_lut6_I4_O)        0.134     7.558 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=5, routed)           2.043     9.601    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X116Y220       LUT6 (Prop_lut6_I4_O)        0.043     9.644 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1/O
                         net (fo=4, routed)           0.976    10.620    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1_n_0
    SLICE_X116Y220       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.089    12.391    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X116Y220       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[1]/C
                         clock pessimism              0.354    12.745    
                         clock uncertainty           -0.035    12.710    
    SLICE_X116Y220       FDCE (Setup_fdce_C_CE)      -0.178    12.532    net_udp_loop_inst1/FSM_onehot_cnt_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/FSM_onehot_cnt_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 0.451ns (7.721%)  route 5.390ns (92.279%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 12.391 - 8.000 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.216     4.779    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/clk
    SLICE_X83Y237        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y237        FDRE (Prop_fdre_C_Q)         0.223     5.002 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]/Q
                         net (fo=11, routed)          2.008     7.010    net_udp_loop_inst1/fifo_data_count[8]
    SLICE_X118Y220       LUT3 (Prop_lut3_I0_O)        0.051     7.061 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_6/O
                         net (fo=3, routed)           0.362     7.424    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_6_n_0
    SLICE_X119Y220       LUT6 (Prop_lut6_I4_O)        0.134     7.558 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=5, routed)           2.043     9.601    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X116Y220       LUT6 (Prop_lut6_I4_O)        0.043     9.644 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1/O
                         net (fo=4, routed)           0.976    10.620    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1_n_0
    SLICE_X116Y220       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.089    12.391    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X116Y220       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[2]/C
                         clock pessimism              0.354    12.745    
                         clock uncertainty           -0.035    12.710    
    SLICE_X116Y220       FDCE (Setup_fdce_C_CE)      -0.178    12.532    net_udp_loop_inst1/FSM_onehot_cnt_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/FSM_onehot_cnt_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 0.451ns (7.721%)  route 5.390ns (92.279%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 12.391 - 8.000 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.216     4.779    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/clk
    SLICE_X83Y237        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y237        FDRE (Prop_fdre_C_Q)         0.223     5.002 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]/Q
                         net (fo=11, routed)          2.008     7.010    net_udp_loop_inst1/fifo_data_count[8]
    SLICE_X118Y220       LUT3 (Prop_lut3_I0_O)        0.051     7.061 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_6/O
                         net (fo=3, routed)           0.362     7.424    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_6_n_0
    SLICE_X119Y220       LUT6 (Prop_lut6_I4_O)        0.134     7.558 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=5, routed)           2.043     9.601    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X116Y220       LUT6 (Prop_lut6_I4_O)        0.043     9.644 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1/O
                         net (fo=4, routed)           0.976    10.620    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1_n_0
    SLICE_X116Y220       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.089    12.391    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X116Y220       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[3]/C
                         clock pessimism              0.354    12.745    
                         clock uncertainty           -0.035    12.710    
    SLICE_X116Y220       FDCE (Setup_fdce_C_CE)      -0.178    12.532    net_udp_loop_inst1/FSM_onehot_cnt_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 0.451ns (7.551%)  route 5.522ns (92.449%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.216     4.779    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/clk
    SLICE_X83Y237        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y237        FDRE (Prop_fdre_C_Q)         0.223     5.002 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]/Q
                         net (fo=11, routed)          2.008     7.010    net_udp_loop_inst1/fifo_data_count[8]
    SLICE_X118Y220       LUT3 (Prop_lut3_I0_O)        0.051     7.061 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_6/O
                         net (fo=3, routed)           0.362     7.424    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_6_n_0
    SLICE_X119Y220       LUT6 (Prop_lut6_I4_O)        0.134     7.558 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=5, routed)           3.151    10.709    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X116Y219       LUT6 (Prop_lut6_I1_O)        0.043    10.752 r  net_udp_loop_inst1/udp_number[3]_i_1/O
                         net (fo=1, routed)           0.000    10.752    net_udp_loop_inst1/p_0_in[3]
    SLICE_X116Y219       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.090    12.392    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X116Y219       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[3]/C
                         clock pessimism              0.354    12.746    
                         clock uncertainty           -0.035    12.711    
    SLICE_X116Y219       FDCE (Setup_fdce_C_D)        0.065    12.776    net_udp_loop_inst1/udp_number_reg[3]
  -------------------------------------------------------------------
                         required time                         12.776    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  2.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.253ns (70.724%)  route 0.105ns (29.276%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.540     1.892    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X75Y199        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y199        FDRE (Prop_fdre_C_Q)         0.100     1.992 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[11]/Q
                         net (fo=3, routed)           0.104     2.096    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[11]
    SLICE_X75Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.208 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.209    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]_i_1_n_0
    SLICE_X75Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.250 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.250    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[12]_i_1_n_7
    SLICE_X75Y200        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.731     2.352    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X75Y200        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[12]/C
                         clock pessimism             -0.269     2.083    
    SLICE_X75Y200        FDRE (Hold_fdre_C_D)         0.071     2.154    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.253ns (69.855%)  route 0.109ns (30.145%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.544     1.896    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X83Y199        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y199        FDRE (Prop_fdre_C_Q)         0.100     1.996 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/Q
                         net (fo=3, routed)           0.108     2.105    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[7]
    SLICE_X83Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.217 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.217    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]_i_1_n_0
    SLICE_X83Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.258 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.258    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]_i_1_n_7
    SLICE_X83Y200        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.734     2.355    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X83Y200        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism             -0.269     2.086    
    SLICE_X83Y200        FDRE (Hold_fdre_C_D)         0.071     2.157    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.264ns (71.597%)  route 0.105ns (28.403%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.540     1.892    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X75Y199        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y199        FDRE (Prop_fdre_C_Q)         0.100     1.992 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[11]/Q
                         net (fo=3, routed)           0.104     2.096    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[11]
    SLICE_X75Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.208 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.209    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]_i_1_n_0
    SLICE_X75Y200        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.261 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.261    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[12]_i_1_n_5
    SLICE_X75Y200        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.731     2.352    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X75Y200        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[14]/C
                         clock pessimism             -0.269     2.083    
    SLICE_X75Y200        FDRE (Hold_fdre_C_D)         0.071     2.154    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.531     1.883    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X67Y178        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y178        FDRE (Prop_fdre_C_Q)         0.100     1.983 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.038    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X67Y178        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.729     2.350    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X67Y178        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.467     1.883    
    SLICE_X67Y178        FDRE (Hold_fdre_C_D)         0.047     1.930    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.563     1.915    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X124Y221       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y221       FDRE (Prop_fdre_C_Q)         0.100     2.015 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.057     2.072    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X124Y221       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.766     2.387    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X124Y221       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.472     1.915    
    SLICE_X124Y221       FDRE (Hold_fdre_C_D)         0.047     1.962    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.563     1.915    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X123Y220       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y220       FDRE (Prop_fdre_C_Q)         0.100     2.015 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     2.070    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X123Y220       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.766     2.387    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X123Y220       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.472     1.915    
    SLICE_X123Y220       FDRE (Hold_fdre_C_D)         0.044     1.959    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_udp/u_udp_tx/total_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.573%)  route 0.055ns (35.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.532     1.884    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X76Y168        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/total_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y168        FDCE (Prop_fdce_C_Q)         0.100     1.984 r  net_udp_loop_inst1/u_udp/u_udp_tx/total_num_reg[3]/Q
                         net (fo=1, routed)           0.055     2.039    net_udp_loop_inst1/u_udp/u_udp_tx/total_num[3]
    SLICE_X77Y168        FDRE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.730     2.351    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X77Y168        FDRE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[0][3]/C
                         clock pessimism             -0.456     1.895    
    SLICE_X77Y168        FDRE (Hold_fdre_C_D)         0.032     1.927    net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_arp/u_arp_rx/src_mac_t_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_arp/u_arp_rx/src_mac_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.025%)  route 0.104ns (50.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.642     1.994    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X9Y142         FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/src_mac_t_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y142         FDCE (Prop_fdce_C_Q)         0.100     2.094 r  net_udp_loop_inst1/u_arp/u_arp_rx/src_mac_t_reg[27]/Q
                         net (fo=2, routed)           0.104     2.198    net_udp_loop_inst1/u_arp/u_arp_rx/src_mac_t_reg_n_0_[27]
    SLICE_X10Y142        FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/src_mac_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.863     2.484    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X10Y142        FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/src_mac_reg[27]/C
                         clock pessimism             -0.457     2.027    
    SLICE_X10Y142        FDCE (Hold_fdce_C_D)         0.059     2.086    net_udp_loop_inst1/u_arp/u_arp_rx/src_mac_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.563     1.915    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X124Y221       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y221       FDRE (Prop_fdre_C_Q)         0.100     2.015 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     2.071    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X124Y221       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.766     2.387    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X124Y221       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.472     1.915    
    SLICE_X124Y221       FDRE (Hold_fdre_C_D)         0.044     1.959    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.264ns (70.744%)  route 0.109ns (29.256%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.544     1.896    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X83Y199        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y199        FDRE (Prop_fdre_C_Q)         0.100     1.996 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/Q
                         net (fo=3, routed)           0.108     2.105    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[7]
    SLICE_X83Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.217 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.217    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]_i_1_n_0
    SLICE_X83Y200        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.269 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.269    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]_i_1_n_5
    SLICE_X83Y200        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.734     2.355    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X83Y200        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                         clock pessimism             -0.269     2.086    
    SLICE_X83Y200        FDRE (Hold_fdre_C_D)         0.071     2.157    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { net_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y41    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y45    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y42    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y46    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X3Y40    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X5Y40    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X5Y41    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X5Y42    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X5Y45    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X5Y44    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X66Y207   net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X66Y207   net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X129Y231  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X129Y231  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X129Y232  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X129Y232  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X125Y222  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X125Y222  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X123Y220  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X123Y220  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X66Y207   net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X66Y207   net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X125Y222  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X125Y222  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X129Y231  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X129Y231  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X129Y231  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X129Y231  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X129Y232  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X129Y232  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.330ns (7.962%)  route 3.815ns (92.038%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.472 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.129ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.450    -2.129    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X133Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y297       FDRE (Prop_fdre_C_Q)         0.204    -1.925 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.700    -1.225    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X122Y298       LUT2 (Prop_lut2_I0_O)        0.126    -1.099 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.115     2.015    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X118Y311       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.356     8.472    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X118Y311       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[0]/C
                         clock pessimism             -0.652     7.820    
                         clock uncertainty           -0.064     7.756    
    SLICE_X118Y311       FDRE (Setup_fdre_C_R)       -0.281     7.475    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.475    
                         arrival time                          -2.015    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.330ns (7.962%)  route 3.815ns (92.038%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.472 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.129ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.450    -2.129    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X133Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y297       FDRE (Prop_fdre_C_Q)         0.204    -1.925 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.700    -1.225    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X122Y298       LUT2 (Prop_lut2_I0_O)        0.126    -1.099 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.115     2.015    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X118Y311       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.356     8.472    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X118Y311       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[29]/C
                         clock pessimism             -0.652     7.820    
                         clock uncertainty           -0.064     7.756    
    SLICE_X118Y311       FDRE (Setup_fdre_C_R)       -0.281     7.475    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[29]
  -------------------------------------------------------------------
                         required time                          7.475    
                         arrival time                          -2.015    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.330ns (7.962%)  route 3.815ns (92.038%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.472 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.129ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.450    -2.129    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X133Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y297       FDRE (Prop_fdre_C_Q)         0.204    -1.925 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.700    -1.225    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X122Y298       LUT2 (Prop_lut2_I0_O)        0.126    -1.099 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.115     2.015    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X118Y311       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.356     8.472    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X118Y311       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[30]/C
                         clock pessimism             -0.652     7.820    
                         clock uncertainty           -0.064     7.756    
    SLICE_X118Y311       FDRE (Setup_fdre_C_R)       -0.281     7.475    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[30]
  -------------------------------------------------------------------
                         required time                          7.475    
                         arrival time                          -2.015    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.330ns (7.962%)  route 3.815ns (92.038%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.472 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.129ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.450    -2.129    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X133Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y297       FDRE (Prop_fdre_C_Q)         0.204    -1.925 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.700    -1.225    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X122Y298       LUT2 (Prop_lut2_I0_O)        0.126    -1.099 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.115     2.015    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X118Y311       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.356     8.472    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X118Y311       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[31]/C
                         clock pessimism             -0.652     7.820    
                         clock uncertainty           -0.064     7.756    
    SLICE_X118Y311       FDRE (Setup_fdre_C_R)       -0.281     7.475    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          7.475    
                         arrival time                          -2.015    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.330ns (8.130%)  route 3.729ns (91.870%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.129ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.450    -2.129    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X133Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y297       FDRE (Prop_fdre_C_Q)         0.204    -1.925 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.700    -1.225    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X122Y298       LUT2 (Prop_lut2_I0_O)        0.126    -1.099 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.029     1.930    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X118Y310       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.357     8.473    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X118Y310       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[26]/C
                         clock pessimism             -0.652     7.821    
                         clock uncertainty           -0.064     7.757    
    SLICE_X118Y310       FDRE (Setup_fdre_C_R)       -0.281     7.476    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[26]
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -1.930    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.330ns (8.130%)  route 3.729ns (91.870%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.129ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.450    -2.129    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X133Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y297       FDRE (Prop_fdre_C_Q)         0.204    -1.925 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.700    -1.225    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X122Y298       LUT2 (Prop_lut2_I0_O)        0.126    -1.099 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.029     1.930    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X118Y310       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.357     8.473    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X118Y310       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[27]/C
                         clock pessimism             -0.652     7.821    
                         clock uncertainty           -0.064     7.757    
    SLICE_X118Y310       FDRE (Setup_fdre_C_R)       -0.281     7.476    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[27]
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -1.930    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.330ns (8.130%)  route 3.729ns (91.870%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.129ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.450    -2.129    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X133Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y297       FDRE (Prop_fdre_C_Q)         0.204    -1.925 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.700    -1.225    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X122Y298       LUT2 (Prop_lut2_I0_O)        0.126    -1.099 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.029     1.930    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X118Y310       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.357     8.473    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X118Y310       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[28]/C
                         clock pessimism             -0.652     7.821    
                         clock uncertainty           -0.064     7.757    
    SLICE_X118Y310       FDRE (Setup_fdre_C_R)       -0.281     7.476    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[28]
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -1.930    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.330ns (8.313%)  route 3.640ns (91.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.129ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.450    -2.129    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X133Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y297       FDRE (Prop_fdre_C_Q)         0.204    -1.925 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.700    -1.225    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X122Y298       LUT2 (Prop_lut2_I0_O)        0.126    -1.099 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         2.940     1.840    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X118Y309       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.358     8.474    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X118Y309       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[21]/C
                         clock pessimism             -0.652     7.822    
                         clock uncertainty           -0.064     7.758    
    SLICE_X118Y309       FDRE (Setup_fdre_C_R)       -0.281     7.477    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          7.477    
                         arrival time                          -1.840    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.330ns (8.313%)  route 3.640ns (91.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.129ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.450    -2.129    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X133Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y297       FDRE (Prop_fdre_C_Q)         0.204    -1.925 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.700    -1.225    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X122Y298       LUT2 (Prop_lut2_I0_O)        0.126    -1.099 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         2.940     1.840    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X118Y309       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.358     8.474    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X118Y309       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[24]/C
                         clock pessimism             -0.652     7.822    
                         clock uncertainty           -0.064     7.758    
    SLICE_X118Y309       FDRE (Setup_fdre_C_R)       -0.281     7.477    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[24]
  -------------------------------------------------------------------
                         required time                          7.477    
                         arrival time                          -1.840    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.330ns (8.505%)  route 3.550ns (91.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.129ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.450    -2.129    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X133Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y297       FDRE (Prop_fdre_C_Q)         0.204    -1.925 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.700    -1.225    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X122Y298       LUT2 (Prop_lut2_I0_O)        0.126    -1.099 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         2.850     1.751    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X118Y308       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.358     8.474    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X118Y308       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[17]/C
                         clock pessimism             -0.652     7.822    
                         clock uncertainty           -0.064     7.758    
    SLICE_X118Y308       FDRE (Setup_fdre_C_R)       -0.281     7.477    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt5_rx_cdrlock_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          7.477    
                         arrival time                          -1.751    
  -------------------------------------------------------------------
                         slack                                  5.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.293ns (66.327%)  route 0.149ns (33.673%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.654    -0.531    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_drpclk_in
    SLICE_X126Y299       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y299       FDSE (Prop_fdse_C_Q)         0.118    -0.413 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[8]/Q
                         net (fo=2, routed)           0.148    -0.265    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[8]
    SLICE_X126Y299       LUT1 (Prop_lut1_I0_O)        0.028    -0.237 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt[8]_i_5__0/O
                         net (fo=1, routed)           0.000    -0.237    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt[8]_i_5__0_n_0
    SLICE_X126Y299       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106    -0.131 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.131    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__0_n_0
    SLICE_X126Y300       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.090 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.090    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[12]_i_1__0_n_7
    SLICE_X126Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.979    -0.457    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_drpclk_in
    SLICE_X126Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[12]/C
                         clock pessimism              0.223    -0.234    
    SLICE_X126Y300       FDRE (Hold_fdre_C_D)         0.092    -0.142    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.305ns (67.217%)  route 0.149ns (32.783%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.654    -0.531    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_drpclk_in
    SLICE_X126Y299       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y299       FDSE (Prop_fdse_C_Q)         0.118    -0.413 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[8]/Q
                         net (fo=2, routed)           0.148    -0.265    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[8]
    SLICE_X126Y299       LUT1 (Prop_lut1_I0_O)        0.028    -0.237 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt[8]_i_5__0/O
                         net (fo=1, routed)           0.000    -0.237    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt[8]_i_5__0_n_0
    SLICE_X126Y299       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106    -0.131 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.131    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__0_n_0
    SLICE_X126Y300       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053    -0.078 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.078    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[12]_i_1__0_n_5
    SLICE_X126Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.979    -0.457    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_drpclk_in
    SLICE_X126Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[14]/C
                         clock pessimism              0.223    -0.234    
    SLICE_X126Y300       FDRE (Hold_fdre_C_D)         0.092    -0.142    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.312ns (67.715%)  route 0.149ns (32.285%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.654    -0.531    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_drpclk_in
    SLICE_X126Y299       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y299       FDSE (Prop_fdse_C_Q)         0.118    -0.413 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[8]/Q
                         net (fo=2, routed)           0.148    -0.265    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[8]
    SLICE_X126Y299       LUT1 (Prop_lut1_I0_O)        0.028    -0.237 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt[8]_i_5__0/O
                         net (fo=1, routed)           0.000    -0.237    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt[8]_i_5__0_n_0
    SLICE_X126Y299       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106    -0.131 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.131    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__0_n_0
    SLICE_X126Y300       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060    -0.071 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.071    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[12]_i_1__0_n_6
    SLICE_X126Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.979    -0.457    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_drpclk_in
    SLICE_X126Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[13]/C
                         clock pessimism              0.223    -0.234    
    SLICE_X126Y300       FDRE (Hold_fdre_C_D)         0.092    -0.142    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.data_timeout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (51.879%)  route 0.109ns (48.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.738    -0.447    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X136Y301       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y301       FDRE (Prop_fdre_C_Q)         0.118    -0.329 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/Q
                         net (fo=2, routed)           0.109    -0.220    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.timeout_i
    SLICE_X136Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.data_timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.884    -0.552    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X136Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.data_timeout_reg/C
                         clock pessimism              0.223    -0.329    
    SLICE_X136Y299       FDRE (Hold_fdre_C_D)         0.037    -0.292    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.data_timeout_reg
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.319ns (68.198%)  route 0.149ns (31.802%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.654    -0.531    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_drpclk_in
    SLICE_X126Y299       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y299       FDSE (Prop_fdse_C_Q)         0.118    -0.413 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[8]/Q
                         net (fo=2, routed)           0.148    -0.265    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[8]
    SLICE_X126Y299       LUT1 (Prop_lut1_I0_O)        0.028    -0.237 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt[8]_i_5__0/O
                         net (fo=1, routed)           0.000    -0.237    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt[8]_i_5__0_n_0
    SLICE_X126Y299       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106    -0.131 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.131    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__0_n_0
    SLICE_X126Y300       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067    -0.064 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.064    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[12]_i_1__0_n_4
    SLICE_X126Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.979    -0.457    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_drpclk_in
    SLICE_X126Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[15]/C
                         clock pessimism              0.223    -0.234    
    SLICE_X126Y300       FDRE (Hold_fdre_C_D)         0.092    -0.142    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.347ns (70.268%)  route 0.147ns (29.732%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.657    -0.528    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X132Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y297       FDRE (Prop_fdre_C_Q)         0.118    -0.410 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]/Q
                         net (fo=2, routed)           0.146    -0.264    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]
    SLICE_X132Y297       LUT1 (Prop_lut1_I0_O)        0.028    -0.236 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.236    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt[0]_i_3_n_0
    SLICE_X132Y297       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106    -0.130 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.130    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[0]_i_2_n_0
    SLICE_X132Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.103 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.103    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[4]_i_1_n_0
    SLICE_X132Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.076 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.076    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[8]_i_1_n_0
    SLICE_X132Y300       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.035 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.035    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[12]_i_1_n_7
    SLICE_X132Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.983    -0.453    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X132Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[12]/C
                         clock pessimism              0.223    -0.230    
    SLICE_X132Y300       FDRE (Hold_fdre_C_D)         0.092    -0.138    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/IP2Bus_RdAck_rr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/IP2Bus_RdAck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.146ns (29.629%)  route 0.347ns (70.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.658    -0.527    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X138Y298       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/IP2Bus_RdAck_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y298       FDRE (Prop_fdre_C_Q)         0.118    -0.409 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/IP2Bus_RdAck_rr_reg/Q
                         net (fo=1, routed)           0.347    -0.063    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_RdAck_rr
    SLICE_X138Y300       LUT6 (Prop_lut6_I0_O)        0.028    -0.035 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_RdAck_i_1/O
                         net (fo=1, routed)           0.000    -0.035    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif_n_31
    SLICE_X138Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/IP2Bus_RdAck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.984    -0.452    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X138Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/IP2Bus_RdAck_reg/C
                         clock pessimism              0.223    -0.229    
    SLICE_X138Y300       FDRE (Hold_fdre_C_D)         0.087    -0.142    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/IP2Bus_RdAck_reg
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.558ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.653    -0.532    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_data_valid/gt0_drpclk_in
    SLICE_X123Y298       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y298       FDRE (Prop_fdre_C_Q)         0.100    -0.432 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_data_valid/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.378    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_data_valid/data_sync1
    SLICE_X123Y298       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.878    -0.558    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_data_valid/gt0_drpclk_in
    SLICE_X123Y298       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_data_valid/data_sync_reg2/C
                         clock pessimism              0.026    -0.532    
    SLICE_X123Y298       FDRE (Hold_fdre_C_D)         0.047    -0.485    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_data_valid/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.706    -0.479    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_mmcm_lock_reclocked/gt0_drpclk_in
    SLICE_X121Y301       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y301       FDRE (Prop_fdre_C_Q)         0.100    -0.379 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.325    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X121Y301       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.951    -0.485    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_mmcm_lock_reclocked/gt0_drpclk_in
    SLICE_X121Y301       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism              0.006    -0.479    
    SLICE_X121Y301       FDRE (Hold_fdre_C_D)         0.047    -0.432    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.556ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.655    -0.530    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/dest_clk
    SLICE_X129Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y297       FDRE (Prop_fdre_C_Q)         0.100    -0.430 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.376    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/syncstages_ff[0]
    SLICE_X129Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.880    -0.556    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/dest_clk
    SLICE_X129Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/syncstages_ff_reg[1]/C
                         clock pessimism              0.026    -0.530    
    SLICE_X129Y297       FDRE (Hold_fdre_C_D)         0.047    -0.483    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y11  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y10  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y9   top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y8   top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y13  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y12  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y15  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y14  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     BUFG/I                n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1        u_clk_wiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1    n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y1      u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1    n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1      u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X118Y297       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X118Y297       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X122Y297       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X122Y297       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X123Y313       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X123Y313       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X128Y308       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt3_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X128Y308       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt3_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X124Y310       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt4_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X124Y310       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt4_rx_cdrlock_counter_reg[30]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X129Y297       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X129Y297       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X128Y289       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X128Y289       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X134Y296       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_pll_lock_i_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X134Y296       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_pll_lock_i_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X134Y298       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_reset_done_r_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X134Y298       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_reset_done_r_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X128Y289       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_reset_done_r_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X128Y289       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_reset_done_r_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_120_clk_wiz_0
  To Clock:  clk_120_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.302ns (5.489%)  route 5.200ns (94.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns = ( 6.633 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X136Y288       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y288       FDRE (Prop_fdre_C_Q)         0.259    -1.873 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=16, routed)          1.842    -0.031    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rx_tdata[239][0]
    SLICE_X130Y254       LUT6 (Prop_lut6_I2_O)        0.043     0.012 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rxdataout[234]_INST_0/O
                         net (fo=16, routed)          3.358     3.370    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/din[3]
    RAMB36_X4Y36         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.185     6.633    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y36         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.695     5.939    
                         clock uncertainty           -0.062     5.876    
    RAMB36_X4Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543     5.333    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.333    
                         arrival time                          -3.370    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             2.020ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 0.302ns (5.596%)  route 5.095ns (94.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns = ( 6.571 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X136Y288       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y288       FDRE (Prop_fdre_C_Q)         0.259    -1.873 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=16, routed)          1.842    -0.031    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rx_tdata[239][0]
    SLICE_X130Y254       LUT6 (Prop_lut6_I2_O)        0.043     0.012 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rxdataout[234]_INST_0/O
                         net (fo=16, routed)          3.253     3.264    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/din[3]
    RAMB36_X3Y41         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.123     6.571    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y41         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.682     5.890    
                         clock uncertainty           -0.062     5.827    
    RAMB36_X3Y41         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543     5.284    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.284    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.110ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.359ns  (logic 0.302ns (5.635%)  route 5.057ns (94.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 6.636 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X136Y288       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y288       FDRE (Prop_fdre_C_Q)         0.259    -1.873 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=16, routed)          1.842    -0.031    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rx_tdata[239][0]
    SLICE_X130Y254       LUT6 (Prop_lut6_I2_O)        0.043     0.012 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rxdataout[234]_INST_0/O
                         net (fo=16, routed)          3.215     3.227    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/din[3]
    RAMB36_X4Y37         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.188     6.636    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y37         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.695     5.942    
                         clock uncertainty           -0.062     5.879    
    RAMB36_X4Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543     5.336    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.336    
                         arrival time                          -3.227    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.138ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 0.302ns (5.669%)  route 5.025ns (94.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns = ( 6.633 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X136Y288       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y288       FDRE (Prop_fdre_C_Q)         0.259    -1.873 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[1]/Q
                         net (fo=16, routed)          1.501    -0.372    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rx_tdata[239][1]
    SLICE_X132Y249       LUT6 (Prop_lut6_I4_O)        0.043    -0.329 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rxdataout[232]_INST_0/O
                         net (fo=16, routed)          3.524     3.195    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/din[1]
    RAMB36_X4Y36         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.185     6.633    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y36         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.695     5.939    
                         clock uncertainty           -0.062     5.876    
    RAMB36_X4Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543     5.333    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.333    
                         arrival time                          -3.195    
  -------------------------------------------------------------------
                         slack                                  2.138    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 0.302ns (5.837%)  route 4.872ns (94.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns = ( 6.633 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X136Y288       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y288       FDRE (Prop_fdre_C_Q)         0.259    -1.873 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=16, routed)          1.571    -0.302    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rx_tdata[239][0]
    SLICE_X131Y251       LUT6 (Prop_lut6_I2_O)        0.043    -0.259 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rxdataout[231]_INST_0/O
                         net (fo=16, routed)          3.300     3.041    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/din[0]
    RAMB36_X4Y36         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.185     6.633    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y36         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.695     5.939    
                         clock uncertainty           -0.062     5.876    
    RAMB36_X4Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543     5.333    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.333    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 0.302ns (5.955%)  route 4.770ns (94.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns = ( 6.571 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X136Y288       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y288       FDRE (Prop_fdre_C_Q)         0.259    -1.873 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=16, routed)          1.576    -0.297    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rx_tdata[239][0]
    SLICE_X131Y251       LUT6 (Prop_lut6_I2_O)        0.043    -0.254 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rxdataout[239]_INST_0/O
                         net (fo=16, routed)          3.194     2.939    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/din[8]
    RAMB36_X3Y41         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.123     6.571    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y41         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.682     5.890    
                         clock uncertainty           -0.062     5.827    
    RAMB36_X3Y41         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.543     5.284    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.284    
                         arrival time                          -2.939    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.360ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 0.302ns (5.973%)  route 4.754ns (94.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns = ( 6.571 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X136Y288       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y288       FDRE (Prop_fdre_C_Q)         0.259    -1.873 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=16, routed)          1.643    -0.230    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rx_tdata[239][0]
    SLICE_X129Y251       LUT6 (Prop_lut6_I2_O)        0.043    -0.187 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rxdataout[235]_INST_0/O
                         net (fo=16, routed)          3.111     2.924    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/din[4]
    RAMB36_X3Y41         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.123     6.571    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y41         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.682     5.890    
                         clock uncertainty           -0.062     5.827    
    RAMB36_X3Y41         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.543     5.284    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.284    
                         arrival time                          -2.924    
  -------------------------------------------------------------------
                         slack                                  2.360    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 0.302ns (5.979%)  route 4.749ns (94.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns = ( 6.571 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X136Y288       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y288       FDRE (Prop_fdre_C_Q)         0.259    -1.873 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[1]/Q
                         net (fo=16, routed)          1.501    -0.372    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rx_tdata[239][1]
    SLICE_X132Y249       LUT6 (Prop_lut6_I4_O)        0.043    -0.329 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rxdataout[232]_INST_0/O
                         net (fo=16, routed)          3.248     2.919    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/din[1]
    RAMB36_X3Y41         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.123     6.571    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y41         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.682     5.890    
                         clock uncertainty           -0.062     5.827    
    RAMB36_X3Y41         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543     5.284    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.284    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 0.302ns (5.936%)  route 4.785ns (94.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.694ns = ( 6.639 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X136Y288       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y288       FDRE (Prop_fdre_C_Q)         0.259    -1.873 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=16, routed)          1.842    -0.031    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rx_tdata[239][0]
    SLICE_X130Y254       LUT6 (Prop_lut6_I2_O)        0.043     0.012 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rxdataout[234]_INST_0/O
                         net (fo=16, routed)          2.943     2.955    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/din[3]
    RAMB36_X4Y38         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.191     6.639    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y38         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.695     5.945    
                         clock uncertainty           -0.062     5.882    
    RAMB36_X4Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543     5.339    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.339    
                         arrival time                          -2.955    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.411ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 0.302ns (5.975%)  route 4.753ns (94.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns = ( 6.633 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X136Y288       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y288       FDRE (Prop_fdre_C_Q)         0.259    -1.873 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=16, routed)          1.576    -0.297    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rx_tdata[239][0]
    SLICE_X131Y251       LUT6 (Prop_lut6_I2_O)        0.043    -0.254 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rxdataout[239]_INST_0/O
                         net (fo=16, routed)          3.177     2.923    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/din[8]
    RAMB36_X4Y36         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.185     6.633    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y36         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.695     5.939    
                         clock uncertainty           -0.062     5.876    
    RAMB36_X4Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.543     5.333    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.333    
                         arrival time                          -2.923    
  -------------------------------------------------------------------
                         slack                                  2.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_cst_r2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_cst_r4_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.651    -0.534    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X127Y261       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_cst_r2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y261       FDRE (Prop_fdre_C_Q)         0.100    -0.434 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_cst_r2_reg[1]/Q
                         net (fo=1, routed)           0.095    -0.340    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_cst_r2[1]
    SLICE_X126Y262       SRL16E                                       r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_cst_r4_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.874    -0.562    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X126Y262       SRL16E                                       r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_cst_r4_reg[1]_srl2/CLK
                         clock pessimism              0.040    -0.522    
    SLICE_X126Y262       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098    -0.424    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_cst_r4_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_3_5/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.362%)  route 0.154ns (60.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.649    -0.536    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/clk
    SLICE_X131Y283       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y283       FDRE (Prop_fdre_C_Q)         0.100    -0.436 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/wr_addr_reg[5]/Q
                         net (fo=224, routed)         0.154    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_3_5/ADDRD5
    SLICE_X130Y282       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_3_5/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.871    -0.565    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_3_5/WCLK
    SLICE_X130Y282       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_3_5/RAMA/CLK
                         clock pessimism              0.040    -0.525    
    SLICE_X130Y282       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.369    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_3_5/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.362%)  route 0.154ns (60.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.649    -0.536    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/clk
    SLICE_X131Y283       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y283       FDRE (Prop_fdre_C_Q)         0.100    -0.436 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/wr_addr_reg[5]/Q
                         net (fo=224, routed)         0.154    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_3_5/ADDRD5
    SLICE_X130Y282       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_3_5/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.871    -0.565    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_3_5/WCLK
    SLICE_X130Y282       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_3_5/RAMB/CLK
                         clock pessimism              0.040    -0.525    
    SLICE_X130Y282       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.369    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_3_5/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.362%)  route 0.154ns (60.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.649    -0.536    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/clk
    SLICE_X131Y283       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y283       FDRE (Prop_fdre_C_Q)         0.100    -0.436 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/wr_addr_reg[5]/Q
                         net (fo=224, routed)         0.154    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_3_5/ADDRD5
    SLICE_X130Y282       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_3_5/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.871    -0.565    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_3_5/WCLK
    SLICE_X130Y282       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_3_5/RAMC/CLK
                         clock pessimism              0.040    -0.525    
    SLICE_X130Y282       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.369    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_3_5/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.362%)  route 0.154ns (60.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.649    -0.536    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/clk
    SLICE_X131Y283       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y283       FDRE (Prop_fdre_C_Q)         0.100    -0.436 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/wr_addr_reg[5]/Q
                         net (fo=224, routed)         0.154    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_3_5/ADDRD5
    SLICE_X130Y282       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_3_5/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.871    -0.565    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_3_5/WCLK
    SLICE_X130Y282       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_3_5/RAMD/CLK
                         clock pessimism              0.040    -0.525    
    SLICE_X130Y282       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.369    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_start_of_seq_r2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_start_of_seq_r4_reg[3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.795%)  route 0.097ns (49.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.564ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.649    -0.536    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X123Y262       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_start_of_seq_r2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y262       FDRE (Prop_fdre_C_Q)         0.100    -0.436 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_start_of_seq_r2_reg[3]/Q
                         net (fo=1, routed)           0.097    -0.340    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_start_of_seq_r2[3]
    SLICE_X122Y263       SRL16E                                       r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_start_of_seq_r4_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.872    -0.564    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X122Y263       SRL16E                                       r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_start_of_seq_r4_reg[3]_srl2/CLK
                         clock pessimism              0.040    -0.524    
    SLICE_X122Y263       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095    -0.429    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_start_of_seq_r4_reg[3]_srl2
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_cst_r2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_cst_r4_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.967%)  route 0.096ns (49.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.650    -0.535    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X124Y262       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_cst_r2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y262       FDRE (Prop_fdre_C_Q)         0.100    -0.435 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_cst_r2_reg[0]/Q
                         net (fo=1, routed)           0.096    -0.339    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_cst_r2[0]
    SLICE_X126Y262       SRL16E                                       r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_cst_r4_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.874    -0.562    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X126Y262       SRL16E                                       r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_cst_r4_reg[0]_srl2/CLK
                         clock pessimism              0.040    -0.522    
    SLICE_X126Y262       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092    -0.430    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_cst_r4_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_align_sym_r2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_align_sym_r4_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.323%)  route 0.099ns (49.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.650    -0.535    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X124Y262       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_align_sym_r2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y262       FDRE (Prop_fdre_C_Q)         0.100    -0.435 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_align_sym_r2_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.337    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_align_sym_r2[0]
    SLICE_X126Y261       SRL16E                                       r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_align_sym_r4_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.876    -0.560    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X126Y261       SRL16E                                       r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_align_sym_r4_reg[0]_srl2/CLK
                         clock pessimism              0.040    -0.520    
    SLICE_X126Y261       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092    -0.428    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_align_sym_r4_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_align_sym_r2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_align_sym_r4_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.848%)  route 0.093ns (48.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.650    -0.535    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X125Y262       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_align_sym_r2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y262       FDRE (Prop_fdre_C_Q)         0.100    -0.435 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_align_sym_r2_reg[2]/Q
                         net (fo=1, routed)           0.093    -0.343    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_align_sym_r2[2]
    SLICE_X126Y261       SRL16E                                       r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_align_sym_r4_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.876    -0.560    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X126Y261       SRL16E                                       r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_align_sym_r4_reg[2]_srl2/CLK
                         clock pessimism              0.040    -0.520    
    SLICE_X126Y261       SRL16E (Hold_srl16e_CLK_D)
                                                      0.086    -0.434    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_align_sym_r4_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_cfg_r2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_cfg_r4_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.826%)  route 0.097ns (49.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.563ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.650    -0.535    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X124Y262       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_cfg_r2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y262       FDRE (Prop_fdre_C_Q)         0.100    -0.435 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_cfg_r2_reg[0]/Q
                         net (fo=1, routed)           0.097    -0.339    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_cfg_r2[0]
    SLICE_X126Y263       SRL16E                                       r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_cfg_r4_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.873    -0.563    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X126Y263       SRL16E                                       r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_cfg_r4_reg[0]_srl2/CLK
                         clock pessimism              0.040    -0.523    
    SLICE_X126Y263       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092    -0.431    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_cfg_r4_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_120_clk_wiz_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y11  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y11  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y11  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y11  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y10  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y10  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y10  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y10  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y9   top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y9   top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       8.333       205.027    MMCME2_ADV_X1Y1      u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y277       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y277       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y277       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y277       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y277       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y277       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y277       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y277       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X122Y281       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X122Y281       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y277       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y277       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y277       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y277       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y277       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y277       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y277       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y277       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X122Y281       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X122Y281       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clk_wiz_0
  To Clock:  clk_200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 delay_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            capture_en_reg_replica_1/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.561ns (18.697%)  route 2.439ns (81.303%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.738ns = ( 3.262 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.602ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.221    -2.358    clk_200m
    SLICE_X121Y226       FDCE                                         r  delay_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y226       FDCE (Prop_fdce_C_Q)         0.204    -2.154 r  delay_counter_reg[8]/Q
                         net (fo=2, routed)           0.467    -1.687    delay_counter_reg_n_0_[8]
    SLICE_X121Y226       LUT6 (Prop_lut6_I3_O)        0.123    -1.564 r  delay_counter[12]_i_5/O
                         net (fo=1, routed)           0.313    -1.251    delay_counter[12]_i_5_n_0
    SLICE_X121Y225       LUT5 (Prop_lut5_I0_O)        0.043    -1.208 r  delay_counter[12]_i_3/O
                         net (fo=2, routed)           0.344    -0.864    delay_counter[12]_i_3_n_0
    SLICE_X121Y224       LUT2 (Prop_lut2_I1_O)        0.054    -0.810 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.500    -0.310    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X119Y219       LUT6 (Prop_lut6_I2_O)        0.137    -0.173 r  capture_en_i_1/O
                         net (fo=3, routed)           0.815     0.642    capture_en_i_1_n_0
    SLICE_X123Y204       FDCE                                         r  capture_en_reg_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.146     3.262    clk_200m
    SLICE_X123Y204       FDCE                                         r  capture_en_reg_replica_1/C
                         clock pessimism             -0.602     2.660    
                         clock uncertainty           -0.058     2.601    
    SLICE_X123Y204       FDCE (Setup_fdce_C_D)       -0.019     2.582    capture_en_reg_replica_1
  -------------------------------------------------------------------
                         required time                          2.582    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 delay_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            capture_duration_counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.561ns (24.738%)  route 1.707ns (75.262%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.751ns = ( 3.249 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.602ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.221    -2.358    clk_200m
    SLICE_X121Y226       FDCE                                         r  delay_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y226       FDCE (Prop_fdce_C_Q)         0.204    -2.154 r  delay_counter_reg[8]/Q
                         net (fo=2, routed)           0.467    -1.687    delay_counter_reg_n_0_[8]
    SLICE_X121Y226       LUT6 (Prop_lut6_I3_O)        0.123    -1.564 r  delay_counter[12]_i_5/O
                         net (fo=1, routed)           0.313    -1.251    delay_counter[12]_i_5_n_0
    SLICE_X121Y225       LUT5 (Prop_lut5_I0_O)        0.043    -1.208 r  delay_counter[12]_i_3/O
                         net (fo=2, routed)           0.344    -0.864    delay_counter[12]_i_3_n_0
    SLICE_X121Y224       LUT2 (Prop_lut2_I1_O)        0.054    -0.810 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.175    -0.635    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X121Y224       LUT3 (Prop_lut3_I0_O)        0.137    -0.498 r  capture_duration_counter[14]_i_1/O
                         net (fo=15, routed)          0.408    -0.090    capture_duration_counter
    SLICE_X122Y227       FDCE                                         r  capture_duration_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.133     3.249    clk_200m
    SLICE_X122Y227       FDCE                                         r  capture_duration_counter_reg[10]/C
                         clock pessimism             -0.602     2.647    
                         clock uncertainty           -0.058     2.588    
    SLICE_X122Y227       FDCE (Setup_fdce_C_CE)      -0.178     2.410    capture_duration_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          2.410    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 delay_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            capture_duration_counter_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.561ns (24.738%)  route 1.707ns (75.262%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.751ns = ( 3.249 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.602ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.221    -2.358    clk_200m
    SLICE_X121Y226       FDCE                                         r  delay_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y226       FDCE (Prop_fdce_C_Q)         0.204    -2.154 r  delay_counter_reg[8]/Q
                         net (fo=2, routed)           0.467    -1.687    delay_counter_reg_n_0_[8]
    SLICE_X121Y226       LUT6 (Prop_lut6_I3_O)        0.123    -1.564 r  delay_counter[12]_i_5/O
                         net (fo=1, routed)           0.313    -1.251    delay_counter[12]_i_5_n_0
    SLICE_X121Y225       LUT5 (Prop_lut5_I0_O)        0.043    -1.208 r  delay_counter[12]_i_3/O
                         net (fo=2, routed)           0.344    -0.864    delay_counter[12]_i_3_n_0
    SLICE_X121Y224       LUT2 (Prop_lut2_I1_O)        0.054    -0.810 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.175    -0.635    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X121Y224       LUT3 (Prop_lut3_I0_O)        0.137    -0.498 r  capture_duration_counter[14]_i_1/O
                         net (fo=15, routed)          0.408    -0.090    capture_duration_counter
    SLICE_X122Y227       FDCE                                         r  capture_duration_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.133     3.249    clk_200m
    SLICE_X122Y227       FDCE                                         r  capture_duration_counter_reg[12]/C
                         clock pessimism             -0.602     2.647    
                         clock uncertainty           -0.058     2.588    
    SLICE_X122Y227       FDCE (Setup_fdce_C_CE)      -0.178     2.410    capture_duration_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          2.410    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 delay_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            capture_duration_counter_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.561ns (24.738%)  route 1.707ns (75.262%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.751ns = ( 3.249 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.602ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.221    -2.358    clk_200m
    SLICE_X121Y226       FDCE                                         r  delay_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y226       FDCE (Prop_fdce_C_Q)         0.204    -2.154 r  delay_counter_reg[8]/Q
                         net (fo=2, routed)           0.467    -1.687    delay_counter_reg_n_0_[8]
    SLICE_X121Y226       LUT6 (Prop_lut6_I3_O)        0.123    -1.564 r  delay_counter[12]_i_5/O
                         net (fo=1, routed)           0.313    -1.251    delay_counter[12]_i_5_n_0
    SLICE_X121Y225       LUT5 (Prop_lut5_I0_O)        0.043    -1.208 r  delay_counter[12]_i_3/O
                         net (fo=2, routed)           0.344    -0.864    delay_counter[12]_i_3_n_0
    SLICE_X121Y224       LUT2 (Prop_lut2_I1_O)        0.054    -0.810 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.175    -0.635    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X121Y224       LUT3 (Prop_lut3_I0_O)        0.137    -0.498 r  capture_duration_counter[14]_i_1/O
                         net (fo=15, routed)          0.408    -0.090    capture_duration_counter
    SLICE_X122Y227       FDCE                                         r  capture_duration_counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.133     3.249    clk_200m
    SLICE_X122Y227       FDCE                                         r  capture_duration_counter_reg[13]/C
                         clock pessimism             -0.602     2.647    
                         clock uncertainty           -0.058     2.588    
    SLICE_X122Y227       FDCE (Setup_fdce_C_CE)      -0.178     2.410    capture_duration_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          2.410    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 delay_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            capture_duration_counter_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.561ns (24.738%)  route 1.707ns (75.262%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.751ns = ( 3.249 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.602ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.221    -2.358    clk_200m
    SLICE_X121Y226       FDCE                                         r  delay_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y226       FDCE (Prop_fdce_C_Q)         0.204    -2.154 r  delay_counter_reg[8]/Q
                         net (fo=2, routed)           0.467    -1.687    delay_counter_reg_n_0_[8]
    SLICE_X121Y226       LUT6 (Prop_lut6_I3_O)        0.123    -1.564 r  delay_counter[12]_i_5/O
                         net (fo=1, routed)           0.313    -1.251    delay_counter[12]_i_5_n_0
    SLICE_X121Y225       LUT5 (Prop_lut5_I0_O)        0.043    -1.208 r  delay_counter[12]_i_3/O
                         net (fo=2, routed)           0.344    -0.864    delay_counter[12]_i_3_n_0
    SLICE_X121Y224       LUT2 (Prop_lut2_I1_O)        0.054    -0.810 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.175    -0.635    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X121Y224       LUT3 (Prop_lut3_I0_O)        0.137    -0.498 r  capture_duration_counter[14]_i_1/O
                         net (fo=15, routed)          0.408    -0.090    capture_duration_counter
    SLICE_X122Y227       FDCE                                         r  capture_duration_counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.133     3.249    clk_200m
    SLICE_X122Y227       FDCE                                         r  capture_duration_counter_reg[14]/C
                         clock pessimism             -0.602     2.647    
                         clock uncertainty           -0.058     2.588    
    SLICE_X122Y227       FDCE (Setup_fdce_C_CE)      -0.178     2.410    capture_duration_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          2.410    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 delay_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            capture_duration_counter_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.561ns (24.738%)  route 1.707ns (75.262%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.751ns = ( 3.249 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.602ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.221    -2.358    clk_200m
    SLICE_X121Y226       FDCE                                         r  delay_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y226       FDCE (Prop_fdce_C_Q)         0.204    -2.154 r  delay_counter_reg[8]/Q
                         net (fo=2, routed)           0.467    -1.687    delay_counter_reg_n_0_[8]
    SLICE_X121Y226       LUT6 (Prop_lut6_I3_O)        0.123    -1.564 r  delay_counter[12]_i_5/O
                         net (fo=1, routed)           0.313    -1.251    delay_counter[12]_i_5_n_0
    SLICE_X121Y225       LUT5 (Prop_lut5_I0_O)        0.043    -1.208 r  delay_counter[12]_i_3/O
                         net (fo=2, routed)           0.344    -0.864    delay_counter[12]_i_3_n_0
    SLICE_X121Y224       LUT2 (Prop_lut2_I1_O)        0.054    -0.810 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.175    -0.635    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X121Y224       LUT3 (Prop_lut3_I0_O)        0.137    -0.498 r  capture_duration_counter[14]_i_1/O
                         net (fo=15, routed)          0.408    -0.090    capture_duration_counter
    SLICE_X122Y227       FDCE                                         r  capture_duration_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.133     3.249    clk_200m
    SLICE_X122Y227       FDCE                                         r  capture_duration_counter_reg[8]/C
                         clock pessimism             -0.602     2.647    
                         clock uncertainty           -0.058     2.588    
    SLICE_X122Y227       FDCE (Setup_fdce_C_CE)      -0.178     2.410    capture_duration_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          2.410    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 delay_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            capture_duration_counter_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.561ns (24.738%)  route 1.707ns (75.262%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.751ns = ( 3.249 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.602ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.221    -2.358    clk_200m
    SLICE_X121Y226       FDCE                                         r  delay_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y226       FDCE (Prop_fdce_C_Q)         0.204    -2.154 r  delay_counter_reg[8]/Q
                         net (fo=2, routed)           0.467    -1.687    delay_counter_reg_n_0_[8]
    SLICE_X121Y226       LUT6 (Prop_lut6_I3_O)        0.123    -1.564 r  delay_counter[12]_i_5/O
                         net (fo=1, routed)           0.313    -1.251    delay_counter[12]_i_5_n_0
    SLICE_X121Y225       LUT5 (Prop_lut5_I0_O)        0.043    -1.208 r  delay_counter[12]_i_3/O
                         net (fo=2, routed)           0.344    -0.864    delay_counter[12]_i_3_n_0
    SLICE_X121Y224       LUT2 (Prop_lut2_I1_O)        0.054    -0.810 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.175    -0.635    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X121Y224       LUT3 (Prop_lut3_I0_O)        0.137    -0.498 r  capture_duration_counter[14]_i_1/O
                         net (fo=15, routed)          0.408    -0.090    capture_duration_counter
    SLICE_X122Y227       FDCE                                         r  capture_duration_counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.133     3.249    clk_200m
    SLICE_X122Y227       FDCE                                         r  capture_duration_counter_reg[9]/C
                         clock pessimism             -0.602     2.647    
                         clock uncertainty           -0.058     2.588    
    SLICE_X122Y227       FDCE (Setup_fdce_C_CE)      -0.178     2.410    capture_duration_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          2.410    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 delay_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            capture_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.561ns (23.593%)  route 1.817ns (76.407%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.602ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.221    -2.358    clk_200m
    SLICE_X121Y226       FDCE                                         r  delay_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y226       FDCE (Prop_fdce_C_Q)         0.204    -2.154 r  delay_counter_reg[8]/Q
                         net (fo=2, routed)           0.467    -1.687    delay_counter_reg_n_0_[8]
    SLICE_X121Y226       LUT6 (Prop_lut6_I3_O)        0.123    -1.564 r  delay_counter[12]_i_5/O
                         net (fo=1, routed)           0.313    -1.251    delay_counter[12]_i_5_n_0
    SLICE_X121Y225       LUT5 (Prop_lut5_I0_O)        0.043    -1.208 r  delay_counter[12]_i_3/O
                         net (fo=2, routed)           0.344    -0.864    delay_counter[12]_i_3_n_0
    SLICE_X121Y224       LUT2 (Prop_lut2_I1_O)        0.054    -0.810 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.500    -0.310    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X119Y219       LUT6 (Prop_lut6_I2_O)        0.137    -0.173 r  capture_en_i_1/O
                         net (fo=3, routed)           0.193     0.020    capture_en_i_1_n_0
    SLICE_X120Y218       FDCE                                         r  capture_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.091     3.207    clk_200m
    SLICE_X120Y218       FDCE                                         r  capture_en_reg/C
                         clock pessimism             -0.602     2.605    
                         clock uncertainty           -0.058     2.546    
    SLICE_X120Y218       FDCE (Setup_fdce_C_D)        0.000     2.546    capture_en_reg
  -------------------------------------------------------------------
                         required time                          2.546    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.544ns  (required time - arrival time)
  Source:                 delay_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            capture_duration_counter_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.561ns (25.224%)  route 1.663ns (74.776%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 3.248 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.602ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.221    -2.358    clk_200m
    SLICE_X121Y226       FDCE                                         r  delay_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y226       FDCE (Prop_fdce_C_Q)         0.204    -2.154 r  delay_counter_reg[8]/Q
                         net (fo=2, routed)           0.467    -1.687    delay_counter_reg_n_0_[8]
    SLICE_X121Y226       LUT6 (Prop_lut6_I3_O)        0.123    -1.564 r  delay_counter[12]_i_5/O
                         net (fo=1, routed)           0.313    -1.251    delay_counter[12]_i_5_n_0
    SLICE_X121Y225       LUT5 (Prop_lut5_I0_O)        0.043    -1.208 r  delay_counter[12]_i_3/O
                         net (fo=2, routed)           0.344    -0.864    delay_counter[12]_i_3_n_0
    SLICE_X121Y224       LUT2 (Prop_lut2_I1_O)        0.054    -0.810 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.175    -0.635    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X121Y224       LUT3 (Prop_lut3_I0_O)        0.137    -0.498 r  capture_duration_counter[14]_i_1/O
                         net (fo=15, routed)          0.364    -0.134    capture_duration_counter
    SLICE_X122Y226       FDCE                                         r  capture_duration_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.132     3.248    clk_200m
    SLICE_X122Y226       FDCE                                         r  capture_duration_counter_reg[11]/C
                         clock pessimism             -0.602     2.646    
                         clock uncertainty           -0.058     2.587    
    SLICE_X122Y226       FDCE (Setup_fdce_C_CE)      -0.178     2.409    capture_duration_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          2.409    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  2.544    

Slack (MET) :             2.544ns  (required time - arrival time)
  Source:                 delay_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            capture_duration_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.561ns (25.224%)  route 1.663ns (74.776%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 3.248 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.602ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.221    -2.358    clk_200m
    SLICE_X121Y226       FDCE                                         r  delay_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y226       FDCE (Prop_fdce_C_Q)         0.204    -2.154 r  delay_counter_reg[8]/Q
                         net (fo=2, routed)           0.467    -1.687    delay_counter_reg_n_0_[8]
    SLICE_X121Y226       LUT6 (Prop_lut6_I3_O)        0.123    -1.564 r  delay_counter[12]_i_5/O
                         net (fo=1, routed)           0.313    -1.251    delay_counter[12]_i_5_n_0
    SLICE_X121Y225       LUT5 (Prop_lut5_I0_O)        0.043    -1.208 r  delay_counter[12]_i_3/O
                         net (fo=2, routed)           0.344    -0.864    delay_counter[12]_i_3_n_0
    SLICE_X121Y224       LUT2 (Prop_lut2_I1_O)        0.054    -0.810 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.175    -0.635    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X121Y224       LUT3 (Prop_lut3_I0_O)        0.137    -0.498 r  capture_duration_counter[14]_i_1/O
                         net (fo=15, routed)          0.364    -0.134    capture_duration_counter
    SLICE_X122Y226       FDCE                                         r  capture_duration_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.132     3.248    clk_200m
    SLICE_X122Y226       FDCE                                         r  capture_duration_counter_reg[5]/C
                         clock pessimism             -0.602     2.646    
                         clock uncertainty           -0.058     2.587    
    SLICE_X122Y226       FDCE (Setup_fdce_C_CE)      -0.178     2.409    capture_duration_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          2.409    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  2.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.457%)  route 0.136ns (51.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.542    -0.643    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X69Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y197        FDCE (Prop_fdce_C_Q)         0.100    -0.543 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.136    -0.407    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[0]
    SLICE_X70Y197        LUT6 (Prop_lut6_I5_O)        0.028    -0.379 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.379    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_1[5]
    SLICE_X70Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.741    -0.695    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X70Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/C
                         clock pessimism              0.083    -0.612    
    SLICE_X70Y197        FDCE (Hold_fdce_C_D)         0.087    -0.525    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.274%)  route 0.137ns (51.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.542    -0.643    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X69Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y197        FDCE (Prop_fdce_C_Q)         0.100    -0.543 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.137    -0.406    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[0]
    SLICE_X70Y197        LUT6 (Prop_lut6_I5_O)        0.028    -0.378 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.378    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_1[3]
    SLICE_X70Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.741    -0.695    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X70Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
                         clock pessimism              0.083    -0.612    
    SLICE_X70Y197        FDCE (Hold_fdce_C_D)         0.087    -0.525    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.157ns (50.630%)  route 0.153ns (49.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.542    -0.643    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X69Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y197        FDCE (Prop_fdce_C_Q)         0.091    -0.552 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.153    -0.399    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[1]
    SLICE_X70Y197        LUT6 (Prop_lut6_I4_O)        0.066    -0.333 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_1[2]
    SLICE_X70Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.741    -0.695    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X70Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
                         clock pessimism              0.083    -0.612    
    SLICE_X70Y197        FDCE (Hold_fdce_C_D)         0.087    -0.525    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.146ns (51.460%)  route 0.138ns (48.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.541    -0.644    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X70Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y197        FDCE (Prop_fdce_C_Q)         0.118    -0.526 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/Q
                         net (fo=5, routed)           0.138    -0.389    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[2]
    SLICE_X70Y197        LUT6 (Prop_lut6_I3_O)        0.028    -0.361 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.361    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_i_1_n_0
    SLICE_X70Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.741    -0.695    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X70Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/C
                         clock pessimism              0.051    -0.644    
    SLICE_X70Y197        FDCE (Hold_fdce_C_D)         0.087    -0.557    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 delay_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            delay_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.532    -0.653    clk_200m
    SLICE_X121Y224       FDCE                                         r  delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y224       FDCE (Prop_fdce_C_Q)         0.100    -0.553 f  delay_counter_reg[0]/Q
                         net (fo=3, routed)           0.136    -0.417    delay_counter_reg_n_0_[0]
    SLICE_X121Y224       LUT2 (Prop_lut2_I1_O)        0.028    -0.389 r  delay_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.389    delay_counter[0]_i_1_n_0
    SLICE_X121Y224       FDCE                                         r  delay_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.734    -0.702    clk_200m
    SLICE_X121Y224       FDCE                                         r  delay_counter_reg[0]/C
                         clock pessimism              0.049    -0.653    
    SLICE_X121Y224       FDCE (Hold_fdce_C_D)         0.060    -0.593    delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u_TX7332/Clock_Divider_Inst/r_Count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_TX7332/Clock_Divider_Inst/r_Count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.537    -0.648    u_TX7332/Clock_Divider_Inst/clk_200
    SLICE_X71Y187        FDCE                                         r  u_TX7332/Clock_Divider_Inst/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y187        FDCE (Prop_fdce_C_Q)         0.100    -0.548 f  u_TX7332/Clock_Divider_Inst/r_Count_reg[0]/Q
                         net (fo=3, routed)           0.136    -0.412    u_TX7332/Clock_Divider_Inst/r_Count[0]
    SLICE_X71Y187        LUT1 (Prop_lut1_I0_O)        0.028    -0.384 r  u_TX7332/Clock_Divider_Inst/r_Count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.384    u_TX7332/Clock_Divider_Inst/r_Count_0[0]
    SLICE_X71Y187        FDCE                                         r  u_TX7332/Clock_Divider_Inst/r_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.736    -0.700    u_TX7332/Clock_Divider_Inst/clk_200
    SLICE_X71Y187        FDCE                                         r  u_TX7332/Clock_Divider_Inst/r_Count_reg[0]/C
                         clock pessimism              0.052    -0.648    
    SLICE_X71Y187        FDCE (Hold_fdce_C_D)         0.060    -0.588    u_TX7332/Clock_Divider_Inst/r_Count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.146ns (49.881%)  route 0.147ns (50.119%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.539    -0.646    u_TX7332/Clock_Divider_Inst/clk_200
    SLICE_X74Y193        FDCE                                         r  u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y193        FDCE (Prop_fdce_C_Q)         0.118    -0.528 r  u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg/Q
                         net (fo=2, routed)           0.147    -0.382    u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg_0
    SLICE_X74Y193        LUT5 (Prop_lut5_I4_O)        0.028    -0.354 r  u_TX7332/Clock_Divider_Inst/o_Divided_Clk_i_1/O
                         net (fo=1, routed)           0.000    -0.354    u_TX7332/Clock_Divider_Inst/o_Divided_Clk_i_1_n_0
    SLICE_X74Y193        FDCE                                         r  u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.739    -0.697    u_TX7332/Clock_Divider_Inst/clk_200
    SLICE_X74Y193        FDCE                                         r  u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg/C
                         clock pessimism              0.051    -0.646    
    SLICE_X74Y193        FDCE (Hold_fdce_C_D)         0.087    -0.559    u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.129ns (45.702%)  route 0.153ns (54.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.542    -0.643    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X69Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y197        FDCE (Prop_fdce_C_Q)         0.100    -0.543 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.153    -0.390    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[0]
    SLICE_X69Y197        LUT2 (Prop_lut2_I1_O)        0.029    -0.361 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_1[1]
    SLICE_X69Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.742    -0.694    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X69Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
                         clock pessimism              0.051    -0.643    
    SLICE_X69Y197        FDCE (Hold_fdce_C_D)         0.075    -0.568    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.130ns (45.572%)  route 0.155ns (54.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.542    -0.643    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X69Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y197        FDCE (Prop_fdce_C_Q)         0.100    -0.543 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.155    -0.388    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[0]
    SLICE_X69Y197        LUT5 (Prop_lut5_I4_O)        0.030    -0.358 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_1[4]
    SLICE_X69Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.742    -0.694    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X69Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
                         clock pessimism              0.051    -0.643    
    SLICE_X69Y197        FDCE (Hold_fdce_C_D)         0.069    -0.574    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 FSM_onehot_capture_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            delay_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.171%)  route 0.159ns (51.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.532    -0.653    clk_200m
    SLICE_X120Y224       FDCE                                         r  FSM_onehot_capture_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y224       FDCE (Prop_fdce_C_Q)         0.118    -0.535 r  FSM_onehot_capture_state_reg[1]/Q
                         net (fo=18, routed)          0.159    -0.376    FSM_onehot_capture_state_reg_n_0_[1]
    SLICE_X121Y224       LUT2 (Prop_lut2_I0_O)        0.030    -0.346 r  delay_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.346    delay_counter[1]_i_1_n_0
    SLICE_X121Y224       FDCE                                         r  delay_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.734    -0.702    clk_200m
    SLICE_X121Y224       FDCE                                         r  delay_counter_reg[1]/C
                         clock pessimism              0.060    -0.642    
    SLICE_X121Y224       FDCE (Hold_fdce_C_D)         0.075    -0.567    delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  IDELAYCTRL_inst/REFCLK
Min Period        n/a     BUFG/I              n/a            1.408         5.000       3.591      BUFGCTRL_X0Y3    u_clk_wiz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X122Y227   capture_duration_counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X122Y227   capture_duration_counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X122Y225   capture_duration_counter_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X122Y225   capture_duration_counter_reg[4]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X122Y226   capture_duration_counter_reg[6]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X122Y226   capture_duration_counter_reg[7]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X122Y227   capture_duration_counter_reg[9]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  IDELAYCTRL_inst/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X122Y227   capture_duration_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X122Y227   capture_duration_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X122Y227   capture_duration_counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X122Y227   capture_duration_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X122Y225   capture_duration_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X122Y225   capture_duration_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X122Y225   capture_duration_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X122Y225   capture_duration_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X122Y226   capture_duration_counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X122Y226   capture_duration_counter_reg[6]/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X120Y224   FSM_onehot_capture_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X120Y224   FSM_onehot_capture_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X120Y224   FSM_onehot_capture_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X120Y224   FSM_onehot_capture_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X120Y224   FSM_onehot_capture_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X120Y224   FSM_onehot_capture_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X122Y225   capture_duration_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X122Y225   capture_duration_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X122Y227   capture_duration_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X122Y227   capture_duration_counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_wiz_0
  To Clock:  clk_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.636ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.352ns (17.024%)  route 1.716ns (82.976%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 18.205 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.220    -2.359    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y196        FDCE (Prop_fdce_C_Q)         0.223    -2.136 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/Q
                         net (fo=2, routed)           0.440    -1.696    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[8]
    SLICE_X72Y197        LUT4 (Prop_lut4_I2_O)        0.043    -1.653 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3/O
                         net (fo=1, routed)           0.364    -1.289    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3_n_0
    SLICE_X70Y196        LUT6 (Prop_lut6_I1_O)        0.043    -1.246 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2/O
                         net (fo=2, routed)           0.253    -0.993    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2_n_0
    SLICE_X70Y196        LUT6 (Prop_lut6_I0_O)        0.043    -0.950 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1/O
                         net (fo=18, routed)          0.658    -0.292    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1_n_0
    SLICE_X71Y199        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    18.205    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y199        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[17]/C
                         clock pessimism             -0.589    17.616    
                         clock uncertainty           -0.070    17.545    
    SLICE_X71Y199        FDCE (Setup_fdce_C_CE)      -0.201    17.344    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         17.344    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                 17.636    

Slack (MET) :             17.721ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.352ns (17.756%)  route 1.630ns (82.244%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 18.205 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.220    -2.359    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y196        FDCE (Prop_fdce_C_Q)         0.223    -2.136 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/Q
                         net (fo=2, routed)           0.440    -1.696    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[8]
    SLICE_X72Y197        LUT4 (Prop_lut4_I2_O)        0.043    -1.653 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3/O
                         net (fo=1, routed)           0.364    -1.289    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3_n_0
    SLICE_X70Y196        LUT6 (Prop_lut6_I1_O)        0.043    -1.246 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2/O
                         net (fo=2, routed)           0.253    -0.993    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2_n_0
    SLICE_X70Y196        LUT6 (Prop_lut6_I0_O)        0.043    -0.950 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1/O
                         net (fo=18, routed)          0.573    -0.377    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1_n_0
    SLICE_X71Y198        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    18.205    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y198        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/C
                         clock pessimism             -0.589    17.616    
                         clock uncertainty           -0.070    17.545    
    SLICE_X71Y198        FDCE (Setup_fdce_C_CE)      -0.201    17.344    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         17.344    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                 17.721    

Slack (MET) :             17.721ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.352ns (17.756%)  route 1.630ns (82.244%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 18.205 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.220    -2.359    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y196        FDCE (Prop_fdce_C_Q)         0.223    -2.136 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/Q
                         net (fo=2, routed)           0.440    -1.696    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[8]
    SLICE_X72Y197        LUT4 (Prop_lut4_I2_O)        0.043    -1.653 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3/O
                         net (fo=1, routed)           0.364    -1.289    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3_n_0
    SLICE_X70Y196        LUT6 (Prop_lut6_I1_O)        0.043    -1.246 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2/O
                         net (fo=2, routed)           0.253    -0.993    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2_n_0
    SLICE_X70Y196        LUT6 (Prop_lut6_I0_O)        0.043    -0.950 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1/O
                         net (fo=18, routed)          0.573    -0.377    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1_n_0
    SLICE_X71Y198        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    18.205    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y198        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[14]/C
                         clock pessimism             -0.589    17.616    
                         clock uncertainty           -0.070    17.545    
    SLICE_X71Y198        FDCE (Setup_fdce_C_CE)      -0.201    17.344    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         17.344    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                 17.721    

Slack (MET) :             17.721ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.352ns (17.756%)  route 1.630ns (82.244%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 18.205 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.220    -2.359    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y196        FDCE (Prop_fdce_C_Q)         0.223    -2.136 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/Q
                         net (fo=2, routed)           0.440    -1.696    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[8]
    SLICE_X72Y197        LUT4 (Prop_lut4_I2_O)        0.043    -1.653 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3/O
                         net (fo=1, routed)           0.364    -1.289    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3_n_0
    SLICE_X70Y196        LUT6 (Prop_lut6_I1_O)        0.043    -1.246 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2/O
                         net (fo=2, routed)           0.253    -0.993    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2_n_0
    SLICE_X70Y196        LUT6 (Prop_lut6_I0_O)        0.043    -0.950 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1/O
                         net (fo=18, routed)          0.573    -0.377    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1_n_0
    SLICE_X71Y198        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    18.205    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y198        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/C
                         clock pessimism             -0.589    17.616    
                         clock uncertainty           -0.070    17.545    
    SLICE_X71Y198        FDCE (Setup_fdce_C_CE)      -0.201    17.344    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         17.344    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                 17.721    

Slack (MET) :             17.721ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.352ns (17.756%)  route 1.630ns (82.244%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 18.205 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.220    -2.359    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y196        FDCE (Prop_fdce_C_Q)         0.223    -2.136 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/Q
                         net (fo=2, routed)           0.440    -1.696    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[8]
    SLICE_X72Y197        LUT4 (Prop_lut4_I2_O)        0.043    -1.653 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3/O
                         net (fo=1, routed)           0.364    -1.289    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3_n_0
    SLICE_X70Y196        LUT6 (Prop_lut6_I1_O)        0.043    -1.246 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2/O
                         net (fo=2, routed)           0.253    -0.993    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2_n_0
    SLICE_X70Y196        LUT6 (Prop_lut6_I0_O)        0.043    -0.950 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1/O
                         net (fo=18, routed)          0.573    -0.377    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1_n_0
    SLICE_X71Y198        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    18.205    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y198        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]/C
                         clock pessimism             -0.589    17.616    
                         clock uncertainty           -0.070    17.545    
    SLICE_X71Y198        FDCE (Setup_fdce_C_CE)      -0.201    17.344    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         17.344    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                 17.721    

Slack (MET) :             17.811ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.352ns (18.594%)  route 1.541ns (81.406%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 18.205 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.220    -2.359    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y196        FDCE (Prop_fdce_C_Q)         0.223    -2.136 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/Q
                         net (fo=2, routed)           0.440    -1.696    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[8]
    SLICE_X72Y197        LUT4 (Prop_lut4_I2_O)        0.043    -1.653 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3/O
                         net (fo=1, routed)           0.364    -1.289    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3_n_0
    SLICE_X70Y196        LUT6 (Prop_lut6_I1_O)        0.043    -1.246 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2/O
                         net (fo=2, routed)           0.253    -0.993    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2_n_0
    SLICE_X70Y196        LUT6 (Prop_lut6_I0_O)        0.043    -0.950 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1/O
                         net (fo=18, routed)          0.484    -0.466    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1_n_0
    SLICE_X71Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    18.205    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[10]/C
                         clock pessimism             -0.589    17.616    
                         clock uncertainty           -0.070    17.545    
    SLICE_X71Y197        FDCE (Setup_fdce_C_CE)      -0.201    17.344    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         17.344    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                 17.811    

Slack (MET) :             17.811ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.352ns (18.594%)  route 1.541ns (81.406%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 18.205 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.220    -2.359    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y196        FDCE (Prop_fdce_C_Q)         0.223    -2.136 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/Q
                         net (fo=2, routed)           0.440    -1.696    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[8]
    SLICE_X72Y197        LUT4 (Prop_lut4_I2_O)        0.043    -1.653 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3/O
                         net (fo=1, routed)           0.364    -1.289    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3_n_0
    SLICE_X70Y196        LUT6 (Prop_lut6_I1_O)        0.043    -1.246 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2/O
                         net (fo=2, routed)           0.253    -0.993    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2_n_0
    SLICE_X70Y196        LUT6 (Prop_lut6_I0_O)        0.043    -0.950 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1/O
                         net (fo=18, routed)          0.484    -0.466    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1_n_0
    SLICE_X71Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    18.205    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[11]/C
                         clock pessimism             -0.589    17.616    
                         clock uncertainty           -0.070    17.545    
    SLICE_X71Y197        FDCE (Setup_fdce_C_CE)      -0.201    17.344    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         17.344    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                 17.811    

Slack (MET) :             17.811ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.352ns (18.594%)  route 1.541ns (81.406%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 18.205 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.220    -2.359    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y196        FDCE (Prop_fdce_C_Q)         0.223    -2.136 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/Q
                         net (fo=2, routed)           0.440    -1.696    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[8]
    SLICE_X72Y197        LUT4 (Prop_lut4_I2_O)        0.043    -1.653 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3/O
                         net (fo=1, routed)           0.364    -1.289    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3_n_0
    SLICE_X70Y196        LUT6 (Prop_lut6_I1_O)        0.043    -1.246 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2/O
                         net (fo=2, routed)           0.253    -0.993    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2_n_0
    SLICE_X70Y196        LUT6 (Prop_lut6_I0_O)        0.043    -0.950 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1/O
                         net (fo=18, routed)          0.484    -0.466    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1_n_0
    SLICE_X71Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    18.205    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/C
                         clock pessimism             -0.589    17.616    
                         clock uncertainty           -0.070    17.545    
    SLICE_X71Y197        FDCE (Setup_fdce_C_CE)      -0.201    17.344    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         17.344    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                 17.811    

Slack (MET) :             17.811ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.352ns (18.594%)  route 1.541ns (81.406%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 18.205 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.220    -2.359    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y196        FDCE (Prop_fdce_C_Q)         0.223    -2.136 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/Q
                         net (fo=2, routed)           0.440    -1.696    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[8]
    SLICE_X72Y197        LUT4 (Prop_lut4_I2_O)        0.043    -1.653 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3/O
                         net (fo=1, routed)           0.364    -1.289    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3_n_0
    SLICE_X70Y196        LUT6 (Prop_lut6_I1_O)        0.043    -1.246 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2/O
                         net (fo=2, routed)           0.253    -0.993    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2_n_0
    SLICE_X70Y196        LUT6 (Prop_lut6_I0_O)        0.043    -0.950 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1/O
                         net (fo=18, routed)          0.484    -0.466    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1_n_0
    SLICE_X71Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    18.205    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[9]/C
                         clock pessimism             -0.589    17.616    
                         clock uncertainty           -0.070    17.545    
    SLICE_X71Y197        FDCE (Setup_fdce_C_CE)      -0.201    17.344    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         17.344    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                 17.811    

Slack (MET) :             17.925ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.352ns (19.515%)  route 1.452ns (80.485%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 18.205 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.220    -2.359    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y196        FDCE (Prop_fdce_C_Q)         0.223    -2.136 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/Q
                         net (fo=2, routed)           0.440    -1.696    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[8]
    SLICE_X72Y197        LUT4 (Prop_lut4_I2_O)        0.043    -1.653 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3/O
                         net (fo=1, routed)           0.364    -1.289    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3_n_0
    SLICE_X70Y196        LUT6 (Prop_lut6_I1_O)        0.043    -1.246 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2/O
                         net (fo=2, routed)           0.253    -0.993    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2_n_0
    SLICE_X70Y196        LUT6 (Prop_lut6_I0_O)        0.043    -0.950 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1/O
                         net (fo=18, routed)          0.394    -0.555    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1_n_0
    SLICE_X71Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    18.205    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[5]/C
                         clock pessimism             -0.564    17.641    
                         clock uncertainty           -0.070    17.570    
    SLICE_X71Y196        FDCE (Setup_fdce_C_CE)      -0.201    17.369    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         17.369    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                 17.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (50.030%)  route 0.146ns (49.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.540    -0.645    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X70Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y195        FDCE (Prop_fdce_C_Q)         0.118    -0.527 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/Q
                         net (fo=2, routed)           0.146    -0.382    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[0]
    SLICE_X70Y195        LUT1 (Prop_lut1_I0_O)        0.028    -0.354 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[0]_i_1_n_0
    SLICE_X70Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.740    -0.696    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X70Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/C
                         clock pessimism              0.051    -0.645    
    SLICE_X70Y195        FDCE (Hold_fdce_C_D)         0.087    -0.558    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.674%)  route 0.101ns (36.326%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.541    -0.644    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y198        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y198        FDCE (Prop_fdce_C_Q)         0.100    -0.544 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]/Q
                         net (fo=3, routed)           0.101    -0.443    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[16]
    SLICE_X71Y198        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.366 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.366    net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry__2_n_4
    SLICE_X71Y198        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.741    -0.695    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y198        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]/C
                         clock pessimism              0.051    -0.644    
    SLICE_X71Y198        FDCE (Hold_fdce_C_D)         0.071    -0.573    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.541    -0.644    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y197        FDCE (Prop_fdce_C_Q)         0.100    -0.544 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/Q
                         net (fo=2, routed)           0.101    -0.443    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[12]
    SLICE_X71Y197        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.366 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.366    net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry__1_n_4
    SLICE_X71Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.741    -0.695    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/C
                         clock pessimism              0.051    -0.644    
    SLICE_X71Y197        FDCE (Hold_fdce_C_D)         0.071    -0.573    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.540    -0.645    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y195        FDCE (Prop_fdce_C_Q)         0.100    -0.545 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[4]/Q
                         net (fo=2, routed)           0.101    -0.444    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[4]
    SLICE_X71Y195        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.367 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.000    -0.367    net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry_n_4
    SLICE_X71Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.740    -0.696    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[4]/C
                         clock pessimism              0.051    -0.645    
    SLICE_X71Y195        FDCE (Hold_fdce_C_D)         0.071    -0.574    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.540    -0.645    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y196        FDCE (Prop_fdce_C_Q)         0.100    -0.545 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/Q
                         net (fo=2, routed)           0.101    -0.444    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[8]
    SLICE_X71Y196        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.367 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.367    net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry__0_n_4
    SLICE_X71Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.740    -0.696    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
                         clock pessimism              0.051    -0.645    
    SLICE_X71Y196        FDCE (Hold_fdce_C_D)         0.071    -0.574    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.183ns (64.441%)  route 0.101ns (35.559%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.541    -0.644    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y198        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y198        FDCE (Prop_fdce_C_Q)         0.100    -0.544 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/Q
                         net (fo=3, routed)           0.101    -0.443    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[13]
    SLICE_X71Y198        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083    -0.360 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.360    net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry__2_n_7
    SLICE_X71Y198        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.741    -0.695    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y198        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/C
                         clock pessimism              0.051    -0.644    
    SLICE_X71Y198        FDCE (Hold_fdce_C_D)         0.071    -0.573    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.183ns (64.441%)  route 0.101ns (35.559%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.541    -0.644    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y199        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y199        FDCE (Prop_fdce_C_Q)         0.100    -0.544 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[17]/Q
                         net (fo=3, routed)           0.101    -0.443    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]
    SLICE_X71Y199        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083    -0.360 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry__3/O[0]
                         net (fo=1, routed)           0.000    -0.360    net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry__3_n_7
    SLICE_X71Y199        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.741    -0.695    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y199        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[17]/C
                         clock pessimism              0.051    -0.644    
    SLICE_X71Y199        FDCE (Hold_fdce_C_D)         0.071    -0.573    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.183ns (64.372%)  route 0.101ns (35.628%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.541    -0.644    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y197        FDCE (Prop_fdce_C_Q)         0.100    -0.544 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[9]/Q
                         net (fo=2, routed)           0.101    -0.443    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[9]
    SLICE_X71Y197        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083    -0.360 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.360    net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry__1_n_7
    SLICE_X71Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.741    -0.695    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[9]/C
                         clock pessimism              0.051    -0.644    
    SLICE_X71Y197        FDCE (Hold_fdce_C_D)         0.071    -0.573    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.183ns (63.938%)  route 0.103ns (36.062%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.540    -0.645    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y196        FDCE (Prop_fdce_C_Q)         0.100    -0.545 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[5]/Q
                         net (fo=2, routed)           0.103    -0.442    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[5]
    SLICE_X71Y196        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083    -0.359 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.359    net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry__0_n_7
    SLICE_X71Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.740    -0.696    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[5]/C
                         clock pessimism              0.051    -0.645    
    SLICE_X71Y196        FDCE (Hold_fdce_C_D)         0.071    -0.574    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.179ns (61.887%)  route 0.110ns (38.113%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.541    -0.644    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y198        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y198        FDCE (Prop_fdce_C_Q)         0.100    -0.544 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/Q
                         net (fo=3, routed)           0.110    -0.434    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[15]
    SLICE_X71Y198        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079    -0.355 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.355    net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry__2_n_5
    SLICE_X71Y198        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.741    -0.695    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y198        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/C
                         clock pessimism              0.051    -0.644    
    SLICE_X71Y198        FDCE (Hold_fdce_C_D)         0.071    -0.573    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         20.000      18.591     BUFGCTRL_X0Y7    u_clk_wiz/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            0.700         20.000      19.300     SLICE_X70Y195    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.700         20.000      19.300     SLICE_X71Y197    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.700         20.000      19.300     SLICE_X71Y197    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.700         20.000      19.300     SLICE_X71Y197    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.700         20.000      19.300     SLICE_X71Y198    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.700         20.000      19.300     SLICE_X71Y198    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.700         20.000      19.300     SLICE_X71Y198    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/C
Min Period        n/a     FDCE/C              n/a            0.700         20.000      19.300     SLICE_X71Y198    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X70Y195    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X70Y195    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X71Y197    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X71Y197    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X71Y197    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X71Y197    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X71Y197    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X71Y197    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X71Y198    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X71Y198    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X70Y195    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X70Y195    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X71Y197    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X71Y197    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X71Y197    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X71Y197    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X71Y197    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X71Y197    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X71Y198    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X71Y198    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y8    u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_120_clk_wiz_0
  To Clock:  eth_rxc

Setup :            0  Failing Endpoints,  Worst Slack        7.497ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.497ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.858ns  (logic 0.223ns (25.989%)  route 0.635ns (74.011%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y221                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X123Y221       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.635     0.858    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X122Y221       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X122Y221       FDRE (Setup_fdre_C_D)        0.022     8.355    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          8.355    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                  7.497    

Slack (MET) :             7.644ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.599ns  (logic 0.204ns (34.071%)  route 0.395ns (65.929%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y221                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X123Y221       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.395     0.599    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X124Y221       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X124Y221       FDRE (Setup_fdre_C_D)       -0.090     8.243    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.243    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                  7.644    

Slack (MET) :             7.670ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.605ns  (logic 0.236ns (38.981%)  route 0.369ns (61.019%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y223                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[15]/C
    SLICE_X132Y223       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[15]/Q
                         net (fo=1, routed)           0.369     0.605    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[15]
    SLICE_X132Y224       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X132Y224       FDRE (Setup_fdre_C_D)       -0.058     8.275    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  7.670    

Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.573ns  (logic 0.204ns (35.625%)  route 0.369ns (64.375%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y221                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X123Y221       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.369     0.573    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X126Y221       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X126Y221       FDRE (Setup_fdre_C_D)       -0.060     8.273    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.273    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  7.700    

Slack (MET) :             7.739ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.585ns  (logic 0.223ns (38.111%)  route 0.362ns (61.889%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y221                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X123Y221       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.362     0.585    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X124Y221       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X124Y221       FDRE (Setup_fdre_C_D)       -0.009     8.324    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  7.739    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.521ns  (logic 0.236ns (45.295%)  route 0.285ns (54.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y218                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X126Y218       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.285     0.521    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X126Y221       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X126Y221       FDRE (Setup_fdre_C_D)       -0.059     8.274    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.274    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  7.753    

Slack (MET) :             7.769ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.503ns  (logic 0.204ns (40.537%)  route 0.299ns (59.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y224                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X131Y224       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.299     0.503    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X130Y224       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X130Y224       FDRE (Setup_fdre_C_D)       -0.061     8.272    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          8.272    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  7.769    

Slack (MET) :             7.770ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.503ns  (logic 0.204ns (40.559%)  route 0.299ns (59.441%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y221                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X123Y221       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.299     0.503    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X122Y221       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X122Y221       FDRE (Setup_fdre_C_D)       -0.060     8.273    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.273    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  7.770    

Slack (MET) :             7.792ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.480ns  (logic 0.204ns (42.523%)  route 0.276ns (57.477%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y226                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X125Y226       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.276     0.480    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[13]
    SLICE_X126Y226       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X126Y226       FDRE (Setup_fdre_C_D)       -0.061     8.272    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                          8.272    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  7.792    

Slack (MET) :             7.793ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.531ns  (logic 0.223ns (42.018%)  route 0.308ns (57.982%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y221                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X123Y221       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.308     0.531    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X124Y221       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X124Y221       FDRE (Setup_fdre_C_D)       -0.009     8.324    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  7.793    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clk_wiz_0
  To Clock:  eth_rxc

Setup :           28  Failing Endpoints,  Worst Slack       -2.518ns,  Total Violation      -63.240ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.441ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.518ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/FSM_onehot_cnt_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@16.000ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        5.856ns  (logic 0.217ns (3.706%)  route 5.639ns (96.294%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 17.888 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.695ns = ( 14.305 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    15.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    16.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    12.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    13.534    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    13.564 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.741    14.305    clk_200m
    SLICE_X120Y218       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y218       FDCE (Prop_fdce_C_Q)         0.147    14.452 f  capture_en_reg/Q
                         net (fo=18, routed)          3.628    18.080    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X119Y220       LUT6 (Prop_lut6_I5_O)        0.035    18.115 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=5, routed)           1.341    19.456    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X116Y220       LUT6 (Prop_lut6_I4_O)        0.035    19.491 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1/O
                         net (fo=4, routed)           0.669    20.160    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1_n_0
    SLICE_X116Y220       FDPE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   16.000    16.000 r  
    U27                                               0.000    16.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    16.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    16.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    17.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.536    17.888    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X116Y220       FDPE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[0]/C
                         clock pessimism              0.000    17.888    
                         clock uncertainty           -0.141    17.747    
    SLICE_X116Y220       FDPE (Setup_fdpe_C_CE)      -0.105    17.642    net_udp_loop_inst1/FSM_onehot_cnt_state_reg[0]
  -------------------------------------------------------------------
                         required time                         17.642    
                         arrival time                         -20.160    
  -------------------------------------------------------------------
                         slack                                 -2.518    

Slack (VIOLATED) :        -2.518ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/FSM_onehot_cnt_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@16.000ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        5.856ns  (logic 0.217ns (3.706%)  route 5.639ns (96.294%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 17.888 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.695ns = ( 14.305 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    15.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    16.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    12.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    13.534    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    13.564 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.741    14.305    clk_200m
    SLICE_X120Y218       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y218       FDCE (Prop_fdce_C_Q)         0.147    14.452 f  capture_en_reg/Q
                         net (fo=18, routed)          3.628    18.080    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X119Y220       LUT6 (Prop_lut6_I5_O)        0.035    18.115 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=5, routed)           1.341    19.456    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X116Y220       LUT6 (Prop_lut6_I4_O)        0.035    19.491 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1/O
                         net (fo=4, routed)           0.669    20.160    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1_n_0
    SLICE_X116Y220       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   16.000    16.000 r  
    U27                                               0.000    16.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    16.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    16.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    17.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.536    17.888    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X116Y220       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[1]/C
                         clock pessimism              0.000    17.888    
                         clock uncertainty           -0.141    17.747    
    SLICE_X116Y220       FDCE (Setup_fdce_C_CE)      -0.105    17.642    net_udp_loop_inst1/FSM_onehot_cnt_state_reg[1]
  -------------------------------------------------------------------
                         required time                         17.642    
                         arrival time                         -20.160    
  -------------------------------------------------------------------
                         slack                                 -2.518    

Slack (VIOLATED) :        -2.518ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/FSM_onehot_cnt_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@16.000ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        5.856ns  (logic 0.217ns (3.706%)  route 5.639ns (96.294%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 17.888 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.695ns = ( 14.305 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    15.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    16.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    12.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    13.534    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    13.564 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.741    14.305    clk_200m
    SLICE_X120Y218       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y218       FDCE (Prop_fdce_C_Q)         0.147    14.452 f  capture_en_reg/Q
                         net (fo=18, routed)          3.628    18.080    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X119Y220       LUT6 (Prop_lut6_I5_O)        0.035    18.115 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=5, routed)           1.341    19.456    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X116Y220       LUT6 (Prop_lut6_I4_O)        0.035    19.491 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1/O
                         net (fo=4, routed)           0.669    20.160    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1_n_0
    SLICE_X116Y220       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   16.000    16.000 r  
    U27                                               0.000    16.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    16.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    16.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    17.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.536    17.888    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X116Y220       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[2]/C
                         clock pessimism              0.000    17.888    
                         clock uncertainty           -0.141    17.747    
    SLICE_X116Y220       FDCE (Setup_fdce_C_CE)      -0.105    17.642    net_udp_loop_inst1/FSM_onehot_cnt_state_reg[2]
  -------------------------------------------------------------------
                         required time                         17.642    
                         arrival time                         -20.160    
  -------------------------------------------------------------------
                         slack                                 -2.518    

Slack (VIOLATED) :        -2.518ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/FSM_onehot_cnt_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@16.000ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        5.856ns  (logic 0.217ns (3.706%)  route 5.639ns (96.294%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 17.888 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.695ns = ( 14.305 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    15.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    16.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    12.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    13.534    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    13.564 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.741    14.305    clk_200m
    SLICE_X120Y218       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y218       FDCE (Prop_fdce_C_Q)         0.147    14.452 f  capture_en_reg/Q
                         net (fo=18, routed)          3.628    18.080    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X119Y220       LUT6 (Prop_lut6_I5_O)        0.035    18.115 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=5, routed)           1.341    19.456    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X116Y220       LUT6 (Prop_lut6_I4_O)        0.035    19.491 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1/O
                         net (fo=4, routed)           0.669    20.160    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1_n_0
    SLICE_X116Y220       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   16.000    16.000 r  
    U27                                               0.000    16.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    16.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    16.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    17.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.536    17.888    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X116Y220       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[3]/C
                         clock pessimism              0.000    17.888    
                         clock uncertainty           -0.141    17.747    
    SLICE_X116Y220       FDCE (Setup_fdce_C_CE)      -0.105    17.642    net_udp_loop_inst1/FSM_onehot_cnt_state_reg[3]
  -------------------------------------------------------------------
                         required time                         17.642    
                         arrival time                         -20.160    
  -------------------------------------------------------------------
                         slack                                 -2.518    

Slack (VIOLATED) :        -2.394ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@16.000ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        5.892ns  (logic 0.217ns (3.683%)  route 5.675ns (96.317%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 17.889 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.695ns = ( 14.305 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    15.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    16.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    12.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    13.534    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    13.564 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.741    14.305    clk_200m
    SLICE_X120Y218       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y218       FDCE (Prop_fdce_C_Q)         0.147    14.452 f  capture_en_reg/Q
                         net (fo=18, routed)          3.628    18.080    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X119Y220       LUT6 (Prop_lut6_I5_O)        0.035    18.115 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=5, routed)           2.046    20.161    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X116Y219       LUT6 (Prop_lut6_I1_O)        0.035    20.196 r  net_udp_loop_inst1/udp_number[3]_i_1/O
                         net (fo=1, routed)           0.000    20.196    net_udp_loop_inst1/p_0_in[3]
    SLICE_X116Y219       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   16.000    16.000 r  
    U27                                               0.000    16.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    16.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    16.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    17.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.537    17.889    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X116Y219       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[3]/C
                         clock pessimism              0.000    17.889    
                         clock uncertainty           -0.141    17.748    
    SLICE_X116Y219       FDCE (Setup_fdce_C_D)        0.054    17.802    net_udp_loop_inst1/udp_number_reg[3]
  -------------------------------------------------------------------
                         required time                         17.802    
                         arrival time                         -20.196    
  -------------------------------------------------------------------
                         slack                                 -2.394    

Slack (VIOLATED) :        -2.382ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@16.000ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        5.705ns  (logic 0.217ns (3.804%)  route 5.488ns (96.196%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.887ns = ( 17.887 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.695ns = ( 14.305 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    15.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    16.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    12.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    13.534    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    13.564 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.741    14.305    clk_200m
    SLICE_X120Y218       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y218       FDCE (Prop_fdce_C_Q)         0.147    14.452 r  capture_en_reg/Q
                         net (fo=18, routed)          2.887    17.339    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X118Y220       LUT6 (Prop_lut6_I2_O)        0.035    17.374 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           1.277    18.651    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X116Y220       LUT5 (Prop_lut5_I2_O)        0.035    18.686 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           1.324    20.010    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X115Y220       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   16.000    16.000 r  
    U27                                               0.000    16.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    16.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    16.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    17.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.535    17.887    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X115Y220       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[4]/C
                         clock pessimism              0.000    17.887    
                         clock uncertainty           -0.141    17.746    
    SLICE_X115Y220       FDCE (Setup_fdce_C_CE)      -0.119    17.627    net_udp_loop_inst1/start_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         17.627    
                         arrival time                         -20.010    
  -------------------------------------------------------------------
                         slack                                 -2.382    

Slack (VIOLATED) :        -2.375ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@16.000ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        5.872ns  (logic 0.217ns (3.695%)  route 5.655ns (96.305%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 17.889 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.695ns = ( 14.305 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    15.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    16.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    12.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    13.534    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    13.564 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.741    14.305    clk_200m
    SLICE_X120Y218       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y218       FDCE (Prop_fdce_C_Q)         0.147    14.452 f  capture_en_reg/Q
                         net (fo=18, routed)          3.628    18.080    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X119Y220       LUT6 (Prop_lut6_I5_O)        0.035    18.115 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=5, routed)           2.027    20.142    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X116Y219       LUT5 (Prop_lut5_I1_O)        0.035    20.177 r  net_udp_loop_inst1/udp_number[2]_i_1/O
                         net (fo=1, routed)           0.000    20.177    net_udp_loop_inst1/p_0_in[2]
    SLICE_X116Y219       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   16.000    16.000 r  
    U27                                               0.000    16.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    16.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    16.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    17.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.537    17.889    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X116Y219       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[2]/C
                         clock pessimism              0.000    17.889    
                         clock uncertainty           -0.141    17.748    
    SLICE_X116Y219       FDCE (Setup_fdce_C_D)        0.054    17.802    net_udp_loop_inst1/udp_number_reg[2]
  -------------------------------------------------------------------
                         required time                         17.802    
                         arrival time                         -20.177    
  -------------------------------------------------------------------
                         slack                                 -2.375    

Slack (VIOLATED) :        -2.349ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@16.000ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        5.846ns  (logic 0.217ns (3.712%)  route 5.629ns (96.288%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 17.889 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.695ns = ( 14.305 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    15.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    16.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    12.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    13.534    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    13.564 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.741    14.305    clk_200m
    SLICE_X120Y218       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y218       FDCE (Prop_fdce_C_Q)         0.147    14.452 f  capture_en_reg/Q
                         net (fo=18, routed)          3.703    18.154    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X118Y219       LUT2 (Prop_lut2_I1_O)        0.035    18.189 r  net_udp_loop_inst1/tx_byte_num[6]_i_2/O
                         net (fo=2, routed)           1.926    20.116    net_udp_loop_inst1/tx_byte_num[6]_i_2_n_0
    SLICE_X118Y219       LUT6 (Prop_lut6_I5_O)        0.035    20.151 r  net_udp_loop_inst1/tx_byte_num[6]_i_1/O
                         net (fo=1, routed)           0.000    20.151    net_udp_loop_inst1/tx_byte_num[6]_i_1_n_0
    SLICE_X118Y219       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   16.000    16.000 r  
    U27                                               0.000    16.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    16.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    16.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    17.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.537    17.889    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X118Y219       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[6]/C
                         clock pessimism              0.000    17.889    
                         clock uncertainty           -0.141    17.748    
    SLICE_X118Y219       FDCE (Setup_fdce_C_D)        0.054    17.802    net_udp_loop_inst1/tx_byte_num_reg[6]
  -------------------------------------------------------------------
                         required time                         17.802    
                         arrival time                         -20.151    
  -------------------------------------------------------------------
                         slack                                 -2.349    

Slack (VIOLATED) :        -2.331ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@16.000ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        5.653ns  (logic 0.217ns (3.839%)  route 5.436ns (96.161%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 17.886 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.695ns = ( 14.305 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    15.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    16.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    12.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    13.534    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    13.564 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.741    14.305    clk_200m
    SLICE_X120Y218       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y218       FDCE (Prop_fdce_C_Q)         0.147    14.452 r  capture_en_reg/Q
                         net (fo=18, routed)          2.887    17.339    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X118Y220       LUT6 (Prop_lut6_I2_O)        0.035    17.374 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           1.277    18.651    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X116Y220       LUT5 (Prop_lut5_I2_O)        0.035    18.686 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           1.272    19.958    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X115Y221       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   16.000    16.000 r  
    U27                                               0.000    16.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    16.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    16.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    17.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.534    17.886    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X115Y221       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[0]/C
                         clock pessimism              0.000    17.886    
                         clock uncertainty           -0.141    17.745    
    SLICE_X115Y221       FDCE (Setup_fdce_C_CE)      -0.119    17.626    net_udp_loop_inst1/start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.626    
                         arrival time                         -19.958    
  -------------------------------------------------------------------
                         slack                                 -2.331    

Slack (VIOLATED) :        -2.331ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@16.000ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        5.653ns  (logic 0.217ns (3.839%)  route 5.436ns (96.161%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 17.886 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.695ns = ( 14.305 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    15.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    16.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    12.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    13.534    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    13.564 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.741    14.305    clk_200m
    SLICE_X120Y218       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y218       FDCE (Prop_fdce_C_Q)         0.147    14.452 r  capture_en_reg/Q
                         net (fo=18, routed)          2.887    17.339    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X118Y220       LUT6 (Prop_lut6_I2_O)        0.035    17.374 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           1.277    18.651    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X116Y220       LUT5 (Prop_lut5_I2_O)        0.035    18.686 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           1.272    19.958    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X115Y221       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   16.000    16.000 r  
    U27                                               0.000    16.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    16.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    16.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    17.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.534    17.886    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X115Y221       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[1]/C
                         clock pessimism              0.000    17.886    
                         clock uncertainty           -0.141    17.745    
    SLICE_X115Y221       FDCE (Setup_fdce_C_CE)      -0.119    17.626    net_udp_loop_inst1/start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         17.626    
                         arrival time                         -19.958    
  -------------------------------------------------------------------
                         slack                                 -2.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.303ns  (logic 0.242ns (3.314%)  route 7.061ns (96.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        6.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    -1.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.091    -1.793    clk_200m
    SLICE_X120Y218       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y218       FDCE (Prop_fdce_C_Q)         0.206    -1.587 f  capture_en_reg/Q
                         net (fo=18, routed)          7.061     5.473    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X83Y217        LUT4 (Prop_lut4_I1_O)        0.036     5.509 r  net_udp_loop_inst1/tx_byte_num[9]_i_1/O
                         net (fo=1, routed)           0.000     5.509    net_udp_loop_inst1/tx_byte_num[9]_i_1_n_0
    SLICE_X83Y217        FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.210     4.773    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X83Y217        FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[9]/C
                         clock pessimism              0.000     4.773    
                         clock uncertainty            0.141     4.914    
    SLICE_X83Y217        FDCE (Hold_fdce_C_D)         0.154     5.068    net_udp_loop_inst1/tx_byte_num_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.068    
                         arrival time                           5.509    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.337ns  (logic 0.242ns (3.298%)  route 7.095ns (96.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    -1.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.091    -1.793    clk_200m
    SLICE_X120Y218       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y218       FDCE (Prop_fdce_C_Q)         0.206    -1.587 f  capture_en_reg/Q
                         net (fo=18, routed)          7.095     5.508    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X83Y218        LUT3 (Prop_lut3_I0_O)        0.036     5.544 r  net_udp_loop_inst1/tx_byte_num[8]_i_1/O
                         net (fo=1, routed)           0.000     5.544    net_udp_loop_inst1/tx_byte_num[8]_i_1_n_0
    SLICE_X83Y218        FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.209     4.772    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X83Y218        FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[8]/C
                         clock pessimism              0.000     4.772    
                         clock uncertainty            0.141     4.913    
    SLICE_X83Y218        FDCE (Hold_fdce_C_D)         0.153     5.066    net_udp_loop_inst1/tx_byte_num_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.066    
                         arrival time                           5.544    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.367ns  (logic 0.242ns (3.285%)  route 7.125ns (96.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    -1.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.091    -1.793    clk_200m
    SLICE_X120Y218       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y218       FDCE (Prop_fdce_C_Q)         0.206    -1.587 f  capture_en_reg/Q
                         net (fo=18, routed)          7.125     5.537    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X83Y218        LUT3 (Prop_lut3_I0_O)        0.036     5.573 r  net_udp_loop_inst1/tx_byte_num[5]_i_1/O
                         net (fo=1, routed)           0.000     5.573    net_udp_loop_inst1/tx_byte_num[5]_i_1_n_0
    SLICE_X83Y218        FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.209     4.772    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X83Y218        FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[5]/C
                         clock pessimism              0.000     4.772    
                         clock uncertainty            0.141     4.913    
    SLICE_X83Y218        FDCE (Hold_fdce_C_D)         0.154     5.067    net_udp_loop_inst1/tx_byte_num_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.067    
                         arrival time                           5.573    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 0.242ns (3.257%)  route 7.188ns (96.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    -1.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.091    -1.793    clk_200m
    SLICE_X120Y218       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y218       FDCE (Prop_fdce_C_Q)         0.206    -1.587 f  capture_en_reg/Q
                         net (fo=18, routed)          7.188     5.600    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X116Y217       LUT6 (Prop_lut6_I3_O)        0.036     5.636 r  net_udp_loop_inst1/udp_number[1]_i_1/O
                         net (fo=1, routed)           0.000     5.636    net_udp_loop_inst1/p_0_in[1]
    SLICE_X116Y217       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.229     4.792    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X116Y217       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[1]/C
                         clock pessimism              0.000     4.792    
                         clock uncertainty            0.141     4.933    
    SLICE_X116Y217       FDCE (Hold_fdce_C_D)         0.188     5.121    net_udp_loop_inst1/udp_number_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.121    
                         arrival time                           5.636    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.401ns  (logic 0.242ns (3.270%)  route 7.159ns (96.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    -1.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.091    -1.793    clk_200m
    SLICE_X120Y218       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y218       FDCE (Prop_fdce_C_Q)         0.206    -1.587 f  capture_en_reg/Q
                         net (fo=18, routed)          7.159     5.571    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X83Y217        LUT3 (Prop_lut3_I0_O)        0.036     5.607 r  net_udp_loop_inst1/tx_byte_num[7]_i_1/O
                         net (fo=1, routed)           0.000     5.607    net_udp_loop_inst1/tx_byte_num[7]_i_1_n_0
    SLICE_X83Y217        FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.210     4.773    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X83Y217        FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[7]/C
                         clock pessimism              0.000     4.773    
                         clock uncertainty            0.141     4.914    
    SLICE_X83Y217        FDCE (Hold_fdce_C_D)         0.154     5.068    net_udp_loop_inst1/tx_byte_num_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.068    
                         arrival time                           5.607    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/udp_sequence_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.426ns  (logic 0.242ns (3.259%)  route 7.184ns (96.741%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    -1.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.091    -1.793    clk_200m
    SLICE_X120Y218       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y218       FDCE (Prop_fdce_C_Q)         0.206    -1.587 f  capture_en_reg/Q
                         net (fo=18, routed)          7.184     5.597    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X113Y219       LUT6 (Prop_lut6_I4_O)        0.036     5.633 r  net_udp_loop_inst1/udp_sequence[1]_i_1/O
                         net (fo=1, routed)           0.000     5.633    net_udp_loop_inst1/udp_sequence[1]_i_1_n_0
    SLICE_X113Y219       FDCE                                         r  net_udp_loop_inst1/udp_sequence_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.226     4.789    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X113Y219       FDCE                                         r  net_udp_loop_inst1/udp_sequence_reg[1]/C
                         clock pessimism              0.000     4.789    
                         clock uncertainty            0.141     4.930    
    SLICE_X113Y219       FDCE (Hold_fdce_C_D)         0.154     5.084    net_udp_loop_inst1/udp_sequence_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.084    
                         arrival time                           5.633    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.439ns  (logic 0.242ns (3.253%)  route 7.197ns (96.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    -1.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.091    -1.793    clk_200m
    SLICE_X120Y218       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y218       FDCE (Prop_fdce_C_Q)         0.206    -1.587 f  capture_en_reg/Q
                         net (fo=18, routed)          7.197     5.610    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X83Y217        LUT3 (Prop_lut3_I0_O)        0.036     5.646 r  net_udp_loop_inst1/tx_byte_num[10]_i_1/O
                         net (fo=1, routed)           0.000     5.646    net_udp_loop_inst1/tx_byte_num[10]_i_1_n_0
    SLICE_X83Y217        FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.210     4.773    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X83Y217        FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[10]/C
                         clock pessimism              0.000     4.773    
                         clock uncertainty            0.141     4.914    
    SLICE_X83Y217        FDCE (Hold_fdce_C_D)         0.153     5.067    net_udp_loop_inst1/tx_byte_num_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.067    
                         arrival time                           5.646    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 0.242ns (3.228%)  route 7.254ns (96.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        6.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    -1.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.091    -1.793    clk_200m
    SLICE_X120Y218       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y218       FDCE (Prop_fdce_C_Q)         0.206    -1.587 f  capture_en_reg/Q
                         net (fo=18, routed)          7.254     5.667    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X116Y217       LUT5 (Prop_lut5_I3_O)        0.036     5.703 r  net_udp_loop_inst1/udp_number[0]_i_1/O
                         net (fo=1, routed)           0.000     5.703    net_udp_loop_inst1/p_0_in[0]
    SLICE_X116Y217       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.229     4.792    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X116Y217       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[0]/C
                         clock pessimism              0.000     4.792    
                         clock uncertainty            0.141     4.933    
    SLICE_X116Y217       FDCE (Hold_fdce_C_D)         0.189     5.122    net_udp_loop_inst1/udp_number_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.122    
                         arrival time                           5.703    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.523ns  (logic 0.242ns (3.217%)  route 7.281ns (96.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    -1.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.091    -1.793    clk_200m
    SLICE_X120Y218       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y218       FDCE (Prop_fdce_C_Q)         0.206    -1.587 f  capture_en_reg/Q
                         net (fo=18, routed)          7.281     5.694    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X118Y218       LUT6 (Prop_lut6_I3_O)        0.036     5.730 r  net_udp_loop_inst1/udp_number[4]_i_1/O
                         net (fo=1, routed)           0.000     5.730    net_udp_loop_inst1/p_0_in[4]
    SLICE_X118Y218       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.228     4.791    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X118Y218       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[4]/C
                         clock pessimism              0.000     4.791    
                         clock uncertainty            0.141     4.932    
    SLICE_X118Y218       FDCE (Hold_fdce_C_D)         0.188     5.120    net_udp_loop_inst1/udp_number_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.120    
                         arrival time                           5.730    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.364ns  (logic 0.278ns (3.775%)  route 7.086ns (96.225%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        6.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    -1.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.091    -1.793    clk_200m
    SLICE_X120Y218       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y218       FDCE (Prop_fdce_C_Q)         0.206    -1.587 r  capture_en_reg/Q
                         net (fo=18, routed)          3.768     2.181    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X118Y220       LUT6 (Prop_lut6_I2_O)        0.036     2.217 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           1.620     3.837    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X116Y220       LUT5 (Prop_lut5_I2_O)        0.036     3.873 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           1.698     5.570    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X115Y221       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.223     4.786    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X115Y221       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[0]/C
                         clock pessimism              0.000     4.786    
                         clock uncertainty            0.141     4.927    
    SLICE_X115Y221       FDCE (Hold_fdce_C_CE)        0.028     4.955    net_udp_loop_inst1/start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.955    
                         arrival time                           5.570    
  -------------------------------------------------------------------
                         slack                                  0.615    





---------------------------------------------------------------------------------------------------
From Clock:  eth_rxc
  To Clock:  clk_120_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.262ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.262ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.649ns  (logic 0.204ns (31.433%)  route 0.445ns (68.567%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y231                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X129Y231       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.445     0.649    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X128Y231       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X128Y231       FDRE (Setup_fdre_C_D)       -0.089     7.911    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  7.262    

Slack (MET) :             7.337ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.571ns  (logic 0.204ns (35.754%)  route 0.367ns (64.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y232                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X129Y232       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.367     0.571    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[13]
    SLICE_X128Y232       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X128Y232       FDRE (Setup_fdre_C_D)       -0.092     7.908    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  7.337    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.556ns  (logic 0.204ns (36.685%)  route 0.352ns (63.315%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y231                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X129Y231       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.352     0.556    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X128Y232       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X128Y232       FDRE (Setup_fdre_C_D)       -0.092     7.908    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.573ns  (logic 0.204ns (35.601%)  route 0.369ns (64.399%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y220                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X123Y220       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.369     0.573    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X122Y220       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X122Y220       FDRE (Setup_fdre_C_D)       -0.061     7.939    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.388ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.602ns  (logic 0.223ns (37.059%)  route 0.379ns (62.941%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y232                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X129Y232       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.379     0.602    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[12]
    SLICE_X128Y232       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X128Y232       FDRE (Setup_fdre_C_D)       -0.010     7.990    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.602    
  -------------------------------------------------------------------
                         slack                                  7.388    

Slack (MET) :             7.400ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.511ns  (logic 0.236ns (46.181%)  route 0.275ns (53.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y228                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X130Y228       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.275     0.511    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X128Y228       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X128Y228       FDRE (Setup_fdre_C_D)       -0.089     7.911    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  7.400    

Slack (MET) :             7.420ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.487ns  (logic 0.204ns (41.847%)  route 0.283ns (58.153%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y226                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X127Y226       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.283     0.487    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X128Y226       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X128Y226       FDRE (Setup_fdre_C_D)       -0.093     7.907    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  7.420    

Slack (MET) :             7.425ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.261%)  route 0.279ns (57.739%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y222                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X125Y222       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.279     0.483    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X125Y221       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X125Y221       FDRE (Setup_fdre_C_D)       -0.092     7.908    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  7.425    

Slack (MET) :             7.441ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.549ns  (logic 0.223ns (40.606%)  route 0.326ns (59.394%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y231                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
    SLICE_X129Y231       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/Q
                         net (fo=1, routed)           0.326     0.549    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[14]
    SLICE_X128Y231       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X128Y231       FDRE (Setup_fdre_C_D)       -0.010     7.990    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  7.441    

Slack (MET) :             7.470ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.521ns  (logic 0.223ns (42.810%)  route 0.298ns (57.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y222                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X125Y222       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.298     0.521    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X124Y222       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X124Y222       FDRE (Setup_fdre_C_D)       -0.009     7.991    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  7.470    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clk_wiz_0
  To Clock:  clk_120_clk_wiz_0

Setup :          110  Failing Endpoints,  Worst Slack       -1.376ns,  Total Violation      -78.612ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.376ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@16.667ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.346ns  (logic 0.352ns (15.002%)  route 1.994ns (84.998%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.709ns = ( 14.958 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 12.648 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    15.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    16.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786     9.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    11.328    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    11.421 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.227    12.648    clk_200m
    SLICE_X119Y219       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDCE (Prop_fdce_C_Q)         0.223    12.871 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.362    13.233    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X121Y218       LUT2 (Prop_lut2_I0_O)        0.043    13.276 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=45, routed)          0.773    14.049    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X120Y237       LUT2 (Prop_lut2_I0_O)        0.043    14.092 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=6, routed)           0.654    14.746    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X122Y247       LUT2 (Prop_lut2_I1_O)        0.043    14.789 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_109/O
                         net (fo=1, routed)           0.205    14.994    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_55
    RAMB36_X4Y49         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AG10                                              0.000    16.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    17.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    18.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    11.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.176    14.958    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y49         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.830    14.128    
                         clock uncertainty           -0.182    13.946    
    RAMB36_X4Y49         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    13.618    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.618    
                         arrival time                         -14.994    
  -------------------------------------------------------------------
                         slack                                 -1.376    

Slack (VIOLATED) :        -1.365ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@16.667ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.277ns  (logic 0.352ns (15.456%)  route 1.925ns (84.544%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.767ns = ( 14.900 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 12.648 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    15.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    16.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786     9.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    11.328    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    11.421 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.227    12.648    clk_200m
    SLICE_X119Y219       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDCE (Prop_fdce_C_Q)         0.223    12.871 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.362    13.233    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X121Y218       LUT2 (Prop_lut2_I0_O)        0.043    13.276 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=45, routed)          0.773    14.049    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X120Y237       LUT2 (Prop_lut2_I0_O)        0.043    14.092 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=6, routed)           0.585    14.677    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X104Y232       LUT2 (Prop_lut2_I1_O)        0.043    14.720 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_113/O
                         net (fo=1, routed)           0.205    14.925    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_57
    RAMB36_X3Y46         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AG10                                              0.000    16.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    17.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    18.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    11.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.118    14.900    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y46         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.830    14.070    
                         clock uncertainty           -0.182    13.888    
    RAMB36_X3Y46         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    13.560    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.560    
                         arrival time                         -14.925    
  -------------------------------------------------------------------
                         slack                                 -1.365    

Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@16.667ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.197ns  (logic 0.309ns (14.065%)  route 1.888ns (85.935%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.767ns = ( 14.900 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 12.648 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    15.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    16.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786     9.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    11.328    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    11.421 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.227    12.648    clk_200m
    SLICE_X119Y219       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDCE (Prop_fdce_C_Q)         0.223    12.871 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.362    13.233    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X121Y218       LUT2 (Prop_lut2_I0_O)        0.043    13.276 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=45, routed)          0.773    14.049    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X120Y237       LUT2 (Prop_lut2_I0_O)        0.043    14.092 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=6, routed)           0.753    14.845    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X3Y46         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AG10                                              0.000    16.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    17.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    18.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    11.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.118    14.900    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y46         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.830    14.070    
                         clock uncertainty           -0.182    13.888    
    RAMB36_X3Y46         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.484    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.484    
                         arrival time                         -14.845    
  -------------------------------------------------------------------
                         slack                                 -1.361    

Slack (VIOLATED) :        -1.319ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@16.667ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.289ns  (logic 0.352ns (15.380%)  route 1.937ns (84.620%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.709ns = ( 14.958 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 12.648 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    15.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    16.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786     9.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    11.328    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    11.421 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.227    12.648    clk_200m
    SLICE_X119Y219       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDCE (Prop_fdce_C_Q)         0.223    12.871 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.362    13.233    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X121Y218       LUT2 (Prop_lut2_I0_O)        0.043    13.276 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=45, routed)          0.773    14.049    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X120Y237       LUT2 (Prop_lut2_I0_O)        0.043    14.092 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=6, routed)           0.445    14.537    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X126Y237       LUT2 (Prop_lut2_I1_O)        0.043    14.580 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_117/O
                         net (fo=1, routed)           0.356    14.936    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_59
    RAMB36_X5Y47         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AG10                                              0.000    16.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    17.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    18.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    11.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.176    14.958    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y47         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.830    14.128    
                         clock uncertainty           -0.182    13.946    
    RAMB36_X5Y47         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    13.618    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.618    
                         arrival time                         -14.936    
  -------------------------------------------------------------------
                         slack                                 -1.319    

Slack (VIOLATED) :        -1.293ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@16.667ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.272ns  (logic 0.352ns (15.492%)  route 1.920ns (84.508%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns = ( 14.967 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 12.648 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    15.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    16.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786     9.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    11.328    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    11.421 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.227    12.648    clk_200m
    SLICE_X119Y219       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDCE (Prop_fdce_C_Q)         0.223    12.871 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.362    13.233    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X121Y218       LUT2 (Prop_lut2_I0_O)        0.043    13.276 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=45, routed)          0.553    13.829    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X121Y205       LUT2 (Prop_lut2_I0_O)        0.043    13.872 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__6/O
                         net (fo=6, routed)           0.706    14.577    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[0]
    SLICE_X122Y182       LUT2 (Prop_lut2_I1_O)        0.043    14.620 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_111/O
                         net (fo=1, routed)           0.299    14.920    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_56
    RAMB36_X4Y36         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AG10                                              0.000    16.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    17.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    18.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    11.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.185    14.967    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y36         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.830    14.137    
                         clock uncertainty           -0.182    13.955    
    RAMB36_X4Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    13.627    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.627    
                         arrival time                         -14.920    
  -------------------------------------------------------------------
                         slack                                 -1.293    

Slack (VIOLATED) :        -1.246ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@16.667ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.163ns  (logic 0.352ns (16.277%)  route 1.811ns (83.723%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns = ( 14.905 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 12.648 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    15.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    16.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786     9.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    11.328    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    11.421 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.227    12.648    clk_200m
    SLICE_X119Y219       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDCE (Prop_fdce_C_Q)         0.223    12.871 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.362    13.233    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X121Y218       LUT2 (Prop_lut2_I0_O)        0.043    13.276 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=45, routed)          0.553    13.829    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X121Y205       LUT2 (Prop_lut2_I0_O)        0.043    13.872 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__6/O
                         net (fo=6, routed)           0.690    14.562    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[0]
    SLICE_X104Y207       LUT2 (Prop_lut2_I1_O)        0.043    14.605 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_115/O
                         net (fo=1, routed)           0.205    14.810    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_58
    RAMB36_X3Y41         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AG10                                              0.000    16.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    17.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    18.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    11.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.123    14.905    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y41         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.830    14.075    
                         clock uncertainty           -0.182    13.893    
    RAMB36_X3Y41         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    13.565    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.565    
                         arrival time                         -14.810    
  -------------------------------------------------------------------
                         slack                                 -1.246    

Slack (VIOLATED) :        -1.213ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@16.667ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.195ns  (logic 0.352ns (16.035%)  route 1.843ns (83.965%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 14.970 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 12.648 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    15.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    16.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786     9.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    11.328    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    11.421 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.227    12.648    clk_200m
    SLICE_X119Y219       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDCE (Prop_fdce_C_Q)         0.223    12.871 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.362    13.233    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X121Y218       LUT2 (Prop_lut2_I0_O)        0.043    13.276 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=45, routed)          0.288    13.564    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X121Y219       LUT2 (Prop_lut2_I0_O)        0.043    13.607 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=4, routed)           0.759    14.366    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X122Y195       LUT2 (Prop_lut2_I1_O)        0.043    14.409 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_105/O
                         net (fo=1, routed)           0.434    14.843    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_53
    RAMB36_X4Y37         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AG10                                              0.000    16.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    17.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    18.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    11.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.188    14.970    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y37         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.830    14.140    
                         clock uncertainty           -0.182    13.958    
    RAMB36_X4Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    13.630    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.630    
                         arrival time                         -14.843    
  -------------------------------------------------------------------
                         slack                                 -1.213    

Slack (VIOLATED) :        -1.195ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@16.667ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.089ns  (logic 0.309ns (14.789%)  route 1.780ns (85.211%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.709ns = ( 14.958 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 12.648 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    15.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    16.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786     9.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    11.328    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    11.421 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.227    12.648    clk_200m
    SLICE_X119Y219       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDCE (Prop_fdce_C_Q)         0.223    12.871 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.362    13.233    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X121Y218       LUT2 (Prop_lut2_I0_O)        0.043    13.276 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=45, routed)          0.773    14.049    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X120Y237       LUT2 (Prop_lut2_I0_O)        0.043    14.092 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=6, routed)           0.645    14.737    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X5Y47         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AG10                                              0.000    16.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    17.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    18.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    11.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.176    14.958    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y47         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.830    14.128    
                         clock uncertainty           -0.182    13.946    
    RAMB36_X5Y47         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.542    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.542    
                         arrival time                         -14.737    
  -------------------------------------------------------------------
                         slack                                 -1.195    

Slack (VIOLATED) :        -1.180ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@16.667ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.074ns  (logic 0.309ns (14.896%)  route 1.765ns (85.104%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.709ns = ( 14.958 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 12.648 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    15.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    16.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786     9.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    11.328    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    11.421 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.227    12.648    clk_200m
    SLICE_X119Y219       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDCE (Prop_fdce_C_Q)         0.223    12.871 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.362    13.233    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X121Y218       LUT2 (Prop_lut2_I0_O)        0.043    13.276 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=45, routed)          0.773    14.049    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X120Y237       LUT2 (Prop_lut2_I0_O)        0.043    14.092 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=6, routed)           0.630    14.722    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X4Y49         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AG10                                              0.000    16.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    17.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    18.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    11.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.176    14.958    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y49         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.830    14.128    
                         clock uncertainty           -0.182    13.946    
    RAMB36_X4Y49         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.542    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.542    
                         arrival time                         -14.722    
  -------------------------------------------------------------------
                         slack                                 -1.180    

Slack (VIOLATED) :        -1.176ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@16.667ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.151ns  (logic 0.352ns (16.368%)  route 1.799ns (83.632%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 14.962 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 12.648 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    15.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    16.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786     9.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    11.328    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    11.421 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.227    12.648    clk_200m
    SLICE_X119Y219       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDCE (Prop_fdce_C_Q)         0.223    12.871 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.362    13.233    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X121Y218       LUT2 (Prop_lut2_I0_O)        0.043    13.276 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=45, routed)          0.555    13.831    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X126Y218       LUT2 (Prop_lut2_I0_O)        0.043    13.874 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__4/O
                         net (fo=6, routed)           0.676    14.550    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[0]
    SLICE_X132Y202       LUT2 (Prop_lut2_I1_O)        0.043    14.593 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_87/O
                         net (fo=1, routed)           0.205    14.798    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_44
    RAMB36_X5Y40         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AG10                                              0.000    16.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    17.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    18.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    11.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.180    14.962    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y40         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.830    14.132    
                         clock uncertainty           -0.182    13.950    
    RAMB36_X5Y40         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    13.622    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.622    
                         arrival time                         -14.798    
  -------------------------------------------------------------------
                         slack                                 -1.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 capture_en_reg_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.156ns (19.837%)  route 0.630ns (80.163%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.572    -0.613    clk_200m
    SLICE_X123Y204       FDCE                                         r  capture_en_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y204       FDCE (Prop_fdce_C_Q)         0.100    -0.513 r  capture_en_reg_replica_1/Q
                         net (fo=1, routed)           0.122    -0.392    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/capture_en_O_OBUF_repN_1_alias
    SLICE_X122Y204       LUT6 (Prop_lut6_I4_O)        0.028    -0.364 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16_comp/O
                         net (fo=1, routed)           0.347    -0.017    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/ena_array[0]
    SLICE_X122Y182       LUT2 (Prop_lut2_I0_O)        0.028     0.011 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_111/O
                         net (fo=1, routed)           0.161     0.173    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_56
    RAMB36_X4Y36         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.809    -0.628    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y36         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.322    -0.306    
                         clock uncertainty            0.182    -0.124    
    RAMB36_X4Y36         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.028    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.156ns (18.927%)  route 0.668ns (81.073%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.639ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.537    -0.648    clk_200m
    SLICE_X119Y219       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDCE (Prop_fdce_C_Q)         0.100    -0.548 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.181    -0.367    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X121Y218       LUT2 (Prop_lut2_I0_O)        0.028    -0.339 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=45, routed)          0.371     0.032    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt
    SLICE_X122Y217       LUT3 (Prop_lut3_I0_O)        0.028     0.060 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_85_LOPT_REMAP/O
                         net (fo=1, routed)           0.116     0.176    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_43
    RAMB36_X4Y43         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.798    -0.639    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y43         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.322    -0.317    
                         clock uncertainty            0.182    -0.135    
    RAMB36_X4Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.039    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.156ns (18.908%)  route 0.669ns (81.092%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.645ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.537    -0.648    clk_200m
    SLICE_X119Y219       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDCE (Prop_fdce_C_Q)         0.100    -0.548 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.181    -0.367    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X121Y218       LUT2 (Prop_lut2_I0_O)        0.028    -0.339 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=45, routed)          0.173    -0.166    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X121Y219       LUT2 (Prop_lut2_I0_O)        0.028    -0.138 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=4, routed)           0.314     0.177    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X4Y44         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.792    -0.645    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y44         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.322    -0.323    
                         clock uncertainty            0.182    -0.141    
    RAMB36_X4Y44         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[0])
                                                      0.089    -0.052    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.156ns (21.480%)  route 0.570ns (78.520%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.537    -0.648    clk_200m
    SLICE_X119Y219       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDCE (Prop_fdce_C_Q)         0.100    -0.548 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.181    -0.367    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X121Y218       LUT2 (Prop_lut2_I0_O)        0.028    -0.339 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=45, routed)          0.260    -0.079    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X119Y215       LUT2 (Prop_lut2_I0_O)        0.028    -0.051 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[15]_i_1/O
                         net (fo=48, routed)          0.129     0.078    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_wr_en
    SLICE_X118Y216       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.743    -0.693    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X118Y216       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[13]/C
                         clock pessimism              0.322    -0.371    
                         clock uncertainty            0.182    -0.189    
    SLICE_X118Y216       FDRE (Hold_fdre_C_CE)        0.030    -0.159    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[13]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.156ns (21.480%)  route 0.570ns (78.520%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.537    -0.648    clk_200m
    SLICE_X119Y219       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDCE (Prop_fdce_C_Q)         0.100    -0.548 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.181    -0.367    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X121Y218       LUT2 (Prop_lut2_I0_O)        0.028    -0.339 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=45, routed)          0.260    -0.079    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X119Y215       LUT2 (Prop_lut2_I0_O)        0.028    -0.051 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[15]_i_1/O
                         net (fo=48, routed)          0.129     0.078    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_wr_en
    SLICE_X118Y216       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.743    -0.693    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X118Y216       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.322    -0.371    
                         clock uncertainty            0.182    -0.189    
    SLICE_X118Y216       FDRE (Hold_fdre_C_CE)        0.030    -0.159    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.156ns (21.480%)  route 0.570ns (78.520%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.537    -0.648    clk_200m
    SLICE_X119Y219       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDCE (Prop_fdce_C_Q)         0.100    -0.548 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.181    -0.367    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X121Y218       LUT2 (Prop_lut2_I0_O)        0.028    -0.339 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=45, routed)          0.260    -0.079    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X119Y215       LUT2 (Prop_lut2_I0_O)        0.028    -0.051 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[15]_i_1/O
                         net (fo=48, routed)          0.129     0.078    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_wr_en
    SLICE_X118Y216       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.743    -0.693    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X118Y216       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.322    -0.371    
                         clock uncertainty            0.182    -0.189    
    SLICE_X118Y216       FDRE (Hold_fdre_C_CE)        0.030    -0.159    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.156ns (21.480%)  route 0.570ns (78.520%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.537    -0.648    clk_200m
    SLICE_X119Y219       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDCE (Prop_fdce_C_Q)         0.100    -0.548 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.181    -0.367    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X121Y218       LUT2 (Prop_lut2_I0_O)        0.028    -0.339 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=45, routed)          0.260    -0.079    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X119Y215       LUT2 (Prop_lut2_I0_O)        0.028    -0.051 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[15]_i_1/O
                         net (fo=48, routed)          0.129     0.078    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_wr_en
    SLICE_X118Y216       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.743    -0.693    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X118Y216       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.322    -0.371    
                         clock uncertainty            0.182    -0.189    
    SLICE_X118Y216       FDRE (Hold_fdre_C_CE)        0.030    -0.159    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.156ns (21.480%)  route 0.570ns (78.520%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.537    -0.648    clk_200m
    SLICE_X119Y219       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDCE (Prop_fdce_C_Q)         0.100    -0.548 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.181    -0.367    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X121Y218       LUT2 (Prop_lut2_I0_O)        0.028    -0.339 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=45, routed)          0.260    -0.079    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X119Y215       LUT2 (Prop_lut2_I0_O)        0.028    -0.051 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[15]_i_1/O
                         net (fo=48, routed)          0.129     0.078    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_wr_en
    SLICE_X118Y216       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.743    -0.693    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X118Y216       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[12]/C
                         clock pessimism              0.322    -0.371    
                         clock uncertainty            0.182    -0.189    
    SLICE_X118Y216       FDRE (Hold_fdre_C_CE)        0.030    -0.159    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.156ns (21.480%)  route 0.570ns (78.520%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.537    -0.648    clk_200m
    SLICE_X119Y219       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDCE (Prop_fdce_C_Q)         0.100    -0.548 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.181    -0.367    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X121Y218       LUT2 (Prop_lut2_I0_O)        0.028    -0.339 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=45, routed)          0.260    -0.079    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X119Y215       LUT2 (Prop_lut2_I0_O)        0.028    -0.051 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[15]_i_1/O
                         net (fo=48, routed)          0.129     0.078    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_wr_en
    SLICE_X118Y216       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.743    -0.693    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X118Y216       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[13]/C
                         clock pessimism              0.322    -0.371    
                         clock uncertainty            0.182    -0.189    
    SLICE_X118Y216       FDRE (Hold_fdre_C_CE)        0.030    -0.159    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.156ns (21.480%)  route 0.570ns (78.520%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.537    -0.648    clk_200m
    SLICE_X119Y219       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDCE (Prop_fdce_C_Q)         0.100    -0.548 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.181    -0.367    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X121Y218       LUT2 (Prop_lut2_I0_O)        0.028    -0.339 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=45, routed)          0.260    -0.079    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X119Y215       LUT2 (Prop_lut2_I0_O)        0.028    -0.051 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[15]_i_1/O
                         net (fo=48, routed)          0.129     0.078    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_wr_en
    SLICE_X118Y216       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.743    -0.693    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X118Y216       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[14]/C
                         clock pessimism              0.322    -0.371    
                         clock uncertainty            0.182    -0.189    
    SLICE_X118Y216       FDRE (Hold_fdre_C_CE)        0.030    -0.159    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/core_reset_reg_reg/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.223ns (10.183%)  route 1.967ns (89.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.286    -2.293    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X129Y240       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y240       FDPE (Prop_fdpe_C_Q)         0.223    -2.070 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.967    -0.103    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X134Y297       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/core_reset_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.280     8.396    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X134Y297       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/core_reset_reg_reg/C
                         clock pessimism             -0.682     7.714    
                         clock uncertainty           -0.064     7.650    
    SLICE_X134Y297       FDPE (Recov_fdpe_C_PRE)     -0.187     7.463    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/core_reset_reg_reg
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  7.566    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[10]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.223ns (10.183%)  route 1.967ns (89.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.286    -2.293    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X129Y240       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y240       FDPE (Prop_fdpe_C_Q)         0.223    -2.070 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.967    -0.103    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X134Y297       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.280     8.396    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X134Y297       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[10]/C
                         clock pessimism             -0.682     7.714    
                         clock uncertainty           -0.064     7.650    
    SLICE_X134Y297       FDPE (Recov_fdpe_C_PRE)     -0.187     7.463    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[10]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  7.566    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[5]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.223ns (10.183%)  route 1.967ns (89.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.286    -2.293    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X129Y240       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y240       FDPE (Prop_fdpe_C_Q)         0.223    -2.070 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.967    -0.103    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X134Y297       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.280     8.396    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X134Y297       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[5]/C
                         clock pessimism             -0.682     7.714    
                         clock uncertainty           -0.064     7.650    
    SLICE_X134Y297       FDPE (Recov_fdpe_C_PRE)     -0.187     7.463    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[5]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  7.566    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[7]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.223ns (10.183%)  route 1.967ns (89.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.286    -2.293    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X129Y240       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y240       FDPE (Prop_fdpe_C_Q)         0.223    -2.070 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.967    -0.103    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X134Y297       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.280     8.396    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X134Y297       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[7]/C
                         clock pessimism             -0.682     7.714    
                         clock uncertainty           -0.064     7.650    
    SLICE_X134Y297       FDPE (Recov_fdpe_C_PRE)     -0.187     7.463    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[7]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  7.566    

Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/state_reg/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.223ns (10.183%)  route 1.967ns (89.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.286    -2.293    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X129Y240       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y240       FDPE (Prop_fdpe_C_Q)         0.223    -2.070 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.967    -0.103    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X134Y297       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/state_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.280     8.396    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X134Y297       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/state_reg/C
                         clock pessimism             -0.682     7.714    
                         clock uncertainty           -0.064     7.650    
    SLICE_X134Y297       FDPE (Recov_fdpe_C_PRE)     -0.154     7.496    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/state_reg
  -------------------------------------------------------------------
                         required time                          7.496    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  7.599    

Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[6]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.223ns (10.183%)  route 1.967ns (89.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.286    -2.293    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X129Y240       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y240       FDPE (Prop_fdpe_C_Q)         0.223    -2.070 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.967    -0.103    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X134Y297       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.280     8.396    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X134Y297       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[6]/C
                         clock pessimism             -0.682     7.714    
                         clock uncertainty           -0.064     7.650    
    SLICE_X134Y297       FDPE (Recov_fdpe_C_PRE)     -0.154     7.496    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[6]
  -------------------------------------------------------------------
                         required time                          7.496    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  7.599    

Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[8]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.223ns (10.183%)  route 1.967ns (89.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.286    -2.293    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X129Y240       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y240       FDPE (Prop_fdpe_C_Q)         0.223    -2.070 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.967    -0.103    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X134Y297       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.280     8.396    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X134Y297       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[8]/C
                         clock pessimism             -0.682     7.714    
                         clock uncertainty           -0.064     7.650    
    SLICE_X134Y297       FDPE (Recov_fdpe_C_PRE)     -0.154     7.496    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[8]
  -------------------------------------------------------------------
                         required time                          7.496    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  7.599    

Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[9]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.223ns (10.183%)  route 1.967ns (89.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.286    -2.293    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X129Y240       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y240       FDPE (Prop_fdpe_C_Q)         0.223    -2.070 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.967    -0.103    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X134Y297       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.280     8.396    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X134Y297       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[9]/C
                         clock pessimism             -0.682     7.714    
                         clock uncertainty           -0.064     7.650    
    SLICE_X134Y297       FDPE (Recov_fdpe_C_PRE)     -0.154     7.496    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[9]
  -------------------------------------------------------------------
                         required time                          7.496    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  7.599    

Slack (MET) :             7.697ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[0]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.223ns (10.831%)  route 1.836ns (89.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.286    -2.293    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X129Y240       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y240       FDPE (Prop_fdpe_C_Q)         0.223    -2.070 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.836    -0.234    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X132Y294       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.280     8.396    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X132Y294       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[0]/C
                         clock pessimism             -0.682     7.714    
                         clock uncertainty           -0.064     7.650    
    SLICE_X132Y294       FDPE (Recov_fdpe_C_PRE)     -0.187     7.463    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  7.697    

Slack (MET) :             7.697ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[1]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.223ns (10.831%)  route 1.836ns (89.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.286    -2.293    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X129Y240       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y240       FDPE (Prop_fdpe_C_Q)         0.223    -2.070 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.836    -0.234    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X132Y294       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.280     8.396    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X132Y294       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[1]/C
                         clock pessimism             -0.682     7.714    
                         clock uncertainty           -0.064     7.650    
    SLICE_X132Y294       FDPE (Recov_fdpe_C_PRE)     -0.187     7.463    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  7.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.100ns (18.687%)  route 0.435ns (81.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.655    -0.530    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X129Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y297       FDRE (Prop_fdre_C_Q)         0.100    -0.430 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.435     0.005    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X125Y300       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.979    -0.457    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_drpclk_in
    SLICE_X125Y300       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.223    -0.234    
    SLICE_X125Y300       FDCE (Remov_fdce_C_CLR)     -0.069    -0.303    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.100ns (18.687%)  route 0.435ns (81.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.655    -0.530    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X129Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y297       FDRE (Prop_fdre_C_Q)         0.100    -0.430 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.435     0.005    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X125Y300       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.979    -0.457    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_drpclk_in
    SLICE_X125Y300       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.223    -0.234    
    SLICE_X125Y300       FDCE (Remov_fdce_C_CLR)     -0.069    -0.303    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.100ns (18.687%)  route 0.435ns (81.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.655    -0.530    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X129Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y297       FDRE (Prop_fdre_C_Q)         0.100    -0.430 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.435     0.005    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X125Y300       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.979    -0.457    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_drpclk_in
    SLICE_X125Y300       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.223    -0.234    
    SLICE_X125Y300       FDCE (Remov_fdce_C_CLR)     -0.069    -0.303    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.100ns (18.687%)  route 0.435ns (81.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.655    -0.530    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X129Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y297       FDRE (Prop_fdre_C_Q)         0.100    -0.430 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.435     0.005    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X125Y300       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.979    -0.457    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_drpclk_in
    SLICE_X125Y300       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.223    -0.234    
    SLICE_X125Y300       FDCE (Remov_fdce_C_CLR)     -0.069    -0.303    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.100ns (17.165%)  route 0.483ns (82.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.655    -0.530    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X129Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y297       FDRE (Prop_fdre_C_Q)         0.100    -0.430 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.483     0.052    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X125Y301       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.979    -0.457    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_drpclk_in
    SLICE_X125Y301       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.223    -0.234    
    SLICE_X125Y301       FDCE (Remov_fdce_C_CLR)     -0.069    -0.303    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.100ns (17.165%)  route 0.483ns (82.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.655    -0.530    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X129Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y297       FDRE (Prop_fdre_C_Q)         0.100    -0.430 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.483     0.052    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X125Y301       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.979    -0.457    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_drpclk_in
    SLICE_X125Y301       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.223    -0.234    
    SLICE_X125Y301       FDCE (Remov_fdce_C_CLR)     -0.069    -0.303    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.934%)  route 0.213ns (68.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.652    -0.533    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X128Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y289       FDRE (Prop_fdre_C_Q)         0.100    -0.433 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.213    -0.220    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X128Y286       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.874    -0.562    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X128Y286       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.040    -0.522    
    SLICE_X128Y286       FDCE (Remov_fdce_C_CLR)     -0.069    -0.591    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.934%)  route 0.213ns (68.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.652    -0.533    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X128Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y289       FDRE (Prop_fdre_C_Q)         0.100    -0.433 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.213    -0.220    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X128Y286       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.874    -0.562    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X128Y286       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.040    -0.522    
    SLICE_X128Y286       FDCE (Remov_fdce_C_CLR)     -0.069    -0.591    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.934%)  route 0.213ns (68.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.652    -0.533    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X128Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y289       FDRE (Prop_fdre_C_Q)         0.100    -0.433 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.213    -0.220    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X128Y286       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.874    -0.562    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X128Y286       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.040    -0.522    
    SLICE_X128Y286       FDCE (Remov_fdce_C_CLR)     -0.069    -0.591    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.934%)  route 0.213ns (68.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.652    -0.533    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X128Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y289       FDRE (Prop_fdre_C_Q)         0.100    -0.433 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.213    -0.220    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X128Y286       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.874    -0.562    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X128Y286       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.040    -0.522    
    SLICE_X128Y286       FDCE (Remov_fdce_C_CLR)     -0.069    -0.591    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.371    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50_clk_wiz_0
  To Clock:  clk_200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.266ns (14.355%)  route 1.587ns (85.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.221    -2.358    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.223    -2.135 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.626    -1.509    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.043    -1.466 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.961    -0.505    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X70Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.089     3.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X70Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
                         clock pessimism             -0.830     2.375    
                         clock uncertainty           -0.190     2.184    
    SLICE_X70Y197        FDCE (Recov_fdce_C_CLR)     -0.154     2.030    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.030    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.266ns (14.355%)  route 1.587ns (85.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.221    -2.358    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.223    -2.135 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.626    -1.509    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.043    -1.466 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.961    -0.505    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X70Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.089     3.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X70Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
                         clock pessimism             -0.830     2.375    
                         clock uncertainty           -0.190     2.184    
    SLICE_X70Y197        FDCE (Recov_fdce_C_CLR)     -0.154     2.030    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.030    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.266ns (14.355%)  route 1.587ns (85.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.221    -2.358    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.223    -2.135 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.626    -1.509    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.043    -1.466 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.961    -0.505    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X70Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.089     3.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X70Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/C
                         clock pessimism             -0.830     2.375    
                         clock uncertainty           -0.190     2.184    
    SLICE_X70Y197        FDCE (Recov_fdce_C_CLR)     -0.154     2.030    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.030    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.266ns (14.355%)  route 1.587ns (85.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.221    -2.358    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.223    -2.135 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.626    -1.509    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.043    -1.466 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.961    -0.505    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X70Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.089     3.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X70Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/C
                         clock pessimism             -0.830     2.375    
                         clock uncertainty           -0.190     2.184    
    SLICE_X70Y197        FDCE (Recov_fdce_C_CLR)     -0.154     2.030    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                          2.030    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.266ns (16.081%)  route 1.388ns (83.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.221    -2.358    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.223    -2.135 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.626    -1.509    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.043    -1.466 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.762    -0.704    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X69Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.089     3.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X69Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                         clock pessimism             -0.830     2.375    
                         clock uncertainty           -0.190     2.184    
    SLICE_X69Y197        FDCE (Recov_fdce_C_CLR)     -0.212     1.972    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          1.972    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  2.677    

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.266ns (16.081%)  route 1.388ns (83.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.221    -2.358    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.223    -2.135 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.626    -1.509    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.043    -1.466 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.762    -0.704    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X69Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.089     3.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X69Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
                         clock pessimism             -0.830     2.375    
                         clock uncertainty           -0.190     2.184    
    SLICE_X69Y197        FDCE (Recov_fdce_C_CLR)     -0.212     1.972    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          1.972    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  2.677    

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.266ns (16.081%)  route 1.388ns (83.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.221    -2.358    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.223    -2.135 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.626    -1.509    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.043    -1.466 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.762    -0.704    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X69Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.089     3.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X69Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
                         clock pessimism             -0.830     2.375    
                         clock uncertainty           -0.190     2.184    
    SLICE_X69Y197        FDCE (Recov_fdce_C_CLR)     -0.212     1.972    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          1.972    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  2.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.128ns (15.439%)  route 0.701ns (84.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.542    -0.643    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.100    -0.543 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.321    -0.222    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.028    -0.194 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.380     0.186    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X69Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.742    -0.694    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X69Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                         clock pessimism              0.322    -0.372    
                         clock uncertainty            0.190    -0.182    
    SLICE_X69Y197        FDCE (Remov_fdce_C_CLR)     -0.069    -0.251    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.128ns (15.439%)  route 0.701ns (84.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.542    -0.643    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.100    -0.543 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.321    -0.222    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.028    -0.194 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.380     0.186    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X69Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.742    -0.694    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X69Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
                         clock pessimism              0.322    -0.372    
                         clock uncertainty            0.190    -0.182    
    SLICE_X69Y197        FDCE (Remov_fdce_C_CLR)     -0.069    -0.251    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.128ns (15.439%)  route 0.701ns (84.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.542    -0.643    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.100    -0.543 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.321    -0.222    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.028    -0.194 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.380     0.186    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X69Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.742    -0.694    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X69Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
                         clock pessimism              0.322    -0.372    
                         clock uncertainty            0.190    -0.182    
    SLICE_X69Y197        FDCE (Remov_fdce_C_CLR)     -0.069    -0.251    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.128ns (13.778%)  route 0.801ns (86.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.542    -0.643    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.100    -0.543 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.321    -0.222    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.028    -0.194 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.480     0.286    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X70Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.741    -0.695    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X70Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
                         clock pessimism              0.322    -0.373    
                         clock uncertainty            0.190    -0.183    
    SLICE_X70Y197        FDCE (Remov_fdce_C_CLR)     -0.050    -0.233    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.128ns (13.778%)  route 0.801ns (86.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.542    -0.643    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.100    -0.543 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.321    -0.222    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.028    -0.194 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.480     0.286    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X70Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.741    -0.695    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X70Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
                         clock pessimism              0.322    -0.373    
                         clock uncertainty            0.190    -0.183    
    SLICE_X70Y197        FDCE (Remov_fdce_C_CLR)     -0.050    -0.233    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.128ns (13.778%)  route 0.801ns (86.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.542    -0.643    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.100    -0.543 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.321    -0.222    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.028    -0.194 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.480     0.286    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X70Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.741    -0.695    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X70Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/C
                         clock pessimism              0.322    -0.373    
                         clock uncertainty            0.190    -0.183    
    SLICE_X70Y197        FDCE (Remov_fdce_C_CLR)     -0.050    -0.233    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.128ns (13.778%)  route 0.801ns (86.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.542    -0.643    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.100    -0.543 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.321    -0.222    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.028    -0.194 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.480     0.286    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X70Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.741    -0.695    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X70Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/C
                         clock pessimism              0.322    -0.373    
                         clock uncertainty            0.190    -0.183    
    SLICE_X70Y197        FDCE (Remov_fdce_C_CLR)     -0.050    -0.233    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.519    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                            (internal pin)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.544ns  (logic 0.086ns (3.381%)  route 2.458ns (96.619%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                         net (fo=2, routed)           1.368     1.368    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt3_cplllock_out
    SLICE_X145Y284       LUT4 (Prop_lut4_I0_O)        0.043     1.411 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_2/O
                         net (fo=1, routed)           0.639     2.050    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync_reg1
    SLICE_X134Y296       LUT5 (Prop_lut5_I4_O)        0.043     2.093 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1/O
                         net (fo=2, routed)           0.451     2.544    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1_0
    SLICE_X124Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.276    -1.608    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/gt0_drpclk_in
    SLICE_X124Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                            (internal pin)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.541ns  (logic 0.086ns (3.385%)  route 2.455ns (96.615%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                         net (fo=2, routed)           1.368     1.368    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt3_cplllock_out
    SLICE_X145Y284       LUT4 (Prop_lut4_I0_O)        0.043     1.411 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_2/O
                         net (fo=1, routed)           0.639     2.050    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync_reg1
    SLICE_X134Y296       LUT5 (Prop_lut5_I4_O)        0.043     2.093 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1/O
                         net (fo=2, routed)           0.448     2.541    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1_0
    SLICE_X128Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.276    -1.608    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/gt0_drpclk_in
    SLICE_X128Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                            (internal pin)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.028ns (4.911%)  route 0.542ns (95.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                         net (fo=2, routed)           0.286     0.286    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt5_cplllock_out
    SLICE_X134Y296       LUT5 (Prop_lut5_I1_O)        0.028     0.314 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1/O
                         net (fo=2, routed)           0.257     0.570    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1_0
    SLICE_X128Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.879    -0.557    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/gt0_drpclk_in
    SLICE_X128Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                            (internal pin)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.028ns (4.902%)  route 0.543ns (95.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                         net (fo=2, routed)           0.286     0.286    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt5_cplllock_out
    SLICE_X134Y296       LUT5 (Prop_lut5_I1_O)        0.028     0.314 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1/O
                         net (fo=2, routed)           0.258     0.571    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1_0
    SLICE_X124Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.879    -0.557    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/gt0_drpclk_in
    SLICE_X124Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.124ns (9.202%)  route 1.224ns (90.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.778    -0.658    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X129Y240       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y240       FDPE (Prop_fdpe_C_Q)         0.124    -0.534 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.224     0.689    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X129Y294       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.654    -0.531    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X129Y294       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.124ns (9.202%)  route 1.224ns (90.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.778    -0.658    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X129Y240       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y240       FDPE (Prop_fdpe_C_Q)         0.124    -0.534 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.224     0.689    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X129Y294       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.654    -0.531    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X129Y294       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.124ns (9.202%)  route 1.224ns (90.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.778    -0.658    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X129Y240       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y240       FDPE (Prop_fdpe_C_Q)         0.124    -0.534 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.224     0.689    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X129Y294       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.654    -0.531    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X129Y294       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.124ns (9.202%)  route 1.224ns (90.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.778    -0.658    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X129Y240       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y240       FDPE (Prop_fdpe_C_Q)         0.124    -0.534 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.224     0.689    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X129Y294       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.654    -0.531    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X129Y294       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.124ns (9.202%)  route 1.224ns (90.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.778    -0.658    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X129Y240       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y240       FDPE (Prop_fdpe_C_Q)         0.124    -0.534 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.224     0.689    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X129Y294       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.654    -0.531    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X129Y294       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.124ns (10.448%)  route 1.063ns (89.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.778    -0.658    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X129Y240       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y240       FDPE (Prop_fdpe_C_Q)         0.124    -0.534 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.063     0.529    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X130Y288       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.652    -0.533    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X130Y288       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.124ns (10.448%)  route 1.063ns (89.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.778    -0.658    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X129Y240       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y240       FDPE (Prop_fdpe_C_Q)         0.124    -0.534 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.063     0.529    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X130Y288       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.652    -0.533    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X130Y288       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.124ns (10.448%)  route 1.063ns (89.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.778    -0.658    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X129Y240       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y240       FDPE (Prop_fdpe_C_Q)         0.124    -0.534 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.063     0.529    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X130Y288       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.652    -0.533    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X130Y288       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.124ns (10.448%)  route 1.063ns (89.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.778    -0.658    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X129Y240       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y240       FDPE (Prop_fdpe_C_Q)         0.124    -0.534 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.063     0.529    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X130Y288       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.652    -0.533    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X130Y288       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.124ns (10.448%)  route 1.063ns (89.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.778    -0.658    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X129Y240       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y240       FDPE (Prop_fdpe_C_Q)         0.124    -0.534 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.063     0.529    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X130Y288       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.652    -0.533    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X130Y288       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_resync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_resync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.443ns  (logic 0.214ns (48.313%)  route 0.229ns (51.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.199ns
    Source Clock Delay      (SCD):    -1.669ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.215    -1.669    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X119Y275       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_resync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y275       FDRE (Prop_fdre_C_Q)         0.178    -1.491 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_resync_reg/Q
                         net (fo=2, routed)           0.229    -1.262    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_30_in[5]
    SLICE_X119Y275       LUT3 (Prop_lut3_I2_O)        0.036    -1.226 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/tx_cfg_sysref_resync_i_1/O
                         net (fo=1, routed)           0.000    -1.226    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_45
    SLICE_X119Y275       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_resync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.380    -2.199    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X119Y275       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_resync_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_cs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.450ns  (logic 0.214ns (47.510%)  route 0.236ns (52.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.199ns
    Source Clock Delay      (SCD):    -1.669ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.215    -1.669    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X119Y274       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y274       FDRE (Prop_fdre_C_Q)         0.178    -1.491 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_cs_reg[0]/Q
                         net (fo=8, routed)           0.236    -1.255    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_7_in[18]
    SLICE_X119Y274       LUT3 (Prop_lut3_I2_O)        0.036    -1.219 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/tx_cfg_cs[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.219    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_7
    SLICE_X119Y274       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.380    -2.199    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X119Y274       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_cs_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.401ns  (logic 0.206ns (51.322%)  route 0.195ns (48.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.144ns
    Source Clock Delay      (SCD):    -1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.267    -1.617    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X122Y280       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y280       FDPE (Prop_fdpe_C_Q)         0.206    -1.411 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/Q
                         net (fo=6, routed)           0.195    -1.216    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/src_arst
    SLICE_X124Y280       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.435    -2.144    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X124Y280       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.401ns  (logic 0.206ns (51.322%)  route 0.195ns (48.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.144ns
    Source Clock Delay      (SCD):    -1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.267    -1.617    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X122Y280       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y280       FDPE (Prop_fdpe_C_Q)         0.206    -1.411 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/Q
                         net (fo=6, routed)           0.195    -1.216    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/src_arst
    SLICE_X124Y280       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.435    -2.144    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X124Y280       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/PRE
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.401ns  (logic 0.206ns (51.322%)  route 0.195ns (48.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.144ns
    Source Clock Delay      (SCD):    -1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.267    -1.617    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X122Y280       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y280       FDPE (Prop_fdpe_C_Q)         0.206    -1.411 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/Q
                         net (fo=6, routed)           0.195    -1.216    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/src_arst
    SLICE_X124Y280       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.435    -2.144    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X124Y280       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/PRE
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.401ns  (logic 0.206ns (51.322%)  route 0.195ns (48.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.144ns
    Source Clock Delay      (SCD):    -1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.267    -1.617    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X122Y280       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y280       FDPE (Prop_fdpe_C_Q)         0.206    -1.411 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/Q
                         net (fo=6, routed)           0.195    -1.216    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/src_arst
    SLICE_X124Y280       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.435    -2.144    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X124Y280       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/PRE
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.401ns  (logic 0.206ns (51.322%)  route 0.195ns (48.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.144ns
    Source Clock Delay      (SCD):    -1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.267    -1.617    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X122Y280       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y280       FDPE (Prop_fdpe_C_Q)         0.206    -1.411 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/Q
                         net (fo=6, routed)           0.195    -1.216    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/src_arst
    SLICE_X124Y280       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.435    -2.144    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X124Y280       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_data/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sticky_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_reset_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.418ns  (logic 0.214ns (51.170%)  route 0.204ns (48.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.152ns
    Source Clock Delay      (SCD):    -1.623ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.261    -1.623    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X123Y275       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sticky_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y275       FDRE (Prop_fdre_C_Q)         0.178    -1.445 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sticky_reset_reg/Q
                         net (fo=2, routed)           0.204    -1.241    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/tx_cfg_reset_i_reg
    SLICE_X123Y275       LUT4 (Prop_lut4_I0_O)        0.036    -1.205 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/tx_cfg_reset_i_i_1/O
                         net (fo=1, routed)           0.000    -1.205    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_39
    SLICE_X123Y275       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_reset_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.427    -2.152    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X123Y275       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_reset_i_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sticky_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sticky_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.443ns  (logic 0.214ns (48.293%)  route 0.229ns (51.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.152ns
    Source Clock Delay      (SCD):    -1.623ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.261    -1.623    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X123Y275       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sticky_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y275       FDRE (Prop_fdre_C_Q)         0.178    -1.445 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sticky_reset_reg/Q
                         net (fo=2, routed)           0.229    -1.216    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/tx_cfg_reset_i_reg
    SLICE_X123Y275       LUT3 (Prop_lut3_I2_O)        0.036    -1.180 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/tx_cfg_sticky_reset_i_1/O
                         net (fo=1, routed)           0.000    -1.180    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_40
    SLICE_X123Y275       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sticky_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.427    -2.152    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X123Y275       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sticky_reset_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_subclass_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_subclass_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.490ns  (logic 0.242ns (49.345%)  route 0.248ns (50.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.199ns
    Source Clock Delay      (SCD):    -1.669ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.215    -1.669    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X120Y274       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_subclass_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y274       FDSE (Prop_fdse_C_Q)         0.206    -1.463 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_subclass_reg[0]/Q
                         net (fo=10, routed)          0.248    -1.215    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/tx_cfg_subclass_reg[0]
    SLICE_X120Y274       LUT4 (Prop_lut4_I3_O)        0.036    -1.179 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/tx_cfg_subclass[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.179    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_9
    SLICE_X120Y274       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_subclass_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.380    -2.199    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X120Y274       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_subclass_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_120_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        2.175ns  (logic 0.710ns (32.646%)  route 1.465ns (67.354%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.145    -0.291    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_rxusrclk_in
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.640     0.349 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.893     1.243    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt4_rxresetdone_out
    SLICE_X145Y286       LUT4 (Prop_lut4_I1_O)        0.035     1.278 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_2__1/O
                         net (fo=1, routed)           0.458     1.736    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync_reg1_1
    SLICE_X144Y300       LUT5 (Prop_lut5_I4_O)        0.035     1.771 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1__1/O
                         net (fo=1, routed)           0.113     1.884    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_in
    SLICE_X144Y301       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.738    -0.447    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/gt0_drpclk_in
    SLICE_X144Y301       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        2.086ns  (logic 0.632ns (30.291%)  route 1.454ns (69.709%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.147    -0.289    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.562     0.273 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXRESETDONE
                         net (fo=2, routed)           0.797     1.070    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt4_txresetdone_out
    SLICE_X145Y282       LUT4 (Prop_lut4_I1_O)        0.035     1.105 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_2__0/O
                         net (fo=1, routed)           0.342     1.447    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync_reg1_0
    SLICE_X143Y293       LUT5 (Prop_lut5_I4_O)        0.035     1.482 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1__0/O
                         net (fo=1, routed)           0.315     1.798    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_in
    SLICE_X132Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.654    -0.531    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/gt0_drpclk_in
    SLICE_X132Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_chan_rst_done_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.503ns  (logic 0.124ns (24.665%)  route 0.379ns (75.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.883    -0.553    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_core_clk
    SLICE_X143Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_chan_rst_done_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y293       FDRE (Prop_fdre_C_Q)         0.124    -0.429 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_chan_rst_done_r_reg/Q
                         net (fo=1, routed)           0.379    -0.051    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/src_in
    SLICE_X128Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.652    -0.533    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/dest_clk
    SLICE_X128Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/got_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.147ns (27.089%)  route 0.396ns (72.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.837    -0.599    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X120Y277       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/got_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y277       FDRE (Prop_fdre_C_Q)         0.147    -0.452 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/got_sync_reg/Q
                         net (fo=5, routed)           0.396    -0.057    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/src_in
    SLICE_X124Y279       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.644    -0.541    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/dest_clk
    SLICE_X124Y279       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/in_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.124ns (25.542%)  route 0.361ns (74.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.882    -0.554    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/clk
    SLICE_X135Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/in_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y293       FDRE (Prop_fdre_C_Q)         0.124    -0.430 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/in_sync_reg/Q
                         net (fo=25, routed)          0.361    -0.069    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/src_in
    SLICE_X135Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.658    -0.527    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/dest_clk
    SLICE_X135Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_chan_rst_done_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.124ns (39.854%)  route 0.187ns (60.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.984    -0.452    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_core_clk
    SLICE_X145Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_chan_rst_done_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y300       FDRE (Prop_fdre_C_Q)         0.124    -0.328 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_chan_rst_done_r_reg/Q
                         net (fo=1, routed)           0.187    -0.141    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/src_in
    SLICE_X145Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.658    -0.527    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/dest_clk
    SLICE_X145Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.124ns (39.868%)  route 0.187ns (60.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.979    -0.457    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X124Y301       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y301       FDRE (Prop_fdre_C_Q)         0.124    -0.333 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.187    -0.146    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X122Y301       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.733    -0.452    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/gt0_drpclk_in
    SLICE_X122Y301       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_ack_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.147ns (38.489%)  route 0.235ns (61.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.883    -0.553    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_core_clk
    SLICE_X134Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_ack_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y299       FDRE (Prop_fdre_C_Q)         0.147    -0.406 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_ack_tog_reg/Q
                         net (fo=1, routed)           0.235    -0.171    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/src_in
    SLICE_X139Y301       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.738    -0.447    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/dest_clk
    SLICE_X139Y301       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.124ns (39.941%)  route 0.186ns (60.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.875    -0.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_txusrclk_in
    SLICE_X123Y288       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y288       FDRE (Prop_fdre_C_Q)         0.124    -0.437 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.186    -0.251    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X122Y288       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.650    -0.535    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/gt0_drpclk_in
    SLICE_X122Y288       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_ack_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.124ns (65.425%)  route 0.066ns (34.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.984    -0.452    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_core_clk
    SLICE_X139Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_ack_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y300       FDRE (Prop_fdre_C_Q)         0.124    -0.328 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_ack_tog_reg/Q
                         net (fo=1, routed)           0.066    -0.263    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/src_in
    SLICE_X138Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.738    -0.447    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/dest_clk
    SLICE_X138Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_ack_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.269ns  (logic 0.178ns (66.287%)  route 0.091ns (33.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.968ns
    Source Clock Delay      (SCD):    -1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.411    -1.473    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_core_clk
    SLICE_X139Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_ack_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y300       FDRE (Prop_fdre_C_Q)         0.178    -1.295 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_ack_tog_reg/Q
                         net (fo=1, routed)           0.091    -1.205    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/src_in
    SLICE_X138Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.611    -1.968    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/dest_clk
    SLICE_X138Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.436ns  (logic 0.178ns (40.783%)  route 0.258ns (59.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.137ns
    Source Clock Delay      (SCD):    -1.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.272    -1.612    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_txusrclk_in
    SLICE_X123Y288       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y288       FDRE (Prop_fdre_C_Q)         0.178    -1.434 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.258    -1.176    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X122Y288       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.442    -2.137    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/gt0_drpclk_in
    SLICE_X122Y288       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_ack_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.521ns  (logic 0.206ns (39.545%)  route 0.315ns (60.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.968ns
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.280    -1.604    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_core_clk
    SLICE_X134Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_ack_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y299       FDRE (Prop_fdre_C_Q)         0.206    -1.398 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_ack_tog_reg/Q
                         net (fo=1, routed)           0.315    -1.083    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/src_in
    SLICE_X139Y301       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.611    -1.968    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/dest_clk
    SLICE_X139Y301       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.429ns  (logic 0.178ns (41.490%)  route 0.251ns (58.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.973ns
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.406    -1.478    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X124Y301       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y301       FDRE (Prop_fdre_C_Q)         0.178    -1.300 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.251    -1.049    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X122Y301       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.606    -1.973    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/gt0_drpclk_in
    SLICE_X122Y301       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_chan_rst_done_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.447ns  (logic 0.178ns (39.809%)  route 0.269ns (60.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.127ns
    Source Clock Delay      (SCD):    -1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.411    -1.473    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_core_clk
    SLICE_X145Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_chan_rst_done_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y300       FDRE (Prop_fdre_C_Q)         0.178    -1.295 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_chan_rst_done_r_reg/Q
                         net (fo=1, routed)           0.269    -1.026    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/src_in
    SLICE_X145Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.452    -2.127    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/dest_clk
    SLICE_X145Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/in_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.653ns  (logic 0.178ns (27.239%)  route 0.475ns (72.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.128ns
    Source Clock Delay      (SCD):    -1.605ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.279    -1.605    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/clk
    SLICE_X135Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/in_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y293       FDRE (Prop_fdre_C_Q)         0.178    -1.427 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/in_sync_reg/Q
                         net (fo=25, routed)          0.475    -0.952    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/src_in
    SLICE_X135Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.451    -2.128    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/dest_clk
    SLICE_X135Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/got_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.723ns  (logic 0.206ns (28.506%)  route 0.517ns (71.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.145ns
    Source Clock Delay      (SCD):    -1.667ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.217    -1.667    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X120Y277       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/got_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y277       FDRE (Prop_fdre_C_Q)         0.206    -1.461 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/got_sync_reg/Q
                         net (fo=5, routed)           0.517    -0.945    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/src_in
    SLICE_X124Y279       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.434    -2.145    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/dest_clk
    SLICE_X124Y279       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_chan_rst_done_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.669ns  (logic 0.178ns (26.618%)  route 0.491ns (73.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.134ns
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.280    -1.604    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_core_clk
    SLICE_X143Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_chan_rst_done_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y293       FDRE (Prop_fdre_C_Q)         0.178    -1.426 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_chan_rst_done_r_reg/Q
                         net (fo=1, routed)           0.491    -0.936    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/src_in
    SLICE_X128Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.445    -2.134    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/dest_clk
    SLICE_X128Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.583ns  (logic 0.986ns (62.269%)  route 0.597ns (37.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.967ns
    Source Clock Delay      (SCD):    -1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.452    -1.432    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gt0_rxusrclk_in
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.950    -0.482 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.442    -0.040    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_rxresetdone_out
    SLICE_X144Y300       LUT5 (Prop_lut5_I2_O)        0.036    -0.004 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1__1/O
                         net (fo=1, routed)           0.155     0.152    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_in
    SLICE_X144Y301       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.612    -1.967    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/gt0_drpclk_in
    SLICE_X144Y301       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.642ns  (logic 0.925ns (56.324%)  route 0.717ns (43.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.132ns
    Source Clock Delay      (SCD):    -1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.452    -1.432    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.889    -0.543 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXRESETDONE
                         net (fo=2, routed)           0.294    -0.249    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txresetdone_out
    SLICE_X143Y293       LUT5 (Prop_lut5_I2_O)        0.036    -0.213 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1__0/O
                         net (fo=1, routed)           0.423     0.210    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_in
    SLICE_X132Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/gt0_drpclk_in
    SLICE_X132Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_120_clk_wiz_0

Max Delay          1320 Endpoints
Min Delay          1320 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.068ns  (logic 1.354ns (19.157%)  route 5.714ns (80.843%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.611    -1.968    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X143Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y300       FDRE (Prop_fdre_C_Q)         0.223    -1.745 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/Q
                         net (fo=22, routed)          0.559    -1.186    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[4]
    SLICE_X140Y298       LUT5 (Prop_lut5_I0_O)        0.052    -1.134 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.471    -0.663    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X140Y298       LUT3 (Prop_lut3_I1_O)        0.136    -0.527 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.469    -0.058    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X141Y297       LUT2 (Prop_lut2_I1_O)        0.043    -0.015 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.431     0.416    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X143Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.459 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.459    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X143Y297       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     0.576 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.446     1.022    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X145Y297       LUT6 (Prop_lut6_I0_O)        0.122     1.144 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_8/O
                         net (fo=2, routed)           0.440     1.584    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_8_n_0
    SLICE_X144Y298       LUT4 (Prop_lut4_I0_O)        0.043     1.627 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_1/O
                         net (fo=2, routed)           0.372     1.999    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[2]
    SLICE_X142Y298       LUT5 (Prop_lut5_I0_O)        0.043     2.042 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.042    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_55
    SLICE_X142Y298       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.114     2.156 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[2]
                         net (fo=36, routed)          1.817     3.973    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[2]
    SLICE_X135Y286       LUT4 (Prop_lut4_I3_O)        0.127     4.100 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000     4.100    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__1_n_0
    SLICE_X135Y286       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     4.224 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/emcnt0_carry__1/O[0]
                         net (fo=1, routed)           0.545     4.769    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/emcnt0[8]
    SLICE_X136Y286       LUT4 (Prop_lut4_I3_O)        0.124     4.893 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/emcnt[8]_i_2/O
                         net (fo=1, routed)           0.164     5.057    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/emcnt[8]_i_2_n_0
    SLICE_X136Y286       LUT6 (Prop_lut6_I5_O)        0.043     5.100 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/emcnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000     5.100    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/emcnt[8]_i_1__0_n_0
    SLICE_X136Y286       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.277    -1.607    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/clk
    SLICE_X136Y286       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/emcnt_reg[8]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.006ns  (logic 1.354ns (19.327%)  route 5.652ns (80.673%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.611    -1.968    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X143Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y300       FDRE (Prop_fdre_C_Q)         0.223    -1.745 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/Q
                         net (fo=22, routed)          0.559    -1.186    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[4]
    SLICE_X140Y298       LUT5 (Prop_lut5_I0_O)        0.052    -1.134 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.471    -0.663    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X140Y298       LUT3 (Prop_lut3_I1_O)        0.136    -0.527 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.469    -0.058    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X141Y297       LUT2 (Prop_lut2_I1_O)        0.043    -0.015 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.431     0.416    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X143Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.459 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.459    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X143Y297       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     0.576 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.446     1.022    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X145Y297       LUT6 (Prop_lut6_I0_O)        0.122     1.144 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_8/O
                         net (fo=2, routed)           0.440     1.584    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_8_n_0
    SLICE_X144Y298       LUT4 (Prop_lut4_I0_O)        0.043     1.627 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_1/O
                         net (fo=2, routed)           0.372     1.999    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[2]
    SLICE_X142Y298       LUT5 (Prop_lut5_I0_O)        0.043     2.042 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.042    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_55
    SLICE_X142Y298       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.114     2.156 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[2]
                         net (fo=36, routed)          1.949     4.105    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[2]
    SLICE_X137Y286       LUT4 (Prop_lut4_I3_O)        0.127     4.232 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     4.232    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__2_n_0
    SLICE_X137Y286       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     4.356 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0_carry__1/O[0]
                         net (fo=1, routed)           0.189     4.545    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0[8]
    SLICE_X139Y287       LUT4 (Prop_lut4_I3_O)        0.124     4.669 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt[8]_i_2__0/O
                         net (fo=1, routed)           0.326     4.994    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt[8]_i_2__0_n_0
    SLICE_X139Y287       LUT6 (Prop_lut6_I5_O)        0.043     5.037 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt[8]_i_1__1/O
                         net (fo=1, routed)           0.000     5.037    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt[8]_i_1__1_n_0
    SLICE_X139Y287       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.277    -1.607    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/clk
    SLICE_X139Y287       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[8]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.962ns  (logic 1.511ns (21.703%)  route 5.451ns (78.297%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.611    -1.968    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X143Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y300       FDRE (Prop_fdre_C_Q)         0.223    -1.745 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/Q
                         net (fo=22, routed)          0.559    -1.186    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[4]
    SLICE_X140Y298       LUT5 (Prop_lut5_I0_O)        0.052    -1.134 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.471    -0.663    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X140Y298       LUT3 (Prop_lut3_I1_O)        0.136    -0.527 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.469    -0.058    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X141Y297       LUT2 (Prop_lut2_I1_O)        0.043    -0.015 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.431     0.416    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X143Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.459 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.459    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X143Y297       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     0.576 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.446     1.022    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X145Y297       LUT6 (Prop_lut6_I0_O)        0.122     1.144 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_8/O
                         net (fo=2, routed)           0.440     1.584    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_8_n_0
    SLICE_X144Y298       LUT4 (Prop_lut4_I0_O)        0.043     1.627 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_1/O
                         net (fo=2, routed)           0.372     1.999    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[2]
    SLICE_X142Y298       LUT5 (Prop_lut5_I0_O)        0.043     2.042 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.042    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_55
    SLICE_X142Y298       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.114     2.156 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[2]
                         net (fo=36, routed)          1.949     4.105    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[2]
    SLICE_X137Y286       LUT4 (Prop_lut4_I3_O)        0.127     4.232 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     4.232    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__2_n_0
    SLICE_X137Y286       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     4.450 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0_carry__1/O[1]
                         net (fo=1, routed)           0.314     4.764    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0[9]
    SLICE_X139Y286       LUT5 (Prop_lut5_I4_O)        0.123     4.887 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt[9]_i_3__1/O
                         net (fo=1, routed)           0.000     4.887    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt[9]_i_3__1_n_0
    SLICE_X139Y286       MUXF7 (Prop_muxf7_I0_O)      0.107     4.994 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[9]_i_2__1/O
                         net (fo=1, routed)           0.000     4.994    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[9]_i_2__1_n_0
    SLICE_X139Y286       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.277    -1.607    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/clk
    SLICE_X139Y286       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[9]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.897ns  (logic 1.354ns (19.631%)  route 5.543ns (80.369%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.611    -1.968    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X143Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y300       FDRE (Prop_fdre_C_Q)         0.223    -1.745 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/Q
                         net (fo=22, routed)          0.559    -1.186    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[4]
    SLICE_X140Y298       LUT5 (Prop_lut5_I0_O)        0.052    -1.134 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.471    -0.663    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X140Y298       LUT3 (Prop_lut3_I1_O)        0.136    -0.527 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.469    -0.058    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X141Y297       LUT2 (Prop_lut2_I1_O)        0.043    -0.015 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.431     0.416    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X143Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.459 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.459    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X143Y297       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     0.576 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.446     1.022    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X145Y297       LUT6 (Prop_lut6_I0_O)        0.122     1.144 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_8/O
                         net (fo=2, routed)           0.440     1.584    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_8_n_0
    SLICE_X144Y298       LUT4 (Prop_lut4_I0_O)        0.043     1.627 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_1/O
                         net (fo=2, routed)           0.372     1.999    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[2]
    SLICE_X142Y298       LUT5 (Prop_lut5_I0_O)        0.043     2.042 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.042    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_55
    SLICE_X142Y298       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.114     2.156 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[2]
                         net (fo=36, routed)          1.855     4.010    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[2]
    SLICE_X140Y287       LUT4 (Prop_lut4_I3_O)        0.127     4.137 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     4.137    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__3_n_0
    SLICE_X140Y287       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     4.261 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__1/O[0]
                         net (fo=1, routed)           0.351     4.612    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0[8]
    SLICE_X141Y287       LUT4 (Prop_lut4_I3_O)        0.124     4.736 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt[8]_i_2__1/O
                         net (fo=1, routed)           0.150     4.886    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt[8]_i_2__1_n_0
    SLICE_X141Y287       LUT6 (Prop_lut6_I5_O)        0.043     4.929 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt[8]_i_1__2/O
                         net (fo=1, routed)           0.000     4.929    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt[8]_i_1__2_n_0
    SLICE_X141Y287       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.277    -1.607    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/clk
    SLICE_X141Y287       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[8]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.871ns  (logic 1.511ns (21.991%)  route 5.360ns (78.009%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.611    -1.968    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X143Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y300       FDRE (Prop_fdre_C_Q)         0.223    -1.745 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/Q
                         net (fo=22, routed)          0.559    -1.186    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[4]
    SLICE_X140Y298       LUT5 (Prop_lut5_I0_O)        0.052    -1.134 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.471    -0.663    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X140Y298       LUT3 (Prop_lut3_I1_O)        0.136    -0.527 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.469    -0.058    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X141Y297       LUT2 (Prop_lut2_I1_O)        0.043    -0.015 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.431     0.416    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X143Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.459 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.459    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X143Y297       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     0.576 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.446     1.022    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X145Y297       LUT6 (Prop_lut6_I0_O)        0.122     1.144 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_8/O
                         net (fo=2, routed)           0.440     1.584    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_8_n_0
    SLICE_X144Y298       LUT4 (Prop_lut4_I0_O)        0.043     1.627 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_1/O
                         net (fo=2, routed)           0.372     1.999    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[2]
    SLICE_X142Y298       LUT5 (Prop_lut5_I0_O)        0.043     2.042 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.042    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_55
    SLICE_X142Y298       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.114     2.156 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[2]
                         net (fo=36, routed)          1.855     4.010    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[2]
    SLICE_X140Y287       LUT4 (Prop_lut4_I3_O)        0.127     4.137 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     4.137    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__3_n_0
    SLICE_X140Y287       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     4.355 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__1/O[1]
                         net (fo=1, routed)           0.317     4.673    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0[9]
    SLICE_X141Y287       LUT5 (Prop_lut5_I4_O)        0.123     4.796 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt[9]_i_3__2/O
                         net (fo=1, routed)           0.000     4.796    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt[9]_i_3__2_n_0
    SLICE_X141Y287       MUXF7 (Prop_muxf7_I0_O)      0.107     4.903 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[9]_i_2__2/O
                         net (fo=1, routed)           0.000     4.903    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[9]_i_2__2_n_0
    SLICE_X141Y287       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.277    -1.607    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/clk
    SLICE_X141Y287       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[9]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/emcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.795ns  (logic 1.505ns (22.148%)  route 5.290ns (77.852%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.611    -1.968    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X143Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y300       FDRE (Prop_fdre_C_Q)         0.223    -1.745 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/Q
                         net (fo=22, routed)          0.559    -1.186    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[4]
    SLICE_X140Y298       LUT5 (Prop_lut5_I0_O)        0.052    -1.134 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.471    -0.663    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X140Y298       LUT3 (Prop_lut3_I1_O)        0.136    -0.527 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.469    -0.058    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X141Y297       LUT2 (Prop_lut2_I1_O)        0.043    -0.015 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.431     0.416    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X143Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.459 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.459    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X143Y297       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     0.576 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.446     1.022    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X145Y297       LUT6 (Prop_lut6_I0_O)        0.122     1.144 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_8/O
                         net (fo=2, routed)           0.440     1.584    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_8_n_0
    SLICE_X144Y298       LUT4 (Prop_lut4_I0_O)        0.043     1.627 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_1/O
                         net (fo=2, routed)           0.372     1.999    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[2]
    SLICE_X142Y298       LUT5 (Prop_lut5_I0_O)        0.043     2.042 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.042    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_55
    SLICE_X142Y298       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.114     2.156 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[2]
                         net (fo=36, routed)          1.817     3.973    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[2]
    SLICE_X135Y286       LUT4 (Prop_lut4_I3_O)        0.127     4.100 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000     4.100    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__1_n_0
    SLICE_X135Y286       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     4.318 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/emcnt0_carry__1/O[1]
                         net (fo=1, routed)           0.285     4.603    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/emcnt0[9]
    SLICE_X136Y287       LUT5 (Prop_lut5_I4_O)        0.123     4.726 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/emcnt[9]_i_3__0/O
                         net (fo=1, routed)           0.000     4.726    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/emcnt[9]_i_3__0_n_0
    SLICE_X136Y287       MUXF7 (Prop_muxf7_I0_O)      0.101     4.827 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/emcnt_reg[9]_i_2__0/O
                         net (fo=1, routed)           0.000     4.827    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/emcnt_reg[9]_i_2__0_n_0
    SLICE_X136Y287       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/emcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.277    -1.607    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/clk
    SLICE_X136Y287       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/emcnt_reg[9]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.498ns  (logic 1.354ns (20.838%)  route 5.144ns (79.162%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.611    -1.968    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X143Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y300       FDRE (Prop_fdre_C_Q)         0.223    -1.745 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/Q
                         net (fo=22, routed)          0.559    -1.186    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[4]
    SLICE_X140Y298       LUT5 (Prop_lut5_I0_O)        0.052    -1.134 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.471    -0.663    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X140Y298       LUT3 (Prop_lut3_I1_O)        0.136    -0.527 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.469    -0.058    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X141Y297       LUT2 (Prop_lut2_I1_O)        0.043    -0.015 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.431     0.416    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X143Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.459 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.459    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X143Y297       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     0.576 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.446     1.022    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X145Y297       LUT6 (Prop_lut6_I0_O)        0.122     1.144 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_8/O
                         net (fo=2, routed)           0.440     1.584    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_8_n_0
    SLICE_X144Y298       LUT4 (Prop_lut4_I0_O)        0.043     1.627 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_1/O
                         net (fo=2, routed)           0.372     1.999    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[2]
    SLICE_X142Y298       LUT5 (Prop_lut5_I0_O)        0.043     2.042 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.042    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_55
    SLICE_X142Y298       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.114     2.156 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[2]
                         net (fo=36, routed)          1.234     3.390    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[2]
    SLICE_X135Y290       LUT4 (Prop_lut4_I3_O)        0.127     3.517 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     3.517    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__0_n_0
    SLICE_X135Y290       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.641 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt0_carry__1/O[0]
                         net (fo=1, routed)           0.355     3.996    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt0[8]
    SLICE_X136Y290       LUT4 (Prop_lut4_I3_O)        0.124     4.120 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt[8]_i_3/O
                         net (fo=1, routed)           0.367     4.487    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt[8]_i_3_n_0
    SLICE_X136Y290       LUT6 (Prop_lut6_I5_O)        0.043     4.530 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt[8]_i_1/O
                         net (fo=1, routed)           0.000     4.530    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt[8]_i_1_n_0
    SLICE_X136Y290       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.279    -1.605    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/clk
    SLICE_X136Y290       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt_reg[8]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.497ns  (logic 1.179ns (18.147%)  route 5.318ns (81.853%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.611    -1.968    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X143Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y300       FDRE (Prop_fdre_C_Q)         0.223    -1.745 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/Q
                         net (fo=22, routed)          0.559    -1.186    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[4]
    SLICE_X140Y298       LUT5 (Prop_lut5_I0_O)        0.052    -1.134 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.471    -0.663    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X140Y298       LUT3 (Prop_lut3_I1_O)        0.136    -0.527 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.469    -0.058    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X141Y297       LUT2 (Prop_lut2_I1_O)        0.043    -0.015 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.431     0.416    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X143Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.459 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.459    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X143Y297       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     0.576 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.446     1.022    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X145Y297       LUT6 (Prop_lut6_I0_O)        0.122     1.144 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_8/O
                         net (fo=2, routed)           0.440     1.584    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_8_n_0
    SLICE_X144Y298       LUT4 (Prop_lut4_I0_O)        0.043     1.627 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_1/O
                         net (fo=2, routed)           0.372     1.999    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[2]
    SLICE_X142Y298       LUT5 (Prop_lut5_I0_O)        0.043     2.042 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.042    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_55
    SLICE_X142Y298       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.114     2.156 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[2]
                         net (fo=36, routed)          2.130     4.286    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/lmfc_wpmf_reg[7]_0[2]
    SLICE_X133Y288       LUT6 (Prop_lut6_I4_O)        0.127     4.413 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part0__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.413    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part0__0_carry__0_i_4_n_0
    SLICE_X133Y288       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116     4.529 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part0__0_carry__0/O[3]
                         net (fo=1, routed)           0.000     4.529    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part0__0_carry__0_n_4
    SLICE_X133Y288       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.276    -1.608    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X133Y288       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part_reg[7]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.392ns  (logic 1.536ns (24.028%)  route 4.856ns (75.972%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.611    -1.968    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X143Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y300       FDRE (Prop_fdre_C_Q)         0.223    -1.745 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/Q
                         net (fo=22, routed)          0.559    -1.186    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[4]
    SLICE_X140Y298       LUT5 (Prop_lut5_I0_O)        0.052    -1.134 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.471    -0.663    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X140Y298       LUT3 (Prop_lut3_I1_O)        0.136    -0.527 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.469    -0.058    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X141Y297       LUT2 (Prop_lut2_I1_O)        0.043    -0.015 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.431     0.416    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X143Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.459 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.459    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X143Y297       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     0.576 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.330     0.906    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X145Y297       LUT6 (Prop_lut6_I5_O)        0.122     1.028 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10/O
                         net (fo=2, routed)           0.232     1.260    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10_n_0
    SLICE_X145Y297       LUT4 (Prop_lut4_I3_O)        0.043     1.303 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_3/O
                         net (fo=2, routed)           0.427     1.730    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[0]
    SLICE_X142Y298       LUT6 (Prop_lut6_I0_O)        0.043     1.773 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.773    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_57
    SLICE_X142Y298       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     1.893 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[0]
                         net (fo=56, routed)          1.408     3.302    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[0]
    SLICE_X137Y312       LUT4 (Prop_lut4_I1_O)        0.123     3.425 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__6/O
                         net (fo=1, routed)           0.000     3.425    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__6_n_0
    SLICE_X137Y312       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.618 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.618    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt0_carry__0_n_0
    SLICE_X137Y313       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.729 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt0_carry__1/O[0]
                         net (fo=1, routed)           0.365     4.094    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt0[8]
    SLICE_X138Y313       LUT4 (Prop_lut4_I3_O)        0.124     4.218 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt[8]_i_2__4/O
                         net (fo=1, routed)           0.164     4.381    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt[8]_i_2__4_n_0
    SLICE_X138Y313       LUT6 (Prop_lut6_I5_O)        0.043     4.424 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt[8]_i_1__5/O
                         net (fo=1, routed)           0.000     4.424    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt[8]_i_1__5_n_0
    SLICE_X138Y313       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.407    -1.477    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/clk
    SLICE_X138Y313       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt_reg[8]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.381ns  (logic 1.180ns (18.492%)  route 5.201ns (81.508%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.611    -1.968    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X143Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y300       FDRE (Prop_fdre_C_Q)         0.223    -1.745 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/Q
                         net (fo=22, routed)          0.559    -1.186    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[4]
    SLICE_X140Y298       LUT5 (Prop_lut5_I0_O)        0.052    -1.134 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.471    -0.663    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X140Y298       LUT3 (Prop_lut3_I1_O)        0.136    -0.527 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.469    -0.058    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X141Y297       LUT2 (Prop_lut2_I1_O)        0.043    -0.015 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.431     0.416    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X143Y297       LUT6 (Prop_lut6_I5_O)        0.043     0.459 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.459    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X143Y297       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     0.576 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.446     1.022    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X145Y297       LUT6 (Prop_lut6_I0_O)        0.122     1.144 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_8/O
                         net (fo=2, routed)           0.440     1.584    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_8_n_0
    SLICE_X144Y298       LUT4 (Prop_lut4_I0_O)        0.043     1.627 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_1/O
                         net (fo=2, routed)           0.372     1.999    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[2]
    SLICE_X142Y298       LUT5 (Prop_lut5_I0_O)        0.043     2.042 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.042    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_55
    SLICE_X142Y298       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.114     2.156 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[2]
                         net (fo=36, routed)          2.013     4.169    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/lmfc_wpmf_reg[7]_0[2]
    SLICE_X133Y288       LUT5 (Prop_lut5_I1_O)        0.127     4.296 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.296    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part0__0_carry__0_i_5_n_0
    SLICE_X133Y288       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     4.413 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part0__0_carry__0/O[2]
                         net (fo=1, routed)           0.000     4.413    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part0__0_carry__0_n_5
    SLICE_X133Y288       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.276    -1.608    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X133Y288       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_octets_per_frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/octets_per_frame_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.344ns  (logic 0.178ns (51.673%)  route 0.166ns (48.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.197ns
    Source Clock Delay      (SCD):    -1.666ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.218    -1.666    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X109Y270       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_octets_per_frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y270       FDRE (Prop_fdre_C_Q)         0.178    -1.488 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_octets_per_frame_reg[3]/Q
                         net (fo=22, routed)          0.166    -1.322    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/tx_cfg_f[3]
    SLICE_X109Y271       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/octets_per_frame_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.382    -2.197    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X109Y271       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/octets_per_frame_r_reg[3]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_octets_per_frame_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/octets_per_frame_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.346ns  (logic 0.178ns (51.440%)  route 0.168ns (48.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.197ns
    Source Clock Delay      (SCD):    -1.666ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.218    -1.666    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X109Y270       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_octets_per_frame_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y270       FDRE (Prop_fdre_C_Q)         0.178    -1.488 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_octets_per_frame_reg[5]/Q
                         net (fo=16, routed)          0.168    -1.320    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/tx_cfg_f[5]
    SLICE_X109Y271       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/octets_per_frame_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.382    -2.197    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X109Y271       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/octets_per_frame_r_reg[5]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_lanes_in_use_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.321ns  (logic 0.214ns (66.610%)  route 0.107ns (33.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.151ns
    Source Clock Delay      (SCD):    -1.623ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.261    -1.623    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X124Y274       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_lanes_in_use_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y274       FDRE (Prop_fdre_C_Q)         0.178    -1.445 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_lanes_in_use_reg[5]/Q
                         net (fo=4, routed)           0.107    -1.338    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/active_lanes[5]
    SLICE_X125Y274       LUT6 (Prop_lut6_I3_O)        0.036    -1.302 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.302    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l[0]_i_1_n_0
    SLICE_X125Y274       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.428    -2.151    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/clk
    SLICE_X125Y274       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/sysr_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.305ns  (logic 0.214ns (70.272%)  route 0.091ns (29.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.128ns
    Source Clock Delay      (SCD):    -1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.281    -1.603    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X137Y296       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y296       FDRE (Prop_fdre_C_Q)         0.178    -1.425 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_delay_reg[2]/Q
                         net (fo=1, routed)           0.091    -1.335    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/lmfc_pulse_delay[2]
    SLICE_X136Y296       LUT6 (Prop_lut6_I5_O)        0.036    -1.299 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/sysr_pulse_i_1/O
                         net (fo=1, routed)           0.000    -1.299    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/sysr_pulse
    SLICE_X136Y296       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/sysr_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.451    -2.128    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X136Y296       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/sysr_pulse_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_req_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_read/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.333ns  (logic 0.162ns (48.621%)  route 0.171ns (51.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.968ns
    Source Clock Delay      (SCD):    -1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.281    -1.603    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X139Y298       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_req_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y298       FDRE (Prop_fdre_C_Q)         0.162    -1.441 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_req_tog_reg/Q
                         net (fo=2, routed)           0.171    -1.270    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_read/src_in
    SLICE_X139Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_read/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.611    -1.968    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_read/dest_clk
    SLICE_X139Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_read/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_octets_per_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/octets_per_frame_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.435ns  (logic 0.178ns (40.908%)  route 0.257ns (59.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.197ns
    Source Clock Delay      (SCD):    -1.666ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.218    -1.666    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X109Y270       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_octets_per_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y270       FDRE (Prop_fdre_C_Q)         0.178    -1.488 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_octets_per_frame_reg[4]/Q
                         net (fo=18, routed)          0.257    -1.231    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/tx_cfg_f[4]
    SLICE_X109Y271       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/octets_per_frame_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.382    -2.197    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X109Y271       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/octets_per_frame_r_reg[4]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_octets_per_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/octets_per_frame_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.437ns  (logic 0.178ns (40.777%)  route 0.259ns (59.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.195ns
    Source Clock Delay      (SCD):    -1.666ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.218    -1.666    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X109Y270       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_octets_per_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y270       FDRE (Prop_fdre_C_Q)         0.178    -1.488 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_octets_per_frame_reg[2]/Q
                         net (fo=28, routed)          0.259    -1.230    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/tx_cfg_f[2]
    SLICE_X108Y270       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/octets_per_frame_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.384    -2.195    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X108Y270       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/octets_per_frame_r_reg[2]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_did_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/link_cfg_data_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.461ns  (logic 0.278ns (60.360%)  route 0.183ns (39.640%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.193ns
    Source Clock Delay      (SCD):    -1.664ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.220    -1.664    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X120Y270       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_did_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y270       FDRE (Prop_fdre_C_Q)         0.206    -1.458 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_did_reg[1]/Q
                         net (fo=5, routed)           0.099    -1.360    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/tx_cfg_did[1]
    SLICE_X121Y270       LUT6 (Prop_lut6_I3_O)        0.036    -1.324 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/link_cfg_data_r[9]_i_4/O
                         net (fo=1, routed)           0.084    -1.240    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/link_cfg_data_r[9]_i_4_n_0
    SLICE_X121Y270       LUT5 (Prop_lut5_I4_O)        0.036    -1.204 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/link_cfg_data_r[9]_i_1/O
                         net (fo=1, routed)           0.000    -1.204    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32_n_13
    SLICE_X121Y270       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/link_cfg_data_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.386    -2.193    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/clk
    SLICE_X121Y270       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/link_cfg_data_r_reg[9]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/sync_combine_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.504ns  (logic 0.214ns (42.476%)  route 0.290ns (57.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.198ns
    Source Clock Delay      (SCD):    -1.669ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.215    -1.669    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X121Y274       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y274       FDRE (Prop_fdre_C_Q)         0.178    -1.491 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_reg[1]/Q
                         net (fo=50, routed)          0.290    -1.202    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/test_modes[1]
    SLICE_X121Y276       LUT3 (Prop_lut3_I1_O)        0.036    -1.166 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/sync_combine_i_1/O
                         net (fo=1, routed)           0.000    -1.166    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/sync_combine_i_1_n_0
    SLICE_X121Y276       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/sync_combine_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.381    -2.198    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/clk
    SLICE_X121Y276       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/sync_combine_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_octets_per_frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/octets_per_frame_minus_4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.504ns  (logic 0.214ns (42.464%)  route 0.290ns (57.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.193ns
    Source Clock Delay      (SCD):    -1.666ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.218    -1.666    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X109Y270       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_octets_per_frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y270       FDRE (Prop_fdre_C_Q)         0.178    -1.488 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_octets_per_frame_reg[3]/Q
                         net (fo=22, routed)          0.290    -1.198    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/tx_cfg_f[3]
    SLICE_X111Y268       LUT2 (Prop_lut2_I1_O)        0.036    -1.162 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/octets_per_frame_minus_4[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.162    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/octets_per_frame_minus_4[3]_i_1_n_0
    SLICE_X111Y268       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/octets_per_frame_minus_4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.386    -2.193    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X111Y268       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/octets_per_frame_minus_4_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_120_clk_wiz_0
  To Clock:  clk_120_clk_wiz_0

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        2.032ns  (logic 0.193ns (9.497%)  route 1.839ns (90.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.876    -0.560    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y266       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y266       FDRE (Prop_fdre_C_Q)         0.113    -0.447 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/Q
                         net (fo=1, routed)           0.224    -0.224    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[0]
    SLICE_X145Y266       LUT2 (Prop_lut2_I1_O)        0.080    -0.144 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[0]_INST_0/O
                         net (fo=8, routed)           1.616     1.472    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[0]
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.908    -0.277    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.977ns  (logic 0.161ns (8.142%)  route 1.816ns (91.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.871    -0.565    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y271       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y271       FDRE (Prop_fdre_C_Q)         0.124    -0.441 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/Q
                         net (fo=1, routed)           0.146    -0.295    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[2]
    SLICE_X144Y271       LUT3 (Prop_lut3_I0_O)        0.037    -0.258 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[2]_INST_0/O
                         net (fo=8, routed)           1.670     1.412    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[2]
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.908    -0.277    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.872ns  (logic 0.159ns (8.496%)  route 1.713ns (91.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.871    -0.565    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y271       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y271       FDRE (Prop_fdre_C_Q)         0.124    -0.441 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/Q
                         net (fo=1, routed)           0.228    -0.214    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[1]
    SLICE_X144Y271       LUT3 (Prop_lut3_I0_O)        0.035    -0.179 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[1]_INST_0/O
                         net (fo=8, routed)           1.485     1.306    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[1]
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.908    -0.277    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.802ns  (logic 0.193ns (10.708%)  route 1.609ns (89.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.876    -0.560    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y266       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y266       FDRE (Prop_fdre_C_Q)         0.113    -0.447 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/Q
                         net (fo=1, routed)           0.224    -0.224    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[0]
    SLICE_X145Y266       LUT2 (Prop_lut2_I1_O)        0.080    -0.144 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[0]_INST_0/O
                         net (fo=8, routed)           1.386     1.242    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[0]
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.903    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.776ns  (logic 0.161ns (9.063%)  route 1.615ns (90.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.871    -0.565    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y271       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y271       FDRE (Prop_fdre_C_Q)         0.124    -0.441 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/Q
                         net (fo=1, routed)           0.146    -0.295    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[2]
    SLICE_X144Y271       LUT3 (Prop_lut3_I0_O)        0.037    -0.258 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[2]_INST_0/O
                         net (fo=8, routed)           1.469     1.211    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[2]
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.903    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.703ns  (logic 0.159ns (9.336%)  route 1.544ns (90.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.871    -0.565    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y271       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y271       FDRE (Prop_fdre_C_Q)         0.124    -0.441 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/Q
                         net (fo=1, routed)           0.228    -0.214    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[1]
    SLICE_X144Y271       LUT3 (Prop_lut3_I0_O)        0.035    -0.179 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[1]_INST_0/O
                         net (fo=8, routed)           1.317     1.138    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[1]
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.903    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.530ns  (logic 0.193ns (12.612%)  route 1.337ns (87.388%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.876    -0.560    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y266       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y266       FDRE (Prop_fdre_C_Q)         0.113    -0.447 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/Q
                         net (fo=1, routed)           0.224    -0.224    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[0]
    SLICE_X145Y266       LUT2 (Prop_lut2_I1_O)        0.080    -0.144 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[0]_INST_0/O
                         net (fo=8, routed)           1.114     0.970    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[0]
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.903    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.161ns (10.817%)  route 1.327ns (89.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.871    -0.565    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y271       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y271       FDRE (Prop_fdre_C_Q)         0.124    -0.441 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/Q
                         net (fo=1, routed)           0.146    -0.295    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[2]
    SLICE_X144Y271       LUT3 (Prop_lut3_I0_O)        0.037    -0.258 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[2]_INST_0/O
                         net (fo=8, routed)           1.181     0.923    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[2]
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.903    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.472ns  (logic 0.159ns (10.798%)  route 1.313ns (89.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.871    -0.565    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y271       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y271       FDRE (Prop_fdre_C_Q)         0.124    -0.441 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/Q
                         net (fo=1, routed)           0.228    -0.214    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[1]
    SLICE_X144Y271       LUT3 (Prop_lut3_I0_O)        0.035    -0.179 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[1]_INST_0/O
                         net (fo=8, routed)           1.086     0.907    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[1]
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.903    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.193ns (14.078%)  route 1.178ns (85.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.876    -0.560    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y266       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y266       FDRE (Prop_fdre_C_Q)         0.113    -0.447 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/Q
                         net (fo=1, routed)           0.224    -0.224    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[0]
    SLICE_X145Y266       LUT2 (Prop_lut2_I1_O)        0.080    -0.144 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[0]_INST_0/O
                         net (fo=8, routed)           0.954     0.811    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[0]
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.908    -0.277    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.880ns  (logic 0.219ns (24.887%)  route 0.661ns (75.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.965ns
    Source Clock Delay      (SCD):    -1.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.269    -1.615    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y271       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y271       FDRE (Prop_fdre_C_Q)         0.178    -1.437 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/Q
                         net (fo=1, routed)           0.198    -1.239    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[2]
    SLICE_X144Y271       LUT3 (Prop_lut3_I0_O)        0.041    -1.198 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[2]_INST_0/O
                         net (fo=8, routed)           0.463    -0.735    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[2]
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.614    -1.965    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.911ns  (logic 0.214ns (23.501%)  route 0.697ns (76.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.965ns
    Source Clock Delay      (SCD):    -1.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.269    -1.615    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y271       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y271       FDRE (Prop_fdre_C_Q)         0.178    -1.437 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/Q
                         net (fo=1, routed)           0.305    -1.133    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[1]
    SLICE_X144Y271       LUT3 (Prop_lut3_I0_O)        0.036    -1.097 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[1]_INST_0/O
                         net (fo=8, routed)           0.392    -0.705    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[1]
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.614    -1.965    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.963ns  (logic 0.262ns (27.193%)  route 0.701ns (72.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.965ns
    Source Clock Delay      (SCD):    -1.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.274    -1.610    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y266       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y266       FDRE (Prop_fdre_C_Q)         0.162    -1.448 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/Q
                         net (fo=1, routed)           0.300    -1.149    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[0]
    SLICE_X145Y266       LUT2 (Prop_lut2_I1_O)        0.100    -1.049 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[0]_INST_0/O
                         net (fo=8, routed)           0.402    -0.647    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[0]
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.614    -1.965    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.039ns  (logic 0.219ns (21.073%)  route 0.820ns (78.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.956ns
    Source Clock Delay      (SCD):    -1.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.269    -1.615    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y271       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y271       FDRE (Prop_fdre_C_Q)         0.178    -1.437 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/Q
                         net (fo=1, routed)           0.198    -1.239    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[2]
    SLICE_X144Y271       LUT3 (Prop_lut3_I0_O)        0.041    -1.198 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[2]_INST_0/O
                         net (fo=8, routed)           0.622    -0.576    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[2]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.623    -1.956    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.062ns  (logic 0.262ns (24.663%)  route 0.800ns (75.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.956ns
    Source Clock Delay      (SCD):    -1.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.274    -1.610    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y266       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y266       FDRE (Prop_fdre_C_Q)         0.162    -1.448 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/Q
                         net (fo=1, routed)           0.300    -1.149    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[0]
    SLICE_X145Y266       LUT2 (Prop_lut2_I1_O)        0.100    -1.049 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[0]_INST_0/O
                         net (fo=8, routed)           0.501    -0.548    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[0]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.623    -1.956    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.074ns  (logic 0.214ns (19.929%)  route 0.860ns (80.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.956ns
    Source Clock Delay      (SCD):    -1.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.269    -1.615    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y271       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y271       FDRE (Prop_fdre_C_Q)         0.178    -1.437 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/Q
                         net (fo=1, routed)           0.305    -1.133    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[1]
    SLICE_X144Y271       LUT3 (Prop_lut3_I0_O)        0.036    -1.097 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[1]_INST_0/O
                         net (fo=8, routed)           0.555    -0.542    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[1]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.623    -1.956    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.172ns  (logic 0.214ns (18.255%)  route 0.958ns (81.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.965ns
    Source Clock Delay      (SCD):    -1.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.269    -1.615    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y271       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y271       FDRE (Prop_fdre_C_Q)         0.178    -1.437 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/Q
                         net (fo=1, routed)           0.305    -1.133    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[1]
    SLICE_X144Y271       LUT3 (Prop_lut3_I0_O)        0.036    -1.097 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[1]_INST_0/O
                         net (fo=8, routed)           0.654    -0.443    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[1]
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.614    -1.965    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.235ns  (logic 0.219ns (17.728%)  route 1.016ns (82.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.965ns
    Source Clock Delay      (SCD):    -1.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.269    -1.615    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y271       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y271       FDRE (Prop_fdre_C_Q)         0.178    -1.437 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/Q
                         net (fo=1, routed)           0.198    -1.239    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[2]
    SLICE_X144Y271       LUT3 (Prop_lut3_I0_O)        0.041    -1.198 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[2]_INST_0/O
                         net (fo=8, routed)           0.818    -0.380    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[2]
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.614    -1.965    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.313ns  (logic 0.262ns (19.961%)  route 1.051ns (80.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.965ns
    Source Clock Delay      (SCD):    -1.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.274    -1.610    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y266       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y266       FDRE (Prop_fdre_C_Q)         0.162    -1.448 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/Q
                         net (fo=1, routed)           0.300    -1.149    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[0]
    SLICE_X145Y266       LUT2 (Prop_lut2_I1_O)        0.100    -1.049 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[0]_INST_0/O
                         net (fo=8, routed)           0.751    -0.298    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[0]
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.614    -1.965    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.385ns  (logic 0.219ns (15.807%)  route 1.166ns (84.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.956ns
    Source Clock Delay      (SCD):    -1.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.269    -1.615    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y271       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y271       FDRE (Prop_fdre_C_Q)         0.178    -1.437 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/Q
                         net (fo=1, routed)           0.198    -1.239    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[2]
    SLICE_X144Y271       LUT3 (Prop_lut3_I0_O)        0.041    -1.198 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[2]_INST_0/O
                         net (fo=8, routed)           0.968    -0.230    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[2]
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.623    -1.956    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  eth_rxc
  To Clock:  clk_120_clk_wiz_0

Max Delay             0 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.091ns (39.105%)  route 0.142ns (60.895%))
  Logic Levels:           0  
  Clock Path Skew:        -2.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.562     1.914    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X125Y222       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y222       FDRE (Prop_fdre_C_Q)         0.091     2.005 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.142     2.147    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X125Y221       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.766    -0.670    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X125Y221       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.157%)  route 0.147ns (61.843%))
  Logic Levels:           0  
  Clock Path Skew:        -2.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.561     1.913    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X127Y226       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y226       FDRE (Prop_fdre_C_Q)         0.091     2.004 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.147     2.152    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X128Y226       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.764    -0.672    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X128Y226       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.096%)  route 0.143ns (58.904%))
  Logic Levels:           0  
  Clock Path Skew:        -2.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.561     1.913    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X127Y226       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y226       FDRE (Prop_fdre_C_Q)         0.100     2.013 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.143     2.157    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X128Y226       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.764    -0.672    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X128Y226       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.891%)  route 0.139ns (58.109%))
  Logic Levels:           0  
  Clock Path Skew:        -2.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.567     1.919    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X129Y231       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y231       FDRE (Prop_fdre_C_Q)         0.100     2.019 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.139     2.158    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X128Y229       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.768    -0.668    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X128Y229       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.107ns (43.667%)  route 0.138ns (56.333%))
  Logic Levels:           0  
  Clock Path Skew:        -2.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.564     1.916    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X130Y228       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y228       FDRE (Prop_fdre_C_Q)         0.107     2.023 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.138     2.161    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X128Y228       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.767    -0.669    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X128Y228       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.015%)  route 0.150ns (59.985%))
  Logic Levels:           0  
  Clock Path Skew:        -2.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.562     1.914    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X125Y222       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y222       FDRE (Prop_fdre_C_Q)         0.100     2.014 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.150     2.164    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X124Y222       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.765    -0.671    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X124Y222       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.172%)  route 0.149ns (59.828%))
  Logic Levels:           0  
  Clock Path Skew:        -2.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.563     1.915    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X123Y220       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y220       FDRE (Prop_fdre_C_Q)         0.100     2.015 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.149     2.164    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X122Y220       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.766    -0.670    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X122Y220       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.015%)  route 0.150ns (59.985%))
  Logic Levels:           0  
  Clock Path Skew:        -2.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.567     1.919    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X129Y231       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y231       FDRE (Prop_fdre_C_Q)         0.100     2.019 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.150     2.169    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X128Y231       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.770    -0.666    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X128Y231       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.118ns (46.381%)  route 0.136ns (53.619%))
  Logic Levels:           0  
  Clock Path Skew:        -2.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.564     1.916    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X130Y228       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y228       FDRE (Prop_fdre_C_Q)         0.118     2.034 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.136     2.171    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X130Y227       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.766    -0.670    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X130Y227       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.288%)  route 0.161ns (61.712%))
  Logic Levels:           0  
  Clock Path Skew:        -2.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.567     1.919    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X129Y231       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y231       FDRE (Prop_fdre_C_Q)         0.100     2.019 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/Q
                         net (fo=1, routed)           0.161     2.180    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[14]
    SLICE_X128Y231       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.770    -0.666    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X128Y231       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  eth_rxc

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.395ns  (logic 1.540ns (28.542%)  route 3.855ns (71.458%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 r  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         2.347     5.395    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X67Y178        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.077     4.379    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X67Y178        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.628ns  (logic 0.450ns (17.117%)  route 2.178ns (82.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.832     1.254    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.028     1.282 r  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         1.346     2.628    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X67Y178        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.729     2.350    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X67Y178        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_120_clk_wiz_0
  To Clock:  eth_rxc

Max Delay             0 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.390ns  (logic 0.162ns (41.566%)  route 0.228ns (58.434%))
  Logic Levels:           0  
  Clock Path Skew:        6.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    -1.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.132    -1.752    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X125Y226       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y226       FDRE (Prop_fdre_C_Q)         0.162    -1.590 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.228    -1.363    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[13]
    SLICE_X126Y226       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.269     4.832    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X126Y226       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.403ns  (logic 0.178ns (44.197%)  route 0.225ns (55.803%))
  Logic Levels:           0  
  Clock Path Skew:        6.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    -1.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.132    -1.752    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X125Y226       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y226       FDRE (Prop_fdre_C_Q)         0.178    -1.574 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.225    -1.350    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[12]
    SLICE_X126Y226       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.269     4.832    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X126Y226       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.404ns  (logic 0.178ns (44.014%)  route 0.226ns (55.986%))
  Logic Levels:           0  
  Clock Path Skew:        6.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    -1.750ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.134    -1.750    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X123Y221       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y221       FDRE (Prop_fdre_C_Q)         0.178    -1.572 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.226    -1.346    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X123Y220       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.273     4.836    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X123Y220       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.410ns  (logic 0.162ns (39.489%)  route 0.248ns (60.511%))
  Logic Levels:           0  
  Clock Path Skew:        6.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    -1.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.132    -1.752    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X131Y224       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y224       FDRE (Prop_fdre_C_Q)         0.162    -1.590 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.248    -1.342    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X130Y224       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.269     4.832    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X130Y224       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.410ns  (logic 0.162ns (39.515%)  route 0.248ns (60.485%))
  Logic Levels:           0  
  Clock Path Skew:        6.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    -1.750ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.134    -1.750    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X123Y221       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y221       FDRE (Prop_fdre_C_Q)         0.162    -1.588 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.248    -1.340    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X122Y221       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.271     4.834    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X122Y221       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.427ns  (logic 0.178ns (41.693%)  route 0.249ns (58.307%))
  Logic Levels:           0  
  Clock Path Skew:        6.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    -1.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.132    -1.752    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X131Y224       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y224       FDRE (Prop_fdre_C_Q)         0.178    -1.574 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.249    -1.325    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X130Y224       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.269     4.832    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X130Y224       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.425ns  (logic 0.189ns (44.467%)  route 0.236ns (55.533%))
  Logic Levels:           0  
  Clock Path Skew:        6.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    -1.747ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.137    -1.747    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X126Y218       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y218       FDRE (Prop_fdre_C_Q)         0.189    -1.558 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.236    -1.322    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X126Y221       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.272     4.835    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X126Y221       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.432ns  (logic 0.206ns (47.714%)  route 0.226ns (52.286%))
  Logic Levels:           0  
  Clock Path Skew:        6.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    -1.748ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.136    -1.748    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X132Y223       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y223       FDRE (Prop_fdre_C_Q)         0.206    -1.542 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[14]/Q
                         net (fo=1, routed)           0.226    -1.317    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[14]
    SLICE_X132Y224       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.271     4.834    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X132Y224       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.432ns  (logic 0.206ns (47.714%)  route 0.226ns (52.286%))
  Logic Levels:           0  
  Clock Path Skew:        6.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    -1.747ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.137    -1.747    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X126Y218       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y218       FDRE (Prop_fdre_C_Q)         0.206    -1.541 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.226    -1.316    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X126Y219       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.275     4.838    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X126Y219       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.437ns  (logic 0.178ns (40.758%)  route 0.259ns (59.242%))
  Logic Levels:           0  
  Clock Path Skew:        6.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    -1.750ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.134    -1.750    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X123Y221       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y221       FDRE (Prop_fdre_C_Q)         0.178    -1.572 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.259    -1.314    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X124Y221       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.272     4.835    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X124Y221       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           859 Endpoints
Min Delay           859 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx7332_syncp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.163ns  (logic 3.469ns (37.862%)  route 5.694ns (62.138%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y191        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X83Y191        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           5.694     5.917    tx7332_syncp_OBUF
    H21                  OBUF (Prop_obuf_I_O)         3.246     9.163 r  tx7332_syncp_OBUF_inst/O
                         net (fo=0)                   0.000     9.163    tx7332_syncp
    H21                                                               r  tx7332_syncp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_TX7332/SPI_Master_Inst/r_SPI_Clk_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            tx7332_spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.105ns  (logic 3.527ns (43.521%)  route 4.577ns (56.479%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y188        FDPE                         0.000     0.000 r  u_TX7332/SPI_Master_Inst/r_SPI_Clk_reg/C
    SLICE_X90Y188        FDPE (Prop_fdpe_C_Q)         0.259     0.259 r  u_TX7332/SPI_Master_Inst/r_SPI_Clk_reg/Q
                         net (fo=9, routed)           4.577     4.836    tx7332_spi_clk_OBUF
    F22                  OBUF (Prop_obuf_I_O)         3.268     8.105 r  tx7332_spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000     8.105    tx7332_spi_clk
    F22                                                               r  tx7332_spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/r_Address_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.810ns  (logic 1.540ns (19.716%)  route 6.270ns (80.284%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         4.762     7.810    u_TX7332/r_TX_Shift_Reg_reg[41]
    SLICE_X91Y190        FDCE                                         f  u_TX7332/r_Address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/r_Write_Data_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.810ns  (logic 1.540ns (19.716%)  route 6.270ns (80.284%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         4.762     7.810    u_TX7332/r_TX_Shift_Reg_reg[41]
    SLICE_X90Y190        FDCE                                         f  u_TX7332/r_Write_Data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/r_Write_Data_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.810ns  (logic 1.540ns (19.716%)  route 6.270ns (80.284%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         4.762     7.810    u_TX7332/r_TX_Shift_Reg_reg[41]
    SLICE_X90Y190        FDCE                                         f  u_TX7332/r_Write_Data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.809ns  (logic 1.540ns (19.719%)  route 6.269ns (80.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         4.760     7.809    u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[41]_1
    SLICE_X88Y199        FDCE                                         f  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.809ns  (logic 1.540ns (19.719%)  route 6.269ns (80.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         4.760     7.809    u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[41]_1
    SLICE_X88Y199        FDCE                                         f  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.809ns  (logic 1.540ns (19.719%)  route 6.269ns (80.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         4.760     7.809    u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[41]_1
    SLICE_X88Y199        FDCE                                         f  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.809ns  (logic 1.540ns (19.719%)  route 6.269ns (80.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         4.760     7.809    u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[41]_1
    SLICE_X88Y199        FDCE                                         f  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.807ns  (logic 1.540ns (19.724%)  route 6.267ns (80.276%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         4.758     7.807    u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[41]_1
    SLICE_X89Y199        FDCE                                         f  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_TX7332/r_Write_Data_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y189        FDCE                         0.000     0.000 r  u_TX7332/r_Write_Data_reg[15]/C
    SLICE_X87Y189        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/r_Write_Data_reg[15]/Q
                         net (fo=1, routed)           0.055     0.155    u_TX7332/SPI_Master_Inst/in5[13]
    SLICE_X86Y189        LUT4 (Prop_lut4_I1_O)        0.028     0.183 r  u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.183    u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg[15]_i_1_n_0
    SLICE_X86Y189        FDCE                                         r  u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_TX7332/r_Write_Data_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y193        FDCE                         0.000     0.000 r  u_TX7332/r_Write_Data_reg[1]/C
    SLICE_X91Y193        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/r_Write_Data_reg[1]/Q
                         net (fo=1, routed)           0.056     0.156    u_TX7332/SPI_Master_Inst/in5[1]
    SLICE_X90Y193        LUT4 (Prop_lut4_I1_O)        0.028     0.184 r  u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.184    u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg[1]_i_1_n_0
    SLICE_X90Y193        FDCE                                         r  u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_TX7332/r_Write_Data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y192        FDCE                         0.000     0.000 r  u_TX7332/r_Write_Data_reg[4]/C
    SLICE_X91Y192        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/r_Write_Data_reg[4]/Q
                         net (fo=1, routed)           0.056     0.156    u_TX7332/SPI_Master_Inst/in5[4]
    SLICE_X90Y192        LUT4 (Prop_lut4_I1_O)        0.028     0.184 r  u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.184    u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg[4]_i_1_n_0
    SLICE_X90Y192        FDCE                                         r  u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/addr_t_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.100ns (52.443%)  route 0.091ns (47.557%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y202        FDCE                         0.000     0.000 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_addr_reg[2]/C
    SLICE_X65Y202        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_addr_reg[2]/Q
                         net (fo=1, routed)           0.091     0.191    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/addr_t_reg[4]_0[2]
    SLICE_X63Y202        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/addr_t_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_addr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/addr_t_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.100ns (52.111%)  route 0.092ns (47.889%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y202        FDCE                         0.000     0.000 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_addr_reg[3]/C
    SLICE_X64Y202        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_addr_reg[3]/Q
                         net (fo=1, routed)           0.092     0.192    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/addr_t_reg[4]_0[3]
    SLICE_X63Y202        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/addr_t_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_addr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/addr_t_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.100ns (52.079%)  route 0.092ns (47.921%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y202        FDCE                         0.000     0.000 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_addr_reg[4]/C
    SLICE_X64Y202        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_addr_reg[4]/Q
                         net (fo=1, routed)           0.092     0.192    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/addr_t_reg[4]_0[4]
    SLICE_X63Y202        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/addr_t_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/addr_t_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.193ns  (logic 0.100ns (51.782%)  route 0.093ns (48.218%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y202        FDCE                         0.000     0.000 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_addr_reg[0]/C
    SLICE_X64Y202        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_addr_reg[0]/Q
                         net (fo=1, routed)           0.093     0.193    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/addr_t_reg[4]_0[0]
    SLICE_X63Y202        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/addr_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.100ns (48.587%)  route 0.106ns (51.413%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y196        FDCE                         0.000     0.000 r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[23]/C
    SLICE_X88Y196        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[23]/Q
                         net (fo=2, routed)           0.106     0.206    u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg[23]
    SLICE_X90Y197        FDCE                                         r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_TX7332/r_Write_Data_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y189        FDCE                         0.000     0.000 r  u_TX7332/r_Write_Data_reg[13]/C
    SLICE_X87Y189        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/r_Write_Data_reg[13]/Q
                         net (fo=1, routed)           0.081     0.181    u_TX7332/SPI_Master_Inst/in5[11]
    SLICE_X86Y189        LUT4 (Prop_lut4_I1_O)        0.028     0.209 r  u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg[13]_i_1/O
                         net (fo=1, routed)           0.000     0.209    u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg[13]_i_1_n_0
    SLICE_X86Y189        FDCE                                         r  u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_TX7332/r_Write_Data_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.128ns (61.089%)  route 0.082ns (38.911%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y190        FDCE                         0.000     0.000 r  u_TX7332/r_Write_Data_reg[12]/C
    SLICE_X87Y190        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/r_Write_Data_reg[12]/Q
                         net (fo=1, routed)           0.082     0.182    u_TX7332/SPI_Master_Inst/in5[10]
    SLICE_X86Y190        LUT4 (Prop_lut4_I1_O)        0.028     0.210 r  u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.210    u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg[12]_i_1_n_0
    SLICE_X86Y190        FDCE                                         r  u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_120_clk_wiz_0
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            rx_sync_0_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.942ns  (logic 1.811ns (22.801%)  route 6.131ns (77.199%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.450    -2.129    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/clk
    SLICE_X135Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y293       FDRE (Prop_fdre_C_Q)         0.204    -1.925 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/Q
                         net (fo=2, routed)           6.131     4.206    top_jesd204_inst/rx_sync_0
    AD21                 OBUFDS (Prop_obufds_I_OB)    1.607     5.813 r  top_jesd204_inst/OBUFDS_rx_sync_0/OB
                         net (fo=0)                   0.000     5.813    rx_sync_0_n
    AE21                                                              r  rx_sync_0_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            rx_sync_0_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.942ns  (logic 1.811ns (22.801%)  route 6.131ns (77.199%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.450    -2.129    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/clk
    SLICE_X135Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y293       FDRE (Prop_fdre_C_Q)         0.204    -1.925 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/Q
                         net (fo=2, routed)           6.131     4.206    top_jesd204_inst/rx_sync_0
    AD21                 OBUFDS (Prop_obufds_I_O)     1.607     5.813 r  top_jesd204_inst/OBUFDS_rx_sync_0/O
                         net (fo=0)                   0.000     5.813    rx_sync_0_p
    AD21                                                              r  rx_sync_0_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 0.030ns (1.369%)  route 2.161ns (98.631%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.154     3.885    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 0.030ns (1.369%)  route 2.161ns (98.631%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.154     3.885    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 0.030ns (1.373%)  route 2.155ns (98.627%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.148     3.879    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 0.030ns (1.374%)  route 2.153ns (98.626%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.146     3.877    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 0.030ns (1.434%)  route 2.061ns (98.566%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.054     3.785    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 0.030ns (1.434%)  route 2.061ns (98.566%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.054     3.785    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.085ns  (logic 0.030ns (1.439%)  route 2.055ns (98.561%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.048     3.779    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 0.030ns (1.440%)  route 2.053ns (98.560%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.046     3.777    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.532ns  (logic 0.083ns (2.350%)  route 3.449ns (97.650%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.444    -1.440    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.534ns  (logic 0.083ns (2.348%)  route 3.451ns (97.652%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.446    -1.438    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.539ns  (logic 0.083ns (2.345%)  route 3.456ns (97.655%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.451    -1.433    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.540ns  (logic 0.083ns (2.344%)  route 3.457ns (97.656%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.452    -1.432    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.662ns  (logic 0.083ns (2.266%)  route 3.579ns (97.734%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.574    -1.310    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.664ns  (logic 0.083ns (2.265%)  route 3.581ns (97.735%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.576    -1.308    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.669ns  (logic 0.083ns (2.262%)  route 3.586ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.581    -1.303    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.670ns  (logic 0.083ns (2.261%)  route 3.587ns (97.739%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.582    -1.302    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            rx_sync_0_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.914ns  (logic 0.955ns (24.411%)  route 2.958ns (75.589%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.657    -0.528    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/clk
    SLICE_X135Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y293       FDRE (Prop_fdre_C_Q)         0.091    -0.437 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/Q
                         net (fo=2, routed)           2.958     2.521    top_jesd204_inst/rx_sync_0
    AD21                 OBUFDS (Prop_obufds_I_OB)    0.864     3.385 r  top_jesd204_inst/OBUFDS_rx_sync_0/OB
                         net (fo=0)                   0.000     3.385    rx_sync_0_n
    AE21                                                              r  rx_sync_0_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            rx_sync_0_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.914ns  (logic 0.955ns (24.411%)  route 2.958ns (75.589%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.657    -0.528    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/clk
    SLICE_X135Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y293       FDRE (Prop_fdre_C_Q)         0.091    -0.437 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/Q
                         net (fo=2, routed)           2.958     2.521    top_jesd204_inst/rx_sync_0
    AD21                 OBUFDS (Prop_obufds_I_O)     0.864     3.385 r  top_jesd204_inst/OBUFDS_rx_sync_0/O
                         net (fo=0)                   0.000     3.385    rx_sync_0_p
    AD21                                                              r  rx_sync_0_p (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_200_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            capture_en_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.736ns  (logic 3.587ns (30.560%)  route 8.149ns (69.440%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.228    -2.351    clk_200m
    SLICE_X120Y218       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y218       FDCE (Prop_fdce_C_Q)         0.259    -2.092 r  capture_en_reg/Q
                         net (fo=18, routed)          8.149     6.057    capture_en_O_OBUF
    A21                  OBUF (Prop_obuf_I_O)         3.328     9.385 r  capture_en_O_OBUF_inst/O
                         net (fo=0)                   0.000     9.385    capture_en_O
    A21                                                               r  capture_en_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_200_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL_inst/REFCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 0.030ns (1.644%)  route 1.795ns (98.356%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    AG10                                              0.000     2.500 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.500    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     2.967 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     3.520    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493     0.027 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007     1.034    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.064 f  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.788     1.852    clk_200m
    IDELAYCTRL_X0Y2      IDELAYCTRL                                   f  IDELAYCTRL_inst/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_200_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL_inst/REFCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.256ns  (logic 0.083ns (2.549%)  route 3.173ns (97.451%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.168    -1.716    clk_200m
    IDELAYCTRL_X0Y2      IDELAYCTRL                                   r  IDELAYCTRL_inst/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            capture_en_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.569ns  (logic 1.553ns (27.886%)  route 4.016ns (72.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.538    -0.647    clk_200m
    SLICE_X120Y218       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y218       FDCE (Prop_fdce_C_Q)         0.118    -0.529 r  capture_en_reg/Q
                         net (fo=18, routed)          4.016     3.487    capture_en_O_OBUF
    A21                  OBUF (Prop_obuf_I_O)         1.435     4.922 r  capture_en_O_OBUF_inst/O
                         net (fo=0)                   0.000     4.922    capture_en_O
    A21                                                               r  capture_en_O (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50_clk_wiz_0
  To Clock:  

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_rst_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.167ns  (logic 3.465ns (48.344%)  route 3.702ns (51.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.220    -2.359    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X67Y193        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y193        FDCE (Prop_fdce_C_Q)         0.223    -2.136 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_lopt_replica/Q
                         net (fo=1, routed)           3.702     1.566    lopt
    W23                  OBUF (Prop_obuf_I_O)         3.242     4.807 r  net_rst_n_OBUF_inst/O
                         net (fo=0)                   0.000     4.807    net_rst_n
    W23                                                               r  net_rst_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/mdio_dir_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.472ns  (logic 0.159ns (10.802%)  route 1.313ns (89.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.742    -0.694    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.124    -0.570 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.390    -0.180    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.035    -0.145 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.922     0.778    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X55Y201        FDPE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/mdio_dir_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.398ns  (logic 0.159ns (11.376%)  route 1.239ns (88.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.742    -0.694    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.124    -0.570 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.390    -0.180    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.035    -0.145 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.848     0.703    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X56Y202        FDPE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.398ns  (logic 0.159ns (11.376%)  route 1.239ns (88.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.742    -0.694    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.124    -0.570 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.390    -0.180    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.035    -0.145 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.848     0.703    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X56Y202        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.398ns  (logic 0.159ns (11.376%)  route 1.239ns (88.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.742    -0.694    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.124    -0.570 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.390    -0.180    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.035    -0.145 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.848     0.703    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X57Y202        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.398ns  (logic 0.159ns (11.376%)  route 1.239ns (88.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.742    -0.694    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.124    -0.570 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.390    -0.180    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.035    -0.145 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.848     0.703    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X57Y202        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.398ns  (logic 0.159ns (11.376%)  route 1.239ns (88.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.742    -0.694    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.124    -0.570 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.390    -0.180    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.035    -0.145 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.848     0.703    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X57Y202        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.398ns  (logic 0.159ns (11.376%)  route 1.239ns (88.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.742    -0.694    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.124    -0.570 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.390    -0.180    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.035    -0.145 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.848     0.703    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X56Y202        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/mdio_out_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.398ns  (logic 0.159ns (11.376%)  route 1.239ns (88.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.742    -0.694    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.124    -0.570 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.390    -0.180    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.035    -0.145 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.848     0.703    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X57Y202        FDPE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/mdio_out_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.159ns (11.390%)  route 1.237ns (88.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.742    -0.694    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.124    -0.570 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.390    -0.180    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.035    -0.145 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.847     0.702    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X62Y202        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.060ns  (logic 0.214ns (20.193%)  route 0.846ns (79.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.178    -1.617 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.528    -1.089    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.036    -1.053 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.317    -0.736    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X66Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.060ns  (logic 0.214ns (20.193%)  route 0.846ns (79.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.178    -1.617 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.528    -1.089    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.036    -1.053 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.317    -0.736    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X66Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.060ns  (logic 0.214ns (20.193%)  route 0.846ns (79.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.178    -1.617 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.528    -1.089    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.036    -1.053 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.317    -0.736    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X66Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.060ns  (logic 0.214ns (20.193%)  route 0.846ns (79.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.178    -1.617 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.528    -1.089    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.036    -1.053 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.317    -0.736    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X66Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.227ns  (logic 0.214ns (17.445%)  route 1.013ns (82.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.178    -1.617 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.528    -1.089    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.036    -1.053 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.484    -0.569    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X66Y195        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.227ns  (logic 0.214ns (17.445%)  route 1.013ns (82.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.178    -1.617 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.528    -1.089    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.036    -1.053 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.484    -0.569    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X66Y195        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.227ns  (logic 0.214ns (17.445%)  route 1.013ns (82.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.178    -1.617 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.528    -1.089    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.036    -1.053 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.484    -0.569    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X66Y195        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.227ns  (logic 0.214ns (17.445%)  route 1.013ns (82.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.178    -1.617 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.528    -1.089    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.036    -1.053 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.484    -0.569    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X66Y195        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.229ns  (logic 0.214ns (17.415%)  route 1.015ns (82.585%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.178    -1.617 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.528    -1.089    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.036    -1.053 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.486    -0.567    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X66Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.229ns  (logic 0.214ns (17.415%)  route 1.015ns (82.585%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y197        FDCE (Prop_fdce_C_Q)         0.178    -1.617 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.528    -1.089    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X68Y197        LUT1 (Prop_lut1_I0_O)        0.036    -1.053 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.486    -0.567    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X66Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 0.030ns (1.504%)  route 1.965ns (98.496%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.066ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    AG10                                              0.000     2.500 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.500    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     2.967 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     3.520    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.493     0.027 f  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.007     1.034    u_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.064 f  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.958     2.022    u_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.694ns  (logic 0.083ns (2.247%)  route 3.611ns (97.753%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.066ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.606    -1.278    u_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  eth_rxc
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 net_rxc
                            (clock source 'eth_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.914ns  (logic 4.533ns (50.848%)  route 4.382ns (49.152%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     5.497 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     7.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.563 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         2.409     9.972    net_txc_OBUF
    U28                  OBUF (Prop_obuf_I_O)         2.943    12.914 f  net_txc_OBUF_inst/O
                         net (fo=0)                   0.000    12.914    net_txc
    U28                                                               f  net_txc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.328ns  (logic 3.328ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     5.497 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     7.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.563 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.635     9.198    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y119        ODDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y119        ODDR (Prop_oddr_C_Q)         0.366     9.564 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[3].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.564    net_txd_OBUF[3]
    U30                  OBUF (Prop_obuf_I_O)         2.962    12.526 r  net_txd_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.526    net_txd[3]
    U30                                                               r  net_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.326ns  (logic 3.326ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     5.497 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     7.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.563 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.635     9.198    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y120        ODDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y120        ODDR (Prop_oddr_C_Q)         0.366     9.564 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[2].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.564    net_txd_OBUF[2]
    U29                  OBUF (Prop_obuf_I_O)         2.960    12.524 r  net_txd_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.524    net_txd[2]
    U29                                                               r  net_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.294ns  (logic 3.294ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     5.497 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     7.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.563 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.638     9.201    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y118        ODDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y118        ODDR (Prop_oddr_C_Q)         0.366     9.567 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.567    net_tx_ctl_OBUF
    V26                  OBUF (Prop_obuf_I_O)         2.928    12.495 r  net_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000    12.495    net_tx_ctl
    V26                                                               r  net_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.293ns  (logic 3.293ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     5.497 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     7.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.563 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.634     9.197    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y122        ODDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y122        ODDR (Prop_oddr_C_Q)         0.366     9.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[0].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.563    net_txd_OBUF[0]
    T25                  OBUF (Prop_obuf_I_O)         2.927    12.490 r  net_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.490    net_txd[0]
    T25                                                               r  net_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.291ns  (logic 3.291ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     5.497 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     7.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.563 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.634     9.197    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y121        ODDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y121        ODDR (Prop_oddr_C_Q)         0.366     9.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[1].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.563    net_txd_OBUF[1]
    U25                  OBUF (Prop_obuf_I_O)         2.925    12.488 r  net_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.488    net_txd[1]
    U25                                                               r  net_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 net_rxc
                            (clock source 'eth_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.505ns  (logic 1.760ns (50.203%)  route 1.746ns (49.797%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.842     2.194    net_txc_OBUF
    U28                  OBUF (Prop_obuf_I_O)         1.312     3.505 r  net_txc_OBUF_inst/O
                         net (fo=0)                   0.000     3.505    net_txc
    U28                                                               r  net_txc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[1].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.486ns  (logic 1.486ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.688     2.040    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y121        ODDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y121        ODDR (Prop_oddr_C_Q)         0.192     2.232 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[1].ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.232    net_txd_OBUF[1]
    U25                  OBUF (Prop_obuf_I_O)         1.294     3.526 r  net_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.526    net_txd[1]
    U25                                                               r  net_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[0].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.488ns  (logic 1.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.688     2.040    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y122        ODDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y122        ODDR (Prop_oddr_C_Q)         0.192     2.232 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[0].ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.232    net_txd_OBUF[0]
    T25                  OBUF (Prop_obuf_I_O)         1.296     3.529 r  net_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.529    net_txd[0]
    T25                                                               r  net_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.489ns  (logic 1.489ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.691     2.043    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y118        ODDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y118        ODDR (Prop_oddr_C_Q)         0.192     2.235 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.235    net_tx_ctl_OBUF
    V26                  OBUF (Prop_obuf_I_O)         1.297     3.532 r  net_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000     3.532    net_tx_ctl
    V26                                                               r  net_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[2].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.520ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.689     2.041    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y120        ODDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y120        ODDR (Prop_oddr_C_Q)         0.192     2.233 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[2].ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.233    net_txd_OBUF[2]
    U29                  OBUF (Prop_obuf_I_O)         1.328     3.562 r  net_txd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.562    net_txd[2]
    U29                                                               r  net_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[3].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.522ns  (logic 1.522ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.689     2.041    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y119        ODDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y119        ODDR (Prop_oddr_C_Q)         0.192     2.233 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[3].ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.233    net_txd_OBUF[3]
    U30                  OBUF (Prop_obuf_I_O)         1.330     3.563 r  net_txd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.563    net_txd[3]
    U30                                                               r  net_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100_clk_wiz_0

Max Delay           241 Endpoints
Min Delay           241 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.418ns  (logic 1.540ns (14.781%)  route 8.878ns (85.219%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           6.630     8.127    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X129Y278       LUT1 (Prop_lut1_I0_O)        0.043     8.170 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_awready_reg_i_1/O
                         net (fo=150, routed)         2.247    10.418    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X120Y275       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.215    -1.669    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X120Y275       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[11]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.418ns  (logic 1.540ns (14.781%)  route 8.878ns (85.219%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           6.630     8.127    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X129Y278       LUT1 (Prop_lut1_I0_O)        0.043     8.170 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_awready_reg_i_1/O
                         net (fo=150, routed)         2.247    10.418    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X120Y275       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.215    -1.669    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X120Y275       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_support_lane_sync_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.418ns  (logic 1.540ns (14.781%)  route 8.878ns (85.219%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           6.630     8.127    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X129Y278       LUT1 (Prop_lut1_I0_O)        0.043     8.170 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_awready_reg_i_1/O
                         net (fo=150, routed)         2.247    10.418    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_0
    SLICE_X120Y275       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_support_lane_sync_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.215    -1.669    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X120Y275       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_support_lane_sync_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_n_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.291ns  (logic 1.540ns (14.962%)  route 8.751ns (85.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           6.630     8.127    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X129Y278       LUT1 (Prop_lut1_I0_O)        0.043     8.170 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_awready_reg_i_1/O
                         net (fo=150, routed)         2.121    10.291    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_0
    SLICE_X117Y269       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_n_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.220    -1.664    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X117Y269       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_n_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_res2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.283ns  (logic 1.540ns (14.973%)  route 8.744ns (85.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           6.630     8.127    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X129Y278       LUT1 (Prop_lut1_I0_O)        0.043     8.170 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_awready_reg_i_1/O
                         net (fo=150, routed)         2.113    10.283    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_0
    SLICE_X115Y272       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_res2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.216    -1.668    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X115Y272       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_res2_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_res2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.283ns  (logic 1.540ns (14.973%)  route 8.744ns (85.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           6.630     8.127    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X129Y278       LUT1 (Prop_lut1_I0_O)        0.043     8.170 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_awready_reg_i_1/O
                         net (fo=150, routed)         2.113    10.283    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_0
    SLICE_X114Y272       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_res2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.216    -1.668    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X114Y272       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_res2_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_res2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.283ns  (logic 1.540ns (14.973%)  route 8.744ns (85.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           6.630     8.127    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X129Y278       LUT1 (Prop_lut1_I0_O)        0.043     8.170 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_awready_reg_i_1/O
                         net (fo=150, routed)         2.113    10.283    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_0
    SLICE_X114Y272       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_res2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.216    -1.668    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X114Y272       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_res2_reg[5]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_res2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.283ns  (logic 1.540ns (14.973%)  route 8.744ns (85.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           6.630     8.127    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X129Y278       LUT1 (Prop_lut1_I0_O)        0.043     8.170 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_awready_reg_i_1/O
                         net (fo=150, routed)         2.113    10.283    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_0
    SLICE_X114Y272       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_res2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.216    -1.668    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X114Y272       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_res2_reg[6]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_res2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.283ns  (logic 1.540ns (14.973%)  route 8.744ns (85.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           6.630     8.127    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X129Y278       LUT1 (Prop_lut1_I0_O)        0.043     8.170 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_awready_reg_i_1/O
                         net (fo=150, routed)         2.113    10.283    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_0
    SLICE_X114Y272       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_res2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.216    -1.668    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X114Y272       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_res2_reg[7]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/reset_204_inst/cnt_rst_reg[10]/CLR
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.275ns  (logic 1.540ns (14.986%)  route 8.735ns (85.014%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         7.226    10.275    top_jesd204_inst/reset_204_inst/rst_204_reg_0
    SLICE_X131Y240       FDCE                                         f  top_jesd204_inst/reset_204_inst/cnt_rst_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.145    -1.739    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X131Y240       FDCE                                         r  top_jesd204_inst/reset_204_inst/cnt_rst_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                            (internal pin)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_pll_lock_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.028ns (7.150%)  route 0.364ns (92.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                         net (fo=2, routed)           0.364     0.364    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt_n_523
    SLICE_X134Y296       LUT5 (Prop_lut5_I1_O)        0.028     0.392 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_pll_lock_i_i_1/O
                         net (fo=1, routed)           0.000     0.392    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/cpll_lock
    SLICE_X134Y296       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_pll_lock_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.882    -0.554    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X134Y296       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_pll_lock_i_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.data_timeout_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.313ns  (logic 0.450ns (10.430%)  route 3.863ns (89.570%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.747     4.169    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X129Y278       LUT1 (Prop_lut1_I0_O)        0.028     4.197 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_awready_reg_i_1/O
                         net (fo=150, routed)         0.115     4.313    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X129Y277       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.data_timeout_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.866    -0.570    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X129Y277       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.data_timeout_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/FSM_sequential_access_cs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.315ns  (logic 0.450ns (10.425%)  route 3.865ns (89.575%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.747     4.169    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X129Y278       LUT1 (Prop_lut1_I0_O)        0.028     4.197 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_awready_reg_i_1/O
                         net (fo=150, routed)         0.117     4.315    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X128Y277       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/FSM_sequential_access_cs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.866    -0.570    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X128Y277       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/FSM_sequential_access_cs_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/counter_en_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.315ns  (logic 0.450ns (10.425%)  route 3.865ns (89.575%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.747     4.169    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X129Y278       LUT1 (Prop_lut1_I0_O)        0.028     4.197 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_awready_reg_i_1/O
                         net (fo=150, routed)         0.117     4.315    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X128Y277       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/counter_en_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.866    -0.570    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X128Y277       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/counter_en_reg_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/FSM_sequential_access_cs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.317ns  (logic 0.450ns (10.420%)  route 3.867ns (89.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.747     4.169    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X129Y278       LUT1 (Prop_lut1_I0_O)        0.028     4.197 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_awready_reg_i_1/O
                         net (fo=150, routed)         0.120     4.317    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X129Y278       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/FSM_sequential_access_cs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.867    -0.569    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X129Y278       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/FSM_sequential_access_cs_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.350ns  (logic 0.480ns (11.031%)  route 3.870ns (88.969%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.696     4.117    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X128Y278       LUT6 (Prop_lut6_I5_O)        0.028     4.145 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_3/O
                         net (fo=2, routed)           0.174     4.320    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X128Y279       LUT2 (Prop_lut2_I1_O)        0.030     4.350 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     4.350    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_1_n_0
    SLICE_X128Y279       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.868    -0.568    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X128Y279       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_delay_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.357ns  (logic 0.450ns (10.324%)  route 3.907ns (89.676%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.747     4.169    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X129Y278       LUT1 (Prop_lut1_I0_O)        0.028     4.197 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_awready_reg_i_1/O
                         net (fo=150, routed)         0.160     4.357    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_0
    SLICE_X125Y279       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_delay_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.867    -0.569    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X125Y279       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_delay_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_delay_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.357ns  (logic 0.450ns (10.324%)  route 3.907ns (89.676%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.747     4.169    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X129Y278       LUT1 (Prop_lut1_I0_O)        0.028     4.197 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_awready_reg_i_1/O
                         net (fo=150, routed)         0.160     4.357    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_0
    SLICE_X125Y279       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_delay_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.867    -0.569    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X125Y279       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_delay_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_delay_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.357ns  (logic 0.450ns (10.324%)  route 3.907ns (89.676%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.747     4.169    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X129Y278       LUT1 (Prop_lut1_I0_O)        0.028     4.197 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_awready_reg_i_1/O
                         net (fo=150, routed)         0.160     4.357    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_0
    SLICE_X125Y279       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_delay_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.867    -0.569    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X125Y279       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_delay_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_delay_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.357ns  (logic 0.450ns (10.324%)  route 3.907ns (89.676%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           3.747     4.169    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X129Y278       LUT1 (Prop_lut1_I0_O)        0.028     4.197 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_awready_reg_i_1/O
                         net (fo=150, routed)         0.160     4.357    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_0
    SLICE_X125Y279       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_delay_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.867    -0.569    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X125Y279       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_delay_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_120_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sysref_p
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_r_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.967ns  (logic 0.733ns (10.525%)  route 6.234ns (89.475%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 2.561 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  sysref_p (IN)
                         net (fo=0)                   0.000     0.000    top_jesd204_inst/sysref_p
    Y21                  IBUFDS (Prop_ibufds_I_O)     0.733     0.733 r  top_jesd204_inst/IBUFDS_sysref/O
                         net (fo=2, routed)           6.234     6.967    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref
    SLICE_X136Y291       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     4.967 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.953    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.806 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     1.199    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.282 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.279     2.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_core_clk
    SLICE_X136Y291       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_r_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sysref_p
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_r_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.386ns  (logic 0.733ns (11.483%)  route 5.652ns (88.517%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 2.552 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  sysref_p (IN)
                         net (fo=0)                   0.000     0.000    top_jesd204_inst/sysref_p
    Y21                  IBUFDS (Prop_ibufds_I_O)     0.733     0.733 r  top_jesd204_inst/IBUFDS_sysref/O
                         net (fo=2, routed)           5.652     6.386    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref
    SLICE_X123Y284       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     4.967 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.953    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.806 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     1.199    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.282 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        1.270     2.552    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X123Y284       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_r_reg/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sysref_p
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_r_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.380ns  (logic 0.358ns (10.584%)  route 3.022ns (89.416%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns = ( 3.601 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  sysref_p (IN)
                         net (fo=0)                   0.000     0.000    top_jesd204_inst/sysref_p
    Y21                  IBUFDS (Prop_ibufds_I_O)     0.358     0.358 r  top_jesd204_inst/IBUFDS_sysref/O
                         net (fo=2, routed)           3.022     3.380    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref
    SLICE_X123Y284       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.871     3.601    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X123Y284       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_r_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sysref_p
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_r_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.710ns  (logic 0.358ns (9.644%)  route 3.352ns (90.356%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.554ns = ( 3.612 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  sysref_p (IN)
                         net (fo=0)                   0.000     0.000    top_jesd204_inst/sysref_p
    Y21                  IBUFDS (Prop_ibufds_I_O)     0.358     0.358 r  top_jesd204_inst/IBUFDS_sysref/O
                         net (fo=2, routed)           3.352     3.710    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref
    SLICE_X136Y291       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=3051, routed)        0.882     3.612    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_core_clk
    SLICE_X136Y291       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_r_reg/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_200_clk_wiz_0

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            capture_duration_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.549ns  (logic 1.540ns (16.125%)  route 8.009ns (83.875%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         6.501     9.549    net_udp_loop_inst1_n_3
    SLICE_X122Y227       FDCE                                         f  capture_duration_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.133    -1.751    clk_200m
    SLICE_X122Y227       FDCE                                         r  capture_duration_counter_reg[10]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            capture_duration_counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.549ns  (logic 1.540ns (16.125%)  route 8.009ns (83.875%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         6.501     9.549    net_udp_loop_inst1_n_3
    SLICE_X122Y227       FDCE                                         f  capture_duration_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.133    -1.751    clk_200m
    SLICE_X122Y227       FDCE                                         r  capture_duration_counter_reg[12]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            capture_duration_counter_reg[13]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.549ns  (logic 1.540ns (16.125%)  route 8.009ns (83.875%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         6.501     9.549    net_udp_loop_inst1_n_3
    SLICE_X122Y227       FDCE                                         f  capture_duration_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.133    -1.751    clk_200m
    SLICE_X122Y227       FDCE                                         r  capture_duration_counter_reg[13]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            capture_duration_counter_reg[14]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.549ns  (logic 1.540ns (16.125%)  route 8.009ns (83.875%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         6.501     9.549    net_udp_loop_inst1_n_3
    SLICE_X122Y227       FDCE                                         f  capture_duration_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.133    -1.751    clk_200m
    SLICE_X122Y227       FDCE                                         r  capture_duration_counter_reg[14]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            capture_duration_counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.549ns  (logic 1.540ns (16.125%)  route 8.009ns (83.875%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         6.501     9.549    net_udp_loop_inst1_n_3
    SLICE_X122Y227       FDCE                                         f  capture_duration_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.133    -1.751    clk_200m
    SLICE_X122Y227       FDCE                                         r  capture_duration_counter_reg[8]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            capture_duration_counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.549ns  (logic 1.540ns (16.125%)  route 8.009ns (83.875%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         6.501     9.549    net_udp_loop_inst1_n_3
    SLICE_X122Y227       FDCE                                         f  capture_duration_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.133    -1.751    clk_200m
    SLICE_X122Y227       FDCE                                         r  capture_duration_counter_reg[9]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            capture_duration_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.537ns  (logic 1.540ns (16.146%)  route 7.997ns (83.854%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         6.488     9.537    net_udp_loop_inst1_n_3
    SLICE_X122Y225       FDCE                                         f  capture_duration_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.131    -1.753    clk_200m
    SLICE_X122Y225       FDCE                                         r  capture_duration_counter_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            capture_duration_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.537ns  (logic 1.540ns (16.146%)  route 7.997ns (83.854%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         6.488     9.537    net_udp_loop_inst1_n_3
    SLICE_X122Y225       FDCE                                         f  capture_duration_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.131    -1.753    clk_200m
    SLICE_X122Y225       FDCE                                         r  capture_duration_counter_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            capture_duration_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.537ns  (logic 1.540ns (16.146%)  route 7.997ns (83.854%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         6.488     9.537    net_udp_loop_inst1_n_3
    SLICE_X122Y225       FDCE                                         f  capture_duration_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.131    -1.753    clk_200m
    SLICE_X122Y225       FDCE                                         r  capture_duration_counter_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            capture_duration_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.537ns  (logic 1.540ns (16.146%)  route 7.997ns (83.854%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         6.488     9.537    net_udp_loop_inst1_n_3
    SLICE_X122Y225       FDCE                                         f  capture_duration_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          1.131    -1.753    clk_200m
    SLICE_X122Y225       FDCE                                         r  capture_duration_counter_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            syncp_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.100ns (10.547%)  route 0.848ns (89.453%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y191        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X83Y191        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.848     0.948    tx7332_syncp_OBUF
    SLICE_X120Y224       FDCE                                         r  syncp_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.734    -0.702    clk_200m
    SLICE_X120Y224       FDCE                                         r  syncp_prev_reg/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_capture_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.128ns (12.773%)  route 0.874ns (87.227%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y191        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X83Y191        FDCE (Prop_fdce_C_Q)         0.100     0.100 f  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.874     0.974    u_TX7332/tx7332_syncp_OBUF
    SLICE_X120Y224       LUT6 (Prop_lut6_I4_O)        0.028     1.002 r  u_TX7332/FSM_onehot_capture_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.002    u_TX7332_n_2
    SLICE_X120Y224       FDPE                                         r  FSM_onehot_capture_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.734    -0.702    clk_200m
    SLICE_X120Y224       FDPE                                         r  FSM_onehot_capture_state_reg[0]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.183ns  (logic 0.127ns (10.737%)  route 1.056ns (89.263%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y191        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X83Y191        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.989     1.089    u_TX7332/tx7332_syncp_OBUF
    SLICE_X120Y224       LUT5 (Prop_lut5_I3_O)        0.027     1.116 r  u_TX7332/delay_counter[12]_i_1/O
                         net (fo=13, routed)          0.067     1.183    delay_counter
    SLICE_X121Y224       FDCE                                         r  delay_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.734    -0.702    clk_200m
    SLICE_X121Y224       FDCE                                         r  delay_counter_reg[0]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.183ns  (logic 0.127ns (10.737%)  route 1.056ns (89.263%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y191        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X83Y191        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.989     1.089    u_TX7332/tx7332_syncp_OBUF
    SLICE_X120Y224       LUT5 (Prop_lut5_I3_O)        0.027     1.116 r  u_TX7332/delay_counter[12]_i_1/O
                         net (fo=13, routed)          0.067     1.183    delay_counter
    SLICE_X121Y224       FDCE                                         r  delay_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.734    -0.702    clk_200m
    SLICE_X121Y224       FDCE                                         r  delay_counter_reg[10]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.183ns  (logic 0.127ns (10.737%)  route 1.056ns (89.263%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y191        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X83Y191        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.989     1.089    u_TX7332/tx7332_syncp_OBUF
    SLICE_X120Y224       LUT5 (Prop_lut5_I3_O)        0.027     1.116 r  u_TX7332/delay_counter[12]_i_1/O
                         net (fo=13, routed)          0.067     1.183    delay_counter
    SLICE_X121Y224       FDCE                                         r  delay_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.734    -0.702    clk_200m
    SLICE_X121Y224       FDCE                                         r  delay_counter_reg[1]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_capture_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.235ns  (logic 0.156ns (12.627%)  route 1.079ns (87.373%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y191        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X83Y191        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.989     1.089    u_TX7332/tx7332_syncp_OBUF
    SLICE_X120Y224       LUT3 (Prop_lut3_I1_O)        0.028     1.117 r  u_TX7332/FSM_onehot_capture_state[2]_i_4/O
                         net (fo=2, routed)           0.090     1.207    u_TX7332/FSM_onehot_capture_state[2]_i_4_n_0
    SLICE_X120Y224       LUT5 (Prop_lut5_I4_O)        0.028     1.235 r  u_TX7332/FSM_onehot_capture_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.235    u_TX7332_n_0
    SLICE_X120Y224       FDCE                                         r  FSM_onehot_capture_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.734    -0.702    clk_200m
    SLICE_X120Y224       FDCE                                         r  FSM_onehot_capture_state_reg[2]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.127ns (10.266%)  route 1.110ns (89.734%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y191        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X83Y191        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.989     1.089    u_TX7332/tx7332_syncp_OBUF
    SLICE_X120Y224       LUT5 (Prop_lut5_I3_O)        0.027     1.116 r  u_TX7332/delay_counter[12]_i_1/O
                         net (fo=13, routed)          0.121     1.237    delay_counter
    SLICE_X121Y225       FDCE                                         r  delay_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.734    -0.702    clk_200m
    SLICE_X121Y225       FDCE                                         r  delay_counter_reg[2]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.127ns (10.266%)  route 1.110ns (89.734%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y191        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X83Y191        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.989     1.089    u_TX7332/tx7332_syncp_OBUF
    SLICE_X120Y224       LUT5 (Prop_lut5_I3_O)        0.027     1.116 r  u_TX7332/delay_counter[12]_i_1/O
                         net (fo=13, routed)          0.121     1.237    delay_counter
    SLICE_X121Y225       FDCE                                         r  delay_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.734    -0.702    clk_200m
    SLICE_X121Y225       FDCE                                         r  delay_counter_reg[3]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.127ns (10.266%)  route 1.110ns (89.734%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y191        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X83Y191        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.989     1.089    u_TX7332/tx7332_syncp_OBUF
    SLICE_X120Y224       LUT5 (Prop_lut5_I3_O)        0.027     1.116 r  u_TX7332/delay_counter[12]_i_1/O
                         net (fo=13, routed)          0.121     1.237    delay_counter
    SLICE_X121Y225       FDCE                                         r  delay_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.734    -0.702    clk_200m
    SLICE_X121Y225       FDCE                                         r  delay_counter_reg[4]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.127ns (10.266%)  route 1.110ns (89.734%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y191        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X83Y191        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.989     1.089    u_TX7332/tx7332_syncp_OBUF
    SLICE_X120Y224       LUT5 (Prop_lut5_I3_O)        0.027     1.116 r  u_TX7332/delay_counter[12]_i_1/O
                         net (fo=13, routed)          0.121     1.237    delay_counter
    SLICE_X121Y225       FDCE                                         r  delay_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=76, routed)          0.734    -0.702    clk_200m
    SLICE_X121Y225       FDCE                                         r  delay_counter_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50_clk_wiz_0

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.712ns  (logic 1.540ns (22.940%)  route 5.172ns (77.060%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         3.664     6.712    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X68Y197        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X68Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.698ns  (logic 1.540ns (22.987%)  route 5.159ns (77.013%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         3.650     6.698    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X71Y199        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y199        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[17]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.613ns  (logic 1.540ns (23.284%)  route 5.073ns (76.716%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         3.565     6.613    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X71Y198        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y198        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.613ns  (logic 1.540ns (23.284%)  route 5.073ns (76.716%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         3.565     6.613    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X71Y198        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y198        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[14]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.613ns  (logic 1.540ns (23.284%)  route 5.073ns (76.716%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         3.565     6.613    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X71Y198        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y198        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.613ns  (logic 1.540ns (23.284%)  route 5.073ns (76.716%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         3.565     6.613    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X71Y198        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y198        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.524ns  (logic 1.540ns (23.603%)  route 4.984ns (76.397%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         3.475     6.524    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X71Y197        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[10]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.524ns  (logic 1.540ns (23.603%)  route 4.984ns (76.397%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         3.475     6.524    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X71Y197        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[11]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.524ns  (logic 1.540ns (23.603%)  route 4.984ns (76.397%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         3.475     6.524    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X71Y197        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.524ns  (logic 1.540ns (23.603%)  route 4.984ns (76.397%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         3.475     6.524    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X71Y197        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.089    -1.795    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.128ns  (logic 0.450ns (14.381%)  route 2.678ns (85.619%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.832     1.254    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.028     1.282 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         1.845     3.128    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X70Y195        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.740    -0.696    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X70Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.128ns  (logic 0.450ns (14.381%)  route 2.678ns (85.619%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.832     1.254    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.028     1.282 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         1.845     3.128    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X71Y195        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.740    -0.696    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.128ns  (logic 0.450ns (14.381%)  route 2.678ns (85.619%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.832     1.254    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.028     1.282 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         1.845     3.128    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X71Y195        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.740    -0.696    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.128ns  (logic 0.450ns (14.381%)  route 2.678ns (85.619%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.832     1.254    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.028     1.282 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         1.845     3.128    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X71Y195        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.740    -0.696    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.128ns  (logic 0.450ns (14.381%)  route 2.678ns (85.619%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.832     1.254    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.028     1.282 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         1.845     3.128    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X71Y195        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.740    -0.696    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.175ns  (logic 0.450ns (14.166%)  route 2.725ns (85.834%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.832     1.254    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.028     1.282 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         1.893     3.175    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X71Y196        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.740    -0.696    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[5]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.175ns  (logic 0.450ns (14.166%)  route 2.725ns (85.834%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.832     1.254    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.028     1.282 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         1.893     3.175    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X71Y196        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.740    -0.696    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[6]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.175ns  (logic 0.450ns (14.166%)  route 2.725ns (85.834%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.832     1.254    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.028     1.282 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         1.893     3.175    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X71Y196        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.740    -0.696    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[7]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.175ns  (logic 0.450ns (14.166%)  route 2.725ns (85.834%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.832     1.254    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.028     1.282 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         1.893     3.175    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X71Y196        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.740    -0.696    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X71Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.206ns  (logic 0.450ns (14.028%)  route 2.757ns (85.972%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           0.832     1.254    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.028     1.282 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         1.924     3.206    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X67Y193        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.741    -0.695    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X67Y193        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_lopt_replica/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  eth_rxc

Max Delay           653 Endpoints
Min Delay           653 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[2]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.077ns  (logic 1.540ns (16.963%)  route 7.538ns (83.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         6.029     9.077    net_udp_loop_inst1/sys_rst_n
    SLICE_X119Y215       FDCE                                         f  net_udp_loop_inst1/tx_byte_num_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.094     4.396    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X119Y215       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[3]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.077ns  (logic 1.540ns (16.963%)  route 7.538ns (83.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         6.029     9.077    net_udp_loop_inst1/sys_rst_n
    SLICE_X119Y215       FDCE                                         f  net_udp_loop_inst1/tx_byte_num_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.094     4.396    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X119Y215       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/udp_number_reg[4]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.971ns  (logic 1.540ns (17.163%)  route 7.432ns (82.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         5.923     8.971    net_udp_loop_inst1/sys_rst_n
    SLICE_X118Y218       FDCE                                         f  net_udp_loop_inst1/udp_number_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.091     4.393    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X118Y218       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/udp_number_reg[5]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.971ns  (logic 1.540ns (17.163%)  route 7.432ns (82.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         5.923     8.971    net_udp_loop_inst1/sys_rst_n
    SLICE_X119Y218       FDCE                                         f  net_udp_loop_inst1/udp_number_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.091     4.393    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X119Y218       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[5]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/udp_number_reg[6]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.971ns  (logic 1.540ns (17.163%)  route 7.432ns (82.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         5.923     8.971    net_udp_loop_inst1/sys_rst_n
    SLICE_X119Y218       FDCE                                         f  net_udp_loop_inst1/udp_number_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.091     4.393    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X119Y218       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[6]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/udp_number_reg[7]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.971ns  (logic 1.540ns (17.163%)  route 7.432ns (82.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         5.923     8.971    net_udp_loop_inst1/sys_rst_n
    SLICE_X118Y218       FDCE                                         f  net_udp_loop_inst1/udp_number_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.091     4.393    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X118Y218       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[7]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/udp_number_reg[0]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.961ns  (logic 1.540ns (17.182%)  route 7.422ns (82.818%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         5.913     8.961    net_udp_loop_inst1/sys_rst_n
    SLICE_X116Y217       FDCE                                         f  net_udp_loop_inst1/udp_number_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.091     4.393    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X116Y217       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/udp_number_reg[1]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.961ns  (logic 1.540ns (17.182%)  route 7.422ns (82.818%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         5.913     8.961    net_udp_loop_inst1/sys_rst_n
    SLICE_X116Y217       FDCE                                         f  net_udp_loop_inst1/udp_number_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.091     4.393    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X116Y217       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[4]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.890ns  (logic 1.540ns (17.320%)  route 7.350ns (82.680%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         5.842     8.890    net_udp_loop_inst1/sys_rst_n
    SLICE_X118Y219       FDCE                                         f  net_udp_loop_inst1/tx_byte_num_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.091     4.393    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X118Y219       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[6]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.890ns  (logic 1.540ns (17.320%)  route 7.350ns (82.680%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.508     3.005    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X22Y141        LUT1 (Prop_lut1_I0_O)        0.043     3.048 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=926, routed)         5.842     8.890    net_udp_loop_inst1/sys_rst_n
    SLICE_X118Y219       FDCE                                         f  net_udp_loop_inst1/tx_byte_num_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.091     4.393    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X118Y219       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 net_rxd[3]
                            (input port)
  Destination:            net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[3].u_iddr_rxd/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.672ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 6.542 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V25                                               0.000     0.000 r  net_rxd[3] (IN)
                         net (fo=0)                   0.000     0.000    net_rxd[3]
    V25                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  net_rxd_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     0.408    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd[3]
    IDELAY_X0Y114        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.672 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[3].u_delay_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.672    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd_delay_3
    ILOGIC_X0Y114        IDDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[3].u_iddr_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     4.618 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     5.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.621 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.921     6.542    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk
    ILOGIC_X0Y114        IDDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[3].u_iddr_rxd/C

Slack:                    inf
  Source:                 net_rx_ctl
                            (input port)
  Destination:            net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/u_iddr_rx_ctl/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.676ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 6.542 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W26                                               0.000     0.000 r  net_rx_ctl (IN)
                         net (fo=0)                   0.000     0.000    net_rx_ctl
    W26                  IBUF (Prop_ibuf_I_O)         0.412     0.412 r  net_rx_ctl_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.412    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rx_ctl
    IDELAY_X0Y113        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.676 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/u_delay_rx_ctrl/DATAOUT
                         net (fo=1, routed)           0.000     0.676    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rx_ctl_delay
    ILOGIC_X0Y113        IDDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/u_iddr_rx_ctl/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     4.618 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     5.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.621 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.921     6.542    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk
    ILOGIC_X0Y113        IDDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/u_iddr_rx_ctl/C

Slack:                    inf
  Source:                 net_rxd[0]
                            (input port)
  Destination:            net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[0].u_iddr_rxd/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.678ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns = ( 6.540 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V27                                               0.000     0.000 r  net_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    net_rxd[0]
    V27                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  net_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.414    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd[0]
    IDELAY_X0Y117        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.678 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[0].u_delay_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.678    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd_delay_0
    ILOGIC_X0Y117        IDDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[0].u_iddr_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     4.618 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     5.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.621 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.919     6.540    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk
    ILOGIC_X0Y117        IDDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[0].u_iddr_rxd/C

Slack:                    inf
  Source:                 net_rxd[1]
                            (input port)
  Destination:            net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[1].u_iddr_rxd/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.700ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 6.542 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V29                                               0.000     0.000 r  net_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    net_rxd[1]
    V29                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  net_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     0.436    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd[1]
    IDELAY_X0Y116        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.700 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[1].u_delay_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.700    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd_delay_1
    ILOGIC_X0Y116        IDDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[1].u_iddr_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     4.618 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     5.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.621 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.921     6.542    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk
    ILOGIC_X0Y116        IDDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[1].u_iddr_rxd/C

Slack:                    inf
  Source:                 net_rxd[2]
                            (input port)
  Destination:            net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[2].u_iddr_rxd/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.704ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 6.542 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V30                                               0.000     0.000 r  net_rxd[2] (IN)
                         net (fo=0)                   0.000     0.000    net_rxd[2]
    V30                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  net_rxd_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     0.440    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd[2]
    IDELAY_X0Y115        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.704 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[2].u_delay_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.704    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd_delay_2
    ILOGIC_X0Y115        IDDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[2].u_iddr_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     4.618 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     5.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.621 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.921     6.542    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk
    ILOGIC_X0Y115        IDDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[2].u_iddr_rxd/C

Slack:                    inf
  Source:                 u_TX7332/o_del_num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.185ns (22.872%)  route 0.624ns (77.128%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y188        FDRE                         0.000     0.000 r  u_TX7332/o_del_num_reg[1]/C
    SLICE_X76Y188        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  u_TX7332/o_del_num_reg[1]/Q
                         net (fo=7, routed)           0.194     0.285    net_udp_loop_inst1/u_udp/u_udp_tx/o_del_num[1]
    SLICE_X76Y181        LUT6 (Prop_lut6_I5_O)        0.066     0.351 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[1]_i_3__0/O
                         net (fo=1, routed)           0.430     0.781    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[1]_i_3__0_n_0
    SLICE_X63Y166        LUT6 (Prop_lut6_I3_O)        0.028     0.809 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.809    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[1]_i_1__0_n_0
    SLICE_X63Y166        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.734     2.355    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X63Y166        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[1]/C

Slack:                    inf
  Source:                 u_TX7332/o_del_num_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.246ns (29.937%)  route 0.576ns (70.063%))
  Logic Levels:           4  (FDRE=1 LUT5=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y186        FDRE                         0.000     0.000 r  u_TX7332/o_del_num_reg[6]/C
    SLICE_X76Y186        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  u_TX7332/o_del_num_reg[6]/Q
                         net (fo=3, routed)           0.409     0.509    net_udp_loop_inst1/u_udp/u_udp_tx/o_del_num[6]
    SLICE_X64Y168        LUT5 (Prop_lut5_I1_O)        0.028     0.537 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[6]_i_11__0/O
                         net (fo=1, routed)           0.000     0.537    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[6]_i_11__0_n_0
    SLICE_X64Y168        MUXF7 (Prop_muxf7_I0_O)      0.050     0.587 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[6]_i_5/O
                         net (fo=1, routed)           0.167     0.754    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[6]_i_5_n_0
    SLICE_X64Y166        LUT5 (Prop_lut5_I4_O)        0.068     0.822 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.822    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[6]_i_1__0_n_0
    SLICE_X64Y166        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.734     2.355    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X64Y166        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[6]/C

Slack:                    inf
  Source:                 u_TX7332/o_del_num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.254ns (28.066%)  route 0.651ns (71.934%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y188        FDRE                         0.000     0.000 r  u_TX7332/o_del_num_reg[0]/C
    SLICE_X76Y188        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  u_TX7332/o_del_num_reg[0]/Q
                         net (fo=8, routed)           0.554     0.654    net_udp_loop_inst1/u_udp/u_udp_tx/o_del_num[0]
    SLICE_X64Y168        LUT6 (Prop_lut6_I5_O)        0.028     0.682 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[0]_i_10/O
                         net (fo=1, routed)           0.000     0.682    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[0]_i_10_n_0
    SLICE_X64Y168        MUXF7 (Prop_muxf7_I0_O)      0.059     0.741 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[0]_i_4/O
                         net (fo=1, routed)           0.097     0.838    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[0]_i_4_n_0
    SLICE_X64Y167        LUT5 (Prop_lut5_I4_O)        0.067     0.905 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.905    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[0]_i_1__0_n_0
    SLICE_X64Y167        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.733     2.354    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X64Y167        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[0]/C

Slack:                    inf
  Source:                 u_TX7332/o_del_num_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.211ns (22.182%)  route 0.740ns (77.818%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y186        FDRE                         0.000     0.000 r  u_TX7332/o_del_num_reg[7]/C
    SLICE_X76Y186        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  u_TX7332/o_del_num_reg[7]/Q
                         net (fo=2, routed)           0.208     0.299    net_udp_loop_inst1/u_udp/u_udp_tx/o_del_num[7]
    SLICE_X76Y181        LUT5 (Prop_lut5_I1_O)        0.064     0.363 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[7]_i_17__0/O
                         net (fo=1, routed)           0.430     0.793    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[7]_i_17__0_n_0
    SLICE_X65Y166        LUT6 (Prop_lut6_I5_O)        0.028     0.821 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[7]_i_7__0/O
                         net (fo=1, routed)           0.102     0.923    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[7]_i_7__0_n_0
    SLICE_X67Y167        LUT6 (Prop_lut6_I5_O)        0.028     0.951 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[7]_i_2__0/O
                         net (fo=1, routed)           0.000     0.951    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[7]_i_2__0_n_0
    SLICE_X67Y167        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.733     2.354    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X67Y167        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[7]/C

Slack:                    inf
  Source:                 u_TX7332/o_del_num_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.957ns  (logic 0.156ns (16.295%)  route 0.801ns (83.705%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y188        FDRE                         0.000     0.000 r  u_TX7332/o_del_num_reg[4]/C
    SLICE_X76Y188        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  u_TX7332/o_del_num_reg[4]/Q
                         net (fo=4, routed)           0.310     0.410    net_udp_loop_inst1/u_udp/u_udp_tx/o_del_num[4]
    SLICE_X76Y181        LUT5 (Prop_lut5_I1_O)        0.028     0.438 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[4]_i_3__0/O
                         net (fo=1, routed)           0.491     0.929    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[4]_i_3__0_n_0
    SLICE_X63Y167        LUT6 (Prop_lut6_I2_O)        0.028     0.957 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.957    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[4]_i_1__0_n_0
    SLICE_X63Y167        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.733     2.354    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X63Y167        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[4]/C





