

================================================================
== Vivado HLS Report for 'queue_multiplexer'
================================================================
* Date:           Tue Mar 31 19:26:20 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        queue_multiplexer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      0.00|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     35|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|     35|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------+----+-----------+-----+-----------+
    |   Name   | LUT| Input Size| Bits| Total Bits|
    +----------+----+-----------+-----+-----------+
    |rx_data   |  32|          3|   32|         96|
    |rx_tlast  |   1|          3|    1|          3|
    |rx_valid  |   1|          3|    1|          3|
    |tx_ready  |   1|          3|    1|          3|
    +----------+----+-----------+-----+-----------+
    |Total     |  35|         12|   35|        105|
    +----------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+---------+---------------+---------+
|   RTL Ports   | Dir | Bits| Protocol| Source Object |  C Type |
+---------------+-----+-----+---------+---------------+---------+
|switch_select  |  in |    1| ap_none | switch_select | pointer |
|rx_data_a      |  in |   32| ap_none |   rx_data_a   | pointer |
|rx_ready_a     | out |    1| ap_none |   rx_ready_a  | pointer |
|rx_valid_a     |  in |    1| ap_none |   rx_valid_a  | pointer |
|rx_tlast_a     |  in |    1| ap_none |   rx_tlast_a  | pointer |
|rx_data_b      |  in |   32| ap_none |   rx_data_b   | pointer |
|rx_ready_b     | out |    1| ap_none |   rx_ready_b  | pointer |
|rx_valid_b     |  in |    1| ap_none |   rx_valid_b  | pointer |
|rx_tlast_b     |  in |    1| ap_none |   rx_tlast_b  | pointer |
|rx_data        | out |   32| ap_none |    rx_data    | pointer |
|rx_ready       |  in |    1| ap_none |    rx_ready   | pointer |
|rx_valid       | out |    1| ap_none |    rx_valid   | pointer |
|rx_tlast       | out |    1| ap_none |    rx_tlast   | pointer |
|tx_data_a      | out |   32| ap_none |   tx_data_a   | pointer |
|tx_ready_a     |  in |    1| ap_none |   tx_ready_a  | pointer |
|tx_valid_a     | out |    1| ap_none |   tx_valid_a  | pointer |
|tx_tlast_a     | out |    1| ap_none |   tx_tlast_a  | pointer |
|tx_data_b      | out |   32| ap_none |   tx_data_b   | pointer |
|tx_ready_b     |  in |    1| ap_none |   tx_ready_b  | pointer |
|tx_valid_b     | out |    1| ap_none |   tx_valid_b  | pointer |
|tx_tlast_b     | out |    1| ap_none |   tx_tlast_b  | pointer |
|tx_data        |  in |   32| ap_none |    tx_data    | pointer |
|tx_ready       | out |    1| ap_none |    tx_ready   | pointer |
|tx_valid       |  in |    1| ap_none |    tx_valid   | pointer |
|tx_tlast       |  in |    1| ap_none |    tx_tlast   | pointer |
+---------------+-----+-----+---------+---------------+---------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_2 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %switch_select) nounwind, !map !0

ST_1: stg_3 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %rx_data_a) nounwind, !map !6

ST_1: stg_4 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %rx_ready_a) nounwind, !map !10

ST_1: stg_5 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %rx_valid_a) nounwind, !map !14

ST_1: stg_6 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %rx_tlast_a) nounwind, !map !18

ST_1: stg_7 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %rx_data_b) nounwind, !map !22

ST_1: stg_8 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %rx_ready_b) nounwind, !map !26

ST_1: stg_9 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %rx_valid_b) nounwind, !map !30

ST_1: stg_10 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %rx_tlast_b) nounwind, !map !34

ST_1: stg_11 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %rx_data) nounwind, !map !38

ST_1: stg_12 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %rx_ready) nounwind, !map !42

ST_1: stg_13 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %rx_valid) nounwind, !map !46

ST_1: stg_14 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %rx_tlast) nounwind, !map !50

ST_1: stg_15 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i32* %tx_data_a) nounwind, !map !54

ST_1: stg_16 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %tx_ready_a) nounwind, !map !58

ST_1: stg_17 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %tx_valid_a) nounwind, !map !62

ST_1: stg_18 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i1* %tx_tlast_a) nounwind, !map !66

ST_1: stg_19 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i32* %tx_data_b) nounwind, !map !70

ST_1: stg_20 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(i1* %tx_ready_b) nounwind, !map !74

ST_1: stg_21 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(i1* %tx_valid_b) nounwind, !map !78

ST_1: stg_22 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap(i1* %tx_tlast_b) nounwind, !map !82

ST_1: stg_23 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap(i32* %tx_data) nounwind, !map !86

ST_1: stg_24 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap(i1* %tx_ready) nounwind, !map !90

ST_1: stg_25 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecBitsMap(i1* %tx_valid) nounwind, !map !94

ST_1: stg_26 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecBitsMap(i1* %tx_tlast) nounwind, !map !98

ST_1: stg_27 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @str) nounwind

ST_1: stg_28 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecInterface(i1* %switch_select, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_29 [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecInterface(i32* %rx_data_a, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_30 [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecInterface(i1* %rx_ready_a, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_31 [1/1] 0.00ns
:29  call void (...)* @_ssdm_op_SpecInterface(i1* %rx_valid_a, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_32 [1/1] 0.00ns
:30  call void (...)* @_ssdm_op_SpecInterface(i1* %rx_tlast_a, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_33 [1/1] 0.00ns
:31  call void (...)* @_ssdm_op_SpecInterface(i32* %rx_data_b, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_34 [1/1] 0.00ns
:32  call void (...)* @_ssdm_op_SpecInterface(i1* %rx_ready_b, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_35 [1/1] 0.00ns
:33  call void (...)* @_ssdm_op_SpecInterface(i1* %rx_valid_b, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_36 [1/1] 0.00ns
:34  call void (...)* @_ssdm_op_SpecInterface(i1* %rx_tlast_b, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_37 [1/1] 0.00ns
:35  call void (...)* @_ssdm_op_SpecInterface(i32* %rx_data, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_38 [1/1] 0.00ns
:36  call void (...)* @_ssdm_op_SpecInterface(i1* %rx_ready, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_39 [1/1] 0.00ns
:37  call void (...)* @_ssdm_op_SpecInterface(i1* %rx_valid, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_40 [1/1] 0.00ns
:38  call void (...)* @_ssdm_op_SpecInterface(i1* %rx_tlast, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_41 [1/1] 0.00ns
:39  call void (...)* @_ssdm_op_SpecInterface(i32* %tx_data_a, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_42 [1/1] 0.00ns
:40  call void (...)* @_ssdm_op_SpecInterface(i1* %tx_ready_a, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_43 [1/1] 0.00ns
:41  call void (...)* @_ssdm_op_SpecInterface(i1* %tx_valid_a, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_44 [1/1] 0.00ns
:42  call void (...)* @_ssdm_op_SpecInterface(i1* %tx_tlast_a, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_45 [1/1] 0.00ns
:43  call void (...)* @_ssdm_op_SpecInterface(i32* %tx_data_b, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_46 [1/1] 0.00ns
:44  call void (...)* @_ssdm_op_SpecInterface(i1* %tx_ready_b, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_47 [1/1] 0.00ns
:45  call void (...)* @_ssdm_op_SpecInterface(i1* %tx_valid_b, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_48 [1/1] 0.00ns
:46  call void (...)* @_ssdm_op_SpecInterface(i1* %tx_tlast_b, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_49 [1/1] 0.00ns
:47  call void (...)* @_ssdm_op_SpecInterface(i32* %tx_data, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_50 [1/1] 0.00ns
:48  call void (...)* @_ssdm_op_SpecInterface(i1* %tx_ready, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_51 [1/1] 0.00ns
:49  call void (...)* @_ssdm_op_SpecInterface(i1* %tx_valid, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_52 [1/1] 0.00ns
:50  call void (...)* @_ssdm_op_SpecInterface(i1* %tx_tlast, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_53 [1/1] 0.00ns
:51  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: switch_select_read [1/1] 0.00ns
:52  %switch_select_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %switch_select) nounwind

ST_1: stg_55 [1/1] 0.00ns
:53  br i1 %switch_select_read, label %1, label %2

ST_1: rx_data_a_read [1/1] 0.00ns
:0  %rx_data_a_read = call i32 @_ssdm_op_Read.ap_none.volatile.i32P(i32* %rx_data_a) nounwind

ST_1: stg_57 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i32P(i32* %rx_data, i32 %rx_data_a_read) nounwind

ST_1: rx_valid_a_read [1/1] 0.00ns
:2  %rx_valid_a_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %rx_valid_a) nounwind

ST_1: stg_59 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %rx_valid, i1 %rx_valid_a_read) nounwind

ST_1: rx_ready_read_1 [1/1] 0.00ns
:4  %rx_ready_read_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %rx_ready) nounwind

ST_1: stg_61 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %rx_ready_a, i1 %rx_ready_read_1) nounwind

ST_1: rx_tlast_a_read [1/1] 0.00ns
:6  %rx_tlast_a_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %rx_tlast_a) nounwind

ST_1: stg_63 [1/1] 0.00ns
:7  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %rx_tlast, i1 %rx_tlast_a_read) nounwind

ST_1: tx_data_read_1 [1/1] 0.00ns
:8  %tx_data_read_1 = call i32 @_ssdm_op_Read.ap_none.volatile.i32P(i32* %tx_data) nounwind

ST_1: stg_65 [1/1] 0.00ns
:9  call void @_ssdm_op_Write.ap_none.volatile.i32P(i32* %tx_data_a, i32 %tx_data_read_1) nounwind

ST_1: tx_valid_read_1 [1/1] 0.00ns
:10  %tx_valid_read_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %tx_valid) nounwind

ST_1: stg_67 [1/1] 0.00ns
:11  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %tx_valid_a, i1 %tx_valid_read_1) nounwind

ST_1: tx_ready_a_read [1/1] 0.00ns
:12  %tx_ready_a_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %tx_ready_a) nounwind

ST_1: stg_69 [1/1] 0.00ns
:13  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %tx_ready, i1 %tx_ready_a_read) nounwind

ST_1: tx_tlast_read_1 [1/1] 0.00ns
:14  %tx_tlast_read_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %tx_tlast) nounwind

ST_1: stg_71 [1/1] 0.00ns
:15  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %tx_tlast_a, i1 %tx_tlast_read_1) nounwind

ST_1: stg_72 [1/1] 0.00ns
:16  br label %3

ST_1: rx_data_b_read [1/1] 0.00ns
:0  %rx_data_b_read = call i32 @_ssdm_op_Read.ap_none.volatile.i32P(i32* %rx_data_b) nounwind

ST_1: stg_74 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i32P(i32* %rx_data, i32 %rx_data_b_read) nounwind

ST_1: rx_valid_b_read [1/1] 0.00ns
:2  %rx_valid_b_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %rx_valid_b) nounwind

ST_1: stg_76 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %rx_valid, i1 %rx_valid_b_read) nounwind

ST_1: rx_ready_read [1/1] 0.00ns
:4  %rx_ready_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %rx_ready) nounwind

ST_1: stg_78 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %rx_ready_b, i1 %rx_ready_read) nounwind

ST_1: rx_tlast_b_read [1/1] 0.00ns
:6  %rx_tlast_b_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %rx_tlast_b) nounwind

ST_1: stg_80 [1/1] 0.00ns
:7  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %rx_tlast, i1 %rx_tlast_b_read) nounwind

ST_1: tx_data_read [1/1] 0.00ns
:8  %tx_data_read = call i32 @_ssdm_op_Read.ap_none.volatile.i32P(i32* %tx_data) nounwind

ST_1: stg_82 [1/1] 0.00ns
:9  call void @_ssdm_op_Write.ap_none.volatile.i32P(i32* %tx_data_b, i32 %tx_data_read) nounwind

ST_1: tx_valid_read [1/1] 0.00ns
:10  %tx_valid_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %tx_valid) nounwind

ST_1: stg_84 [1/1] 0.00ns
:11  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %tx_valid_b, i1 %tx_valid_read) nounwind

ST_1: tx_ready_b_read [1/1] 0.00ns
:12  %tx_ready_b_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %tx_ready_b) nounwind

ST_1: stg_86 [1/1] 0.00ns
:13  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %tx_ready, i1 %tx_ready_b_read) nounwind

ST_1: tx_tlast_read [1/1] 0.00ns
:14  %tx_tlast_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %tx_tlast) nounwind

ST_1: stg_88 [1/1] 0.00ns
:15  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %tx_tlast_b, i1 %tx_tlast_read) nounwind

ST_1: stg_89 [1/1] 0.00ns
:16  br label %3

ST_1: stg_90 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ switch_select]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x47fb500; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_data_a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x47cae70; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_ready_a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x48e9cf0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_valid_a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x48f9420; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_tlast_a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x494bc70; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_data_b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x494bad0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_ready_b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x499b0e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_valid_b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4972210; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_tlast_b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x498a6a0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x496e0c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_ready]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4915770; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_valid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x47f7d30; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_tlast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x47f7a50; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_data_a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x47f7490; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_ready_a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x47f71b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_valid_a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x47f7770; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_tlast_a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x47f6ed0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_data_b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x47f6bf0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_ready_b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x47f6910; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_valid_b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x47f6630; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_tlast_b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4787dd0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x481ce60; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_ready]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x325e7f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_valid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x495f8e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_tlast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x48f8b00; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_2              (specbitsmap  ) [ 00]
stg_3              (specbitsmap  ) [ 00]
stg_4              (specbitsmap  ) [ 00]
stg_5              (specbitsmap  ) [ 00]
stg_6              (specbitsmap  ) [ 00]
stg_7              (specbitsmap  ) [ 00]
stg_8              (specbitsmap  ) [ 00]
stg_9              (specbitsmap  ) [ 00]
stg_10             (specbitsmap  ) [ 00]
stg_11             (specbitsmap  ) [ 00]
stg_12             (specbitsmap  ) [ 00]
stg_13             (specbitsmap  ) [ 00]
stg_14             (specbitsmap  ) [ 00]
stg_15             (specbitsmap  ) [ 00]
stg_16             (specbitsmap  ) [ 00]
stg_17             (specbitsmap  ) [ 00]
stg_18             (specbitsmap  ) [ 00]
stg_19             (specbitsmap  ) [ 00]
stg_20             (specbitsmap  ) [ 00]
stg_21             (specbitsmap  ) [ 00]
stg_22             (specbitsmap  ) [ 00]
stg_23             (specbitsmap  ) [ 00]
stg_24             (specbitsmap  ) [ 00]
stg_25             (specbitsmap  ) [ 00]
stg_26             (specbitsmap  ) [ 00]
stg_27             (spectopmodule) [ 00]
stg_28             (specinterface) [ 00]
stg_29             (specinterface) [ 00]
stg_30             (specinterface) [ 00]
stg_31             (specinterface) [ 00]
stg_32             (specinterface) [ 00]
stg_33             (specinterface) [ 00]
stg_34             (specinterface) [ 00]
stg_35             (specinterface) [ 00]
stg_36             (specinterface) [ 00]
stg_37             (specinterface) [ 00]
stg_38             (specinterface) [ 00]
stg_39             (specinterface) [ 00]
stg_40             (specinterface) [ 00]
stg_41             (specinterface) [ 00]
stg_42             (specinterface) [ 00]
stg_43             (specinterface) [ 00]
stg_44             (specinterface) [ 00]
stg_45             (specinterface) [ 00]
stg_46             (specinterface) [ 00]
stg_47             (specinterface) [ 00]
stg_48             (specinterface) [ 00]
stg_49             (specinterface) [ 00]
stg_50             (specinterface) [ 00]
stg_51             (specinterface) [ 00]
stg_52             (specinterface) [ 00]
stg_53             (specinterface) [ 00]
switch_select_read (read         ) [ 01]
stg_55             (br           ) [ 00]
rx_data_a_read     (read         ) [ 00]
stg_57             (write        ) [ 00]
rx_valid_a_read    (read         ) [ 00]
stg_59             (write        ) [ 00]
rx_ready_read_1    (read         ) [ 00]
stg_61             (write        ) [ 00]
rx_tlast_a_read    (read         ) [ 00]
stg_63             (write        ) [ 00]
tx_data_read_1     (read         ) [ 00]
stg_65             (write        ) [ 00]
tx_valid_read_1    (read         ) [ 00]
stg_67             (write        ) [ 00]
tx_ready_a_read    (read         ) [ 00]
stg_69             (write        ) [ 00]
tx_tlast_read_1    (read         ) [ 00]
stg_71             (write        ) [ 00]
stg_72             (br           ) [ 00]
rx_data_b_read     (read         ) [ 00]
stg_74             (write        ) [ 00]
rx_valid_b_read    (read         ) [ 00]
stg_76             (write        ) [ 00]
rx_ready_read      (read         ) [ 00]
stg_78             (write        ) [ 00]
rx_tlast_b_read    (read         ) [ 00]
stg_80             (write        ) [ 00]
tx_data_read       (read         ) [ 00]
stg_82             (write        ) [ 00]
tx_valid_read      (read         ) [ 00]
stg_84             (write        ) [ 00]
tx_ready_b_read    (read         ) [ 00]
stg_86             (write        ) [ 00]
tx_tlast_read      (read         ) [ 00]
stg_88             (write        ) [ 00]
stg_89             (br           ) [ 00]
stg_90             (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="switch_select">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="switch_select"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rx_data_a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_data_a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rx_ready_a">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ready_a"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rx_valid_a">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_valid_a"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rx_tlast_a">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_tlast_a"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rx_data_b">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_data_b"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rx_ready_b">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ready_b"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rx_valid_b">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_valid_b"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rx_tlast_b">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_tlast_b"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rx_data">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_data"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="rx_ready">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ready"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="rx_valid">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_valid"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="rx_tlast">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_tlast"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="tx_data_a">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_data_a"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="tx_ready_a">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ready_a"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="tx_valid_a">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_valid_a"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="tx_tlast_a">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_tlast_a"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="tx_data_b">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_data_b"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="tx_ready_b">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ready_b"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="tx_valid_b">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_valid_b"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="tx_tlast_b">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_tlast_b"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="tx_data">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_data"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="tx_ready">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ready"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="tx_valid">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_valid"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="tx_tlast">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_tlast"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="switch_select_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="switch_select_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="rx_data_a_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_data_a_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_57/1 stg_74/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="rx_valid_a_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_valid_a_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_59/1 stg_76/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_ready_read_1/1 rx_ready_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="stg_61_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_61/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="rx_tlast_a_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_tlast_a_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_63/1 stg_80/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_data_read_1/1 tx_data_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="stg_65_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="32" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_65/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_valid_read_1/1 tx_valid_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="stg_67_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_67/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tx_ready_a_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_ready_a_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_69/1 stg_86/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_tlast_read_1/1 tx_tlast_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="stg_71_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_71/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="rx_data_b_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_data_b_read/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="rx_valid_b_read_read_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_valid_b_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="stg_78_write_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_78/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="rx_tlast_b_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_tlast_b_read/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="stg_82_write_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="0" index="2" bw="32" slack="0"/>
<pin id="225" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_82/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="stg_84_write_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_84/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tx_ready_b_read_read_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_ready_b_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="stg_88_write_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_88/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="66" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="68" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="70" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="80" pin="2"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="66" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="72" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="94" pin="2"/><net_sink comp="100" pin=2"/></net>

<net id="112"><net_src comp="66" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="72" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="108" pin="2"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="66" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="72" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="122" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="140"><net_src comp="68" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="42" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="70" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="136" pin="2"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="66" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="46" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="72" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="30" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="150" pin="2"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="66" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="72" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="44" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="164" pin="2"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="66" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="72" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="178" pin="2"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="68" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="198"><net_src comp="192" pin="2"/><net_sink comp="86" pin=2"/></net>

<net id="203"><net_src comp="66" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="14" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="205"><net_src comp="199" pin="2"/><net_sink comp="100" pin=2"/></net>

<net id="211"><net_src comp="72" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="12" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="108" pin="2"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="66" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="16" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="214" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="226"><net_src comp="70" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="136" pin="2"/><net_sink comp="221" pin=2"/></net>

<net id="234"><net_src comp="72" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="150" pin="2"/><net_sink comp="229" pin=2"/></net>

<net id="241"><net_src comp="66" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="36" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="237" pin="2"/><net_sink comp="170" pin=2"/></net>

<net id="249"><net_src comp="72" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="40" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="178" pin="2"/><net_sink comp="244" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rx_ready_a | {1 }
	Port: rx_ready_b | {1 }
	Port: rx_data | {1 }
	Port: rx_valid | {1 }
	Port: rx_tlast | {1 }
	Port: tx_data_a | {1 }
	Port: tx_valid_a | {1 }
	Port: tx_tlast_a | {1 }
	Port: tx_data_b | {1 }
	Port: tx_valid_b | {1 }
	Port: tx_tlast_b | {1 }
	Port: tx_ready | {1 }
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|
| Operation|        Functional Unit        |
|----------|-------------------------------|
|          | switch_select_read_read_fu_74 |
|          |   rx_data_a_read_read_fu_80   |
|          |   rx_valid_a_read_read_fu_94  |
|          |        grp_read_fu_108        |
|          |  rx_tlast_a_read_read_fu_122  |
|          |        grp_read_fu_136        |
|   read   |        grp_read_fu_150        |
|          |  tx_ready_a_read_read_fu_164  |
|          |        grp_read_fu_178        |
|          |   rx_data_b_read_read_fu_192  |
|          |  rx_valid_b_read_read_fu_199  |
|          |  rx_tlast_b_read_read_fu_214  |
|          |  tx_ready_b_read_read_fu_237  |
|----------|-------------------------------|
|          |        grp_write_fu_86        |
|          |        grp_write_fu_100       |
|          |      stg_61_write_fu_114      |
|          |        grp_write_fu_128       |
|          |      stg_65_write_fu_142      |
|   write  |      stg_67_write_fu_156      |
|          |        grp_write_fu_170       |
|          |      stg_71_write_fu_184      |
|          |      stg_78_write_fu_206      |
|          |      stg_82_write_fu_221      |
|          |      stg_84_write_fu_229      |
|          |      stg_88_write_fu_244      |
|----------|-------------------------------|
|   Total  |                               |
|----------|-------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_86 |  p2  |   2  |  32  |   64   ||    32   |
| grp_write_fu_100 |  p2  |   2  |   1  |    2   ||    1    |
| grp_write_fu_128 |  p2  |   2  |   1  |    2   ||    1    |
| grp_write_fu_170 |  p2  |   2  |   1  |    2   ||    1    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   70   ||  6.284  ||    35   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+
|           |  Delay |   LUT  |
+-----------+--------+--------+
|  Function |    -   |    -   |
|   Memory  |    -   |    -   |
|Multiplexer|    6   |   35   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    6   |   35   |
+-----------+--------+--------+
