// Seed: 2461756625
module module_0 (
    input tri0 id_0,
    input tri0 id_1
);
  if (1) assign id_3 = id_3;
  assign id_3 = id_0;
  assign id_3 = id_0;
  assign id_3 = id_1;
  uwire id_4;
  assign id_3 = id_1;
  assign id_4 = 1;
  assign module_1.id_0 = 0;
  wor id_5 = 1;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input tri0 id_2,
    output tri1 id_3,
    output tri0 id_4,
    output logic id_5,
    input wire id_6
);
  wire id_8;
  always id_5 <= 1;
  module_0 modCall_1 (
      id_2,
      id_0
  );
endmodule
