$date
	Sun Apr 11 18:34:34 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_brench $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 3 # in [2:0] $end
$var reg 1 $ rst $end
$scope module DUT $end
$var wire 3 % in [2:0] $end
$var wire 4 & out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 &
b0 %
0$
b0 #
0"
b1 !
$end
#5000
b1001 !
b1001 &
b1 #
b1 %
1$
1"
#10000
0$
0"
#15000
b111 !
b111 &
b10 #
b10 %
1$
1"
#20000
0$
0"
#25000
b110 !
b110 &
b11 #
b11 %
1$
1"
#30000
0$
0"
#35000
b0 !
b0 &
b100 #
b100 %
1$
1"
#40000
0$
0"
#45000
b11 !
b11 &
b101 #
b101 %
1$
1"
#50000
0$
0"
#55000
b1 !
b1 &
b110 #
b110 %
1$
1"
#60000
0$
0"
#65000
b1001 !
b1001 &
b111 #
b111 %
1$
1"
#70000
0$
0"
#75000
b1 !
b1 &
b0 #
b0 %
1$
1"
#80000
0$
0"
