<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/simple/constpower.v.html" target="file-frame">third_party/tools/yosys/tests/simple/constpower.v</a>
time_elapsed: 0.112s
</pre>
<pre class="log">
user_time: 0.095717
system_time: 0.015929
ram_usage: 11648

%Warning-WIDTH: <a href="../../../../third_party/tools/yosys/tests/simple/constpower.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/constpower.v:10</a>: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS&#39;s POWSS generates 32 bits.
                                                                                                          : ... In instance constpower
  assign ys[i*8 + j*64 + 7 : i*8 + j*64] = $signed(i-4) ** $signed(j-4);
                                         ^
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/tools/yosys/tests/simple/constpower.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/constpower.v:11</a>: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS&#39;s POW generates 32 bits.
                                                                                                          : ... In instance constpower
  assign yu[i*8 + j*64 + 7 : i*8 + j*64] = $unsigned(i) ** $unsigned(j);
                                         ^

</pre>
</body>