0.6
2019.1
Sep  4 2019
09:57:52
C:/Users/skysk/Documents/Vivado_Projects/vga_port/vga_port.ip_user_files/bd/BRAM/ip/BRAM_blk_mem_gen_0_3/sim/BRAM_blk_mem_gen_0_3.v,1569358738,verilog,,C:/Users/skysk/Documents/Vivado_Projects/vga_port/vga_port.ip_user_files/bd/BRAM/sim/BRAM.v,,BRAM_blk_mem_gen_0_3,,,,,,,,
C:/Users/skysk/Documents/Vivado_Projects/vga_port/vga_port.ip_user_files/bd/BRAM/sim/BRAM.v,1569358738,verilog,,C:/Users/skysk/Documents/Vivado_Projects/vga_port/vga_port.srcs/sources_1/imports/hdl/BRAM_wrapper.v,,BRAM,,,,,,,,
C:/Users/skysk/Documents/Vivado_Projects/vga_port/vga_port.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/skysk/Documents/Vivado_Projects/vga_port/vga_port.srcs/sim_1/new/tb_uart.v,1569422639,verilog,,,,tb_uart,,,,,,,,
C:/Users/skysk/Documents/Vivado_Projects/vga_port/vga_port.srcs/sources_1/imports/hdl/BRAM_wrapper.v,1569358737,verilog,,C:/Users/skysk/Documents/Vivado_Projects/vga_port/vga_port.srcs/sources_1/new/charBuffer.v,,BRAM_wrapper,,,,,,,,
C:/Users/skysk/Documents/Vivado_Projects/vga_port/vga_port.srcs/sources_1/new/charBuffer.v,1569357409,verilog,,C:/Users/skysk/Documents/Vivado_Projects/vga_port/vga_port.srcs/sources_1/new/charToBmp.v,,charBuffer,,,,,,,,
C:/Users/skysk/Documents/Vivado_Projects/vga_port/vga_port.srcs/sources_1/new/charToBmp.v,1569359648,verilog,,C:/Users/skysk/Documents/Vivado_Projects/vga_port/vga_port.srcs/sources_1/new/renderer.v,,charToBmp,,,,,,,,
C:/Users/skysk/Documents/Vivado_Projects/vga_port/vga_port.srcs/sources_1/new/renderer.v,1569337397,verilog,,C:/Users/skysk/Documents/Vivado_Projects/vga_port/vga_port.srcs/sources_1/new/uart.v,,renderer,,,,,,,,
C:/Users/skysk/Documents/Vivado_Projects/vga_port/vga_port.srcs/sources_1/new/uart.v,1569422302,verilog,,C:/Users/skysk/Documents/Vivado_Projects/vga_port/vga_port.srcs/sim_1/new/tb_uart.v,,uart,,,,,,,,
C:/Users/skysk/Documents/Vivado_Projects/vga_port/vga_port.srcs/sources_1/new/vga640x480.v,1569341004,verilog,,C:/Users/skysk/Documents/Vivado_Projects/vga_port/vga_port.srcs/sources_1/new/vga_Top.v,,vga640x480,,,,,,,,
C:/Users/skysk/Documents/Vivado_Projects/vga_port/vga_port.srcs/sources_1/new/vga_Top.v,1569412288,verilog,,,,vga_Top,,,,,,,,
