synthesis:  version Radiant Software (64-bit) 3.0.0.24.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.
Wed Dec 29 13:16:27 2021


Command Line:  D:\shixi\install\lattice\ispfpga\bin\nt64\synthesis.exe -f WS2812_led_impl_1_lattice.synproj -gui -msgset D:/shixi/project/FPGA/ICE40/WS2812_led/promote.xml 

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = WS2812_led_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is D:/shixi/project/FPGA/ICE40/WS2812_led/source/impl_1/impl_1.sdc.
-path D:/shixi/install/lattice/ispfpga/ice40tp/data (searchpath added)
-path D:/shixi/project/FPGA/ICE40/WS2812_led (searchpath added)
-path D:/shixi/project/FPGA/ICE40/WS2812_led/impl_1 (searchpath added)
Mixed language design
Verilog design file = D:/shixi/install/lattice/ip/pmi/pmi_iCE40UP.v
Verilog design file = D:/shixi/project/FPGA/ICE40/WS2812_led/source/impl_1/top.v
Verilog design file = D:/shixi/project/FPGA/ICE40/WS2812_led/source/impl_1/ws2812.v
VHDL library = pmi
VHDL design file = D:/shixi/install/lattice/ip/pmi/pmi_iCE40UP.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Compile design.
Compile Design Begin
Analyzing Verilog file d:/shixi/install/lattice/ip/pmi/pmi_ice40up.v. VERI-1482
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_ice40up.v(1): analyzing included file d:/shixi/install/lattice/ip/pmi/pmi_addsub.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_addsub.v(40): analyzing included file d:/shixi/install/lattice/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_ice40up.v(2): analyzing included file d:/shixi/install/lattice/ip/pmi/pmi_add.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_add.v(50): analyzing included file d:/shixi/install/lattice/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_ice40up.v(3): analyzing included file d:/shixi/install/lattice/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_complex_mult.v(52): analyzing included file d:/shixi/install/lattice/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_ice40up.v(4): analyzing included file d:/shixi/install/lattice/ip/pmi/pmi_counter.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_counter.v(39): analyzing included file d:/shixi/install/lattice/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_ice40up.v(5): analyzing included file d:/shixi/install/lattice/ip/pmi/pmi_fifo.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_fifo.v(44): analyzing included file d:/shixi/install/lattice/ip/pmi/../common/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_ice40up.v(6): analyzing included file d:/shixi/install/lattice/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_fifo_dc.v(47): analyzing included file d:/shixi/install/lattice/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_ice40up.v(7): analyzing included file d:/shixi/install/lattice/ip/pmi/pmi_mac.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_mac.v(52): analyzing included file d:/shixi/install/lattice/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_ice40up.v(8): analyzing included file d:/shixi/install/lattice/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file d:/shixi/install/lattice/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_ice40up.v(9): analyzing included file d:/shixi/install/lattice/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_multaddsub.v(52): analyzing included file d:/shixi/install/lattice/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_ice40up.v(10): analyzing included file d:/shixi/install/lattice/ip/pmi/pmi_mult.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_mult.v(51): analyzing included file d:/shixi/install/lattice/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_ice40up.v(11): analyzing included file d:/shixi/install/lattice/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_ram_dp.v(48): analyzing included file d:/shixi/install/lattice/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_ice40up.v(12): analyzing included file d:/shixi/install/lattice/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_ram_dq.v(45): analyzing included file d:/shixi/install/lattice/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_ice40up.v(13): analyzing included file d:/shixi/install/lattice/ip/pmi/pmi_rom.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_rom.v(45): analyzing included file d:/shixi/install/lattice/ip/pmi/../common/rom/rtl/lscc_rom.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_ice40up.v(14): analyzing included file d:/shixi/install/lattice/ip/pmi/pmi_sub.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_sub.v(50): analyzing included file d:/shixi/install/lattice/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_ice40up.v(15): analyzing included file d:/shixi/install/lattice/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file d:/shixi/install/lattice/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_ice40up.v(16): analyzing included file d:/shixi/install/lattice/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file d:/shixi/install/lattice/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_ice40up.v(17): analyzing included file d:/shixi/install/lattice/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file d:/shixi/project/fpga/ice40/ws2812_led/source/impl_1/top.v. VERI-1482
Analyzing Verilog file d:/shixi/project/fpga/ice40/ws2812_led/source/impl_1/ws2812.v. VERI-1482
Analyzing VHDL file d:/shixi/install/lattice/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file d:/shixi/install/lattice/ip/pmi/pmi_ice40up.vhd

INFO - synthesis: d:/shixi/install/lattice/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
unit top is not yet analyzed. VHDL-1485
INFO - synthesis: The default VHDL library search path is now "D:/shixi/project/FPGA/ICE40/WS2812_led/impl_1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): top
INFO - synthesis: d:/shixi/project/fpga/ice40/ws2812_led/source/impl_1/top.v(1): compiling module top. VERI-1018
INFO - synthesis: d:/shixi/project/fpga/ice40/ws2812_led/source/impl_1/ws2812.v(1): compiling module ws2812. VERI-1018
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


INFO - synthesis: Extracted state machine for register '\ws2812_u1/bit_cnt' with one-hot encoding
State machine has 32 reachable states with original encodings of:

 00000 

 00001 

 00010 

 00011 

 00100 

 00101 

 00110 

 00111 

 01000 

 01001 

 01010 

 01011 

 01100 

 01101 

 01110 

 01111 

 10000 

 10001 

 10010 

 10011 

 10100 

 10101 

 10110 

 10111 

 11000 

 11001 

 11010 

 11011 

 11100 

 11101 

 11110 

 11111 

original encoding -> new encoding (one-hot encoding)

 00000 -> 00000000000000000000000000000001

 00001 -> 00000000000000000000000000000010

 00010 -> 00000000000000000000000000000100

 00011 -> 00000000000000000000000000001000

 00100 -> 00000000000000000000000000010000

 00101 -> 00000000000000000000000000100000

 00110 -> 00000000000000000000000001000000

 00111 -> 00000000000000000000000010000000

 01000 -> 00000000000000000000000100000000

 01001 -> 00000000000000000000001000000000

 01010 -> 00000000000000000000010000000000

 01011 -> 00000000000000000000100000000000

 01100 -> 00000000000000000001000000000000

 01101 -> 00000000000000000010000000000000

 01110 -> 00000000000000000100000000000000

 01111 -> 00000000000000001000000000000000

 10000 -> 00000000000000010000000000000000

 10001 -> 00000000000000100000000000000000

 10010 -> 00000000000001000000000000000000

 10011 -> 00000000000010000000000000000000

 10100 -> 00000000000100000000000000000000

 10101 -> 00000000001000000000000000000000

 10110 -> 00000000010000000000000000000000

 10111 -> 00000000100000000000000000000000

 11000 -> 00000001000000000000000000000000

 11001 -> 00000010000000000000000000000000

 11010 -> 00000100000000000000000000000000

 11011 -> 00001000000000000000000000000000

 11100 -> 00010000000000000000000000000000

 11101 -> 00100000000000000000000000000000

 11110 -> 01000000000000000000000000000000

 11111 -> 10000000000000000000000000000000

INFO - synthesis: Extracted state machine for register '\ws2812_u1/state' with one-hot encoding
State machine has 14 reachable states with original encodings of:

 0000000000000000 

 0000000000000001 

 0000000000000010 

 0000000000000100 

 0000000000001000 

 0000000000010000 

 0000000000100000 

 0000000001000000 

 0000000010000000 

 0000000100000000 

 0000001000000000 

 0000010000000000 

 0000100000000000 

 1100000000000000 

original encoding -> new encoding (one-hot encoding)

 0000000000000000 -> 00000000000001

 0000000000000001 -> 00000000000010

 0000000000000010 -> 00000000000100

 0000000000000100 -> 00000000001000

 0000000000001000 -> 00000000010000

 0000000000010000 -> 00000000100000

 0000000000100000 -> 00000001000000

 0000000001000000 -> 00000010000000

 0000000010000000 -> 00000100000000

 0000000100000000 -> 00001000000000

 0000001000000000 -> 00010000000000

 0000010000000000 -> 00100000000000

 0000100000000000 -> 01000000000000

 1100000000000000 -> 10000000000000




WARNING - synthesis: d:/shixi/project/fpga/ice40/ws2812_led/source/impl_1/ws2812.v(521): Register \ws2812_u1/bit_cnt_FSM_i26 is stuck at Zero. VDB-5013

################### Begin Area Report (top)######################
Number of register bits => 238 of 5280 (4 % )
CCU2 => 25
FD1P3XZ => 238
IB => 2
LUT4 => 255
OB => 1
################### End Area Report ##################
Number of odd-length carry chains : 1
Number of even-length carry chains : 2

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_in_c, loads : 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : ws2812_u1/rst_N_2, loads : 238
  Net : ws2812_u1/n1836, loads : 174
  Net : ws2812_u1/bit_cnt_4__N_464, loads : 34
  Net : ws2812_u1/n1916, loads : 25
  Net : ws2812_u1/state[15], loads : 24
  Net : ws2812_u1/state_tran, loads : 13
  Net : ws2812_u1/n13, loads : 9
  Net : ws2812_u1/n53, loads : 8
  Net : ws2812_u1/n52, loads : 8
  Net : ws2812_u1/n51, loads : 8
################### End Clock Report ##################

Peak Memory Usage: 467 MB

--------------------------------------------------------------
Total CPU Time: 11 secs 
Total REAL Time: 12 secs 
--------------------------------------------------------------
