.comment arachne-pnr 0.1+325+0 (git sha1 840bdfd, g++ 7.4.0-1ubuntu1~18.04 -O2)
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000010110000000001
000000000000000010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
.io_tile 6 0
000000000000000010
000100000000000000
000011111000000000
000001010000000001
000000000000001110
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
.io_tile 9 0
000001110000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000
.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 13 0
000001111000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010110
000001110000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 19 0
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
001000000000000000
000000000000000000
000000000000000000
000001010000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000001000
.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 20 1
000010100000000000000000001000000000000010000100000000
000000000000000000000000000001000000000000000000000000
001100000000000000000000000000000000000000000000000000
101000000000000001000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000100000000000000000000000011000000000010000010000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 2
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000100100000
110000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 2
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 2
000000000000000101100000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
101000000000000011000000000011011010110000000100000000
000000000000000000100000000011101000101001010000000000
010000000000000101100000010101011000101001010100000000
010000000000000000100010000111101010110000000000000001
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110000000000001100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 2
100000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000101000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 20 2
000000000000000001100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
001000000000000000000000000000000000000010000100000000
001000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 3
000000000000000001000111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000000000000000000000011100000000001000000000000
000000000000000001000000001001000000000000000000000010
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
.ramb_tile 6 3
000000000000001111100110101000000000000000
000000010000001111100100000001000000000000
101000000000001000000010001000000000000000
000000000000001111000100001001000000000000
000000000000000000000000000101000000000000
000000000000000111000000000011000000100000
000000000000000000000000001000000000000000
000000000000001011000000000101000000000000
000000000000000000000000000000000000000000
000000000000001111000011000001000000000000
000000000000000000000110101000000000000000
000000000000001111000111011011000000000000
000000000000000000000000001111000000001000
000000000000000000000010101011101101000000
110000000000000000000000000000000000000000
010000000000000000000000001001001000000000
.logic_tile 7 3
000000000000001000000000010000000000000000000000000000
000000000001011111000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 3
000001000100001001000110000001100000000001000000000000
000010100110000001000011001001000000000000000000000000
101000000000000111000000011101001010001001000000000010
000000000000001111000011101011011000001010000000000000
110000000000000111100111000000000000000000000000000000
010000000000000000100100000000000000000000000000000000
000000000000100011100000000101101010001001000000000000
000000000001000000100011011011011000001010000000000000
000010100000000000000110100000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000101000000000000000110100001101010001001000000000100
000000000100000000000000001111011000001010000000000000
000000000000010000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001001011000111001110101000000
000000000000000000010000001101011001110101110000000010
.logic_tile 10 3
000000000100010000000111110001100000000000001000000000
000000000000000111000111000000000000000000000000001000
000010100000000011100110100000000000000000001000000000
000001000000000000100000000000001111000000000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000100000000000000000001001001100111000000000
000000001001000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111000100000
000000000000000000000000000000001000110011000000000000
000100000000000000000000000000001000001100111000100000
000000000000000000000011100000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000011000000001101110011000000000100
000000000000000000000000000000001001001100111000000000
000000000000000111000000000000001110110011000000000000
.logic_tile 11 3
000000000000000001100000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
101000000001011000000000001101000000000001000000000000
000000000000100111000000001101000000000000000000000000
110000000000000101000000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000001001001010111001110100000000
000000000000000000000000000001001000110101110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 3
000000000100000000000000001101001110001001000000000010
000000000000000000000000000001001110001010000000000000
000000000000000000000000000000000000000000000000000000
000000101110001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000001111010000000010101101101100001001000000000000
000000000000100000000111011101101100001010000000000001
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 3
000000000000000000000000000011100000000000000000000010
000000000000000001000011000101001000000000010001000000
101000000000000000000110000101100000000001000010000001
000000001000000011000000001111000000000011000000000001
000000000000000001100000001101011011111100000001000010
000000000000001101000011001101101101111100010000100100
000000001100000001100110000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000001000000001001000001000000100000100010
000000100000000000000011011111101001000000110000000100
000010000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000011010101000000000010000000000000
.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000000011000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 15 3
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101100000000001101100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000010
000000000000000000000000000001000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000011010000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000101000001
110000000000000000000000001101000000000010000000000000
.ramb_tile 19 3
000000000000000000000000000000000000000000
000000010000000000000010001001000000000000
101000000000000000000000000000000000000000
000000001000001001000000000011000000000000
000000000000000000000000001011000000000000
000000000000000001000010010101100000000010
000000000000001001000000010000000000000000
000100000000001101000011010101000000000000
000000000000000011100010000000000000000000
000000000000000000000000000111000000000000
000000000000000000000000001000000000000000
000000000000000000000000000111000000000000
000000000000000001000111000101100001000001
000000000000000000000000001111101111000000
010000000000000000000011101000000000000000
010000000000000111000000000101001011000000
.logic_tile 20 3
000010000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101100000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000000001000000000000000000100100000
010000101000001011000000000111000000000010000000000000
.logic_tile 21 3
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000101000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001000000000000000000000000000000000000000
000000001100001111000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 6 4
000000010000001000000000001000000000000000
000000000110001111000000000111000000000000
101000010000001011000000000000000000000000
000000000001111111100011110111000000000000
010000000000000000000010011011100000100000
110000000000000000000011101101000000000000
000000001100001000000110100000000000000000
000000000000001101000111011101000000000000
000000000110000111000000001000000000000000
000000000000000000000000000001000000000000
000000100000000011100000001000000000000000
000000010010000001000000000001000000000000
000000000000001000000000000011000001000000
000000000000001011000000000001001001100000
110000000001000111100000001000000001000000
010000001100000000100000000101001011000000
.logic_tile 7 4
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
101010100000010000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 8 4
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000001111000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000000100000000000000010100000000000000000000000000000
.logic_tile 9 4
000000100000001001100011100101100000000001000000000000
000000000000000001000011101001100000000000000000000000
101001000000000001000110110111000000000001000000000000
000000100001110000100111011001000000000000000000000000
010000000010000111100111100001111111001010000000000010
110000000000001111000110110011111100001001000000000000
000000000000101111100010000001111100001001000000000000
000000000000010001100111000011111111001010000000000000
000000000001010101100111011101011111001001000000000000
000000000000101011000011110101011100001010000000000000
000000000000000000000000001001001011111001110100100000
000000011110000001000011100001001010110101110000000000
000000000000000101000110000001001100111001110100000000
000000000000000000100010001011011111110101110000000000
000000010000000000000000000101100000000011000100000000
000010100000000000000011101101100000000010000010000000
.logic_tile 10 4
000000100000000011100000000000001001001100111000000000
000001000110000000000000000000001010110011000001010000
000000000000000000000111010000001001001100111000000000
000000000000000000000111010000001011110011000000000000
000000000001000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000001101100000010000001001001100111000000000
000000000000001001000010100000001010110011000000000000
000001000100100000000000000000001001001100111000000000
000010100001010000000000000000001001110011000000000100
000000000000000000000000000000001000001100111000000100
000010100000000000000000000000001000110011000000000000
000000000000000111000000000000001000001100111000000001
000000000000000000100000000000001110110011000000000000
000100001010000111000000000000001001001100111000000000
000100000000000000000000000000001001110011000010000000
.logic_tile 11 4
000000000000000000000110010011111101001001000000000000
000000000000000000000011111101011001001010000000000000
101000000000000000000000011000000000000000000100000000
000000000000000101000011110101000000000010000000000010
000000000000000000000110111000000000000000000100000000
000000000000000000000010000101000000000010000000000000
000000000000001111100000001000000000000000000100000000
000000000000000001100011011101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000101000111000000000000000000000100100010
000010110000000000000100001001000000000010000000000001
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000100000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001101000000000010000000000100
.logic_tile 12 4
000000000000000011000111110011000000000000001000000000
000000000000001111100010100000001000000000000000000000
000000001110010111000000000111101000001100111000000000
000000000000100000000000000000001000110011000000000100
000000000000000000000111110011001001001100111001000000
000000000000000000000111100000101111110011000000000000
000000000000000000000000010011001000001100111000000000
000001000000001011000010100000001001110011000000000010
000010000000000111100110100101101000001100111000000000
000001000000000111100011100000101101110011000000000001
000000100000000000000000000001001001001100111000000000
000001000000000000000000000000101010110011000001000000
000000000000000101110000000101001000001100111000000000
000000000000000000000000000000101011110011000000000010
000000010000000101100010000111001001001100111000000000
000000000000000000000100000000001000110011000000000000
.logic_tile 13 4
000000000000000000000110000000000000000000000100000000
000000000000000101000000000001000000000010000000000000
101001000110100000000010101000000000000000000100000000
000000100000010000000110111001000000000010000000000000
000000000000000001100000001000000000000000000100000110
000000000000000000000000000101000000000010000000000000
000010100000000001100000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000111100000000000000000000100000110
000000000000000000000100000101000000000010000000000000
000000000001000001000000001000000000000000000100000000
000000010000000000100000000011000000000010000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000001001000000000010000000000000
000001000000000000010000000000000000000000000101000000
000000000000000000000000001001000000000010000000000010
.logic_tile 14 4
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101101000001110000000000000000000000000000000100000000
000000100000010000000000000111000000000010000001000100
000000000000000000000000001000000000000000000101000000
000000000000000000000000000101000000000010000000000000
000000000000000101000000000000000000000000000100000000
000000000000000000100000000011000000000010000010000000
000000001000000111000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000001011000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 15 4
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101100000000000000000000001000000000000000000100000000
000100000000000000000000001101000000000010000011000010
000000000100000000000000011000000000000000000110000000
000000000000000000000010001101000000000010000000000000
000000000001000001100010000000000000000000000110000000
000000000000000000000110111101000000000010000000000010
000000000010000000000000001000000000000000000101000000
000000000000000000000000000101000000000010000010000000
000001000000000001000000001000000000000000000100000000
000010110000000000100000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000001010000000010000011000000000000000000101000000
000000000000000000000010001111000000000010000000000001
.logic_tile 16 4
000000000000001111100111011101001100110011000000000000
000000000000000001100010101001011010000000000000000000
101101000000001001100111011001011011100000000000000000
000110100000001111000010101101011000000000000000000000
000000000000000001000000001001011000110011000000000000
000000000000001011000011011011111001000000000000000000
000110000000001101100010011001101110110011000000000000
000100000000000101000110001011011011000000000000000000
001000001100001111100110101101111101110011000000000000
000010000000000011000000000101011001000000000000000000
000100000000010001000011100101101100110011000000000000
000000010000100000100010110001001100010010000000000000
000001000100000000000110101001011101110011000000000000
000010100000000000000000000101001111010010000000000000
000000000000100000000110001000000000000000000100000000
000000001011010000000000000011000000000010000000000000
.logic_tile 17 4
000000000000001001100000011101011101000100000000000000
000000000010000001000010100101001111100000000000000000
101000000000000011000110100001111111110011000000000000
010000000000001101000000001101001001000000000000000000
000000000000001000000000000001011010100000000000000000
000010000000000111000010110001001001000000000000000100
000100000000001101100000001000000000000000000100000010
000100000000000101100000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000011100000001000000000000000000100100000
000000010000000000000000001001000000000010000000000000
000100000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100001100110100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 18 4
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000100000000111100000010000000000000000000100000000
000000000010000000100011100101000000000010000000000010
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000000010000000000000001000000000000000000101000001
000000010000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100100001
000000000000000000000000000001000000000010000000000000
.ramt_tile 19 4
000000010000000001000111101000000000000000
000000000000000011000100001101000000000000
101000110000000101100110100000000000000000
000000000000000000100011000001000000000000
110001000000000000000000000001100000000000
110000000000000000000000000001000000000010
000000000000000000000110111000000000000000
000000000000000000000010101011000000000000
000000000100000000000000011000000000000000
000000000000000000000011100011000000000000
000000000000001111100111101000000000000000
000000010000101111100100000011000000000000
000000000000000000000111100001000001010000
000000000000000000000100001011101001000000
110000000000000001000000001000000001000000
110100000000000000000000001101001001000000
.logic_tile 20 4
000000000000000001000110000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
101000000001011111010000011001000000000000000001000000
000000000010000001100011101111000000000011000000000000
000010100000000000000000010000000000000000000000000000
000001000110010000000011110000000000000000000000000000
000000000000000000000000000011001101011010010000000000
000000001000000000000000000011101000001110010000000000
000010000000000111000000010011011000100010000000000000
000001010000001111100011100011001101110111000000000000
000000000000000000000000000000000000000000000100100001
000000011000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000010001010000000000010001111000010100000100000110
000000000000000000000011101001011011011000000000000000
.logic_tile 21 4
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000011111111001110100000000000
000000000000001001000000000111011100100110100000000000
000000000000000001100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000001011111101101100110000000000
000000000001010000000000001011101100000000010000000000
000000000000000111000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000000000001111100111100000000000000000000000000000
000000010000010111000110010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000111100101011000010100000100000000
000000000000000000000100001001001100100100000000100000
.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.dsp0_tile 0 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 6 5
000000000000001001000010000000000000000000
000000010000001111000010011001000000000000
101010000000000011100000000000000000000000
000001000010001011000000000101000000000000
000000000001010111100000000001100000000000
000000000000000011100000000001000000000100
000000000001010000000000000000000000000000
000000000000100000000010010001000000000000
000000000000000011100110100000000000000000
000000000000000000100111010101000000000000
000000000000000000000000010000000000000000
000000010001010000000010111011000000000000
000000001110000000000000000101100001000100
000000001010000000000000001011101101000000
010000000000000000000000000000000000000000
010000000000000000000000000011001001000000
.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.logic_tile 8 5
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101100000000000000000000000000000000000000000100000010
000000000000000000000000001001000000000010000000100000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000001101000000000010000000000000
000000000001010000000000001000000000000000000100100000
000000010000100000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 5
000000000000000011000011101001001100001001000000000000
000000000000000000100000001101011101001010000000100000
101110000000001000000000001101001110001001000000000010
000101000000000001000000000011011111001010000000000000
000000000000000111100110100001001100001001000000000000
000001000000000000000100000011111101001010000000000000
000000000100100101000010000101001110001001000000000000
000000001100011101100110110011111111001010000000000000
000010100000001111100111011000000000000000000110000000
000000000100000101100111110101000000000010000000000000
000000000000000001010000001000000000000000000101000000
000000010000000000000000000101000000000010000000000100
000100001100000000000111011000000000000000000100000010
000000000000000000000111110001000000000010000000000000
000000000000000000000000001000000000000000000101000000
000000001010000000000000001101000000000010000000000000
.logic_tile 10 5
001000000111000000000011110000001001001100111000000000
000000001110000000000011010000001111110011000000010000
000000000000000000000010000000001001001100111000000000
000000100000000000000100000000001101110011000000000000
000000100000000000000000000000001000001100111000000001
000001000000010000000000000000001100110011000000000000
000000000101010000000000000000001001001100111000000000
000000000000100000000000000000001001110011000000000000
000000000100000000000010000000001000001100111000000000
000000001100001011000100000000001001110011000000000000
000100001010000000000010000000001000001100111010000000
000100010000000000000111100000001001110011000000000000
000100000000000000000000000000001001001100111010000000
000000000110000000000000000000001101110011000000000000
000000000000000000000110000000001000001100111000000000
000000000000000000000100000000001101110011000001000000
.logic_tile 11 5
000000000000000001100000000111101111001001000000000000
000000100000000000000011001011011001001010000000000100
101000000000000000000000010000000000000000000100000000
000000000001010000000011110011000000000010000000000000
000000000000001011100011000000000000000000000100000001
000000000000001111000000000101000000000010000000000010
000000000000000000000000000000000000000000000100000100
000000000010000000000000000001000000000010000010000000
000000000010000011100000010000000000000000000110000000
000000000000000000100010011101000000000010000000000101
000000000000010111100000001000000000000000000100000010
000000010010100000100000000011000000000010000000000000
000000000000000000000000010000000000000000000110000100
000000000000000000000011001001000000000010000000000000
000000000000001000000000000000000000000000000100000000
000100000000000101000000000101000000000010000000000100
.logic_tile 12 5
000000000000001101100000010001101000001100111001000000
000000000000000111000011110000001000110011000000010000
000000000000000111100110100001101000001100111000000000
000000000000001111000000000000001110110011000000000100
000000000000001111100000000011001000001100111000000000
000000000000001111100000000000101000110011000000000001
000000000000011011000000000111101001001100111000000000
000000000000000111000000000000101100110011000001000000
000000000000000000000110000001001000001100111000000000
000000000000100000000100000000001010110011000000000000
000000000000001011100000000011101000001100111000000000
000000010001001001100000000000001010110011000000000000
000000000000001000000000000001101000001100111000000000
000000000000001111000000000000101001110011000001000000
000000100000000000000111100101101001001100111000100000
000000000000000000000100000000001010110011000000000000
.logic_tile 13 5
001000000000001000000000010011100000000001000000000000
000000000000000001000011001001100000000000000000000000
101000000000011000000111000000000000000000000000000000
010000000001001011000100000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000010110000000000000000000000000000
000000000000001000000000011111011100001001000000000000
000000000000001011000010110011001101001010000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000111000110100000000000000000000000000000
000000010000000011000100000000000000000000000000000000
000000000000000101000110000101011010111001110100000000
000000000000000000100000001011101111110101110001000000
000010000000000000000000001001011001111001110100000000
000001000000000000000000001101001001110101110000000110
.logic_tile 14 5
000000000000000111100000001111000000000000000000000000
000000000000000000100000001011000000000001000001000000
101101000000010001100000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000010100000000000000000001101100000000000000010000000
000000000100000000000000001011100000000001000000000001
000000000000000000000000000000000000000000000000000000
000000000010000000000011000000000000000000000000000000
000000000000000000000000001001100000000000000000100000
000000010000000000000000001011000000000001000000000000
000000100000000000000000000000000000000000000100000010
000000010000000000000011000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 5
000000000000000011000000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
101000001110000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000010000000000001101000000000010000000000000
000000001110100000000010000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000010001010000000000001001000000000010000010000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000110000000
000000010000000000000000000001000000000010000000000000
.logic_tile 16 5
000000000000000000000010110111011000110000000000000010
000000000000000000000010001011001010000000000000000000
101000000000000001100111111001001010100000000000000000
000000000000000000000110101101111001000000000000000000
000000000000000101000110011101011111110011000000000000
000000000000001001000010101011111100000000000000000000
001000000000001111100110011111001110110011000000000000
000000000000000001000010001011011111000000000000000000
000000000000000011000010111011001011110011000000000000
000000001000000000100110101101011001000000000000000000
000000000000001000000011011111011011110000000000000000
000000010100001001000111011001101010000000000000000000
000000000100001011000111111101001101110011000000000000
000000000000000101100111000111011111000000000000000000
000000000000010111000011100000000000000000000100000000
000000010010100000000010110011000000000010000000000001
.logic_tile 17 5
000000000000001000000000011000000000000000000100000000
000000000000000001000010001001000000000010000000000000
101000000001010000000000010000000000000000000000000000
000000000001110000000011110000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100100
000000010000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
.logic_tile 18 5
000000000000001101000010011001000000000000000001000000
000000000000001111100010110001100000000001000000000011
101000000000000111000010011001000000000000000000000010
000000000000000001100010001001100000000001000000000011
000000000100000000000010010001111101101011010001000000
000000000000000000000110000011001100011111010000000000
010010101100010101000000001001100000000000000000000101
000001000000100000100000001001100000000001000000000001
000000000000000000000000000111111001010101010000100000
000000010000000111000000000011001110011001010000000000
001000000000001011100000000001011010010100000000000001
000000010000001011100000001101001111011000000000000000
010000000000000000000000000001000000000001000000000000
000000000000000000000010011101000000000011000010000000
010000100000001011100000000000000000000000000100100010
000000010000001011100000001001000000000010000000000000
.ramb_tile 19 5
000000000000000011100000001000000000000000
000000010000000000000000001111000000000000
101000000000000000000000000000000000000000
000010000000000000000000000001000000000000
000000000000000101100110100101100000000000
000000000000001001000010011011000000010000
000000000000000000000000000000000000000000
000000000000101001000000000101000000000000
000001000000000000000011101000000000000000
000000000000000000000010100111000000000000
000000000000001000000000001000000000000000
000000010000001111000000000111000000000000
000000000000000000000000010011000000000000
000000000000000000000010100101101011000010
110000000001000001000111100000000000000000
010000000000001101100000001101001111000000
.logic_tile 20 5
000000000000000000000011100101000000000011000000000000
000000000000001011000100000001101010000010000000000000
101000000010100000000011111101001011111100000000000000
000000001000000001000010000101101101111100010000000000
000000000000001111000111111111100000000000000000000100
000000000100000001000111110001100000000001000000000000
010000100000001000000011111001100000000011010000000001
000000000000000001000011101101101010000011000001000000
000000000000000000000111001001101100000101000000000000
000000010000000000000000000111111110100110000001000000
000000001101010001000010000000000000000000000000000000
000000010000101111100100000000000000000000000000000000
000000000000000001000000001011101101111010110000000000
000000000000000000100000000111011011001001010000000000
110000000000000111000000010000000000000000000100000000
010010010111010000100011101001000000000010000000000100
.logic_tile 21 5
000000000000000000000110000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000001000000000001001000000000000010000000000
000000000000000001000000000011101001000000000000000000
000000000000000001100000000111100001000011010000000000
000000000000000000000000000101101000000011110000100100
000000000000000001000011001101100000000011000000000000
000000000000000000000100001011001110000010010000000000
000000000000000101100000001111111101100111110000000000
000000010000000000000000001101001111010111110000000000
000001000000000001000010000000000000000000000000000000
000010110000000000000100000000000000000000000000000000
000000000000000101100000000000000000000000000100000000
000000000000001001000000000111000000000010000000000100
010000000001110000000111000000000000000000000100000000
000000000001000101000110000011000000000010000010000100
.logic_tile 22 5
000000000000000000000000001011101100001100000000000000
000000000000000000000000001011111011000100000000000000
000000000000000000000000001101101100111100010001000000
000000000000000000000000000011001011111100000000000000
000000000000000111000110011011100001000010000000000000
000000000000000000000010000111101101000000010000000000
000000000000100001100000001111011100010101010000000000
000000000000000000000000001011111110011001110000000000
000000000000001000000010000000000000000000000000000000
000000010000000001000100000000000000000000000000000000
000000000001000011100011110101000000000000000010000000
000000010000100000100010111111000000000001000001000100
000000000000000000000011100000000000000000000000000000
000000000000000111000010010000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp0_tile 25 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp1_tile 0 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 6
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
101000000000000000000000010000000000000000000000000000
010000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 6 6
000100010000000000000000000000000000000000
000100000000000001000010001001000000000000
101000010000000001010000001000000000000000
000000000000000000100000000111000000000000
010000000000000000000010001101000000000001
110000000000000111000110011011000000000000
000100000001010000000000000000000000000000
000000000000000000000000001111000000000000
000000000001010000000111010000000000000000
000000000000100111000111000001000000000000
000000000000000000000010010000000000000000
000000000010001001000111001011000000000000
000000000000000000000000010011100000000000
000000000000000000000011010011101101100000
110000000000000000000000001000000000000000
010000000000001111000000000001001011000000
.logic_tile 7 6
001000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 6
000010100000000111100111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
101000000000001101000000000000000000000000000000000000
000000000000000001000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001010100000000000010000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001001100000000001000000000000
000000000000000000000000001111000000000000000000000000
000000000000001000010000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000111001001011111001001000000000000
000000000000000000000100000111111001001010000000000000
000000000000000111000010000001111101111001110110000000
000000000000000000000110000001001011110101110000000000
.logic_tile 9 6
000000000000001001100010101001100000000001000000000000
000000000000000001000011101111000000000000000000000000
101000000000000111100111000111000000000001000000000000
000000001000000000100011101111000000000000000000000000
010010101110000011100010001011000000000001000000000000
010001000000001101100100001111100000000000000000000000
000010000000101011100011001101111000001001000000000000
000000000001111001000011110101111110001010000000000100
000000100000000111100011010101011011111001110100000000
000000000000001001000010001101011110110101110000000010
000000000000000000010000001011001010111001110100000000
000000000000000000000000001111101001110101110000000010
000110000000000111000000000001011011111001110100000001
000001000000001001000011100011011010110101110000000000
000001000000000011000011100001001011111001110100100001
000010000000000000000010010011001001110101110000000010
.logic_tile 10 6
000000000000100001000010000000001001001100111000000000
000000000000000000000000000000001000110011000000010000
000010000000000000000000010000001000001100111000000000
000001000000001001000011100000001010110011000000000000
000000000001010101000010100000001001001100111010000000
000000000000000001000111000000001001110011000000000000
000010000000001101100000000000001000001100111001000000
000001000000000101000000000000001001110011000000000000
000010000001010000000000000000001000001100111000000000
000001000100000111000000000000001011110011000000000000
000000000000000000000010000000001000001100110010000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000101011100001001000000000000
000110000000000000000000000101111100001010000000000000
000000000001010000000000001101100000000010000001000000
000000000010100000000000000101000000000000000000000000
.logic_tile 11 6
000010100000000000000000000011101011001001000000000000
000000000000000000000000000101001100001010000000000100
101000000000000000000010000111111011001001000000000000
000000001000000000000100001011011110001010000000000100
000001100000000011010010001111001011001001000000000000
000000000000000111100100000101001100001010000000000100
000000001110001011100111001000000000000000000101000000
000000000000000001000100001111000000000010000000000000
000000000000100000000110000000000000000000000100000000
000000000001000000000100001101000000000010000000000000
000010000000000101000000001000000000000000000100000000
000000000000000001000000001001000000000010000010000000
000000000000001000000110000000000000000000000100000010
000000000000000101000000001111000000000010000000000000
000001000001010101100000001000000000000000000100000000
000000100000000001000010110101000000000010000010000000
.logic_tile 12 6
000000000000000011000111110001101000001100111000000000
000000000000001111100111100000101010110011000000010000
000000000000000111000111110011001001001100111000000000
000000000010100000000111010000101100110011000000000000
000000001110000111100011000101101000001100111000000000
000000000000000000100100000000001000110011000001000000
000000000000001000000000000101001000001100111001000000
000000000000000101000000000000101001110011000000000000
000000000000000111100000010001001000001100111000000000
000000000000000000000011100000001001110011000000000000
000100000000100001000000000011101001001100111000000000
000100000000000001100011100000101000110011000000000000
000000000000000000000000000011001001001100111000100000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000011101001001100111000100000
000000000000000000000010000000001111110011000000000000
.logic_tile 13 6
000010100000001000000111100111000001000010100000000000
000011100000000011000000000101001111000001100000000000
101000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001111100010001001000000000001000000000000
110000000000000001100100001111100000000000000000000000
000001000000001000000000000000000000000000000000000000
000000100000000101000000000000000000000000000000000000
000000000000001000000011000101101100001001000000000000
000000000000000111000000000011011110001010000001000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000001001000011100101000000000010010100000000
000000000000001101100100001111001000000010100000000010
000000000000010000000111000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
.logic_tile 14 6
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
101001000000000011100000000000000000000000000000000000
000000100000100000000011100000000000000000000000000000
000000000000000000000000011001000000000000000000000010
000000000000000000010011010111000000000001000000000000
000000000000000000000000001000000000000000000110000100
000000000000000000010000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000010
000000000000000000000000000000000000000000000100000010
000000000000000000010000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000011010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
101000000000010101000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001100000000000000011000000000000000000100000000
000000000000000000000011101101000000000010000000000010
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000110
000000000000000000000000001000000000000000000101000000
000000001110000000000000000001000000000010000000000010
.logic_tile 16 6
000000000000001101000000010001101011110011000000000000
000000000000000001000011111001001010000000000000000000
101001000000001001100110100001000000000000010000000000
000010100000000001000000001111001000000000000000000000
000000000000001111100000011001111001110011000000000000
000000000000001001100011110111101000000000000000000010
000000000000001001000000000001100000000011000000000000
000000000000000001100000001101000000000000000000000010
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000101100000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010110101000000000010000000000010
000000001110000001100000001000000000000000000100000010
000000000000000000100000000011000000000010000000000000
.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
101000000000000101100000000000000000000000000000000000
000001000000100000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000001110001101000000001101000000000010000001100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000001100000000000000000101000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100100000
000000001110000000000000000001000000000010000000100000
.logic_tile 18 6
000000000000001000000110011111000000000010000001000000
000000000000000001000011000111001100000000000000000000
101100000000000000000010001001001000100000000000000000
000100000000000001000111011101011001000000000011000000
000000000000100000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
010000000000001111100000001111000000000010000010000001
000000000000001111000011011001000000000000000000000000
000000000000000000000000001101100000000000000001000001
000000000000000111000000000001000000000001000000000010
000000000000000000000000000001100000000000000010000001
000000000000000111000000001101100000000001000010000001
000000000000001011100000001000000000000000000100000001
000000000000000011000000000101000000000010000000100000
110000000000000011100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.ramt_tile 19 6
000000010000000001000111001000000000000000
000000000000001001000010001101000000000000
101000010000000011100010001000000000000000
000000000000001001000100001101000000000000
010010000000001000000000000001000000000010
010001000000001111000000000011100000000000
000000000110000000000111001000000000000000
000000001110000000000011001001000000000000
000000000000001000000000000000000000000000
000000000000001011000000000001000000000000
000000000000000011000000000000000000000000
000000000000001001100010010001000000000000
000000000000000000000000001101000001000000
000000000000000000000000001011001000010000
110000000000000000000000001000000001000000
010000000000000000000000000001001100000000
.logic_tile 20 6
000000000000000101000110000001111000110011110000000000
000000000010000000000010000011101101110010100000000000
101000000000000011000011110111100000000000110001000000
000000000000100001100011010101001000000001110000000000
000000001100001101010000001011000000000000000000000000
000000001110000001000000000001000000000001000000100001
010000100000000011000000001001111010111010010000000000
000000000110000011100010011101101110010110110000000000
000000000000001001100000001101100000000000100000000000
000000000000000011000010011001001001000000110000000000
000000000000011101100000000000000000000000000100000100
000000000000101111100000001111000000000010000001000000
000000000000001000000000011000000000000000000100000000
000000001000000011000011010011000000000010000010100000
011000000000000111000000000001001011111100100100000000
000000000000000000000000001001101100111100000000000100
.logic_tile 21 6
000000000000000001000000011111111101001100000000000010
000000000000000011100011111101011000001000000000000000
000000000000001000000110010011111111001100000001000000
000000000000000101000010000111011001001000000000000000
000000000000000001000010000011100000000000110001000100
000000000000000000100100000001101100000001110000100000
000000000000001001000110000001100001000000100000000000
000000000010000101100010011111101010000000110000000000
000000000000000000000000000001001111101001000000000001
000000000010000001000010011001011010010010100000000000
001000100000001000000111101101001101111100010000000010
000001000000000101000100000101001101111100110000000000
000000000000001011100000000101100001000000100000000000
000000000000000101100010001011101010000000000000000000
001001000000001000000111100101001111000011110000000000
000000000000000101000110101111101111000011100000000000
.logic_tile 22 6
000010000000000000000110000101011000111100000000000000
000000000000000000000010101011111110011100000000000000
101010100000000001100010001001000000000000100000000000
000000000000100000010110111101101110000000000000000000
000000000000000001100010100001111110001100000000000000
000000001110000000000110111101011010000100000000000000
000000000000001001100000001011011011001100000000000000
000000000100000011000010110011001001000100000000000000
000000000001011101100000010001100001000000000000000000
000000000000101011000011010011001110000000010000000000
000000000000010101100000010011000000000000000000000000
000000000000001111100010000111100000000001000000000000
000000000001001011100000001111001001000011110000000000
000000000000100011100000000111011001000011100000000000
010000000000000101100000000011111101111100110100100010
000000000000000000100010000011101010111100100000000010
.logic_tile 23 6
000000000000001000000111000011101011111011010000000000
000000000000000011000000000001111100111111110000000000
000000000000001001100110000111000000000000000000000000
000000000000000001000000000101000000000001000000000000
000000000000001000000000000001100001000011000001000000
000000000000000001000010010111101000000001000000000000
000000100000000001000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000011100000001001011001100100000000000000
000000000000000000000000000101101111000100000000000000
000000000000000000000111100011100000000000000010000000
000000000000000001000100000011000000000001000001000100
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111101011111010100101110000000000
000000000000000000000100001011001001010111110000000000
.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp1_tile 25 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp2_tile 0 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 4 7
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
101010000000000000000000000000000000000000000100000000
000001000000000000000000001011000000000010000001000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000010000000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 7
000000000000100000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000001
101000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000001000010000000000000000001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 6 7
000000000000000001000011001000000000000000
000000010000000000100000001001000000000000
101001000000001000000000010000000000000000
000000100000001111000011110001000000000000
000000000000000000000000000011000000000000
000000001110000000000000000011000000000000
000000000001000000000000000000000000000000
000000000000001011000000001011000000000000
000000000000100101000111111000000000000000
000000000001011111100110110001000000000000
000000000000000000000011001000000000000000
000000000000001111000111001011000000000000
001010100000000000000000001111000000000000
000001000000000000000010101011101101100000
110010000000000000000000000000000001000000
010000000000000000000000001001001010000000
.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000001000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000100000010
000000000000000000000011011011000000000010000000000000
000000000000000000000111000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001011000000000010000000100000
.logic_tile 8 7
000000000000000000000010000011001101001001000000000000
000000000000000000000100000101011001001010000000000000
101100000000000001100010000000000001001100110000000000
000100000000000000000111110000001000110011000000000000
010001000000001001100011100000000000000000000000000000
110000100000000001000000000000000000000000000000000000
000000000000000000000000001111111100001110100000000000
000000000000000000000000001001111001001111110000000000
000000000000000101100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000011000100000000
000000000000000000000010010101100000000010000000000000
000001000001000000000110000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000110100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 9 7
000000000000000111000110011101000000000001000000000000
000000000000000000000011001111100000000000000000000000
101000000000001101100000000101000000001100110000000000
000000000000000001000000000000101000110011000000000000
000000000111010000000110010000000000000000000100000000
000000000000000000000010001001000000000010000000100000
000000100000000000000010101000000000000000000100000000
000000100000000000000100000001000000000010000000100000
000000001100000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000001000000000000001000000000000000000100000010
000000000000000000000000000001000000000010000000000001
000001000000000000000111000000000000000000000100000100
000000100000000000000000001001000000000010000000000000
.logic_tile 10 7
000000000010001001100111111011001001001001000000000000
000000001010000011000111110001011110001010000000000000
101000000000000011100111001101011011001001000000000000
000000000010000101100110010101101100001010000000000000
010001100001000111000111000111100000000001000000000000
010000000000101101000000000001000000000000000000000000
000000100000000111100000001011001110111001110100000000
000001000000001001000010100001101110110101110000000000
000000000000000111100011111111001100111001110100000000
000000000000000001100110000011111100110101110000100010
000000000000001011100000001001101110111001110100000000
000000001010001111000011101111101000110101110000000010
000100000000001111100011010101001101111001110100000010
000000000000000001000110101111011101110101110000000000
000000000001011011100000001101001111111001110100000000
000000000000100111000011001001001011110101110010000010
.logic_tile 11 7
000001000000000000000110100011011110001001000000000000
000010100010000000000000000111111010001010000000100000
101010000100010000000000010011011100001001000000000000
010000000000000000000011100111111010001010000000100000
000000000001000001000000001111000000000001000000000000
000000000000100001000010111001100000000000000000000000
000100000110000101000000000000000000000000000100000001
000100000000000000100011101101000000000010000000100000
000000000000000000000110111000000000000000000100100000
000000000110000000000010101111000000000010000000000000
000000000000000000000000001000000000000000000100000110
000000000000000000000011111101000000000010000001000000
000000000000001001100000011000000000000000000101000000
000000000000001001100010110101000000000010000000000000
000101000000000000000010100000000000000000000100100001
000100100000000000000011111001000000000010000000000000
.logic_tile 12 7
000010100000001000000111100101101000001100111000000000
000001000000001111000111110000001010110011000000010000
000000100000000000000011110111001000001100111000000000
000000000100000000000010100000001011110011000001000000
000000100000000111100111110001101000001100111000000000
000000000000001011000111110000101000110011000000000000
000000000000001111000000000101101000001100111000000000
000001001110000101000011100000001001110011000000000000
000000000000000101100000000011001000001100111000000000
000000001000100000000000000000001011110011000000000100
000010000000010000000111000001101000001100111000000000
000010000000000000000000000000101010110011000000000000
000010100000000001000000000011101000001100111000000000
000100000000000000000000000000101011110011000010000000
000000000000010000000000000001001001001100110000000000
000001000000100000000000000000101011110011000000000000
.logic_tile 13 7
000000000000000001100000010000000000000000000100000000
000000000000000000000010111001000000000010000001000001
101101000000000000000000001000000000000000000100000000
000100100000001011000000000011000000000010000000000000
000000000000000001000000000000000000000000000100000010
000000000000000011000000000101000000000010000000000000
000000000000010000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000100000
000000000000000000000000001000000000000000000100000000
000000000000001111000000000001000000000010000001000000
000001000000010101000000000000000000000000000000000000
000011100000100000100000000000000000000000000000000000
000000000001000000000000000000000000000000000100000000
000001000010100000000000000011000000000010000001100000
000000100000000000010000000000000000000000000100000000
000000001110000000000000000001000000000010000000000001
.logic_tile 14 7
000000000000000111110111100001000001000011010000000000
000000000000000000000100001011101101000011000001000000
000000000001000011100000010111100001000011010000000000
000000001000000000000011101111101111000011000001000000
000000000000000011010000000101001100111100000010000000
000000000100000000100011100101101100111100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000101000000000001000001000011010000000001
000000000000000111100011001011001101000011000001000000
000000000000000000000000000001100001000011010000000001
000000000000000000000010101111101111000011000001000000
000000000000000000000000000001100001000011010000100001
000000000000000000000011001011001101000011000000000000
000000100000000000000010000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
.logic_tile 15 7
000000000000000011100111110001100001000011010000000000
000000000110000000000111111001101001000011000001000000
000000000000000111100010000000000000000000000000000000
000000000000000000100110110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000010000000110000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000111101101000001000011010000000000
000000000000000000000000001111101001000011000000000001
001001000000000000000000000111011010110000000000000000
000010100000100000000000001101111000110001010001000100
000000000000000000000111100011000001000011010010000000
000000000000000000000000001001101001000011000001000000
000010100000000000000111000101000001000000100000000000
000001000000000000000100001001101000000000000000000000
.logic_tile 16 7
000000000000000111000000001111011001110000000000000000
000010000000001001110000001111111010110001010000100100
101000000000000000000110101111011011110000000001000010
000000000000000000000000001011111010110001010000000000
000000000000001000000000000000000000000000000000000000
000000000110001111000000000000000000000000000000000000
000000000000000111100110100000000000000000000000000000
000000000000001111000011010000000000000000000000000000
000000000000000000000000001001011000110000000000000000
000100000000000000000000001111011000110001010011000000
000000000000000000000011101000000000000000000110000100
000000000000000000000100001101000000000010000001000000
000000001110000000000111000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000110100000100000000011100000000000000000000100100000
000101000000010000000100000101000000000010000000000000
.logic_tile 17 7
000000000000000111100010101001000000000000000001000010
000000000000000000000000001001000000000001000000000000
101000000000000000000000000000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000000000000000011100000000011001110001111110001000010
000010000000000000000000000101001101000110100000000000
000001000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000010
000000000000000001100000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
010010100001010000000000000000000000000000000000000000
000001100000100000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
010000000000000000010000000000000000000000000000000000
.logic_tile 18 7
000000000000001001100110001001111001110000000000000010
000000000000001011000011001101101010000000000000000000
101000000000001001100111000111100000000000000000000000
000000000000000001000011011101100000000011000000000000
000000000010000011100110110001001010000000000000000000
000000000000000011000011111001101110100000000000000000
000100000000000011000111110101001011110011000000000000
000100001110000000100110001111011111000000000000000000
000000000000010000000111100011011011110011000000000000
000000000000000000000011011011111001000000000000000000
000100000000001001100000000001011000000100000000000000
000100100000000011100011110001001110100000000000000000
000000001010000011000000001000000000000000000101000000
000000000000000001100010011011000000000010000000000000
110001000000000000000110001000000000000000000101000000
010010100000000000000010000011000000000010000000000000
.ramb_tile 19 7
000000001100000011100000010011101110010000
000000010000000001000011100000000000000000
101000100001000000000000000101101100001000
000001100010101001000000000000100000000000
000000001110000000000111000011101110001000
000000000000000001000100000000100000000000
000000000000100000000010000001001100000100
000010100000010011000000000101100000000000
000000000000001000000011101001001110000000
000000000000001011000100000011000000010000
000100000000000111100111101001001100000000
000100001111010101000100000111000000010000
000000000100001000000111000011001110000010
000000000000001011000100001101100000000000
010000000000001000000000001111001100010000
010100000000001001000000000101100000000000
.logic_tile 20 7
000000000001000001100000001001000000000000000000100010
000000000000001001100000000001000000000001000001000000
101000000100000000000010111011100000000001000000000100
000100000000000001000111001011100000000011000000000010
000001000000000000000000001101001011110011000001000000
000010100000000011000011000011101110000000000000000000
010010000010001001100000001001100000000000000001000000
000001000110000001000000001001100000000011000000000000
000000000000000000000000000000000000000000000100000000
000010100110000000000000000001000000000010000000000000
000110000000000000000111011000000000000000000101000100
000011000000001111000111010101000000000010000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000101000000000010000000000001
000010000000000001000000000000000000000000000000000000
000001000110010000100000000000000000000000000000000000
.logic_tile 21 7
000000000000000001000010111001011111111011000000000000
000000000000000000000010010111001111001011000000000000
101010100000001000000000000101011110010000000000000000
000000000000001011000000000111111100000000000000000000
000000000000001101000010001000000000000000000100000000
000000000000000001000010000001000000000010000000000100
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000100
001000000000001111000110110001011100111000000110000000
000000000000000101000111110111101100111100000000000000
000001101100000001000010011101011100010000000110000000
000001000000000000110110100111111011000000000000000000
000000000000000101100000000000000000000000000100000000
000000000000000001000000000101000000000010000001000000
010001000000000001000010000011001001111100110101000100
000000001000000001000000000101111101111101110000100000
.logic_tile 22 7
000000000000000000000110000111011001111000000000000000
000000000000000111000000000001101011001100000000000000
000000100000001001100000010001100000000000010000000000
000000000010000001100010001001101100000000110000000000
000000000000000000000000010111000000000011000000000000
000000000000000111000010000001100000000000000000000000
000000000000000001100011100011000000000001000000000000
000000000000000000100000000101100000000000000000000000
000000000000000111100000011101001111110000000000000000
000000000110000000100010111101011010000000000000000000
000001000010000011100000001011100000000001000000000001
000000100000000001100000000011000000000000000000000011
000000000000000000000000011101000000000001000000000000
000000000000000000000010111101000000000000000000000000
000000000001010000000000000101111000000011000000000000
000001000000000000000000001101101100000011010000000000
.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp2_tile 25 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp3_tile 0 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 8
000000000000001001000011111001100000000010100000000000
000000000000000001100010001101101110000001100000000000
101000000000000001100111001001000001000010010000000000
000000000000000000000100000001001101000010100000000000
000000000000000000000000001001000000000010100000000000
000000000000000000000000001011001110000001100000000000
000000000000001000000010001001000001000010010000000000
000000000000000001000100000101101101000010100000000000
000000001100000000000000000000000000000000000100000000
000000000000000000000010101011000000000010000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000111001001000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 8
000000000000000000000011001101100000000010100000000000
000000000000001011000111010111001110000001100000000000
101000000000001001000000011000000000000000000100000000
000000000000001101100011101011000000000010000000000000
000000000000100011100000010000000000000000000000000000
000000000001000000000010010000000000000000000000000000
000000000000010000000000001001000001000010010100000010
000000000000100001000000000001001100000010100000000000
000000100000000001000000001000000000000000000100000001
000001000000000000000000001001000000000010000000000000
000000000000000001000111000001000001000010010110000000
000000001100000001000000000011101100000010100000000000
000000000000000111000000000001000001000010010100000100
000000000000000000000000000101101100000010100000000000
000000000000000011100000000001100001000010010100000000
000000001100000000000000001101001100000010100000000001
.ramt_tile 6 8
000000010000001000000111010000000000000000
000000000000001111000111111011000000000000
101000010000000000000000011000000000000000
000000001010000000000011001011000000000000
010000000001000000000010011111000000010000
110000000010000000000011011001000000000000
000000000000000000010111000000000000000000
000000000000000001000000001101000000000000
000100000000000000000010010000000000000000
000100000000000000000011111001000000000000
000000000000000000000111000000000000000000
000000000110000001000000001001000000000000
000000000000001000000000010101100001000000
000000000000000101000011110001001011100000
110100100000000000000000000000000000000000
010001000110000000000000001011001111000000
.logic_tile 7 8
000000000000000011100000000000000000000000000100000000
000000000000000000000010011001000000000010000000000000
101010000001000000010000000001100001000010010100000000
000000000110100000000011000001101101000010100001000000
000000000000000000000000000000000000000000000100000000
000000000100000000000000001011000000000010000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000011010000000000000000000000000000
000000000010010000000010000000000000000000000000000000
000000001000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 8
000000000000000001000000001101000001000010010000000000
000000000000001011000000000101101101000010100010100000
101100100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000011010101100001000010100000000000
000000000000000011000110001011001111000001100000000000
000001000000001001100011000101100000000010010100000000
000010000000001111000000000001101101000010100000000100
000000000000000101000011000000000000000000000000000000
000001000000000000100011010000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000100000000000000000010010011000000000010000000000000
000000100001000000000011000101000000000010010100000000
000001000000000000000000000001001111000010100000000000
000000000000001000000010001101000000000010010100000000
000000001110000111000100000111101101000010100000100000
.logic_tile 9 8
000000100000000111000010011001000000000001000000000000
000001000000000000100110001101000000000000000000000000
101100100000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
010000000000001001000111101001000000000001000000000000
110010000010000001000100001101100000000000000000000000
000000000001000000000011110000000000000000000000000000
000000000100100000000011010000000000000000000000000000
000100000000000000000111001111100000000011000100000010
000100000000000000000000000011000000000010000010000010
000000000100000001000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000111000101001101111001110100000000
000000000000000000000000000101011110110101110000000010
000000000000000011000000001001001111111001110100000000
000000000000000101000000000011111011110101110000000010
.logic_tile 10 8
000010000001010111100000001101000000000001000000000000
000000000100000000100000001011100000000000000000000000
101000000000001101000000001001100000000001000000000001
000010100000000001000000001111000000000000000000000000
000011100000000000000000001101100000000001000000100000
000000000000000000000010011011100000000000000000000000
000000000000000000000110011000000000000000000100000011
000000000000000000000010000111000000000010000000000000
000100000001000000000000011000000000000000000100000000
000100000000000000000011011101000000000010000010000000
000000000000010000000000010000000000000000000110000000
000000000000100000000011010001000000000010000000000000
000000000011000000000000000000000000000000000100000110
000000000000000000000000001011000000000010000000000000
001000000000101000000000011000000000000000000100100000
000000000001000101000011010001000000000010000000000000
.logic_tile 11 8
000000000000000001100010000001111101001001000000000000
000000000010001101000110001001111100001010000000000000
101100000000000011000110011111000000000001000000000000
000100000000000111100111010001000000000000000000000000
110000100100001101000000011001011111111001110100100000
110000000000001011100011011001001011110101110000000000
000000000001011011100111000001011101111001110100000000
000000000000001011000011001011011010110101110000000010
000000000000001111000011111001011110111001110100000000
000000000000000001000110100111101100110101110010000000
000000000000000111000111001011011100111001110100000000
000000000000001001000110010011111010110101110010000000
000000000000000011000111101101111111111001110110000000
000000000000000000000100000001101010110101110000000100
000001000000000011100000000101011100111001110100000100
000010100000001001000000000011011011110101110000000000
.logic_tile 12 8
000000100000001111100110011101100000000001000000000000
000000000000000001100011100111000000000000000000000000
101000000000000000000111001101100000000001000000000000
000000000000000111000110011011100000000000000000000000
010000000000000001100000001011000000000001000000000000
010000000000000101000010010111100000000000000000000000
000000000101001011110110000101101111001001000000000000
000000000110101001100110011101011110001010000000000000
000000000001011001000010001101011101001001000000000000
000000000000100011000000000001001100001010000000000010
000100000000001001000010000101011000111001110100000001
000110101100001011100000000001011001110101110000000000
000000000000001000000010000111011011111001110100100000
000000000000100101000100000011011111110101110000000000
000000100000001001000110101001011000111001110110000000
000001000000001011000100001001011100110101110000000000
.logic_tile 13 8
000000000000000000000111001111000000000001000000000000
000000000000000000000000001101100000000000000000000000
101100000101001000000111001111000000000001000000000000
000100000000100001000100001011000000000011000000000010
010000001010000001110110000000000000000000000000000000
110000001110000000000010100000000000000000000000000000
000000000000000000010111010101000000000000010000000000
000000000000000000000110001011001100000000110000000000
000000000000001101100010001101011110001110100000000000
000000000000000011000000001101111100001111110000000000
000000000000001000000110101011100000000001000000100000
000100000000000011000100001001000000000000000000000000
000000000000000001000000011001011100001010000000000000
000000000000000000000011111111111110001001000000000000
000010100000000000000110011001100000000011000101000000
000000000001010000000011001101000000000010000000000000
.logic_tile 14 8
000000000110000101100011100000000000000000000000000000
000100000000001011000000000000000000000000000000000000
101000000000000011100011100011111111101111110001000000
000000000000000000100100000001001001111111110001100000
000100000000000111100000000111000001000011010000000000
000100000000000000000000000111001101000011000000000001
000010101011000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000111100011100000000000100000000010
000000001000001111000000000101001100000000000000000000
000000001110010011100000010001000001000010010100000100
000000000000100111000010101001001000000010100000000000
000000000000101011000000000000000000000000000000000000
000000000001001111000000000000000000000000000000000000
000010000000000011100000000000000000000000000100000001
000001000000000000000000001011000000000010000000100000
.logic_tile 15 8
000000000001010001100011010011100001000010100000000100
000000000000001011000010000001101100000001100000000000
101000000000001011100111111001111101000000000000000000
000100000000000001100111101001111110100000000000000000
000000000000000001100000001111100000000001000000000000
000000000000000000000010111101100000000000000000000000
000100000000100000000010100001000000000010000000000000
000100001110000000000000000111101000000000000000000001
000000000000001000000000010101001000000010000000000000
000010000000000101000011001011111010000011000000000000
000000000000000111100110011001011000110011110000000000
000000000000000001000011110011101110111011110001000000
000000000000001000000000011111101110000010000000000000
000000000000000101000010000111111100000011000000000000
000000000000000111100000011000000000000000000100000000
000000000000000111000011110001000000000010000000000000
.logic_tile 16 8
000000000000100101100111100011001001010000000000000000
000000000001010111100010001001111011110000000000000000
000100000000000101100110010111011001010000000000000000
000101100000001001110011101101101001110000000000000000
000000000000000001100000001001000001000000010001000000
000000000000000000000010011111001010000000000000000000
000000000000010101100110000111101011111100000000100000
000000000000101101100000000001101000111100010001000000
000000000000000000000110101011100000000010100000100000
000000000000000000000000000011001000000001100000000000
000000000000001011000010000000000000000000000000000000
000000000000001111100100000000000000000000000000000000
000001000000000000000110101101100000000010100000100000
000000000000000000000000001001001000000001100000000000
000000000000000000000110001111100000000010000000000000
000000000001000000000100001011100000000000000000000000
.logic_tile 17 8
000000000000000001000011111001100001000010100001000000
000010100000000000100110110001101100000001100000000000
101000000000001111000011110101100000000010100001000000
000000000000001111000011010101101111000001100000000000
000000001000001000000000000101100001000010100001000000
000000000000001101000000001011101100000001100000000000
001000000000000000000110010001000000000001000000000001
000000000000000000000010001001100000000000000001000001
000000000000000000000000000001000001000010100000100000
000000000000000000000011111111001100000001100000000000
000000000001000111000000001111100000000010100000100000
000000000000100001000000000011001111000001100000000000
000000000000000000010011101000000000000000000100000000
000000000000000000000010001001000000000010000000100000
000001000000000011000000001000000000000000000100000000
000010000000000000100000000001000000000010000000000000
.logic_tile 18 8
000000001000100101100000010011111001011110000000000000
000000000000010001100010111101011010011101010000000000
101000000000001000000110000001101100110011000000000000
000000000000001011000011000011111011010010000000000000
000000000001010001100110010000000000000000000000000000
000000000000100000000010110000000000000000000000000000
000000000000001001100000000001011001000010000000000000
000000000000000001000000000001111101000000000000000000
000000000000000111000010001011001101110011000000000000
000000000000000000000111101001011111010010000000000000
000000001000100111000011000111001011110000000000000000
000100000100010000000100000001001010000000000000000000
000100000000000001000000000111000001000010100001000000
000000000000000000100010110001101000000001100000000000
000000000110000000000011001000000000000000000100000001
000001100000000000000100000011000000000010000000000000
.ramt_tile 19 8
000000000000001001000000000101011000000100
000000000000000011000011100000000000000000
101000000001011111000010010001011010001000
000100000001110111000111010000000000000000
010000000000000000000010000011111000000100
110000000000000111000000000000100000000000
000000100001000111000000000001011010000000
000011001010100111000000000001100000100000
000010000000000001000000000011011000100000
000001001000000111100000000011000000000000
000000000000010001000010001001111010000000
000000000000000001100011101001100000000100
000000000000010000000000001101111000010000
000000000000100000000000001011000000000000
110000001010100000000000001001111010000000
010000000000010000000000000011000000010000
.logic_tile 20 8
000010100000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
101000100000000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
001010000000000000000000010000000000000000000000000000
000001000000000000000011100000000000000000000000000000
010001000000000000010000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000011100000001101000000000000000000000000
000000000000000000000000000001100000000001000000100101
001010000100000111000000000000000000000000000100100000
000001000110000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000110010000000000000011000000000010000000000010
.logic_tile 21 8
000010000001001101000000000011011011100001000000000000
000001000000000001000010111011111010110000000000000000
101000000000000111100011001011100000000001000101000100
000000000000001001000000000001000000000011000000000000
000000000000000000000000001001000001000001110101000010
000000001100001001000000000001001110000000110000000000
001101000000000001000110001001000001000001110101000000
000100000000000000000111010011001101000000110000000000
000010100000000101100111101000000000000000000101000000
000001000000001001000110000111000000000010000001000000
000000000000000001000110101011000000000001000110000010
000000000000000011100000000111000000000011000001000001
000000000000000000000000000001101011001100000100000000
000001001110000000000000001001101011101100000001100000
010000000000000111000000000000000000000000000100000100
000000000000000011100000000011000000000010000000000000
.logic_tile 22 8
000010100000011111100110001001001010011011110000000000
000001000000100001010010100001001110111111110000000000
000000000001011101000011100101101100010100000000000000
000000001010000011000110011001001111011000000001000000
000000000000001111100111100101001101100000000000000000
000000001010001011000010000011101000000000000000100000
000000000000011001100000011111001010110011110000000000
000000000000000011000010000101001010011111010000000000
001000000011001101100000010001100000000000110010000000
000100000000100011100011000001001101000001110001000000
000001000000000000000000000001101010011000100000000000
000000000000000000000000000001011100101010100000000000
000001000000100101100000010101111000000100000000000000
000011000001010000100011111101011110100100000000000000
000000000000000000000000000001011001001100000000000000
000000000000000000000000000001111011000100000000000000
.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 8
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp3_tile 25 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 9
000000000000000101000010100001000001000010100000000100
000000000000000000000000001011101101000010010000000000
101000000000000101000000000101000001000010100001000000
000000000000000000100000000011001111000010010000000000
000100000000000101000000000001100001000010100000000000
000100000000000000000000001011001101000010010000000000
000000000000000001100000010011000001000010100001000000
000000000000000000000010000011001111000010010000000000
000000100000001011000000011101100000000010100000000000
000000000000001011000011010101101110000001100000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011101001000000000010000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000011100001000000000010000000000000
.logic_tile 5 9
000000000000000001000111111111000001000010100001000000
000000000000000101100110100011101110000001100000000000
000010100000001101000110010101011001010101100001000000
000001001110000101100011000001011011010110100000000000
000001001100100011000011011001100000000010010000000001
000000000001001001100010100001101111000001010000000100
000100000000001001000111100011000000000001010001000100
000100000000000101100110001001001010000010010000000000
000000100000001111000000001101100001000001010001000000
000001000000000001100000001011001010000010010000000000
000000000000010000000011111001000000000010010000000000
000000000000100001000010000001001100000010100000000000
000000000000000000000011111101000000000010010000000000
000000000000000000000111111101101011000001010000000000
000000000000000111000000001001011001010101100000000000
000000000000000000000000001011111011010110100000000000
.ramb_tile 6 9
000100000000001001000111000000000000000000
000100010000001111000010001001000000000000
101000000000000000000000001000000000000000
000000000000000000000000001011000000000000
001001100000000111100000000001000000000010
000001000000000000100010010001100000000000
000000000000010000000000000000000000000000
000000000000000001000000000001000000000000
000000000000000011100011000000000000000000
000000001000010000100111000101000000000000
000010000000000000000111100000000000000000
000000000000001111000111011011000000000000
000001000000000000000000000101100001000000
000010000000010000000000001011001101000001
110000000000000000000000000000000000000000
010000000000000000000000000011001011000000
.logic_tile 7 9
000000000000000111100000010101100000000010010000000001
000000000100001111100010001001101000000001010000000110
101000001000001001100011011111000000000010010010000010
000000000000001111000011100101101010000001010000000000
000000000000000000000000001011100000000010100000000000
000000000100001111000000000001101100000001100000000000
000001000000000011000000001001000000000001010000000011
000011000000000011100011000001101101000010010000000000
000001000000000000000111000000000000000000000000000000
000010101110001001010000000000000000000000000000000000
000010100000000001000110000101100001000010010000000000
000001001110000000100000000001001001000001010000000000
000000000000000000000110101000000000000000000100100000
000000000000000000000000001001000000000010000000000000
000000000101010000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 8 9
000001000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
101000000100000011100000000111000001000010100000000000
000000000000000000000000000111001111000010010000000000
000000000000000001100111100001100001000010100000000000
000000000000001011000111001111001100000010010000000000
000010001100000000000000001101011100010101100000000000
000000000000000000000010101101011101010110100000000000
000000000000000000000111100000000000000000000000000000
000000000000000011010000000000000000000000000000000000
000000100000001000000000010101000000000010010000000000
000010100000001011000011101101001010000001010010000000
000000000000001011000011100001000000000010010100000000
000000000000000111100100001101001100000010100000000010
000000000110000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
.logic_tile 9 9
000000000000001000000010110111100000000010010000000000
000000000000001111000110110001101101000010100011000000
101000000001000111100010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010101000000000010010010000000
000000000000000000000010100011101101000010100000000000
000010000000000001100000001001000001000010010100000000
000001000000000000000000001001101000000010100000000001
000000001000000111000000010001000001001100110100000000
000000000010000111000011100000101010110011000000100000
000001000001110000000000000000000000000000000110000000
000010001110000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000010000000000000000011010000000000000000000000000000
.logic_tile 10 9
000000000000000101100110000001000001000001100000000000
000000000000000000100010111111001000000010100000000000
101000000000001011100111111001101010001110100000000000
000000101100001011100011011001101100001111110000100000
000000000000000111100000011001000000000010010000000000
000000000000000001100011011111101100000010100000000010
000000001001001000000111110001000001000010100000000000
000000000010001111000011111101101011000001100000000000
000000000000000111000000001111111010001110100000000000
000000000100010001000000001101101001001111110000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000001
000000001101000000000010000000000000000000000000000000
000100000110100000000000000000000000000000000000000000
000110100000000000000110001000000000000000000100000000
000101000000000000000011000001000000000010000000000000
.logic_tile 11 9
000000100001000000000110000001000000000001000000000000
000000000000001001000000001011100000000000000000000000
101001000010010000010010100111100000000001000000000000
000010100000100000000000001111100000000000000000000000
000010101110100011000000000111100000000001000000000001
000000000000010000000000001011100000000000000000000000
000110101010010000000000001000000000000000000100000010
000100000000100000000011101101000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000011110001000000000010000000000000
000000000000000011000000001000000000000000000100000000
000000000000100000100000001001000000000010000000000010
000010000000100000000000000000000000000000000100000100
000100000001010000000011110101000000000010000010000000
000100001010000000000110111000000000000000000100000000
000000000000000000000010100011000000000010000000000101
.logic_tile 12 9
000001000000010111010000000000000000000000000100000001
000010000000000000100000000111000000000010000000000000
101100000000000101100000000000000000000000000100000010
000101000000000000000000000011000000000010000000100000
000000000000000111100000000000000000000000000101000000
000000000000000000100000001011000000000010000001000000
000000000000101000000000000000000000000000000100000011
000100001110001111000000000001000000000010000000000000
000000000000000001000000001000000000000000000110000010
000000000000010000000011100011000000000010000000000000
000010000110001000000000001000000000000000000100000000
000000000000000011000000000101000000000010000000000101
000001000000000111000000000000000000000000000100000010
000000000000000000010000000101000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000001000000000010000000000000
.logic_tile 13 9
001000000000000000000011000000000000000000000000000000
000001000000001011000100000000000000000000000000000000
000010000000100000000000000001000001000001100000000100
000000000000000000000000001011001101000010100000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000100000101100000000000000000000000000000000000
000000100010000000100000000000000000000000000000000000
000000000001010000000011000001000000000010010010000000
000000000000100000000011111111101101000010100010000000
000000000000000011100010000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
000000000000000000000000001101100000000010010010000000
000010001100010000000000000011001111000010100000000000
.logic_tile 14 9
000010100000000000000110010011000000000011000000000001
000000000000001001010111000011101011000011010000000000
101010000000001000000000010101000000000011000000000001
000000000000001111000011110111001001000011010001000000
000000000100000111000110000101100001000010010001000000
000000000000000000000100001001001111000010100000000000
000001100110001000000000000001100000000011000001000000
000000000000000001000000000111001001000011010000000010
000000000000001000000111101111100000000010100000000000
000010000001000101000000001001101111000010010000000000
000000000000000111000000000001000000000011000000000001
000000000000000000000000000111001001000011010000000010
000000000000001000000011100011100000000011000000000000
000000000000000101000000000011001011000011010001000000
000010000000000000000111111000000000000000000100000000
000000000000000000000011111111000000000010000000000000
.logic_tile 15 9
000010100000001000000111110001000000000010000000000000
000001000000000001000110001001100000000000000000000000
101000000000100000000010110101100000000011000000000001
000000001001000111000011100101001011000011010001000000
001001000000001001000010101011000000000000010000000000
000010000000000001100010011001001110000000000000000000
000000000000010111000000000001100001000010100001000000
000000001010000011000000000111001010000001100000000000
000000000000000111000000000011100000000011000010000000
000000000000000000000000000001101011000011010000000000
000100000010100000000010000111100000000011000000000001
000100000010010000000100000101101011000011010000100000
000000000000000011100110100001100000000001010100000000
000000000000001001100100001111101010000010010010000000
110000000001010000000011000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
.logic_tile 16 9
000001000000000000000000010101100001000010100010000000
000010000110001011000011101001101011000001100000000000
101000000010000000000000001000000000000000000100000010
000000000000000001000000000011000000000010000000000000
000000001010010000000011100111000001000010010100100000
000000000000100000000100001101001000000010100000000000
110000000100010000000011010000000000000000000000000000
010000000000000000000010000000000000000000000000000000
001000000000001000000000000000000000000000000100000000
000000000001010111000000000001000000000010000000000100
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001000000000000000000000000000000100000001
000010100000000101000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 17 9
000000000000000111100011101001100001000010100000000000
000000000000000000100000000011101000000001100000000000
101000000001011000000010100000000000000000000100000100
000000000000101111000000000001000000000010000000000000
000010000000000000000000011000000000000000000100000000
000001000000000000000011000101000000000010000000000000
000000000000000111100000000000000000000000000100000001
000000000000000000100000001001000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000100000000
000001000000000001000000001101000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000010001110000000000000000000000000000000000000000000
.logic_tile 18 9
000000000000000000000011111101100001000000110000000000
000000001110000101000010101101001110000000000000000000
101000100000000000000010110000000000000000000000000000
000000000010000000000011110000000000000000000000000000
000000000000001000000110000101001010100000000000000100
000000001100000001000011000001011011000000000000000000
000000000000001001100111101001111011110011000000000000
000011000000000001000000001001101101000000000000000000
000000000000000111100000000000000000000000000100100000
000010001100000000000000001111000000000010000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000100001001000000000010000010000000
000001000000000000000011100000000000000000000000000000
000000000000010000000110100000000000000000000000000000
110100000001010011000000000001000000000001010101000000
100100000000000000000000001111101100000010010000000000
.ramb_tile 19 9
000000000100000001010111110001001010100000
000000010000001001000111100000000000000000
101000000001000001000000000001001000000000
000000000000000000100000000000010000000000
000010100000001000000111000101101010000000
000001000000001011000110010000100000000010
000000100000000000000000001011001000000010
000000000000000000000010010001110000000000
000000000001000101000000010011101010000000
000000001010100101100011010011100000010000
000010100000001000000111000111101000010000
000000000000000111010000001101010000000000
000010100010000101000000000001001010000000
000001000000000000000000000111100000010000
110010000010000111100000000101001000000000
010000000000000000000000000011110000000100
.logic_tile 20 9
000011000001011001000010000101111101110011000000000000
000011100000100001100111101001111000000000000000000000
101010000100011101000010011101101100110011000000000000
000001000100000111100110001001011000000000000000000000
000100000000000001100000010101100000000000110000000000
000000000100000000000010000011001000000000000000000000
000001000000000001100000010101111000110011000001000000
000000100000001011000010000011011101000000000000000000
000000000000001111100111111101000000000000010000100100
000000000000001011000011100111101010000000000000000000
000010100001010000000110001000000000000000000100000000
000000000000100000000000000001000000000010000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
110000000010000011000000000000000000000000000100000000
100000000000000000100000001001000000000010000001000000
.logic_tile 21 9
000000000000000000000110000001011111100000000000000100
000000000000001001000011100101101010000000000000000000
101000000000101000000111010111111000000100000000000000
000100000100000001000111011101101100100000000000000000
000000000000000001100110101111011100100111010000000000
000000000000000000000110110011011000011111010000000000
000000000000001001100010011111101101110011110000000000
000000000000001011000111100101001111010010100000000000
000000000000001001000111000111101100110011000000000000
000000000000000011100100000011111011010010000000000000
000001000000000011100010001001011001110011000000000000
000000100000001001100100000011111011010010000000000000
000000000000000000000000001000000000000000000100000000
000000000000001001000000001101000000000010000000000000
000100000000000011100111011000000000000000000100000000
000000000000000111100110001001000000000010000010000000
.logic_tile 22 9
000000000000001011100110010101000001000001110000000000
000000000000001011000010001001101011000011110000100000
000000000000001111000010010001101001111101110000000000
000000000000000001000110000111111000111100110000100000
000000000000000011100000001001100000000000000000000000
000000000000000000100010100001100000000001000000000000
000000000000000000000111000011011101011110100000000000
000000000000000000000100000001001101011000010000000000
000000000000100000000111000111111100001111110000000000
000000000001000111000100000011011000101101000000000000
000000000000001000000111000111001011111100110010000000
000000000000001011000100001001101000111101110000000100
000000000000001000000010000111101101100101000000000000
000000000000000011000000000011011111100110000000000000
000000000000001000000111000000000000000000000000000000
000000000000001011000100000000000000000000000000000000
.logic_tile 23 9
000000000000001000000110001001111100011010010000000000
000000000000000001000010011001001001011111100000000000
000000000000000111100000010001001101000101000000000000
000000000000000000100011011001011110000110000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011001011101100111100000000000
000000000000000000000011010001111011100110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.dsp0_tile 0 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 10
000000000000001111000010001101100001000010010000000000
000000000000000001100000001101001111000010100000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110010001000000000010100000000000
000000000000000001000011001111001101000010010010000000
000010100000000000000111001101100000000010100000000000
000000000000000000000100000111101110000010010000000000
000000000000000000010000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000001000000010000000000000000000100000000
000000000000000000000010110001000000000010000000000100
000000000000000001000010000000000000000000000100000000
000000000000000000100000001001000000000010000000000000
.logic_tile 5 10
000000000000000111000000000001100000000010100001000000
000000000000001001100010001001001000000010010000000000
101000000000000101000111101111100001000010100000000000
000000000000000000000111010111101001000001100000000000
000000000000011000000000001101000001000010010001000000
000000000000000111000010011001001011000010100000000000
000000000000000101000111000000000000000000000101000000
000000000000001101000100000001000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000110000000000011000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000110000000
000000001000000000000000001011000000000010000000000000
000100000000001000000110000000000000000000000100000000
000100000000000001000000001101000000000010000000000000
.ramt_tile 6 10
000000010000100001010000001000000000000000
000000000000000001000000001101000000000000
101000010000000011000111001000000000000000
000000001100000000000000001001000000000000
010000000000000000000010000101000000000000
110000000000000000000110000111100000100000
000010100001010000000010000000000000000000
000000000110100000000110010011000000000000
000000000000000011100000010000000000000000
000000000000000111000011010001000000000000
000100000000000000000111001000000000000000
000100000000001001000000001011000000000000
000000000000000011100000000001100000010000
000000000000000000100000000011001101000000
110000000000000000000000000000000001000000
010000000000000000000000000001001011000000
.logic_tile 7 10
000000000001000000000011101001000000000010100000000000
000000000000101001000010000111101110000001100001000000
101000000001011000000110001001100001000010100000000000
000000000000100011000000001001001111000001100000000000
000000000000000000000000000101000000000010100010000000
000000001100001011000000001001001000000010010000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000011100000000010100000000000
000010100000000000000000001001001000000010010000000000
000000000000000011000000001000000000000000000101000000
000000000000000000000000000111000000000010000000000000
000001000000000001000000001000000000000000000100000000
000000100000000000000000001101000000000010000000000100
000000000000001011000000000000000000000000000100000000
000000000000000101000010000101000000000010000000000000
.logic_tile 8 10
000000000000000000000000001101111110010101100000000000
000000000000000000000011001001001110010110100000000000
000000001110000011010000010101000000000001010000000010
000000000000000000100011011101001110000010010000000000
000001001110001101100000011101100001000010010000000000
000000100000000001000010001101001100000001010000000000
000000000000001001100111101101100000000010010010000000
000000000000000101000000000001001111000010100000000000
000000000000000000000111000101000001000010010000000000
000000100000001011000100000101001101000001010000000001
001000000000001001000111001001000001000010100000000000
000000000000001011000110011111101100000001100000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000001110010000000000011011000000000010100000100000
000000000000101001000011001011001101000010010000000000
.logic_tile 9 10
000000000000000101100111100001111110010101100000000000
000000000000001011000110001001101110010110100000000000
000000000010001011110110101001100000000001100000000000
000000000000001011000000000101001011000010100000000000
000000000000101000000111000001000000000001100000000000
000000000000000001000110001111001101000010100000000000
000000000000001000000111111011000000000001100000000000
000000001100000111000111100001001011000010100000000000
000000000000001000000110111101000001000010010010000100
000000000000001011000111111101001101000001010000100000
000000000001011000000000011001000000000010010000000010
000000000000001111000011011101001110000010100010000000
000000000000100001000110100001000001000010010000000011
000100000000000001100100001101101110000010100000000000
000010000110000001000000000011100000000010010000000010
000001000000000111000000001011001110000010100000000000
.logic_tile 10 10
000000000001000101100110100001000001000000001000000000
000000001110100101000011010000101110000000000000000000
101000001110011111100110000001001001001100111110000000
000000000000101001000110010000101001110011000000000010
000001001000000000000011000011001001001100111100000000
000000100000001011000000000000001000110011000000000000
001001000000000101100000010101101001001100111101000000
000010000000000000100011100000001011110011000000000000
000001000000000101100000000001001001001100111100000001
000000000000001111000000000000001001110011000000000010
000000000011000111100000000001001000001100111100000011
000000000000000000100000000000001010110011000000000000
000010100000000000000000000001101000001100111101100000
000000000000000000000000000000001100110011000000000000
000000000000000001100000000101001001001100111100000010
000000000001000000100000000000101100110011000000000000
.logic_tile 11 10
000011101110000011100111111101000000000010100001000000
000010000001011001000111100011001000000010010000000000
101000100000000001000011011101100000000001100000000000
000000000001011111100010000001001001000010100000000000
000000000101001000000111101101100001000010100000000000
000000000000100011000000001001001111000001100000000010
000000000001001011000000000101000001000010010100000100
000000000010000001000000000001101100000010100000000000
000000000010000000000111101000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000010000001000000001001000001000010010100000000
000100000000001001100000001001101100000010100000000010
000000000000000000000000001000000000000000000100000000
000000001010000000000000000001000000000010000000000000
000000000000000000000010000000000000000000000100100000
000100000000000000000000001011000000000010000000000000
.logic_tile 12 10
000000000000000111100000000101000001000001010000000010
000100000000000000000000000101101100000010010010000000
101000100100001000000011111001100001000010010000000000
000010000000001111000110111001101101000001010000000000
000000001000000001100000011000000000000000000100100010
000000000000000000000010100111000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000110000001
000000000000000111000000000001000000000010000000000100
000000001110000001000011000000000000000000000110000001
000000000110000001100100000001000000000010000000000100
000000000000000000000000000000000000000000000100100000
000000000000000000000000000011000000000010000001000000
000000000010000001000000001000000000000000000100000101
000000000001000000000000000011000000000010000000000000
.logic_tile 13 10
000010100000000111110011001101100001000010010011000000
000001000000000111100000001111001100000010100000000000
101001000001010111100000001101100001000001100001000000
000000100000000111100000001011001011000010100000000000
000000001100000111010110100001000000000010100000000000
000000000000000000000110010011101010000001100000000100
000000000100000111100000000011100000000010100000000000
000010000000000011000010001011101011000010010000000000
000000000000100111100011100001000000000001100000100000
000010100000011111100000000001001111000010100000000000
000000000001000000000011000000000000000000000000000000
000100000110100001000010010000000000000000000000000000
000000000000000001000111101001100000000010010100000000
000000000000000000100100000001001110000010100000000100
000000000000000000000011000101000001000010010100000100
000000000000000000000010010011101111000010100000000000
.logic_tile 14 10
000000000000000001100110100001000000000010010000100010
000000000000000001000000001111001110000001010000000000
101000000000000111100010100101011101010101100000000000
000000000100000000100000001101111101010110100000000000
000000000001010000000110100000000000000000000000000000
000000001110000011000011100000000000000000000000000000
000000000000001000000110001101100000000010100000000000
000000001110000001000000001001101100000001100000000000
000010000000000111000000000001000001000010010000000000
000001000000000000100000000001101100000001010000000000
000000000001100000000010001111000000000001010000100000
000000000001011001000010010101101111000010010000000000
000000001100000001000110001101000001000010010100000000
000000000000000000000010001111001110000010100000000000
000000001010000011100111101000000000000000000100000000
000000000001000000100000000001000000000010000000000000
.logic_tile 15 10
000100000000000011000110100000000000000000000000000000
000100000000001001000111000000000000000000000000000000
101000100000000001000111100101100001000010100000000000
000000000000000001000000000101001011000001100000000000
000000000000000001100000000000000000000000000100000000
000000000000000011000000000011000000000010000010000010
110000000000000001000000000011000001000010010110000000
010000000000000000000011010001101000000010100000000000
110000000001001000000000010111100001000010010100000000
010000000000001111000010100001001000000010100000000100
000000100000000000000000000101000001000010010100000000
000000100100000000000000001001001000000010100001000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000001000000000001001000001000010010100000000
000010000001000101000000001001101000000010100001000000
.logic_tile 16 10
000000000000000101000000010101100000000010100001000000
000000000110000000010011111001101100000001100000000000
101000000100001011100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000101100111100001000000000010100000000000
000000000000000000100011101101001010000001100000000000
000000000000000111000000011111100000000010100010000000
000000000000000111000010000101001110000001100000000000
000100001100000000000000001001100000000010100000000000
000100000000000111000000000001001010000001100000000000
000100000000000000000000000000000000000000000100000000
000100000001000000000000001101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000111000000000101000000000010000000000000
000100000000000001100000000000000000000000000000000000
000110000000000000010000000000000000000000000000000000
.logic_tile 17 10
000000000000000111100010110000000000000000000000000000
000000000000000000100010110000000000000000000000000000
101000000000000011000000011101000001000010100000000000
010000000000000000100011100001001100000001100001000000
000000000000000101000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000101000010100011100000000010100001000000
000000001000000000000100000001001011000001100000000000
001011000000000101100010000001000000000001010100000010
000011100000000000100100001111101001000010010000000000
000000000000000001000000000101100000000001010100000001
000000000000000111100000001011101011000010010000000000
000000000000001000000011101011000000000001010100000001
000000000000000111000000001001001001000010010000000000
110000000000000000000000000101100000000001010110000000
100000000100000000000000000111001011000010010000000000
.logic_tile 18 10
000000000000000000000000010101000001000010100000000000
000000001000000000000011101011101110000001100001000000
101000000000000001000000001001000000000000000000000001
000000000001010000010000000001100000000001000000000000
000000000001000001100000000000000000000000000000000000
000000000000101101100010110000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000110000000000000000000000000000000000
010000000000000000000000000101000001000010100000100000
000001000000000000000010001111001110000001100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000010000101000001000001010100000000
000000000000000000000100000101001010000010010000100000
110000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
.ramt_tile 19 10
000000000000000000000000000111101110010000
000000000000000000000010010000100000000000
101000000110000000000000000111001100000001
000000000100000111000000000000100000000000
010000000000000000000000000011101110000000
010000000000000000000000000000100000000000
000000000000000000000000000111001100010000
000000000000001011000000001111000000000000
000000000000000000010010101101101110000000
000000000000000111000000000001000000001000
000000001110000111100010001111101100000000
000100001010011001000111110011100000100000
000000000000000111000111011111101110000000
000000000000000111000011110111000000100000
110000000000000101000111010011101100100000
010000000000000111100111011011100000000000
.logic_tile 20 10
000000000000000001000111001001000000000000000000000000
000000001110000000000000000001000000000001000000000100
101000000000000001000000001011000000000000000000000000
000010000000000001000000000001000000000001000000100000
000000000000000001000000000000000000000000000101000001
000000000000000000100000000101000000000010000000000000
010000100001000000000000000000000000000000000100000000
000011001010000000000000000111000000000010000000000100
010000000000000000000000000000000000000000000000000000
000010000000001111000000000000000000000000000000000000
000000100000010000000000000000000000000000000100100000
000001001010000000000000001111000000000010000000000001
000010000000000000000000011000000000000000000100000000
000001000000001111000011100111000000000010000000000100
010000000000000111000000000000000000000000000110000000
000000000000000000000000001001000000000010000000000000
.logic_tile 21 10
000000000000010000000111101001101010110000000000000000
000000000000000000000100001101101101000000000000000000
101000000100001000000110010101000000000000000001000000
000000000000000001000010001101101110000000010000000100
000000000000000001100110011101100001000000100000000000
000000000000001101100010001101101000000000000000000000
000000000000000001100010101001111010110011000000000000
000000000000000000000010101101101001000000000000000000
000000000000000000000000001001000001000010000000000000
000000001110000000000011011011101111000000000000000000
000000000000000000000111100000000000000000000100000000
000000000000000000000110111111000000000010000000000000
000000000000001000000000010000000000000000000100000000
000000000000000001000010110101000000000010000000000000
010000100000010000000010101000000000000000000100000000
000001000000000000000100001011000000000010000000000000
.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp0_tile 25 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp1_tile 0 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 4 11
000001000000001111000000001111100000000010100001000000
000000100010000111100000001101101000000001100000000000
101000000000000000000000000000000000000000000000000000
000000000100000000000011100000000000000000000000000000
000000001100100000000000001101100001000010100001000000
000000000000000000000000001011001001000010010000000000
000000000000001001100110010000000000000000000000000000
000000000000000001000010110000000000000000000000000000
000100000001000000000000001001000000000010010000000000
000000000000000000000010000101001101000010100000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011001101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010000101000000000010000000000000
.logic_tile 5 11
000000000000011101000000001001101100010101100000000000
000000000000001111000000000001011110010110100000000000
101000000000000001100111100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001101000110000001100000000010100001000000
000000001000000001000000000001101111000010010000000000
000000000001010001100011001101100000000010010000000000
000000001100000000000100000011001100000001010000000000
000000000000000011100111010101000000000010010000000001
000000000000000111010011100101001101000001010010000000
000000000000000011100010001011000001000010100000000000
000000000000000000100000001011001111000010010000000000
000100000000000111100010000001000001000001010001000010
000000000110000000000011011101001011000010010000000001
000000000000000000000000000000000000000000000100000100
000000000000000000000010001111000000000010000010000000
.ramb_tile 6 11
000100000000000011100000001000000000000000
000110010000000000100000000101000000000000
101100000000000001000000010000000000000000
000100000000000000100011101011000000000000
000000000000100000000000000001100000000000
000000000000000000000010000011000000010000
000000000000000001000000001000000000000000
000000000000000001000000000101000000000000
000000000000000000000010001000000000000000
000000000000001111000111011001000000000000
000000000001010011100011011000000000000000
000000000000001111100010111011000000000000
000000000000000000000000001011100000000001
000000000000000000000000001011001101000000
110000000000000000000000000000000000000000
010000000000000000000000000001001011000000
.logic_tile 7 11
000000000000000000000000001001100001000010100000000000
000000000000000000000000000111101100000001100000100000
101000000000001000000110100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000100000001000000000001101000001000010100000000000
000001000001010111000000000001001100000001100001000000
000000000000000000000010000000000000000000000000000000
000000100110000000000000000000000000000000000000000000
000000100000000000000010000000000000000000000100000000
000000000000001111000100000011000000000010000000000010
000000000000000011000000001000000000000000000100000000
000000000000001111100000000011000000000010000000100000
000100000000000000000000001000000000000000000100000000
000000100000000000000000001101000000000010000000000100
000001001000000011000000000000000000000000000100000100
000010100000000000100000001011000000000010000000000000
.logic_tile 8 11
000000000000001001000011001001000001000001010000000010
000000000000001111100110011001001000000010010000000010
000000000000011001100111110101101001010101100000000000
010000000000011101000110001011011010010110100000000000
000000000000000001100000000000000000000000000000000000
000010100010001011000000000000000000000000000000000000
000000000000001001110000000011100001000010010001000010
000000000000001111000011100101001001000001010000000000
000000000000010001000111001001001100010101100000000000
000000001000001111100000000111101000010110100000000000
000000001110101111000000001011000001000010100000000000
000000000111000001100011100011001011000010010000000000
000000000001100011100000001001100000000010010000000000
000000000000100000000000001011001110000001010000000000
000000000000000001000000000101000001000010010000000000
000000000000000000100000000001001001000001010010000000
.logic_tile 9 11
000010100000100111100111110011000000000010010010000000
000000000000001011100111111011101100000010100000000000
101001000000000011100011111001000001000001100000000000
000000100110001111100111100001001111000010100000000000
000000000000000000000111010001000001000010100000000000
000010000010100000000010001001001000000001100000000000
000101001001000101100011000101100001000001100000000000
000110001100100011100100001001001111000010100000000000
000000000000000000000010011101100000000001100000000000
000000000000000001010111001001001111000010100000000000
000010100000000111100000001101100001000010010000000001
000000000000100000100000000001101100000010100010000000
000010100000000000000010001101000000000010010001000000
000001001110000000000100001111101011000010100010000000
000000000000000000000110001000000000000000000100000000
000001000000000000000010011001000000000010000000000000
.logic_tile 10 11
001000100000000011100110100111001000001100111100000000
000001000000101001000000000000101000110011000000010110
101010000000001111000000000101001000001100111100000000
000001000000000101100011110000001010110011000000100010
000000000010010101100000000001001000001100111101000000
000000000000010001000000000000101000110011000000000100
000100000000000000000000000001101000001100111100000000
000100000000000000000000000000001000110011000000100000
000000000001000101100000000011101001001100111100000000
000000000000100000000011110000101001110011000000000010
000000000000101000000110100111001001001100111101000000
000000000110000101000000000000101000110011000000100000
000001000000100000000110110011001000001100111110000000
000000100001010000000010010000001101110011000000100000
000100000000000000000000000011101001001100111100000000
000100000000000001000000000000001110110011000000100000
.logic_tile 11 11
000100001010000111100000011001100000000010010000000000
000000000000000111100010000111001101000010100001000001
000000000101000011000011000101100001000001100000000000
000000000000001101000111101101001100000010100000000000
000000000100001101100010110101000000000010010000000000
000100000010001101100111110101001100000001010000000000
000000000000000111000011101001100001000001100000000000
000000000000000000110100000111101100000010100000000000
000000000000000000000111010001000001000001100000000000
000000000000111001000011000001001100000010100000000000
000000000001000001000000000001100000000010010000000001
000000001100011001100000001011001111000010100010000000
000000000000000000000000010001100001000001010001100000
000000001110010000000011001001101011000010010000000000
000000101110000011000000000101000001000001100000000000
000001000100000001100000001011101100000010100000000000
.logic_tile 12 11
000000001010001001000011100101100000000010100000000000
000000000000001011100010011001101110000001100000000000
101000000000100000000000011101000000000010010000000000
000000000000000000000011100101001101000010100010000000
001000000110001101000000001001000001000001100000000000
000000000000000111100000000101101100000010100000000001
000000100001000011000000010000000000000000000000000000
000001000000100111100010110000000000000000000000000000
000000000000000000010111101000000000000000000110000100
000000000000000000000000001001000000000010000000000001
000001001100001000000000000000000000000000000100100000
000000000000001011000000000001000000000010000000000010
000000000110000111100000000000000000000000000101000010
000000001100010000100000000001000000000010000000000000
000000000110000000000000000000000000000000000110000100
000000000000100000000000000101000000000010000000000001
.logic_tile 13 11
000000000010000001100111011001000001000010010010000000
000000001010000000000011010001001101000010100000000000
101010000000000001100111100101000001000010100000000000
000011100000000111000100001001001101000010010000000000
000110000000000111100111010001100000000010100000000000
000001000001000000100011111101101111000010010000000000
000010100100000000000000001011100000000010100001000000
000001000100000011000000000001001011000001100000000000
000000001010000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000001010001000000010011000000000000000000100000000
000000000010100001000011110101000000000010000000000000
000000001000000000000010000000000000000000000100000101
000000000000001111000000001001000000000010000000000010
000000000000110000000000000000000000000000000101000011
000000000011010000000000000111000000000010000000000001
.logic_tile 14 11
000000000000000011000010010000000000000000000000000000
000000000000001101110010100000000000000000000000000000
000000000001100000000010001001000001000010010000000001
000000000001010011000110100101001001000010100010000000
000000000000000000000000011101001001010101100001000000
000000001010010000000010101001111100010110100000000000
000000000000001000000110000001100000000010010010000010
000000000010101011010011110001001100000001010000000001
000000000000000111100111111001000000000001010010000010
000000000000000000100011111101001101000010010001000000
000000000010001000000000000000000000000000000000000000
000100000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000001001000000000010010000000000
000000000000100000000000001101101101000001010000000000
.logic_tile 15 11
000000000001011000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
101011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000010000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001001000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 11
000000001110000001000000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
101000000000001101000000000101100001000001010101000000
000000000100000111000000000001001111000010010000000000
000000000000000000010000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000001110000000000001101100001000001010100000000
000000001110110000010000000001101101000010010000000010
000000001100000000000000000000000000000000000000000000
000000000000010000000011010000000000000000000000000000
000000000100000000000000000001100001000001010100000000
000000000000000000000000001001001101000010010000000100
110000000000000000000000000000000000000000000000000000
100000000000000000000011010000000000000000000000000000
.logic_tile 17 11
000000000001000011100000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
101001100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
.logic_tile 18 11
000000001110000000000000010000000000000000000100000000
000000000000000000000011100011000000000010000000000000
101000000000010011000110010000000000000000000100000010
000100000000000000100010001101000000000010000000000000
001000000000000001000000000000000000000000000101000000
000000000000000000000011001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000110000001
000000000000000111000000001001000000000010000000100010
000000000000000000000000001000000000000000000110000010
000010000000000000010000001001000000000010000000000011
000000001010000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.ramb_tile 19 11
000000000000000111000111111000000000000000
000000010000000111000111001001000000000000
101000000010000000000000000000000000000000
000000000000001001000010010101000000000000
000000000000111000000010000011000000000001
000000000010000011000000001101100000000000
000100000001010000000000000000000000000000
000000000000000000000010011001000000000000
000000000000000001000111101000000000000000
000000000000000000000000000011000000000000
000000000000000000000111100000000000000000
000010100000001111000100000001000000000000
000000000000000000000000000011100000000000
000000001100000000000000001001101000000010
010000100000000000000000000000000001000000
010001000110000000000000000011001011000000
.logic_tile 20 11
000100100000001000000011101011000000000000000000000000
000101001100001111000010000001100000000001000010000000
101010100000010001100010001011000000000000000000100000
000000000000000001000000001001100000000001000000000000
000000000001000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000100
010010100001000000000000001000000000000000000111000010
000000000000000000000000000001000000000010000000000011
000000000001010000000011100000000000000000000101000000
000000000000100111010011111001000000000010000000000000
000010100000000000000111100000000000000000000100000000
000101000000000000000100001001000000000010000000000000
010000000001010000000000000000000000000000000100000000
000000000000100000000000000011000000000010000000000010
000000000000000000000000001000000000000000000100000000
000000000100000000000000001011000000000010000000000010
.logic_tile 21 11
000000000000000111100000001001111011110011000000000000
000000000000000000110000000101101011000000000000000000
101000000000000000000110010001100000000000000100000000
000000000000000000000011000001100000000001000001100000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000100001011100110110000000000000000000000000000
000000000000000001100011000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000010000000111000000000010000000000000
000000000000000000000000001000000000000000000100000100
000000001000000000000000001101000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010001000100100000000000000000000000000000000100000000
000010100001010000000000001101000000000010000000000000
.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp1_tile 25 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp2_tile 0 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 12
000000000000001001100111101101100001000010100001000000
000000000000001111000000000001001100000010010000000000
101000000000001000000110001001000001000010010000000001
000000000000000001000000001101001101000010100000000000
000000000000000000000000001001100001000010100001000000
000000000000000000000000000111101100000001100000000000
000000000000001111000000011011000000000010100000000000
000000000000000011100010001111101001000010010000000000
000000000000000011000000011000000000000000000100000000
000000000000010000100011011011000000000010000000000000
000000000000001000000010000000000000000000000100000000
000000000000001011000111010001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000100000000000000101000000000010000000000000
000000000001010001100000000000000000000000000100000000
000000000000100000000011010011000000000010000000000000
.logic_tile 5 12
000000000000011111100110111001000001000010010000000000
000000000000000001100010000101101000000001010000000000
101000000000001011100010001101100000000010100000000000
000000000000001011100100001001101100000001100000000000
000000100000101001000011100001011010010101100001000000
000000000001000101100000000011111111010110100000000000
000000000000000001000110111101000000000010100000000010
000000001010000000100111011111101000000010010000000000
000000001101000111000000000101000001000001010000000010
000000000000000111000000000001001110000010010010000000
000000000000000000000000000001000001000010010000000000
000000000000000000000000000101101000000001010010000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000000101000000000010000000000010
000100000000000001000000001000000000000000000100000000
000000000000000000100011101001000000000010000001000000
.ramt_tile 6 12
000001010000011011100111111000000000000000
000000000000001111000011111101000000000000
101000010000000000000111000000000000000000
000000000000001111000000001011000000000000
010000001110000011100010000111100000000000
110000000000000000100010000101100000010000
000000000000000000000010000000000000000000
000000000000000000000000000001000000000000
000000000000000000000111000000000000000000
000001000000000000000000001001000000000000
000000000000000111100000001000000000000000
000000000000000001000000001001000000000000
000000000001000000000000000001000001000000
000000000001000000000000000001101000000001
110000000000010000000000000000000001000000
010000000000000000000010111101001100000000
.logic_tile 7 12
000000000000001000000011110001111001010101100000000000
000000000000001011000011110001011101010110100000000000
000000000000000001100011110000000000000000000000000000
000010000000000000000011010000000000000000000000000000
000000000000000011000011001101001000001010000001000000
000000000000001011000100001101011010001001000000000000
000000000000100000000011011101000001000001010000000010
000000000000000000000010001101101100000010010000000000
000010100000000000000010000111000001000010010000000000
000001000000010000000011011101001001000001010001000000
000000000000000011100000011011000000000010100000000000
000000000000000001100011011111101101000010010000000000
000000000000001000000000000001100001000010010000000000
000000000000000001000000001001001100000001010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
.logic_tile 8 12
000000000001010000010111011101100000000010100000000000
000000000110100000000110000001001111000001100000000000
101000000000000001100000010001000000000010100000000000
000000000000000111000010000011101001000010010000000010
000000000000101000010111111101000000000010010000000000
000000000000000001000110001001001011000010100000000000
000100000010001000000010101011100001000010100000000001
000100000000000111000000000001001100000001100000000000
000000000000000011100000000000000000000000000100000000
000000000000000000100000000111000000000010000000000000
000000000000001111000000000000000000000000000100000000
000000001100000001000000001101000000000010000000000000
000000000000010011100010001000000000000000000100000000
000000000000110000100100001101000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000101010000000000000000000000000000000000000000
.logic_tile 9 12
000001000000000001100111001001000001000010010001000000
000010000000001001000111011101001111000010100000000000
101000000000001000000010010001100000000010100000000000
000000000000001001000111111001001101000001100000000000
000001000000001111100010000101100000000010100001000000
000000000000001101100000001001101010000001100000000000
000100000000000000000110010000000000000000000000000000
000110100000000000000010000000000000000000000000000000
000000000000010000000011100111100000000001100000000000
000000000000100000000000001111101000000010100000000000
000000000000000000000000001101000000000010100000000000
000000000000000000000000001001101101000001100000000000
000000000001010000000110101000000000000000000100000000
000000000010000000000100001001000000000010000000000000
000000000000000000000111010000000000000000000100000000
000000000000000000000111010101000000000010000000000000
.logic_tile 10 12
000000100000000111100000000101001000001100111110000000
000001100000000111100000000000101100110011000000010000
101010100000001000000000000001101000001100111100000000
000001001110001111000000000000001000110011000000100000
000000000000001000000010000011001001001100111100100000
000000000000001101000110000000001111110011000000000001
000100000000001111100000000101001000001100111110100000
000100000000000101100000000000101010110011000000000000
000000000000000001000010000011001001001100111100100010
000000000000011111100110010000101010110011000000000000
000001000110011000000011000011001001001100111100000000
000010100000001011000100000000101101110011000000000001
000000000000001000000000000101101000001100111100000100
000000000000000111000000000000001000110011000000000000
000100000001000000000010000011101000001100111100000001
000100000000100000000100000000001110110011000000000000
.logic_tile 11 12
000001000001010001100000000000000000000000000000000000
000010100000001011000000000000000000000000000000000000
101010000100001001100010001101111001010101100000000000
000001000000001011000100001001001101010110100000000000
000000001010000000000000011001100001000010010000000000
000000000100000000000010001101001110000001010000000000
000100000000000001110111100001000000000001010001000010
000000000000000011000100001101001111000010010000000000
000000000010001000000000001101100000000010100000000000
000000000000001111000000001011001100000010010000000000
000000000000000000000111011111000000000010100000000000
000010100000000000010111111111101110000010010000000000
000000000001001000000011100001000001000010010001000010
000000000000001111000111100001001111000001010000000000
000110000000000001000011011000000000000000000100100000
000100001010000000000011110101000000000010000000000000
.logic_tile 12 12
000000000000000000000111000101100000000010100000000000
000000000000000101000100000011001011000010010000000000
101001000000001001100111100111000000000010100000000000
000000001010000001000100000111101001000010010000000000
000000000000000111000111001011100001000010100000000000
000000000000000000010100000001101100000001100010000000
000010100110000000000000001001000001000010010000000000
000001000000101101000000000001001001000010100000000000
000010000000000000010000000000000000000000000100000000
000000000000001111000000001111000000000010000000000000
000000000010101000000110000000000000000000000100000000
000000000000001011000000001111000000000010000000000000
000100000101010000000110010000000000000000000101000000
000000000000101111000010100101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000010000000000000000111000000000010000000000000
.logic_tile 13 12
000000000000001001100111101101000000000010010000000000
000000000000000101000111101011001001000001010000000000
000000000000101001100111010011100000000010100000000000
000001000000000011000111011111001001000010010000000000
000000000000001111100111000001100001000010010010000000
000000000000000101100100000101001001000001010000000100
000000001110001000000111001101000000000010100010000000
000100001000000001000111100011101100000001100000000000
000000000000000111000011101001011000010101100000000000
000000000000000111000010100001011100010110100000000000
000010000110000011100011111001011010010101100000000000
000000000010011111000011011101011101010110100000000000
000000000000011000000000000101100001000010010000000000
000000000000100001010011111011001001000001010000000001
000011100000000000000000000101000001000001010011000000
000010101010000000000000000111001101000010010000000100
.logic_tile 14 12
000000000001011101100111001011000000000010100000000000
000000000000001101010000000001001101000010010000000000
101010000000010000000000010000000000000000000000000000
000000000010101001000010000000000000000000000000000000
000000000000000000000000001101000001000001010001000000
000000000000000000000010111001101101000010010000000000
000000001010010011100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000110001100000101000000010000000000000000000000000000
000100000000001111100011100000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000100000000001000010010000000000000000000000000000
000000000000100000000000000001000001000010010000000000
000000000001010000000000000001001100000001010000000000
010110001000100000000000000011000001000011100101100010
110000000001010111000000001001001110000011000000000000
.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000100000010000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000010100000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000111000001
000000000000000000000000001111000000000010000000000011
000000000010000000010111100000000000000000000100000000
000000000000000000000100001101000000000010000000000001
.logic_tile 16 12
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000110000000
000000000000000000000000001011000000000010000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100011100011100000000000000000000000000000
000000000001000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000100000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000000000000101000000000010000010000000
000000000000000000010000001000000000000000000100000100
000000000000000000000000000011000000000010000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 19 12
000000010000001111100010010000000000000000
000000000000001011100111110111000000000000
101000010000000000000000000000000000000000
000000000000000000000000001001000000000000
110000000000000000000000000111000000000000
010000000000000001000010000001100000100000
000000000000000000000010000000000000000000
000000000100000000000000000101000000000000
000000000000001111100000001000000000000000
000000000000000111100010001101000000000000
000000000000000000000000000000000000000000
000000000000000001000000001101000000000000
000000000000000011000000010001000000000000
000000000000000000000011110011001001100000
110000000000000000000000010000000001000000
010000001110000000000011010011001111000000
.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010111000111000000000001010101000000
000000000000000000000100001101101101000010010000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000010010000000000000000000000000000
110010000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000
.logic_tile 21 12
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000100001000000
000000000000000000000000001111001000000000000000000100
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000001010000000000000000011000000000010000000000000
.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp2_tile 25 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp3_tile 0 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000100000000000000000000001000000000000000000100000100
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 13
000000000000000101010111111001000000000010010000000000
000000000000000000000010000011001100000010100000000000
101000000000001111100000000011001011010101100000000000
000000000100001011000000001011111011010110100000000000
001000000000001111000110101011000001000010010001000000
000001000000000001100100000001001101000001010000000000
000000000001010000000110101101100001000010010100000000
000000000000100000000110000011101000000010100000000000
000000000000100001100110000000000000000000000100000000
000000000000001111000010011001000000000010000000000000
000000000000001111000000000000000000000000000110000000
000000000000000001100011110101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000100000000000000000000000000000000000000000100000001
000100000000000000000000001001000000000010000010000010
.ramb_tile 6 13
000000000000000000010111000000000000000000
000000010000000000000110011001000000000000
111010100000000111100000000000000000000000
100000000000000111100000001111000000000000
110010100000000000000000001001100000000001
010000000000000000000010011111000000001000
000000000000000000000000001000000000000000
000000001010000000000000000011000000000000
000000000000000011100000001000000000000000
000000000000000000000011100001000000000000
000000000000000101000010101000000000000000
000000000000001111100110111011000000000000
000000000000010001000000001011000000101000
000000000000000000100010001011001110000000
110100000000000000000010000000000000000000
010100000000000000010000001101001001000000
.logic_tile 7 13
000001000000000000000000000000000000000000000000000000
000010100100000000000000000000000000000000000000000000
101000000001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000001010010000000000001101000000000010000000000000
000000001100000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 13
001000000000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
101001000000000000000110010000000000000000000000000000
000000001100000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000001001100001000010100000000000
000000001110000000000000001001101101000001100000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000111000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010100000001011000000000000000000000000000100000000
000001000000100101100000000111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000001000000000000000000111000000000010000000000000
.logic_tile 9 13
000001000000001000000011001001100001000010010000100000
000000000000001111000000001101001111000010100000000000
101000001010001101000000001101000000000001010000000010
000000000110000111000011110101101100000010010000000001
000000000000000000000110110101100000000010010000000000
000000000000000000000010001101101100000001010000000100
000000000000001011000110011111000001000010100000000000
000001000110000001100010001111001100000010010000000000
000001000000000011100110000011000001000010010000000000
000010100000001111000000000001101000000001010000000000
000000000000001001000000001001100001000010100000000000
000000001010001111100000001111101100000010010000000010
000011100000000001000000001011001001010101100000000000
000001100000000000000000000101111100010110100000000000
000000000000100000000011100000000000000000000100000000
000000001011010000000111101101000000000010000000000000
.logic_tile 10 13
000000000001010011100010100001001001001100111101000000
000000000000000111100110110000101010110011000001010000
101010100000000000000011110001001001001100111100000100
000000100000001111000011000000101011110011000000000100
000000000000000000000000000111001001001100111100000001
000000000000001111000000000000001000110011000001000000
000000100001010111000000010011101000001100111100000000
000000001100100000100011100000001010110011000001000100
000010101100000000000000000001101001001100111100000100
000001000000000000000010100000101001110011000000000001
000000001110000000000000000001001000001100111100000001
000000000000000101000000000000001111110011000000000000
000000000000001000000000010111101001001100111100000100
000000000000000101000011100000001001110011000010000000
000110100010001000000000000011001000001100110100000000
000110001100000101000000000000101000110011000000000010
.logic_tile 11 13
000000000000100000000000000011000001000001100000000000
000010001011011001000010011101001100000010100000000000
000010100000011000000000000000000000000000000000000000
000001001110001111000000000000000000000000000000000000
000000000000000000000010011111000000000010100000000000
000010000000000000000110111111001000000001100000000100
000000100000010101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000011100010001101000001000001100000000000
000000001110000000000100000001101100000010100000000000
000010000000000001100111001101100000000010100010000000
000100001000100001100100001011001101000001100000000000
000010100000001000000000000011100000000010100000000000
000001000000001001000000001001001000000001100000000000
000000000010010000000011100000000000000000000000000000
000000000010000000000100000000000000000000000000000000
.logic_tile 12 13
000000000001011111100000000000000000000000000000000000
000000001110101111100010000000000000000000000000000000
101001000010001000000000000000000000000000000000000000
000010100000001111000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000010
000010000000000000000000000001000000000010000010000000
000101100000010000000000000000000000000000000100000000
000011001101010000000000000001000000000010000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000010000010
000010000001000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000100
000000000000000000000000000001000000000010000000000000
000000001110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 13 13
000000000000011000000000000001100001000010100000000000
000010000000001111000000001101101100000001100001000000
101000000001000000000011001101000001000010010000000001
000000000000000000000010101101001101000010100000000000
000000100110000011100111101111000001000010100000000000
000001100000000000000011101011101100000001100000000100
000000000000110000000000010001000001000001100000000000
000000000111110000000010001101001100000010100000000100
000010100011010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000001110001001000011100000000000000000000000000000
000000000100001101000110000000000000000000000000000000
000000001110000000000000011000000000000000000100000000
000000000000010000000011111001000000000010000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 14 13
000000000000000001100010001001000000000010010000000000
000000000000000111000100000101001101000010100010000000
101100000000001000010111110101000001000010100000000000
000110000000000001000110000011001001000001100000000000
000000000010001111100011101101100000000010100000000000
000000000010000001100010001001101100000001100000000000
000000000000100001100000000001100000000010010001000000
000000000000000000000011011001001011000010100000000000
000000000000000011000000010101000000000010100000000000
000000000000001111000011110001001111000010010000000000
000000000000000101100010001000000000000000000100000000
000000000000000000000100000011000000000010000000000000
000000000100000000000011100000000000000000000100000000
000000000000100000000000001101000000000010000000000000
000001000110000000000000001000000000000000000100100000
000000000001000000000000001011000000000010000000000000
.logic_tile 15 13
000000000000001011100000001101100001000010100000000000
000000000000000001100000001101101001000001100000000000
101000000000010111100000000001000000000001010001000000
000000000000001001010010100111001101000010010000000000
000010000000001000010000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000010100011100000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000011100111011001000001000010100000000000
000000000000000000100010100001001101000010010000000000
000000000000000000000000000011000000000010010000100000
000010000000100000000010010101101100000001010000000000
000000101010001000000000001000000000000000000100000000
000001000000000101000000000001000000000010000000000000
000110100001010000000000001000000000000000000100000000
000110000000000000000000000001000000000010000000000000
.logic_tile 16 13
000000000000000000000000000101100000000010010000000000
000000000000000001000000000101001100000001010000000000
000001000000000000000000000000000000000000000000000000
000100000110000011000000000000000000000000000000000000
000000000000000001000000001101101110010101100000000000
000000000000000000000000000001001000010110100000000000
000100000000101000000000000000000000000000000000000000
000001000001000101000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000010000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000001000000000000000000000000000000000000000
000000000000011101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 17 13
000000000000100000000111000000000000000000000000000000
000000000010000000000100000000000000000000000000000000
101000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000010
.logic_tile 18 13
000000000110001000000111000101100001000010100001000000
000000000000000111000110001111101101000001100000000000
101010000001010000000011011011100001000010100000000000
000000000000100000000111010111001111000001100000000000
000000000000001001100000011000000000000010000000000000
000000001100000111000011101101000000000000000000000011
000000100000000011000111100101100000000010010100000000
000001000000000000100110111001001010000010100000000001
000000000000000000000000000101000000000010010100100000
000000000000000000000000001001101000000010100000000000
000000101110011001000000001101000000000010010100000100
000001000000100011000011111001001010000010100000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000001001100000000010010101000000
000000000000010101000011110011101010000010100000000000
.ramb_tile 19 13
000000000000000001010000010001101010000000
000000010000001001100010100000010000000100
101010000000001111000000000101001000010000
000101000110000111000000000000010000000000
000000000000000101100000010111101010000000
000000001110000001100010100000110000000000
000000000000000000000000010001101000000000
000000000000000000000010110101010000000000
000000000000001111000111011101101010000000
000000000000000011000111011011110000010000
000000000000001000000000000011001000100000
000000000000001111000010000011010000000000
000000000000000000000000000011001010001000
000100000000000000000000001011110000000000
110000000000000000000000000001001000000000
010000000000000000000010000001010000000100
.logic_tile 20 13
000000000000001111100000000011000000000001000000000100
000000000000000001000011100101100000000000000001000100
101000100000000011000000001011000000000010100000000000
000000000100000000000000000001101000000001100001000000
000000000000000001000111001000000000000000000100000000
000000000000001101000100000101000000000010000000100000
000000000000000111100000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000011110101000000000010010100000000
000000000000000000000010001001001000000010100001000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000010000000000000000000000000100000001
000010000000100000000000001101000000000010000000000000
000010000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
.logic_tile 21 13
000000000000010000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp3_tile 25 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 14
000000000000000011100000001001000001000001010010000000
000000000110001011000011100001001011000010010000000000
101000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000101100001000001010001000000
000000000000000000010000000001001011000010010000000000
000000000000000000000010000000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000011100000001000000000000000000100000000
000000010100000000100000000011000000000010000000100000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 14
000000000000000001000110001001000001000010010001000000
000000000010011001100000001001101100000001010000000000
111000000000000000000111001101100001000010010010000000
100000000000001111000111111101001001000010100000000000
010000000001000000000000001101000000000010100001000000
000000000000000101000000001011001000000010010000000000
000000000000000101100010011101100000000010100000000001
000000000000000000110010101111101101000010010000000000
000000010000000000000010000000000000000000000100000000
000000000000000000000100000111000000000010000000000010
000000000000001000000000010000000000000000000100000000
000000010000001011000011010001000000000010000000000001
000000000010000011000000001000000000000000000100000001
000000000000000111000000000001000000000010000000000001
000000010000010000000000010000000000000000000100000000
000000000000100000000011010111000000000010000000000001
.ramt_tile 6 14
000100010000000000000000001000000000000000
000100000000000000000000001111000000000000
111000111010000101100110111000000000000000
100001000000001001000010101011000000000000
110000000110000011100000001111000000100010
110000000000001011100000000111000000000000
000000000000000000000000001000000000000000
000000000110000000000000000001000000000000
000000000000000101000000000000000000000000
000000001000000000000000000101000000000000
000000000000000000000010101000000000000000
000000010000001001000000001001000000000000
001000001110001000000111001101000001000001
000000000000011111000000001001001000001000
110000010000000101000010000000000001000000
010000000000000000000111100011001111000000
.logic_tile 7 14
000000000000101000000010000111000001000010100000000000
000000000001000001000000001011101110000001100001000000
101000000000001011100000001001000001000001010001000001
000000000000001011100000000101001000000010010000000000
000000000000000111100000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000011000000000011000000000010000000000000
000000000000100000000000001000000000000000000110000000
000000000111000000010011100001000000000010000000000000
000000000000000001000000000000000000000000000100000010
000000010000000000100000001001000000000010000000000000
000000000000000000000000000000000000000000000100000100
000000001010000000000011000101000000000010000000000000
000000000000000001000000000000000000000000000100000010
000000000100000000000000001101000000000010000000000000
.logic_tile 8 14
000000000000000011000000010000000000000000000000000000
000000000000000111110011110000000000000000000000000000
101000000000000000000000001001000001000010100001000000
000000000000000000000000000011101011000001100000000000
000000000000000000000010001001000001000010010100000000
000000001100000000000000000101001011000010100000000000
000100000110001111100111001000000000000000000100000100
000100000000001111100111100101000000000010000000000000
000000001000000000000000000000000000000000000100000010
000000000110000000000000000001000000000010000000000000
000000000000000111000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000010000010000000000000000000000000000000000101000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 14
000000000000000000000000011011100001000010100000000000
000000000000000000000011111001101000000001100000000000
101000000000001000000111110001000000000010100000000000
000000000000100111000110001101101010000010010000000010
000010100000010111000011000111100000000010100000000000
000000000000011001000111101011001010000001100000000000
000000101110000000000000001101000000000010010100000000
000000000000000111000000000101101110000010100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000011100000000000000110001000000000000000000100000010
000010010000000000000000001001000000000010000000000001
000000001110010000000000000000000000000000000100000000
000010000110001001000000001001000000000010000000000000
000010000000000000000000000000000000000000000100000000
000000000000000001000000001101000000000010000000000000
.logic_tile 10 14
000000000000000111100111010001000000000010010000000000
000000000000000111000011111011101000000010100001000000
000000000000000011000111000001000001000001100000000000
000000000000000000000100000111101000000010100000000010
000000000011000011000010000011000001000001100000000000
000000001000000001100111100011101010000010100000000000
000000100000100011000011100101000001000001100000000000
000000000111000000000100001101101000000010100000000000
000000000000001000000010001001000001000001100000000000
000001000110001011000110011101001010000010100000000010
000000001110000000000000000101000001000001100000000000
000000010000000000000000000101001000000010100000000010
000000000001001000000000000001100001000001100000000000
000000001001001101000000001011101010000010100000100000
000010000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
.logic_tile 11 14
000000000000000101100111101101000001000010010001000000
000000000000000001100110110011001111000010100000000000
000000000000010111100000001101100001000010010001000000
000000000110100000100011000001101101000010100000000000
000000000000001000010000000001000001000001100000000000
000100000000001101000000001111001001000010100000000000
001000000000000000000010001001000001000010010000000001
000000000000000000000110000011101101000010100010000000
000000000000100000000000010101100001000001100000000000
000000000001000101000011101011101001000010100000000000
000000000100000011000111000001000000000001100000000000
000000010010001011000100000111001001000010100000100000
000000000000000000000010000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000101001100000000000111001011000000000001100000000000
000110100000000000000100000011001001000010100000000100
.logic_tile 12 14
000000000000001011000000011101000000000010100000000000
000000000010000001100011110011101101000010010000000000
101100000110000011100111010001000000000001100000000000
000100000000000000100111100011101000000010100001000000
000000001010000011000000011111100001000010010000000000
000000000000000000100010000101101001000010100000000000
000000000000000101010010001001000001000010010001000000
000000000100000000100100000011001000000010100000000000
000000100000000111000000011001100000000001100010000000
000001000000000000110011011101101010000010100000000000
000100000001001101100000000000000000000000000100000010
000100010110101111100000001101000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
.logic_tile 13 14
000001000000000001000110001001000000000010010010000000
000010100000001001000011101111101110000010100000000000
000000000001000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010100001010000000010101111000000000010100000000000
000001000001000000000100001011001111000001100000000000
001000000001010000000000001001100001000010100000000000
000000100000000001000010010011101011000010010000000000
000100000000000111000110111001000000000010100000000000
000000000000000000000111000111001111000001100010000000
001010101110010001000011101001000000000010100000000001
000000011010000000100010111011001101000001100000000000
000001000000001001000110100011000000000010010000100000
000000000000000111000100001101001001000010100000000000
000000000001010111000111001011000001000010010000000000
000000000110000000000010000101101111000010100010000001
.logic_tile 14 14
000010100000001000000000011101000001000010100000000000
000001000000000001000011110111001001000001100000000000
101000001110000101000000011001000000000010010000000000
010000000010001101100011010101001110000010100000000000
001000100001010011100000000001100001000010010000000000
000001000000100001000000000101001101000010100011000000
000010000000001000000011001001100001000010010000000001
000001000000000001000110001101001101000010100000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000010101110100000000010000000000000000000000000000000
000000011010000000000110010000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000001000000001001000000001101000000000010000000000000
000001000000000111000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
.logic_tile 15 14
000000001000000101100000000001000000000010100000000000
000000000000000000000000001011001011000010010000000000
101010100000100000000110011101100001000010100000000000
000001000000000000000010101001001111000001100000000000
000000000000001000000010001101100001000010100000000000
000000000000000001000100001001101110000001100000000001
000011100000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001101000000000010010001000000
000000000000000000000011101011001111000010100010000000
001000001110000000000000000000000000000000000100000000
000000010000000000000010011111000000000010000000000000
000001000000000001000110100000000000000000000100000000
000010000000000000100111100111000000000010000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000000010000001000000000010000000000000
.logic_tile 16 14
000000000000000000000011101111100001000010100001000000
000000000000000000000000000101101100000001100000000000
101000000000000011100011111101000000000001010001000010
000000001100000000100110000011001110000010010000000000
000000001000000101100010011101111101010101100000000000
000000100001000000000110000111111101010110100000000000
000000000000000111100000011101000000000010010010000011
000000000000000001000010000101101001000010100000000000
000000001010001111100011100101000000000010010000100000
000000100000001111100000000101101110000001010000000000
000100000001011001100011000001100001000010010000000000
000100010000101011000110000011101000000001010000000000
000000000000000001000111000011000000000010100000000000
000000000000010001100000000011101111000010010000000000
000000000010000101100000011000000000000000000100000100
000000010000000000000011111001000000000010000001000000
.logic_tile 17 14
000000000000001001000110010101100001000010100000000000
000000000000000001000011011011001101000001100000000000
101000000000001111100000000101100001000010100001000000
000001000000001101000000001101101100000001100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001101000010100101100001000010100000000000
000010100000000001100100001011001100000001100000000000
000000000000001000000011111000000000000000000101000000
000000000000000101000111100001000000000010000000000000
000000000000000001000010001001000001000010010100000000
000000010000100000100110010001001101000010100000000000
000110000000000000000000000001000001000010010100000000
000001000000000000000000001001101110000010100010000000
000010000000000001000000000011000001000010010110000000
000100000000000000100000000001001101000010100000000000
.logic_tile 18 14
000000000000000001000111110101100001000010100000000000
000000000000000000100011011101101101000001100000000000
101000000000001000000111000001100001000010100000000000
000000000000001011000111111101001111000001100000000000
000000100000000001100110010001100001000000000000000000
000000000000000000000110010011101001000000010010000000
000001000000000000000011000000000000000000000110000100
000010000000000000000111011001000000000010000000000000
000000000110001000000011100000000000000000000100100000
000000000001000011000100001001000000000010000000000000
000000000000000000000111010101000001000010010110000000
000000010000000000000111010001001101000010100000000000
000000000000100000000000001000000000000000000101000000
000000001110010000000000001101000000000010000000000000
000001000000000000000000010000000000000000000101100000
000010000000000000000011011011000000000010000000000000
.ramt_tile 19 14
000000000000000000000000000011001110000000
000000000000000111000010010000010000100000
101000000001001101110000010101101100100000
000000101000000111110011000000110000000000
010000000000000011100000010001101110000000
010100000000000000100011110000010000000000
000001000000000111100111001001101100000000
000000000010000001100000000101010000000000
000000000000010111110000010111101110000000
000000000000100000100010010001110000000000
000000000001010000000111101101101100000000
000000010000101001000100001011010000000000
000010000000000000000000011101001110000000
000001000000000000010010011001110000001000
110000000011000000000000011101001100000000
010000000000100001000011110111010000000000
.logic_tile 20 14
000000000000000011100000001111100001000010100000000000
000000000000000011100000000101101100000001100000000000
101001000001000000000011001001100001000010100000000000
000000000110101011000110011001001110000001100001000000
000000000000000000000010100000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000010000000000101100110101101000001000010100000000010
000001000010000000000110010011101110000001100000000000
000000000000000000000000000101000001000001010110000000
000000010000000000010000001111101001000010010000000000
000010100001000001000111001001000001000001010100000000
000000011010000111100000001011001011000010010001000000
000000000001010101000010100001000001000001010100000000
000000001110101101100100000111001001000010010000000001
110000000011000000010000010101100001000001010100100000
100000010000000111000011110111101011000010010000000000
.logic_tile 21 14
000000000000000011100000000101011000101100000100000000
000000000000000000000000000101011011111100000000000000
101000100000000000000111010111000000000000000101000000
000001000000001001000011010001000000000001000000000000
000000000000000001000111000101000001000000000100000000
000000000000001001000100001101001001000000010000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000010000000000000000000111000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
010000001010000000010000000000000000000000000000000000
.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp0_tile 0 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 15
000000000000000011100000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000010000000
.logic_tile 4 15
000000000000000000000111100001100001000001010000000000
000010000000000000000110011101001100000001100000000000
111000000000000111100010001101001001111001000000000000
100000000000000000100110110001111110111010000000000000
110000000100001001100111101001000000000001000000000000
010000000000000001000110111001100000000000000000000000
000000000000000000000000001111000000000000110100000100
000000000000000000000000001001001101000001110000000000
000000010000000000000011010111001100111100010101000000
000000001000000000000011101111111110111100110000000000
000100000000001001000000000111000000000000110100100010
000100000000001011100000001101001101000001110000000010
000000000000000001010011010101000000000001010100000010
000000000000000000100111010101001110000010010000000000
000100010000001000000000001111000000000000110100000000
000100000000001011000000000011001101000001110000100010
.logic_tile 5 15
001000000000000000000010011001100000000001010000000000
000000000000100001000010110011001101000010010000000010
111000000001000001000000011101100000000001000000000000
100000000000000000100011001111100000000000000000000000
010010100000000001100000010111000000000001010000000010
010000000000000000000010100001101101000010010000000000
000100000000000000000011000111001100111100010101000000
000100000000000000000100001101101100111100110000000000
000010011100000111000111011011001110111100010100100000
000000000000000111000111011011101110111100110000000000
000000000000001000000000010101001100111100010100100000
000000000000001111000011011011001100111100110000000001
000000000000000111000111011011000000000000110100000000
000000000000000111000110111001001100000001110000000010
000100010001010000000000000111000000000000110100000000
000100001110000000010010111001001110000001110000000010
.ramb_tile 6 15
000100000000000000000111100000000000000000
000100010000000000000111101011000000000000
111100000000000000000000000000000000000000
100000000000001001000000001001000000000000
010010000001000000000000001111100000000000
010000000000100000000000000111100000000000
000000100001010000000000001000000000000000
000000000000100000000000000011000000000000
000000000000000101100111001000000000000000
000000000000000000000110010011000000000000
000000100001001001100110011000000000000000
000001000000001001100110011011000000000000
000000000000001001000000001111000000000000
000000000000001111000000001011001110000100
010000010000000101110000000000000000000000
010010000000000000000010110011001101000000
.logic_tile 7 15
001000000000000000000000001011000001000000110000000000
000001001010010000000000000101001110000000010000000000
111000000000010001000010001000000000000000000100100000
100000000000000000110100000011000000000010000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000011100000001000000000000000000100000000
000000000100000000100000001001000000000010000000000001
000001010000000111100000000000000000000000000000000000
000110100001010000100000000000000000000000000000000000
001001000000100001000011101000000000000000000100000100
000010100000000000000100001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000111000000001000000000000000000110000100
000001000000000000000000000001000000000010000000000000
.logic_tile 8 15
000000000000000111000010001101000000000010010000000001
000000000000000111000010100101101010000001010000000001
101000001011011111100011010101100001000001010000000110
000001000000000001000111101011001000000010010000000010
000000000111001111100000010101101001010101100000000000
000000000000000111100010001001011001010110100000000000
000010000000001001100011010001100000000010010000000000
000001000000000001000110000001001100000001010000000000
000001000000001011100110001011100000000010100000000000
000010000000100101000000001101101000000010010000000000
000000001000000000000010101111100000000010100000000000
000000010000000000000000001101101010000001100000000000
000000000001010000000000000000000000000000000100000000
000100000000100000000000000011000000000010000000000000
000000110000000000000110001000000000000000000100000000
000000000000000000010000001001000000000010000000000000
.logic_tile 9 15
000000100000011111100010111101000000000010010010000000
000001000000101101100010001001101100000010100000000000
101000000000001011100110110101100001000010010010000010
000000000000000001000110000101001110000001010000000001
000000000000000111000011000111000001000010100000000000
000100000000000101000010101101001100000010010000000000
000010000111010001100000001001100001000010010000000101
000000000000100011000000000001001010000010100010000000
000000010000001000000000000001000001000010100000000000
000000001000000111000000000001001100000010010000000000
000000000000010001000000000001001111010101100000000000
000000011000000001100000001001111001010110100000000000
000000000000000000000111000000000000000000000100000000
000010000110001001000000000101000000000010000000000000
001000010000000000000000001000000000000000000100000100
000000000000001111000000000011000000000010000000100000
.logic_tile 10 15
001000001110000000000110011101100001000010010000000100
000000000000000000000010101001101011000010100000000000
101010100000000111100000000011000001000001010001100000
000001000000000000000011101001001100000010010000000000
001100000000010111000011010101000000000010100000000000
000100000000100000000111010101101011000001100000000000
000000000001000011000011001001000000000010010000000000
000000000000100000100010110001101101000001010000000000
000000000000001000000111101000000000000000000100000100
000000000000001001000000000101000000000010000000000000
000000001110010111100000000000000000000000000000000000
000000011000100000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000000010000000011000000000000000000000000000000
000100000001110000000000000000000000000000000100000100
000100001101100000000000001111000000000010000000000000
.logic_tile 11 15
000000000000001001100000001011000000000010010010000000
000000100010000011000000000011101100000001010000000000
101000100001011001100110011001100000000010010000000000
000011000000101011000010000001001110000010100000000000
000000000000001001100000000001000001000010100000000000
000000000000000001000000000111001111000010010000000000
000000000100000000000000001001000001000010100000000000
000000000110001011000000001011001010000001100000000000
000001000000000111100110101001100001000010100000000000
000010000000000011000000001001101110000001100000000000
000000000000001000000010000000000000000000000100000000
000000010010000001000000000101000000000010000000000000
000000000000001111100000000000000000000000000100000000
000000000000011011000000000101000000000010000000000000
000010100001000111100010000000000000000000000100000000
000001000000000000100000000011000000000010000000000000
.logic_tile 12 15
000011100110001001000111100101100001000001010010000000
000001100010101011000110000101001010000010010001000000
101001000000100101000000001011000001000010010000000000
000010100001000000100011011101101110000001010000000000
000000000000000001100000001001000001000010100000000000
000000000000000001000000000011001011000010010000000000
000000000001011111100011110011001000010101100000000000
000000100000100101000010110101111001010110100000000000
000000001011010000000111010000000000000000000110000001
000000001010100000000010000001000000000010000000000000
000100000001001001000000001000000000000000000100000000
000000010001101111000000000001000000000010000000000000
000000001100000000000011100000000000000000000110000000
000000000000000000000000001111000000000010000000000000
000010000000000000000000001001100000000010010100000000
000001000000010011000000000011101101000010100000000000
.logic_tile 13 15
000000000000110000000000000000000000000000000000000000
000100000000010000000010100000000000000000000000000000
101101000100000011000000011001000001000010010000000000
010110001010000000100011110111101000000010100001000000
000000000000010000000000001101100001000010010000000001
000000000000100000000000001101001010000010100010000000
000000000000001011000110011000000000000000000100000000
000000000000001011100011101101000000000010000000000000
000010100000000000000110101000000000000000000100000000
000000100000000000000000001001000000000010000000000000
000100000001010000000000000000000000000000000000000000
000100010000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101000010000000000000000000000000100000000
000000000010000001000000001011000000000010000000000000
.logic_tile 14 15
000000100000000001000011101101100000000010100010000000
000000000110000000000011101101101100000001100000000000
101000000000000000000011100111100000000010100000000000
000000000000110000000100000011001001000010010000000000
000000000000000111100011100001100000000010100000000000
000001000000000001100000001001101011000010010001000000
000100000001000111100110010101100000000010010000100000
000000000010000000100010000001001010000001010001000000
000000000110101111000000000011100000000010100000000000
000000000001010111100000001001101011000010010000000000
000001000000000000000111100101000000000010100000000000
000000011110000000000100000011001001000010010000000000
000000000000000000000000000000000000000000000100000000
000010100000000000000000001001000000000010000000000000
000000000011000011100000001000000000000000000100000000
000000000000100000100000001011000000000010000000000000
.logic_tile 15 15
000000001000100101100010011001001001010101100000000000
000100000000010001010110000111011001010110100001000000
000100000000001111110111010001000001000001010001000001
000100000000001111100011001111001001000010010000000000
000000000000001101000111001001000000000010010000000000
000000000000000101100010101101001101000001010000000000
000010000000001000000111100111000001000010010000000000
000000000000100011000000001101101010000001010001100000
000010001100001011100111011111000000000010010000100000
000001100000001101000011110001001100000010100000000000
000000000001110000000000001101000000000010010001000000
000101010000010000000000000001001101000010100000000001
000000001100001101100110110011000000000001010000100001
000000000000000011000010101001001011000010010011000000
000000000001010011000000000111000001000010010000000000
000000000000100000110000000101001010000001010001000010
.logic_tile 16 15
000010001100001011100111111111000000000001010010000100
000000000000000011100111110101001001000010010000000000
101000100000001000000111110001111100010101100000000000
000000000000000111000011011101001001010110100000000000
000000000000001001000000000101100000000010010000000000
000000001100000011100011001111001000000001010000000000
000100000000011001100000001101011100010101100000000000
000000000110000001000000000011001001010110100000000000
000010100000000000000111010001100001000010100000000001
000001001010000000000111011011101001000010010000000000
000100000000110111000000000001100000000010010000000000
000000010000001011000011000001001010000001010000000000
000000101001001000000111101011000001000001010100000000
000000000000101111000000000111101101000010010001000000
110000000000000001000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000
.logic_tile 17 15
000000000000001111100000000000000000000000000000000000
000000000000001111000010000000000000000000000000000000
101000000000000000000000000000000000000000000110000000
000000000110000000000000001111000000000010000000000000
000010001110000000000000001000000000000000000100000001
000000000000000000000010011011000000000010000000000000
000000100000000000000000000011000000000010010100100000
000001000000001011000000001011101011000010100000000000
000000000000000000000110110111000000000010010100000001
000000000000000000000110100001001001000010100000000000
000000000000000000000000001000000000000000000100000100
000000010000000000000011010101000000000010000000000000
001001000000001000000000010000000000000000000000000000
000010000000000101000011100000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000010000000000000000000001000000000010000000000000
.logic_tile 18 15
000000100000001101100111011101100000000010100000000000
000000001010001111000010100011101111000001100000000000
101000000000000000000000000001000000000010100001000000
000100000001010101000000001101101101000001100000000000
000000100000001000000000011101000000000010100000000000
000000001000001111000010011101001111000001100000000000
000000000000000000000110011001100000000001010100000000
000000000100000000000111111111001100000010010010000000
000000000000000111000111010001000000000001010100000000
000000000000000000100010101011101110000010010010000000
000000000000001000000010101001000000000001010100100000
000000010000001111000000001011001100000010010000000000
000000000000000111000111001001000000000001010110000000
000000000000000000100000000111001110000010010000000000
110000000000100101100000000000000000000000000000000000
100000011100010000000010100000000000000000000000000000
.ramb_tile 19 15
000010100000000011100011010111111000000000
000000010000000000100111100000100000000000
101000000000000011100000000011011010000000
000000000000001001100000000000000000000000
000100000000000000000010000011111000000000
000100000000000000000010000000100000000000
000000000000010011100000001111111010000000
000000001110000000100010001101000000000000
000000000000101111000000000011011000000000
000000000001000011000000000111000000000000
000000000000000000000010010001011010000000
000000010000000000000111111101100000000000
000000001000000001000000000001011000000000
000000000000100000000000001101100000000000
010000000000000001000000000011111010000000
010010000000000000100011100001100000000100
.logic_tile 20 15
000000000000001000000011110001000000000010100000000000
000000000000000001000111100011101110000001100000000000
101000100000000111100000001000000000000000000100000000
000001000000000000100000001011000000000010000001000000
000000000000001000000000000000000000000000000000000000
000010100000001011000000000000000000000000000000000000
000000000000010011000000000000000000000000000100000000
000000000000011011000000000011000000000010000000000000
000000010000001111100000000000000000000000000100000000
000000000000000011100000001001000000000010000001000000
000000000000000000000111001001000000000010010100100000
000000010000000000000100000001001010000010100000000000
001000001000010011100000001000000000000000000110000000
000000000000100000100000000101000000000010000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000000101000000000010000001100000
.logic_tile 21 15
000000100000000000000000000000000000000000000000000000
000001000000000000000010100000000000000000000000000000
101010000000001000010000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000010000001000000000000000000101000000
000000000000000101000000000101000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001001000000000010000000000000
000000100000000000000000000000000000000000000100000110
000001010000000000000000000101000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp0_tile 25 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp1_tile 0 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 16
000000000000000001100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001011100111000101111000010010100000000000
100000000000000111100100001101101001110011110000000000
010000000000001000000000000000000000000000000000000000
000000000000001101000011100000000000000000000000000000
000000000000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011001000000000011000000000100
000000000000000000000011000101000000000010000000000000
000000000000000000000000001011011111110000000000000000
000000000000001111000000001001101000100000000000000000
000000000000000000000000001000000000000000000100000011
000000000000000000000000000011000000000010000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 4 16
000000000000000000000111111001111111110000000000000000
000000000000001011000111011001101010100000000000000000
111000000001001000000010011001000000000001000000000000
100000000000101011000111011101000000000000000010000000
110000000010000001100000010001001100111111000000000000
110000000000001101000011011001101101010111000000000000
000000000000011011100010011111000001000011000000000001
000000000000000001000110001001001110000010000000000010
000000000000000011100010001111001100010010100000000000
000000000000000000000111100011111110110011110000000000
000000000000000011100000001101111001110000000000000000
000000000000001001000000001111101100100000000000000010
000000000000000011100111010101000000000000000000000000
000000000100000000000111110111100000000001000000000101
000000000000000000000000010101011011001101010100000010
000000000000000111000011000101011010001111110000000000
.logic_tile 5 16
000010100000001111000111000101111110010010100000000000
000001000000000001000100001011111010110011110000000000
111000000000010001000011101011000000000010000000000000
100000000000100000100111101001101001000011000000000000
110000000000001111100110010111000000000011000000000000
110000000000000101100010010101101110000011010000000000
000100000100001000000000010011111100110000000000000000
000000000000000001000011000001011100100000000000000000
000100100000000101110000000011101010010010100000000000
000001000000000000100011101011111010110011110000000000
000000000001011000000110110001000000000011000000000000
000000001110000011000111010101000000000010000000000000
000000000000000001100010010101100000000011000000000000
000010000000000000000110101101000000000010000000000000
001000100000001011100000011001111111111100010100000000
000000001010000011000010100001101110111100110010100000
.ramt_tile 6 16
000000010000000001100011101000000000000000
000000000000000000100000000111000000000000
111000010100000101100011100000000000000000
100000000000000000000000001011000000000000
010010000000000001000111011101000000000001
110000000000000000000010101101100000000000
000000000000000011100010000000000000000000
000000000000000000000100001001000000000000
000000000000001000000010000000000000000000
000000000100000011000100000011000000000000
000100000001000101000000001000000000000000
000100000000100001100000001001000000000000
000000000000000000000000001001100000000000
000000000010000000000000000101001010001000
110000000000000101000000000000000001000000
010000000000000000000000000001001100000000
.logic_tile 7 16
000000001010010111000110011111000000000001000000000000
000000000100000101100011000001100000000000000000000010
111000000000000000000111011001101101010100110000000000
110000000000001001010111000111101011111100110000000000
010000000000001001000010000111111001010010100000000000
110000001010010001100100000111111100110011110000000000
000000000000000011100111010001011100110110110000000000
000000000000011001100110000001101110110101110000000000
000010000000000111100000010011000000000000100000000001
000001000000001011000010011011001000000000110000000000
000101000000000001000000011011100000000001000000000000
000110100000001001100010010101100000000000000000000000
000000000000000111100000011011100001000010100000000000
000000000000001011000010011101001100000001100000000000
000000100000000000000000010101101010000011110100000000
000001000000001001000010010101001001000011100000000010
.logic_tile 8 16
000000100000001101100010011101000000000001000000000000
000000000000001011000010100011000000000000000000000000
111000000000000101100011101011001010111100010100000000
100000001010000000000010011001011011111100110001000000
110010000001001011100010000001101001111100010100000000
110001001110001111000110010101111001111100110010000000
000100000000010101100011100000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000100001011111000000000001101001111100010100000000
000001000000100001000000000001111001111100110000000001
000000000000001000000000000001100000000000110100000010
000000000100000011000000000011101001000001110000000010
000000000000000000010111001001001010001111110100000001
000000000000000000000000000101011001001110100000000010
000100000000000000000000001101101010111100010101000000
000000000000000000000000000001111011111100110000000000
.logic_tile 9 16
000000000001100111000111100000000000000000000000000000
000000000000100000100100000000000000000000000000000000
101010101100100000000000000000000000000000000000000000
000000000100010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000001001100000001101100000000010100000000000
000100000000000001000000000101001001000001100000000000
000000000000001000000000000000000000000000000100000000
000000000000000101000000000011000000000010000000000000
000000000010000101000000001000000000000000000100000000
000000001100000000100000000011000000000010000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
.logic_tile 10 16
000000000110000001100110011101000001000010010000000000
000000000000000000000010001101101100000010100000000000
101000000000010011100011101001000001000010010000000000
000000000000100000100000001101101100000001010000000000
000000001110001000000110101011000000000010100000000000
000000001100000001000010100101101100000010010000000000
000000000000101111000110001001011111010101100000000000
000000000001000001000011001001111000010110100000000000
000000000000000000000111100001000000000010010000000010
000000000000001111000000001101101111000001010000000000
000000000000010001000000000101000001000001010000100000
000000000000100001000000000001101111000010010000000110
000000000000100000000010001101000000000010100000000000
000010000001010000000000000101001100000010010000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000010010101000000000010000000000000
.logic_tile 11 16
000000000001000001100000010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
101000100000101011000110001101000000000010010000000000
000001000001110001000000001111101011000010100000000000
000010100000100001110010101001100001000010100001000000
000000000001010011000011100101101110000001100000000000
000000000001000001100000011101000001000010100000000000
000000000000000000000010110001001011000010010000000010
000000000000000000000000000101000001000010010000100000
000000000000000000010000001001001111000001010000000100
000000000001010000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000001000110111000000000000000000100000000
000000001110000000000110000001000000000010000000000000
.logic_tile 12 16
000000000001000111000110010001000001000001010000100000
000000100000101001100010000101101100000010010001000000
101010000000000101010010111001100000000010010000000000
000000000000000000100110000101101101000001010000000000
000000001000000001100111101101111101010101100000000000
000000000000000000000110011101111111010110100000000000
001010000000101011100010111011100000000010100000000000
000000001010011111000010001111101000000001100000000000
000010000000000000000011000001100001000010100000000000
000000000000000000000000001101101010000010010000000000
000000001110000001000010000001000001000010010010000100
000000100000001001010011111001101100000001010000000100
000000000000000000000000000001100001000010100000000000
000000000000000000000000000001001010000010010000000000
000010000000000000000010010000000000000000000110000000
000000000001010000000110111101000000000010000000000000
.logic_tile 13 16
000000000000000000000110001101000001000001010001000000
000000000000000111000011100001001100000010010000000001
101000001100001111100111000111000001000010100000100000
000000000000000001000100001111101000000010010000000000
000000000000000000000010000101111001010101100001000000
000000000000001011000010000001011111010110100000000000
000000000000001101100000011101000000000010010000000000
000000000010000101100010001101101100000010100000000000
000000000000001111000000001101100000000010010000000000
000000000000000101100000000101001001000001010000000000
000010001100001000000000000000000000000000000110000000
000000001010001011000000001001000000000010000000000000
000000001010000000000110000000000000000000000100000000
000000000000000000000010000011000000000010000000000000
000010000000000000000011100000000000000000000100100000
000000000001110000000000001101000000000010000010000000
.logic_tile 14 16
000000000000000111000110010101100001000010010000000000
000000000000000001000010001001101110000001010000000100
101000000001001011000000000000000000000000000000000000
000000000010000011000011100000000000000000000000000000
000000000000000011100110011101000000000010100000000000
000000000000000111110010001111001110000001100000000000
000100000000000001100000010001100001000010100000000000
000100000110000000000010000001101000000010010000000000
000000000110000011000111001101000001000001010001000001
000101001110000000100000000101101101000010010000000001
000000000001010000000111000101000001000010010000000000
000000000000000000000110011011101110000001010000000000
000000001110010111000010000001011110010101100000000000
000000000000100000100100000001111111010110100000000000
010000000000000001000111100101000001000000010100000001
010000000000000001100010000011001101000000000010100000
.logic_tile 15 16
000100001000000011000010100111100001000010010000000010
000100000000000111100110111001001110000001010000000000
101000000100000001100000000011000000000010100000000000
000000000000000000000000000011101010000010010000000000
000000000000000001000010101101100000000010010000000000
000000000000000001100100001101001000000010100000000000
001000000010000000000110001001000001000001010000000010
000000000000100001000011100001101111000010010000000000
000000000000000111100000010001011010010101100000000000
000000000000000000100010000101111111010110100000000000
000100000000000001000000000101000001000010010000000000
000100000000000000100000000111101100000001010000000000
000000000000001000000011100000000000000000000100000000
000000000000001101000000001011000000000010000000000000
000001000000001111000000010000000000000000000100000000
000010000000000001000011010001000000000010000000000000
.logic_tile 16 16
000010000000001011000010010101000001000001010000000010
000001000000001111100111010001001100000010010000000000
101000000100101000000000011011000000000010100000000000
000000000000000111000010001011101000000010010000000010
000000001000000000000000001001000001000010010000000000
000000000000001101000000001101101000000010100000000000
001000000000000000000110011001100001000010100000000000
000000000000000000000010101101101100000001100000000000
000001000000001101110110010011000001000001010000100001
000010100000000101000010000011101100000010010000000001
000000100000000111000111100111100000000010010000100000
000011000000001001000100001011001111000001010000000000
000001000000000000000000000000000000000000000100000000
000010101110000000000010001001000000000010000000000000
000000100001010101100000000000000000000000000100000000
000001000000000000000000000011000000000010000000000000
.logic_tile 17 16
000000000110000111000110010101000000000010010000000000
000000000000000111100010000111101000000001010000000000
101000000000001011100111100001100000000010010000000010
000000000000000001100011110111001101000001010000000000
000000000000000111100111110011000000000010100000000000
000000000000000000100110000101001011000010010000000000
000000000000001011100111000101100001000010100001000000
000000001110001111100111110001101010000010010000000000
000000000000001011100110100001011001010101100000000000
000000000000100111100111111011101101010110100000000000
000000000000000111100111011001011011010101100000000000
000000001110000000000011010011101111010110100000000000
000000000000000111100111000011100001000001010101000000
000000000000001101000100000011101001000010010000000000
110010100000000000010000011111000001000001010100100000
100001000000000000000011011001101011000010010000000000
.logic_tile 18 16
000001000110000000000111100000000000000000000000000000
000000100000000000000100000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000010100000000000000100000000000000000000000000000000
000000000000000000000000011011000000000001010101000000
000000000000000000000010010011101001000010010000000000
000000000000101111000000010000000000000000000000000000
000000000001000111000010110000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000100000000000000000000001011000000000001010100000000
000100000000000000000000000011001011000010010001000000
110000000000000000000000001011000000000001010101000000
100000000000000000000000001101001001000010010000000000
.ramt_tile 19 16
000000000000000001000000010101101010100000
000000000000001001000010110000100000000000
101000000000101000000010010001111000010000
000000000000001011000111100000100000000000
110000000000001000000010000111001010000000
110000000000000011000100000000000000000000
000000000000000000000000001101011000000000
000000000001011001000010011001100000000001
000000000000000011100000010101101010000000
000000000000000111000011000011000000000000
000000000000000001000000000001011000000000
000000000000010001100000000001000000000000
000000000000001000000110100011001010000000
000000000000001011000000001001000000000000
110000000000000000000000001011011000000000
010000000000000000000000000011100000000000
.logic_tile 20 16
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
101000000000000011000010001101111110000010000000000000
000000000000000000100100000011011100000000000000000000
000000000000000001100010111001100000000010010010000000
000000000000000000000010100111001000000001010000000000
000000000000000101100000000101000001000000110000000101
000000000000000000100010000111001001000000100000000000
000001000000001011100000000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
000110000000000011000000001101000001000001010100000000
000000000000010000000000000111101011000010010000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000001001100111000011000001000001010100100000
100000000000001001000000001101001011000010010000000000
.logic_tile 21 16
000000000000000000000111111011101110000100000000000000
000000000000001001000111010011011111000000000000000000
000001000000010000000000000001000000000000100000000000
000011100000000000000000001001001010000000000000000000
000000000000001000000000010101001100100000000000000000
000000000000000001000011000011101001110000000000100000
000000000000000000000000000000000000000000000000000000
000011000100000000000000000000000000000000000000000000
000000000000000001100011110000000000000000000000000000
000000000000000011000011010000000000000000000000000000
000011100000001111100000001001000000000000100000000000
000000001010000011000000000111001111000000000000000000
000000000000000000000111010011001101000011100000000000
000000000000000000000111011011101110000011110000000000
000000001100001111100000000000000000000000000000000000
000000000110000011000000000000000000000000000000000000
.logic_tile 22 16
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp1_tile 25 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp2_tile 0 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 17
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 17
000000000000000111000000010000000000000000000000000000
000001000000000000100011110000000000000000000000000000
111000000000000000000000000000000000000000000100100001
100000000000000000000000000101000000000010000001000011
010000000000000000000000001000000000000000000100000000
000000000000000011000000001101000000000010000000000001
000000000001000000000010100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000100000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000010
000000000000000000000000000001000000000010000000000100
.logic_tile 4 17
000000100011000000000111100001011100101011000000000000
000000000100000000000111100011111101000011000000000000
111000000000000001010011101101000000000001000000000000
100001000000000000100000001101100000000000000000000000
010000000000000001100111111001100000000010100000000000
010000000000000000000110100101101100000001100000000000
000010000001000111100111001111001100111111000000000000
000000000000000000100110101011001101010111000000000010
000000000000000111100111110011011100101100010000000000
000000000000001101000010001111011100101100100000000010
000000000000000001110011101111100000000000100001000000
000000000000000000010000000001101011000000000000100010
000000000000000111100111101001001111111111000000000000
000000000000001101000000001111101110010111000000000010
000000000000010111000011101101011011111100010100100000
000000000010100001000000000011011110111100110000000000
.logic_tile 5 17
000000000000000001000111101101100000000001000001000000
000000000000000000100100001011000000000000000000000000
111000000000000001000000001001111010111111000000000000
100000001100001001100000000011001000010111000000000010
011000000100000000000000001000000000000000000100000100
000000001110010000000011110111000000000010000000000000
000110100000000111000011101000000000000000000100000000
000001000000001001000000000001000000000010000000000100
000000000000000000000000001000000000000000000110100100
000000000000000000000000001101000000000010000001000000
000000000000000011100000010000000000000000000100000000
000010101010000000100010011001000000000010000000000011
000000000000000000000011100000000000000000000100000010
000100000000010000000100001111000000000010000000000000
000010000001000111000000000000000000000000000100000000
000001000000000000000000001101000000000010000000000010
.ramb_tile 6 17
000000000000001111100000001000000000000000
000000010000001011100000000111000000000000
111010100000000101100000001000000000000000
100000000000001011000000001111000000000000
110000001110010000000000001011000000000000
010000000000100000000010011111000000010100
000000000000000011100000011000000000000000
000000001100001111100011001101000000000000
000000000000000111000000001000000000000000
000000000100000000100011100101000000000000
000010001010010000000000001000000000000000
000000000000001001000000000101000000000000
000000000000000000000000000001000001000000
000000000000000000000000000001001100100000
010001000000110101100010000000000001000000
010000100001010000000010001101001000000000
.logic_tile 7 17
000000000000000000000111101011011001000011100000100000
000000001000000000000100001001001110000011110000000000
111000001010000111000000001011000000000001000000000000
100000000100000000000011000011000000000000000000000010
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000001000111100011000000000001000000000000
000000000000000111100000000111100000000000000000000000
000011100000100001000000000000000000000000000100000110
000010100000000000000000001001000000000010000000100000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 17
000000000000000001000000000101011000111100010100000001
000101000000000000000011100011101111111100110000000000
111100000001010111000000000001111101111100010100000000
110100000000000000000010111101111101111100110011000000
010000000000000111100111000000000000000000000000000000
010000000000100000100011000000000000000000000000000000
000000000000001000000011000101111101111100010100000000
000000000000000101000000001101111101111100110000000001
000000000000001000000000000001011000111100010110000000
000000000000001111000000000101001111111100110010000000
000000000000000000000010000101011101111100010110000000
000000101010000000000010001101111101111100110000000000
000000000000000000000010000101111000111100010101000000
000000000000000000010000000101001111111100110000000010
000000000000000000000000000000000000000000000000000000
000000101010010000000000000000000000000000000000000000
.logic_tile 9 17
000100000000000011000111100001000001000010010010000000
000100000000000000100110111111001110000010100000000010
111000000000001000000000000000000000000000000000000000
100000000100010001000000000000000000000000000000000000
010000000000000000000010000001011011010000000001000000
000000000000101001000100001001111000000000000000000000
000000000001010000000000010000000000000000000000000000
000010000000100000010010000000000000000000000000000000
000000000000001101000000000111000000000010000000000000
000000000000000101000000001101000000000000000000000000
000010100001001000000111000000000000000000000000000000
000000001010000101000000000000000000000000000000000000
000000000000000000000111100011011101000010000000000000
000000000000000101000000000011011100000000000000000000
000000001100000111100000000000000000000000000100000100
000000001010000000100000000101000000000010000000000000
.logic_tile 10 17
000000000110001111100000001001000000000010010010000000
000000100000000111000000000111001000000010100000000000
101000000001010000000000001011000000000010010000100000
000000000000100000000010110011101010000010100000000000
000000000000001000000011100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000011010000000000000011100000000010010010000100
000000001000100000000011001101101000000010100000000000
000001000000000001000011100000000000000000000000000000
000010100001000000100100000000000000000000000000000000
000000001000100000000000001000000000000000000100000000
000000000000010000000000001001000000000010000000100000
000000000001110001000000000000000000000000000000000000
000000001010000000100000000000000000000000000000000000
.logic_tile 11 17
000000000000101001100111111001111011000010000000000000
000000000000010001000110000001111100000000000000000000
101100000000001011100010111011011000000101000000000000
000100000000110001000111110101011110001001000000000000
000000000000000101100111010001000000000000000000000000
000000000000001011000011110101101000000000010000000000
000000000000100001100000001011100000000001000001000000
000000000001010001000010010001100000000000000000100000
000000000000000111100110100011000001000010010001000000
000000000000001011100000001101001001000010100000000000
000000000001010000000000001111100000000000100000000000
000000001010101001000011001111101000000000000000000000
000000000000000000000000000011001011100000000001000010
000000000000010001000000001001101010000000000001000000
000000000000100000000010001011000000000010010100000100
000000000000000000000010110101001011000010100000000100
.logic_tile 12 17
000000000000000001110000011011111000000001000000000000
000000000100000000000010001001101101000011000000000000
101000000000001101000010101111001010000010000000000000
000000000000000001100111100101001101000000000000000000
001000001010101101000010000111011100010100110000000000
000000000000010001100000000011011011000000110000000000
000001000010000000000000000001011000100000000000000000
000011100000001001000011100101101000000000000000000000
000000000000101000000011011111011000000100000000000000
000000000001001011000011001011111111000000000000000000
000001000010000000000011100101000001000010010100000010
000000100100000000000110100111101101000010100000000010
000000000000001001000111010101100001000010010100000000
000000000000001101000111010011101111000010100000000100
000010100000000000000011101000000000000000000101000100
000000000000000000000100000101000000000010000000000000
.logic_tile 13 17
000000000000100000000000001101001101111000000000000000
000001000001010000000010111011001011110000000000000010
101000000000000011100011101101011001001000000000000000
000000000000000000100011110011011001001100000000000000
000110000000001101100000000000000000000000000100000000
000000000000001101100000001001000000000010000000100000
000000000001010000000110001000000000000000000101100000
000000000000000000000110111101000000000010000000000000
000000000000000001100000010101000001000010010100000000
000000000000000000000010111011001011000010100000100000
000100000000000111100000011000000000000000000100000000
000000000000000000100010110001000000000010000000100010
000000000000000000000000011000000000000000000100000010
000100000000000000000010110111000000000010000000000010
000000000000100101000000000011100001000010010110100000
000000000001010000100000001111101100000010100000000000
.logic_tile 14 17
000010000000000000000000001101000000000010100000000000
000001000000000000000000001101101100000001100000000010
101000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000001110000000000010000011000000000010000000000000
000000000000000000000110001000000000000000000100000100
000000000000000000000000000011000000000010000000000000
000000000000001111000000001000000000000000000110000000
000100001110000111000000000111000000000010000000100000
000000000000001111000000000000000000000000000000000000
000010000000010011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000101000000000000000000000000000100000000
000000100000000000100000000011000000000010000000000000
.logic_tile 15 17
000000000000001001100111101001000000000010100000100000
000000000000001011000011010101001111000010010000000000
101000000000000011000110001001000000000010010000000000
000000000000001001100000001101001001000010100000000000
000000000000000000000000001001100001000010100000000000
000000000000000000000000000111101000000001100000000000
000000000000000011000000011001000001000010100000000000
000000000010000000100010000001101111000010010000000000
000010000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000100000000010001000000000000000000100000000
000000000001010000000100001111000000000010000000000000
000000000000000001100011001000000000000000000100000000
000000000000000000000010010001000000000010000000000000
.logic_tile 16 17
000000000000000000000110001001000001000010100000000000
000000000000000000000010101001101100000001100000000000
101000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001110000000000010011001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 17 17
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 17
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 20 17
000100000000000000000000000101100001000000000000000000
000000000000000000000000001111001010000000010000000001
101100000000000001100000001011000001000000010000000000
000000000000000000100000000001001010000000000000000101
000000000000000001000000000111000001000000000000000000
000000000000000000000000000101001010000000010001000100
000000000000000001100000001000000000000000000100000010
000000000000000001100000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 21 17
000000000000001000000110001001000000000001000000000000
000000000000000001000000000101100000000000000000100000
101000100000000000010000001111011110101111110000000000
000000000000000000000010101101111101101101110000000000
000000000000000000000000010101000001000000100000000000
000000000000000101000010100001101001000000000000000100
000000000001010101000000001111000001000000100000000000
000000000000000000000011100011001011000000000000000000
000000000000000000000110100000000000000000000000000000
000100000000000000000100000000000000000000000000000000
000000001110000001000000000000000000000000000100000000
000000000000001001100000001001000000000010000010000000
000000000000000011000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001000000000000110100000000000000000000100000000
010000000000000000000100000101000000000010000000100000
.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp2_tile 25 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp3_tile 0 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 18
000000000000000101000111100001000000000000000001000001
000000000000100000000100001011000000000001000001000010
101000000000010101100010101011001101111100110001000100
000000000000100000100000000001011001111100100000000011
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001001000000010100000000000000000000000000000
000000000000100001000100000000000000000000000000000000
000000000000000111000000000011101000010010100000000000
000000000000000111100011101011011010110011110000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101100000000011000000000000
000000000000000000000000001101000000000010000000000001
000000000000000000000000000000000000000010000100000000
000000000000000000000000000011000000000000000000000000
.logic_tile 4 18
000000000000101101100110001101100001000011000000000000
000000000001000001000000000101101011000001000000000000
111000000000001001100000001011100000000001000000000000
100000000010000011000010010101000000000000000000000010
110000001100001011100000000111000000000001000001000100
010000000000000001000000000001000000000000000000000010
000000000000001111000111110011101011111111000000000000
000000000000000011000010001111101100010111000000000000
000000001100000000000000001001100000000011000000000000
000000000000000000000011011001000000000010000000000001
000000000000100001000000001111111100010010100000000000
000000000001011001000010011111101000110011110000000000
000000000000001000000000011111100000000001000000000010
000000000000000011000011010001000000000000000000000000
000000100000000000010011100101100000000000110100000010
000001000000001001000110001001101010000001110000000000
.logic_tile 5 18
000000000000000001000000000111111001010010100000000000
000000000000000000000010010011111000110011110000000000
111010001000000000000011010101111000100001000000000000
100001000010000011000110010011101110100010000000000000
110000000000001111100111010111100000000001000000000000
110000001000000001100010000101100000000000000000000010
000010100001010001100111001011100000000011000000000000
000000000100000011000111001101101101000011010000000000
000100000100010001000111101111100000000010000000000001
000100001010101101100011111111001011000011000000000000
000000000001010000000000011001101001010010100000000000
000000000000100011000010100111111010110011110000000000
000000100000001001100010000001001111001111110101000000
000000000010000011000011110111011010001110100000000000
000000000000001000000010010011101100001111110100000000
000000000000000011000110101101011010001110100010000010
.ramt_tile 6 18
001000010100001000000110101000000000000000
000000000000000011000000000101000000000000
111110010000000000000000000000000000000000
110000000000000000000000001101000000000000
110001000000000000000000001101100000001100
110010100000000000000010001101100000000000
000000000000000001100010000000000000000000
000000000000000000100011101011000000000000
000000000000001111000011100000000000000000
000000000000001011000000000001000000000000
000001000010000001110010000000000000000000
000010000000001001100010100011000000000000
000000001110000000000111000001000001000000
000000000000000000000000000011101101000000
110000000000000000000000001000000001000000
010000000000000000000000001011001100000000
.logic_tile 7 18
000010000000011101000011001101101010111111000000000000
000000000000010011100100000011001000010111000000000000
111000000001000000000000000000000000000000000000000000
100000001010100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000001011000010000000000000000000000000000000
001010100000001011000000000111100000000010000000100000
000000000000000111000000001101001000000011000000000000
000000000001010000000000010000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000000000000000001000000001101100000000000110100000001
000000000100000011100000000011001001000001110000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000001000111000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
.logic_tile 8 18
000000100000000000000000010000000000000000000000000000
000001000000000000000011100000000000000000000000000000
111000000000001000000111100000000000000000000000000000
100000000000000011000011000000000000000000000000000000
010000100000001000000000000000000000000000000000000000
010000001100100101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100110000000000000001001100000000001000000000000
000001000000100000000000000001100000000000000000000000
000000100000000000000000000001100001000000110100000000
000000000000000000000000000101101010000001110000000010
.logic_tile 9 18
000000000000000111100010000011100001000010100000000010
000000000000000111100000000001001100000010010000000000
000000101011010101100000011001011100100110010000000000
000010100001100000100011010011001100100101100000000100
000001000000000011100000000001000001000010010000000000
000010100000000000100000001011001111000010100000100001
000000000001010000000000001101011100100110010000000100
000000000000100000000000000001001001100101100000000000
000000000000001001000000000001100001000010100000000010
000000000000000011000011100101001100000010010000000000
000000000000000111000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000111101111100110010010000000
000000001000000000000010000011111001100101100000000100
000000000000000000000010001011000000000010100010000000
000000000000000000000110011111001111000010010000000100
.logic_tile 10 18
000000000100000111100111011101100001000010010000100000
000000000000000000100011011001001111000010100000000000
000000100000011001000111011101000001000010010001000000
000001000000001011100111111101101101000010100000000010
000000000000000000010010000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000100000001001000000011011111000100110010000000000
000000000000001111100011100001001000100101100000000100
000010000000000000000000001001000001000010100001000001
000001000000000000000000001011101000000010010000000100
000000000000000000000111000000000000000000000000000000
000000001010000011000110000000000000000000000000000000
000001000000000000000000000001100001000010010000000000
000010100000000000000000001001101111000010100000000000
000000000000000000000111001101100000000010100000000000
000000000110000011000100000111001011000010010000000100
.logic_tile 11 18
000000000010101011100011001001000001000010100001000010
000000000000001011000110000011001110000010010000000000
000000000001000011100111001001000000000010010000000001
000000000000101001100000000111101010000010100001000000
000000000001000000000011001001000001000010100001000010
000000000000001111010100001111101110000010010000000001
000100000001001011100000001001111111100110010000000000
000000001000111111000000000101001101100101100000000100
000000001110010001000000001011000001000010010000000001
000000000000001111000000001111001010000010100001000000
000000000000000001000010001011100000000010010000000000
000001001100001001000110001001101010000010100000100001
000000001000000000000000000111011100100110010000000100
000000000000000000000011101101101000100101100000000000
000010100010000011000110101011000000000010010000000100
000001000000001001000100000001001010000010100001000000
.logic_tile 12 18
000000000000001011100000001111100001000010010000000001
000000001010001111010000000111001010000010100000000000
000000000000010111100010011001000001000010010000000010
000011000000000000000111110101001000000010100000000000
000110100001001000000000000000000000000000000000000000
000100000000001011000000000000000000000000000000000000
000000101100001111100000000001100001000010010000100000
000001000000000011000000000011101000000010100000100000
000000000000001011100000001001000001000010010000000011
000000000000001011100000001111001010000010100000000000
000000000000000000000000001111000001000010010000000000
000100000000000000000000001001101000000010100000000000
000010000001000000000011000000000000000000000000000000
000000000010100000000100000000000000000000000000000000
000000000000000001000011000011000001000010010000000000
000000000000001011000000000101001000000010100000000010
.logic_tile 13 18
000000000000000000000011100011100000000010010010100000
000000001000000000000010000111101101000010100000000000
000001000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000001011100110011110000100000
000000000000000000000000000011101001110010100000000000
000000000110100011100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000001000000011110000000000000000000000000000
000000000000000011000111100000000000000000000000000000
000100000000100001000011000111100001000010010001000000
000100000100000000100000001011001100000010100000000000
000000001100001101110000001111000000000010010000000000
000000000000001011100000000101001101000010100000000000
000001000000000011000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
.logic_tile 14 18
001000000000000011100011001101111101101001010000000000
000000000000000011100111100001011101101010010000000000
000000000001011111100000001001100000000001010001000000
000100000000000111000011010011101010000010010000000000
000000000110000000000011000101000000000001010000000000
000000000000000011000111001011101011000010010000000100
000000000001010001100011011111011010110110000000000000
000000000000100111000010000111001001110101000000000100
000000000000001111000000010101100000000001010000000001
000000000000000001010010100011101000000010010000000000
000000000000011101100111111011011010011100100000000000
000000000000000111000011000001111001011100010000000000
000000000000000111100000000001011101101001010010000000
000000000000000000000000001001011101101010010000000000
000000000000001000000111110011111111101001010000100000
000000000000000001000011000011011111101010010000000000
.logic_tile 15 18
000000000000000011100010000001001011101001010000000000
000100000000000111100010000101101011101010010000000000
000000000000000001000110110111111001101000000000000001
000010000000100111100111110111011100100100000000000000
000000000001001111100011000111000000000001010000000000
000000000000101011100000001111001011000010010000000000
000001000000100011100010000001011011101001010000000000
000000000001000000000100000011101000101010010000000000
000000000001010111000110100011100000000001010000000000
000000000000100000000000000111101011000010010000000100
000000000000000111000110001001111011101001010000000000
000000000000000000100000001001001000101010010000000000
001000100000101111100110001011000000000001010010000000
000001000001010001100000001111101011000010010000000000
000000000000100001100110000001011011101001010000000000
000000000001000000000000000001001000101010010000000000
.logic_tile 16 18
000000000000000001100110101001000001000001010000000000
000000000000000111000011100011101000000010010000000000
000000000000000001000000011111111001101001010000000000
000000000000000011100011110111011000101010010000000000
000000000000000001100110000101100001000001010000100000
000000000000000001000000000101001000000010010000100000
000000000000001001000000010001011001101001010000000000
000000000000000001100011110101011000101010010000000000
000000000000000000000000000011111011101001010000000000
000000000000000000000000001001011010101010010000000000
000000000000001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000001000001000001010000000000
000000000000000000000000001101001000000010010000000001
000000000000000011000000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
.logic_tile 17 18
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010100100000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
.logic_tile 21 18
000000000000001101000000001111000001000001000000000000
000000001100000011000000001011001100000011000000000000
101000000000100011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111111001111000000000000000
000000000000000001000000001011101100110000000000000100
000001000000000001100000000001001100110000000000000000
000000000000000000000000000001001010111000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001001000011000000000000000000000000000000
000000000001011000000000010011100000000001000000000010
000000000000001101000011000111100000000000000000000000
000000000000001000000000000111100000000000000100000000
000000000000001101000000001011100000000011000000000000
010000001100000000000000010000000000000000000000000000
110000000000000000000011000000000000000000000000000000
.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp3_tile 25 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 19
000001000100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001011000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000101100000000000000010100001
000000000000000111000011111011100000000001000000100110
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000001011011001110000000000000000
000000000000000000000010100011001111100000000000000000
.logic_tile 4 19
000000000000000000000111001111000000000000000000000001
000000000000000000000110001101000000000001000000000010
111000100000001000000011100111011001110000000000000001
100001000000000101000010011001001111100000000000000000
010000000000101000000110010101100000000010100000000000
000000000001010001000011101001101100000001100010000010
000000000001011000000011101001101101011110110000000000
000000000000000111000010010101101001011101110000000000
000000000000001000010000010101000000000000100000000000
000000000100001001000011101001001011000000110000100000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001101000000000010000000000000
000000000000001001000000000000000000000000000100000011
000000000000001001100010001011000000000010000000000000
000000000000000000000000010000000000000000000100000010
000000000000000000000010001111000000000010000000000000
.logic_tile 5 19
000000100000001001000010111011111101010010100000000000
000001000000001011000110001101101010110011110000000000
111000000000100011100111010111000001000010010000000100
100001001111001011100110001111101001000010100000000000
010000100000001001000010000001001010101000000000000000
110001000000000101000010110101001110100100000000000000
000000100001011101100011101011011100111111000000100000
000000000000100001100100000001101101010111000000000000
000000000010001111000111100001000000000001000000000000
000000001000000001000111110001000000000000000000000100
000010100000001001000111100011000000000011000000000000
000000000000001011000000001101000000000010000000000010
000000000000000111000111100111111011000011100000000000
000000000000000000000011101011001000000011110000000000
000000001010001000010000000001101000111110110100000001
000000000000001011000000000011111001111100110000000000
.ramb_tile 6 19
000000000000000000010011101000000000000000
000000010110000000000011101001000000000000
111000000000000000000000001000000000000000
100000000000001001000010011011000000000000
010000000000000000000000001011100000000010
010000000000000000000010000011000000001001
000000000000000111000000001000000000000000
000000000110000000000000001111000000000000
000000000000000101000000001000000000000000
000000000000000000100000000111000000000000
000000000000000101010010011000000000000000
000010000000001001100110100111000000000000
001000000000000000000000001011000001000000
000000000000000000000000000101001101000001
010000001010001011100000010000000000000000
010000001100000011100011001101001001000000
.logic_tile 7 19
000000000000000011100000010000000000000000000000000000
000000000001000000100011100000000000000000000000000000
111000000000110001100000000011101011110000000000000000
100000000001010000000000000111101000100000000000000000
010000001100000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000011100001000000000010000000000001
000000000000001000000000000000000000000000000100000000
000000001000001111000000001001000000000010000000100000
001000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 8 19
000000000000001001000000011001100000000001000000000000
000000000110001111100011000011100000000000000000000010
000100000000010011000111100000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100001100000000000011100000000000000000000000000000
000100000001010011010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000101100000010101011000100110010010000010
000000000000000000100011011011101001100101100000000000
000000100001010000000000000011000001000010100000000100
000101000010100111000000001101101000000010010000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000110000000000000000001011010100110010001000000
000000000000000000000000000001001100100101100010000000
.logic_tile 9 19
000010000000000111000000001001111011100110010000000000
000000000000000000100011100001011101100101100000100000
000000000001001001000000001101100000000010010000000000
000000000000101011110011001111101011000010100001000010
000001000000101000000000000011000001000010100000000010
000000100000001011000010011001001001000010010000100000
001000100000000001000011100011011000100110010000000000
000001001110000000000111000101011000100101100000000000
000000000000001111100000001111000001000010100000000000
000000000000001011000011001111101001000010010000000001
000000000000000000000111011001100001000010100000000000
000000000000000000000110110001001011000010010000000100
000000000000000000000000000011111011100110010000000010
000000000000000000000011001011111010100101100000000000
000000000001000000000111010000000000000000000000000000
000000000000100000000111000000000000000000000000000000
.logic_tile 10 19
000000000000110011000111010001100000000010100000000001
000000000011000000100111101001101010000010010000000100
000000000000101000000111000011001011100110010000000000
000000000110011101010100000011001011100101100000000000
000000000000001011010111001011111111100110010000000000
000000000001011011100110001101111000100101100000000000
000100000001000000000010000101000000000010100000000010
000100000110000001000010011111101000000010010000000000
000000000000000111100000001011100000000010100001000000
000010000000001001100011100011001010000010010000000000
000000000000011111000010001011101010100110010000000000
000000000100100011100000000011001011100101100001000000
000000001110000000000000001101100000000010100010000101
000000000000000000000011100111001010000010010000000000
000000000000000001000000000011001010100110010000000010
000010000100000000000011111001101010100101100000000000
.logic_tile 11 19
000000000000001011100010001001100001000000010000000000
000000000000001111100011010011101000000000000000000000
000000100000000001100111111001100000000010100000000010
000000000000001001000011110111101011000010010001000001
000010000000000101100000000101111001000010000000000000
000000000000000000000011010101101010000000000000000000
000000100000100011000010010000000000000000000000000000
000001001100000000000110000000000000000000000000000000
000000000000000001000000000001001011100110010000000000
000000000000000000000011101011111101100101100000000100
001001000001000001000010001001001001100110010000000000
000000100001010011000110011011011100100101100000000000
000000000000000000000010001111101010100110010000000000
000000000000000000000000001001011111100101100000000000
000001000001001000000000000101101000100110010000000000
000000000000000111000000000001111100100101100000000000
.logic_tile 12 19
000110100000000000000110010011111010100000000000000000
000001000000001001000010001111111101000000000000000000
000010000100000001000010001101001111110011110000100000
000001000000011101100110111001101110110010100000000000
000010100000001000000010001111001001100000000000000000
000000000000000101000011100111011011000000000000000000
000000000000100111100110000001111011100000000000000000
000000001000000000000010011101101100000000000000000000
000000000000001101100010000011000000000000000000000000
000000000000001101000010010001100000000001000000000000
000000000100001001000010001011000001000010010000000010
000001000000000001100000000001101111000010100000100000
000000000000001001000011001101000000000000010000000000
000000000000000001000111010001001001000000000000000000
000000000001000101100000000011011100100000000000000000
000000000000000001000010000011001111000000000000000000
.logic_tile 13 19
000001000000000111100000001001011101111011100000000000
000010100000001111000011000101001001111111110000000000
101010101000011011100011111001000000000000000000000000
000001000000100001100111010001000000000001000000000000
000010000000001111100110010101000000000000000000000000
000000000000000001000010001101000000000001000000000000
000000000000000101100000011101001001011000000000000000
000000000000100000100010101111011001000000000000000000
000011100000000000000000001001000000000010010000000000
000010000000000000000011000101001001000000000000000000
000000001110100111000000011011000000000001000000000000
000000001000110000100010000111100000000000000000000000
000000000001010000000000000001100000000000100000000000
000000000000000000000000001001101010000001000000000000
010010100001010000000000010101111101011110100100000010
010001000000100011000011011101011011111001010000000000
.logic_tile 14 19
000010100000001000000111110111011100101001010000000000
000001000000000011000110000001111011101010010000000001
000010000000001011100000010001111100011100100000000000
000000000000001011100010011011111110011100010000000000
000000000000000001100011101001011100101001010000000000
000000000000000101000000000001111011101010010000000000
000000000000000011100000010001000001000001010000000010
000000000000000101100010010011101000000010010000000000
000000000000000001000110000101100000000001010010000000
000000000000000111100011111111001100000010010000100000
000000000000000000000010011011101010110110000000000000
000100001110000001000111011111001110110101000000000000
000000000000000000000110000101000001000001010001000000
000000000000000111000010011001001010000010010000000000
000000000001100000000000011011000000000001010000000100
000000001010100000000010101101101110000010010010000000
.logic_tile 15 19
000000000000000111000111000001011101101001010000000000
000000000000000111000110010001101111101010010000000000
000001000000001000000010111001100000000001010001000000
000000100000000011000110100101101100000001100000000000
000000000000001111000000000101011001010100000000000000
000000000000000001000011001011111101100100000000000000
000000000101110011100110000111000000000001010000000100
000000000000010101100000000101001000000010010000000000
000000000000000001000110001011000000000001010001000000
000000000000000000110010001001101001000001100000000000
000000000001001111000010000101111100110110000010000000
000000001010100101000110011011001100110101000000000000
000000000000000011100000001101000000000001010000000000
000001000000000000110010001101001010000010010000000010
000000000000000111000010001001111110101001010000000000
000000000000000000000000001011001111101010010000000001
.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000011011000000000001010000000000
000000000000010000000011000111001100000010010000000000
000000000000000001100000010101000001000011000000000000
000000000000000101000010000111001001000010000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000011100000000101111110011100100000000000
000000000110001001100000000001111110011100010000000000
000000000000000000000000000011000000000001010000000000
000000000000000000000000000101001100000001100000100000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000010110101011111100100000000000000
000000000000001001000111011101011111010100000000000010
.logic_tile 17 19
000010000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000001100000011100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001001101110001100000100000000
000000000101010111100000000001001000000100000010000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000001101011010100000000110100000
000000000000000000000000000101001100110000000000000000
000010100000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110011000000010111000000000000000000000000000000000000
110011000000100000100000000000000000000000000000000000
.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 20 19
000000000000000001000110010011111001000011110000000000
000000000000000001000111010111001000000011100000000000
101000000000001001000000001111001110010000000000000000
000000000000001011100000001011101100000000000000000000
000000001110001001100000011011111010000011010000000000
000000000000000001000011011111001001000011110000000000
000000000000001000000000001001001100111011110100000000
000000000000001011000000000001011001111111111000000100
000000000000001001000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000001000010011111111000110000000100100000
000000000000000000000010100011101111001000000001000000
000000000000000001000010000101000001000011110100000000
000000000000000000000010000001001101000011101001000000
110000000000000101100010000101001100111011110100000100
110000000000000000000000000001001011111111111001000000
.logic_tile 21 19
000000000000001111100111000000000000000000000000000000
000000000000000011100100000000000000000000000000000000
101000000000000000000111011101111000100010110000000000
000000000000000000000111010011111101100010100000000000
000000000000001111100110011101101101101100100000000000
000000000000000011110010000111111011111100100000000000
000000000000001001100111011001100000000000000000000000
000000000000001011000111011001100000000001000000000000
000000000000000000000110101001111010001100000000000000
000000000000000000000100001001101010101100000000000000
000000000000000111000000000001000001000000100010000000
000000000000000000000000000001001010000000000000000000
000000000000000001100000000101001000110011110000000000
000000000000000000000000000111011011010010100000000000
010000000000001111000000000001000001000011000100000100
110000000000000001000000001101001110000011011000000000
.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 20
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 20
000000000000000000000110001111101000011100000000000000
000000100000000111000000000011111010111100000000000010
111001000000001000000000000001000000000001000001000001
100010000000000001000000000011000000000000000000000001
010000000000000001100000000000000000000000000000000000
000000000000001101000011100000000000000000000000000000
000000000000000000000110000101111000000110100000000000
000000000000000000000000001101101010001111110000000000
000000000000000011000000000000000000000000000100000000
000000000000001001000000000011000000000010000000000000
000000000000001111000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010100011000000000010000000000000
.logic_tile 4 20
000000000000000011100110011001101010101000000000000000
000000000000000111000010000111101000011000000000000010
111000000000000111100111101101100000000011000010000000
100000000000001101000011100101101000000011010000000000
010000000000000101100111111101101000011100000000000000
000000000000001101000011000101111010111100000000000000
000000000000000011100111101101011110000110100000000000
000000000000001101000110110011111110001111110000000000
000000000000100000000000001001100000000011000000100000
000000000001010000000000000001001001000011010000000000
000000000001000101000000000000000000000000000100000000
000000000000100000000000001101000000000010000000000100
000000000000000000000000001000000000000000000100000010
000000000010001101000000001001000000000010000000000000
000000000000000001100110001000000000000000000100000000
000000000000000000000010001111000000000010000000000000
.logic_tile 5 20
000000000000001001000010101001111111101000000000000000
000001000000001111100111100111011001100100000000000000
111000100000000011100111101101101010111101110000000000
100001001010000000000111001011001110111100110000000000
010000000000001011100000000011011101110000000000000000
000000000000001111000000001001101111100000000000000000
000000000000000101000000000001011100001100000000000000
000000000000000001100000001011001100000100000000000000
000000000000001011100111000101101011010100110000000010
000000000000000111000010000111001101111100110000000000
000000000000000011100110011011000000000011000000000000
000001001110001001100010000111001001000011010000000000
000000000000001011100000000001000000000010100000000000
000000000000000001000000001011001110000001100000000000
000000000000000111000110101000000000000000000100000000
000000000100001101100110111001000000000010000000000000
.ramt_tile 6 20
000000010000001111000011100000000000000000
000000000000001011000000001111000000000000
111000010000000000000000010000000000000000
100000000000000000000010011101000000000000
010110000000000001000111000111000000000000
110000000100000000100010010101100000000101
000000000000000000000000010000000000000000
000000000000001011000011001001000000000000
000000000000001000000000000000000000000000
000000000100000011000000000011000000000000
000000000000010000010010000000000000000000
000000000000000001000100000001000000000000
000010100000000000000010010101100001100000
000000000000000000000011110001001001000001
110000100001000000000000001000000001000000
010001000000100000000000001011001011000000
.logic_tile 7 20
000000000000010111100000001101001111100110010001000000
000000000000000000000000000111011101100101100000000000
111000000000001111000000000000000000000000000000000000
100000000100010001000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000000000000000000000000000001100000000000010010000010
000000000000000111000000000011001111000010010001000000
000100000000100011100000010111100000000010100000000110
000000000100000000100010110101001111000010010000000000
000000000000000000000111001011101110111111000000000000
000000000000001001000110010001001011010111000000000010
000100000010000111100000000000000000000000000100000000
000000000000000000100000000001000000000010000001000000
.logic_tile 8 20
000001000000000011100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000111000111100000000010100000000000
000000000000000000010100000001001111000010010000000101
000000000000000011100000000001100000000010100000000000
000000000000001001000000000001101101000010010001000000
000000000000000000000000011101001101100110010000000000
000000000000000000000011011101011100100101100000000100
000001000000000000000000000000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000010000101100010000111100000000010100000000101
000000000000000000100000000101101111000010010000000000
.logic_tile 9 20
000000000000000000000011100101011000000010000000000000
000000000000000101000010001011101011000000000000000000
000000100000000001100000000011100000000010100000000010
000001001000000011100000001001101111000010010000000001
000000000000000000000110111101001110100110010000000000
000000000000000111000011011101011001100101100000000000
000100000000001011100011001001111011000010000001000000
000100000110000011000110100101001011000000000000000000
000000000000010000000000010111100000000001000000000000
000000000000000011000010001011000000000000000000000000
000010100000000011100000001011000000000010100000000010
000000000000000000000011100011001111000010010000000001
000001000000000000000000000111100000000001000000000000
000010100000000000000010010001000000000000000000000000
000000100000001000000000000101100000000010100000000010
000001000000000011000000000101101111000010010000000000
.logic_tile 10 20
000000000000001011000110000101100000000001000000000000
000000000000000101100010101111000000000000000000000100
000010000000000001000110000101101101000010000000000000
000100000000000000100000001101101011000000000000000000
000000000000000001100111110111111101100110010000000000
000000000000000000000110001011101101100101100000100000
000010000000001000000010110111111110100110010000000000
000000000110000111000011011011101100100101100000000000
000000000000000011000011100001101000000010000000000000
000000000000000111000110001111111001000000000010000000
000000000000000111000010000001001010100000000010000000
000000000000000000000111001111001000000000000000000000
000000000000000000000110010001100001000010100000000100
000000000000000000000110101101001110000010010000000000
000000100001010111000011101101011111100110010000000100
000001001100100000000010010001101101100101100000000000
.logic_tile 11 20
000000000000000001100110001111000000000001000010000000
000000000000000001000011110101000000000000000000000000
000010100000001111100111011001011101100110010000000000
000000000000000111100111010111001111100101100000000000
000000100100001011100000001011001000000010000000000000
000000000000001101100010101101011101000000000000000000
001010100000001101000010100111011101100110010000000000
000000001010000111000011111011001100100101100000000000
000000000000000111100111100101111000100110010001000100
000000000010000000000111000101011001100101100000000000
000010100000000011000000000011111000000010000000000000
000000000000001001000011000101111000000000000000000000
000010000000000011100111001101100001000010100001000100
000001000000000001100000000001101100000010010000000000
000001000000000001100000010111011111100000000000000000
000010000000001011000010111101101000000000000000000001
.logic_tile 12 20
000000000001000101000000001111000000000000010000000000
000000000000000111110010011011101010000000000000000000
000010000000001000000010001101000001000010100000000010
000000000000001111000111011001101111000010010001000001
000001000000001001000111010101001101100000000000000000
000010000000000111100010001011001000000000000000000000
000001000000000001100010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010100000001011100110111101001100100000000000000000
000001001000100001100011010101111100000000000000000000
000000000000001011000110001001101000100000000000000000
000000000010000101000111010011111000000000000000000000
000000000000000000000000001111000001000000100000000000
000000000000000101000010010011001011000000000000000100
000000000001000000000000001001000000000001000000000000
000000000000000000000011101011000000000000000000000000
.logic_tile 13 20
000000000000010000000010000111001010010100000000100000
000000000000001001000011010011111011011000000000000000
000000001110000111000000000011101010000100000010000000
000000000000000011000000001101101101001100000001000000
000010000000000101000010001101111000010000000011000000
000000000000010000100111011101101101000000000000000000
000000000000000111000011111001111011100000000000000000
000000000010001001100110001011001010000000000000000000
000000000001010011000110100111101010010100000000000000
000100000000001111100011000001111011100100000000000000
000101000000000101100110001011101000010100000000000000
000000000000000001000010000111011001011000000000000000
000000000000000000000000000111001110010100000000000000
000000000000000001000010010011101011011000000000000000
000010100000000000000010101111100000000000100000000000
000001000001010111000010010011101100000000000000100000
.logic_tile 14 20
000010000000000001100011101001101011000100000000000000
000000000000000001000000001111001001001100000001000000
000000000010001101000000001111100000000000000000000001
000000000100000001000010110101000000000001000000000000
000001000000000011000010010101001000000100000000000000
000000000000001101100110010101111101000000000000000001
000000000000001000000000000001101010011000000000000000
000000000000000111000011100001011101010100000000000000
000001100000000000000111000101100001000001010000000000
000011100000001111000010010011101110000010010000000000
000000000000001011100110100001111110011000000000000000
000000000000001011010000000001011101010100000000000000
000000000000000000000000000011111111001100000000000001
000000000000000000000000000001111100000100000001000000
000010000001000011100110101011000001000001010000000000
000001000000000000000011000101001100000010010010000000
.logic_tile 15 20
000000000000001101000111100011100001000001010000000000
000000000000000001000111100101001101000010010000000000
000000000000000000000000010011000000000001010001000000
000010100110010000000010000011101001000010010000000000
000000000000000001100010000101000001000010010010000000
000000001100001001000111001001101101000001010010000000
000000000000000000000010100001011100101011110000000000
000000000000000000000111100001001010011011110000000001
000000000000000101100000001111000000000010010000000000
000000000000000000000010011001001011000001010000000100
000001000000000101100000001001011010011000000000100000
000010101010000101100010001111011010010100000000000000
000000000000001000000000000111100000000001000000000000
000000000000000001000000001001000000000000000000000000
000000000000000000000000011011100000000001000000100100
000000000000000001000010001101000000000000000000000010
.logic_tile 16 20
000000000000010011100000000000000000000000000000000000
000010000000000000100011100000000000000000000000000000
000001100000000000000000000001001100101001010000000000
000001000000000000000000000001111101101010010000000000
000010000001000000000000001011000001000010010000000000
000001000000000000000000001101001010000001010001000000
000000000000000001000010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000001100011100000000000000000000000000000
000000000100000000000111010000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 20
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000100000000
000010000000000000000000001001000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 3 21
000000000000001000000000000001100000000001000001000001
000000000000000011000000000001100000000000000000000000
000000000000001011100111001001100000000000010000000000
000000000000000001000100001111001101000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000110110001100000000000000000100001
000000000010000000000111001011000000000001000000000000
000000000000000000000000010011101011000011010000000000
000000000000000000000010100101101010000011110000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
.logic_tile 4 21
000000000000001001100111001111000000000000000000000000
000000000000000011000000000111000000000001000000000000
000000000000001011100110010111011000101000000000000000
000000000000000101000010000101111100100100000000000000
000000000000000011100000000101111001000011010000000010
000000000000000011000010010101111011000011110000000000
000000000000000001100010111111111010111101110010000000
000000000000000000000010001111001000111100110000000000
000001001110001001100000000001001010111100010000000000
000000100000000001100000000111111000111100110000000000
000010100000000111000000010011101101101000000000000000
000000000000000000000011101111101000011000000000000000
000000000000000001000011000101000000000010000000000000
000000000000000001000011000111100000000000000000000101
000000000000000101100000011001100001000000010000000000
000000000000000000000011111101001100000000000000000000
.logic_tile 5 21
000000000000011111000111111111101011000110100000000000
000000000000001011100111110101111000001111110000000000
111000000000000111000110010000000000000000000000000000
100000000001000011000010100000000000000000000000000000
010100000000000000000000000101111110000011010000000000
000000000000000000000011111001101000000011110000000001
000100000000010001100110011001101100011100000000000000
000001000000001011000010101001101001111100000000000000
000000100001011000000000001101100001000000010000000000
000001000000100001000000001001001011000000000000000000
000010000000000000000000001000000000000000000110000000
000001001110000000000000000001000000000010000000000100
000000000000000011000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000001000000000010000000000000000000100000010
000000000001000001000010000001000000000010000000000000
.ramb_tile 6 21
000000000000001000000111000000000000000000
000000010000001011000100001111000000000000
111010100000000000000000001000000000000000
100000000000000000000000001011000000000000
110000000000010000000000001111100000010000
010000000000000000010010011011100000000000
000000000000001011100000011000000000000000
000000001110000011100011001101000000000000
000001000000000000000000001000000000000000
000010100000000000000011100101000000000000
000010000000011000010010001000000000000000
000000000000000111000010000101000000000000
000000001100000001000111100111000000000000
000000000000001101100100000001001110000110
110000000000010000000000010000000000000000
010000000000000000000011111101001001000000
.logic_tile 7 21
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000100000000000000000101100000000001000000000000
100000000000000000000000000101000000000000000000000100
010000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000000001110000000000010010000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000001000001010000000000000000000000000000000110000000
000000001110100000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000001000000000000000000110000000
000000000000000000000000001101000000000010000000000000
.logic_tile 8 21
000000000000001111000111100101001000111111000000000000
000000001110000001000110101001011111111110000000000000
111010000001010001110000000000000000000000000000000000
100001000000100000000000000000000000000000000000000000
010000000010000000010111100001011000001011100000000000
000000000000100001000100000111101001010011100000000000
000100000001011000000000010111000000000001000000100000
000100000000100111000010111011000000000000000000000000
000000001100100000000111010111000000000000000010000000
000000000000000000000010001011001000000000010000000000
000000000001000000000000001101000001000000100000000000
000000000000100000000000000101101011000000110000000000
000000000000000001000110100000000000000000000000000000
000000000000000111010100000000000000000000000000000000
000000100000000000010000000000000000000000000100000000
000001000000000000000000000001000000000010000001000000
.logic_tile 9 21
000001100000001011000110110101011101111111000000000000
000000100000001111000111001111001001111110000000000000
000000000100000111000010110101011111001110100000000000
000000000000000101000011011001011001000110100000000000
000000000000001011000110101001001110101100100000000000
000000000000000011000100001001111010101100010000000000
000000100000000001100011110001001101000100000000000000
000001000000000000000110001011001011001100000000000100
000000000000001001100011111011011101010000000000000000
000000000000000001000010000001011010000000000001000000
000000000000000001000011101101111111111111000000000000
000000000000000000000000001001111000111110000000000000
000000000000000000000011010001011100001110100000000000
000010000000000000000010111101001111000110100000000000
000100000000000000000010000001001100101100110000000000
000000000110000000000000000101111111101000110010000000
.logic_tile 10 21
000000001010001011100110000001101101111111000000000000
000000100000001011110011000001001100111110000000000010
000000000000001111100110011101111000000000000000000100
000000000000001101000011001111011101100000000001000000
000000000000000001000000001001111101111111000000000000
000000000000000111000011001101001100111110000000000000
000010000000001101100110001001011111001110100000000000
000000000110000001100000000111101001000110100000000000
000011100000001111000011111101001100001110100000000000
000000000000000111000110000001101000000110100000000000
000000000000010011000011100011001100000100000000000000
000000000000100001000111100001011001001100000000000000
000000000000001000000010001101101010010000000000000000
000000000000001011000100001011001010000000000010000000
000000000000001011000000011111000000000010100000000010
000000000000000111000010011011101110000010010000000000
.logic_tile 11 21
000000000000001011100111100101001000000100000000000000
000000000000000011100110010011011010001100000001000000
000000100000000101100111000111011100001110100000000000
010001000000100111000110110111111101000110100000000000
000000000000101001100010111001100001000010010000000000
000000000001000011000010000011101111000000110000000000
000000000000000011100011111101011011000100000001000000
000000000000000000100110001011101100001100000000000000
000010000000001000000011001111011000010000000000000010
000001000000001111000011001101101110000000000000000000
000000100000000001100010100111001101001110100000000000
000001000000001001000010000111111011000110100000000000
000000000000001011100110111111100000000010100000000010
000000000000000101000011100001101001000010010000000000
000000000010000000000010000001011000000010000000000000
000000000000000000000110011101011000000000000000100000
.logic_tile 12 21
000000001001000111000011100011111010000000000001000000
000000000000001001100011111101101000100000000001100100
000001000011001011000011100101101110000100000000000001
000010000010101011000111100001011111000000000000000000
000001000000011111100011100001101100111100000000000000
000000001110101111100000000111001010011100000010000000
000000100001111001100010100001011001101111110001000001
000001000001111011100011101001001101111110110000000100
000000000110101111000111110111001101010100000000000000
000000000001010011100011100111011001011000000000100000
000000000001011001110010001011001001010100000000000000
000000000000101111000000000111011011011000000000000000
000000000000001001000111010011111001000100000000000010
000000000000000011100010101011011011000000000000000010
000000000000100000000000000111011101101100000000000000
000000000000001001000000000101001000111100000000000000
.logic_tile 13 21
000000000000001000000010000101111101011000000000000000
000000000000000111000011010001001101101000000000000000
000000000000000001000000001111101110111100000000000000
000000000000001111100000000111011111011100000000000000
000000000110000111100010001001101111100000000000000000
000000000000000011100100000111001101000000000000000000
000000000000001111100000011111101000110100000000000100
000000000000000001000010001011111010110000000000000000
001000100000010000000000000111000000000001000000000000
000001000110100101000000000011000000000000000000000000
000000001110000011000010101101101011000100000000000000
000000000000000000000010000011001011001100000000100000
000000000000010000000110100101101001011000000000000000
000000000000000001000110000001011101101000000000000000
000010100110001011000010001101011000111100000000000010
000001000000000101000000000111101111011100000000000000
.logic_tile 14 21
000000000000000001000111101011111110111100000000000000
000000000000000111100100001101001010011100000000000000
000000000000001011100011111111001111010100000010000000
000000000000000001100011010101011011011000000000000000
000000000001010101000000000001111001000011100000000000
000000000010100011000000000001011001000011110000000000
000000000001011000000011110011000001000000000000000001
000000001000100001000011010001101011000000010000000000
000010100000000101000111110001100000000010010000000000
000001000000000101000111000011001000000010100000000000
000000000000000101100000000111111010111000000000000000
000000000000000000000000001011011010110000000001000000
000000100000000101000111011011001111010100000000000000
000001000000000000000011000001011001011000000000000000
000000000110001101100000000111001101010100000000000000
000000000001010011000000001001011011100100000000000000
.logic_tile 15 21
000000000000000000000111000001100001000001010000000000
000000000000001101000110000001101101000010010001000000
000000000001000000000010111001111010000100000010000000
000000000000100000000110000111101011000000000000000000
000000000000000000000111010111011011000011010001000000
000000000000000000000110100011001010000011110000000000
000000000010001011000000001001001011000011000001000000
000000000100000001010000001011111010101011000000000000
000000000000000000000111101011000001000000010000000000
000000000010000011010000000111101101000000000000000000
000001000000001001000010111011100000000001000000100011
000000000000000101000111100011000000000000000000000000
001000000001010000000010000001111110001001000000000000
000000000000101011000000000001111111001010000000000000
000000000000000001100000010011100000000000000000000100
000000000000000001000011101001000000000001000011100000
.logic_tile 16 21
000000100000000000000110000000000000000000000000000000
000001000000001001000010010000000000000000000000000000
000001000000100111010000010000000000000000000000000000
000000000010000000000011010000000000000000000000000000
000010000000000000000000001101001001010100000001000000
000001000000000000000010110101111001100100000000000000
000000000000000001000000001001001001010000000001000001
000000000000000000100000001011011000000000000001000000
000000000000000011000000000011111000000100000000000000
000000000100000000100000000001101001000000010000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000101100000001111100000000010000001000000
000000000000001001100000000111001100000000000000000100
.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001100000000001000010000000
000000000000000000000000000011100000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 22
000000000000000011100110000101100000000000100000000000
000000000000000111100011100001101010000000000000000000
111000000000001011100000000001100001000011000000000000
100000000000000001100010100001101000000010000000000101
010000001100101011100111001101101000011100000000000000
000000000001010001000111101111111011111100000000000000
000000000000000101100110001101111100000110100000000000
000000000000000000100010101011111110001111110000000000
000000000000001000000011100011011011101000000000000000
000000000000101001000000001001111100100100000000000000
000000000000001111000010010011011000111101110010000000
000000001100001001100010001101001010111100110000000000
000000000000001000000000001000000000000000000100000000
000000000000001001010000000101000000000010000000000000
000100000000000000000110101000000000000000000100000000
000100000000000000000100000011000000000010000000000000
.logic_tile 5 22
000000000000000111100011111101100000000011000000000000
000000000000000000100010100011101001000011010000000000
111010000000001111000111011111011010000110100000000000
100000000000001011000110001001111000001111110000000000
010000000000001111100111111101000000000000010000000000
000000000000001111100110001011001011000000000000000000
000000000000000001100110011011111000110011110000000000
000000001100000000000010011111011011110111110000000000
000000000000000000000111101111000001000011000000000000
000010000100000000000100000011101010000011010000000000
001000000001011000000111111011101110011100000000000000
000000000010101001000110010001101010111100000000000000
000100000000000001100011111011101100000110100000000000
000000000000000000000010100001111010001111110000000000
000100000000000000000000010000000000000000000100000000
000000000000000000000010101001000000000010000000000000
.ramt_tile 6 22
000000010000001000000110101000000000000000
000000000000000011000000001001000000000000
111010010000000000000000000000000000000000
100001000000001001000011011101000000000000
110000000000000001000000000101100000000010
110000000001000000000010000101000000000000
000000100000101000000000000000000000000000
000001001110000101000000001011000000000000
000000000000001011100011100000000000000000
000000000000001011100000000001000000000000
000011100000000011100010001000000000000000
000010000010000001100000000011000000000000
000000000000000000010111000001000001101000
000000000000000000000000000011101000000001
110000000110000000000000001000000000000000
010000000000000000000000001011001100000000
.logic_tile 7 22
000010000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000010111100000001000000000000000000110000000
100000001100000000100000000001000000000010000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000100001110100000010000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000100000000
000000001010000000000000000001000000000010000010100000
.logic_tile 8 22
000100000000001000000110110001111000001100000000000000
000100000000001101000111010001011010001000000000000000
000000000001010111000010101111011010001110100000000000
000000000000100000000110111011101010000110100000000000
000000000000000001100110111011011100001110100000000000
000000000000001001000111011111101001000110100000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111010111101111010000000000000000
000000000000000001000010001011011001000000000000000001
000001000100000001000011000101011100111111000000000000
000100000000000000000110001101111110111110000001000000
000000000000001000000111010000000000000000000000000000
000000000000001101010011110000000000000000000000000000
000000000000000000010011000101101100101100000000000100
000000000110000111000100000101001001111100000000000000
.logic_tile 9 22
000001000000001001010010010101001000001110100000000000
000010100000001111010011010001111100000110100000000000
000000000001101111100011110001100000000010100001000000
000001000001101101100111000001101111000010010000100000
000000000000001001000010010011100001000010100000000000
000001000010000001100111100101001110000010010000000101
000100000100011000000110000001101010111111000000000000
000000001100100011000010110111011100111110000000000000
000010000001001111000000001101011010010000000000100000
000001000001011101100000001101011111000000000000000000
000000000000000111100000001011101111010010100000000000
000000000100000000100011101001101000110011110000000001
000100000000001111000110001101100000000001000000000000
000100001110001101100010001111000000000000000001000000
000000000000000001000110101001000000000001000000000000
000000001100000000000111011111100000000000000000000000
.logic_tile 10 22
000001001100100000000111010011011000010000000001000000
000010000001011111000010000001101110000000000000000000
000011100000001011100110111101111001111111000000000000
000000100000001011110111110101101110111110000000000000
001000000001000001000111001011101000001110100000000000
000000000001101011000111110111111011000110100000000000
000000000000001111000110111011111001001110100000000000
000000001010000011000111000011001010000110100000000000
000010100000000011000110010001101000111111000000100000
000010000000000000000010111101111010111110000000000000
000000000000000111000010000001100000000001000000000000
000000000111001001100110010011100000000000000001000000
000001000000000001100000000101100001000010100000000110
000000000000000000000000001011101010000010010000000000
000010000100001111000000000001011100010000000010000000
000000000010000111110000001101111010000000000000000000
.logic_tile 11 22
000000000000000111000111111011001110101100000000100000
000000001100000011000111111001001000111100000000000000
000000100001011111100000000111100000000001000000000000
000000000000000011100010101011100000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000010000000000000000010001001001110100110010000000100
000001001110000000000000000001111000100101100000000000
000000000001010011000011101011100000000001000000000100
000000000000101111000000000001100000000000000000000000
000000100000000101100110100001001110100110010000000010
000100000010000000100000000101111001100101100000000000
000000000000001000000010000101011101100110010000000000
000000000000001011000000000011101011100101100000000000
000000000000000000000110111111100000000001000000000010
000000000000000000000010111111100000000000000000000000
.logic_tile 12 22
000000000000000000000111101001011001010000000001000000
000010001100001111000000001111111110000000000000100000
000000001110010000000011100001100000000000000000000000
000000000000100000000110011101100000000001000000000010
000000001010000011100111111011100000000001000000000000
000010000000000000000010001101100000000000000000000000
000000000000100000000011101101111100000100000000000100
000000000000000000010000001011111100001100000000000000
000000100001000011000000001001111110010000000000100001
000000000010000000100000000111101011000000000001000001
000000000000000000000111010111000000000010000000000001
000000001100010000000010001101000000000000000000000000
000001100001000011000000000111111110000000000000000000
000011000000000000100000000001011011100000000000000000
000000000000011001000111101111101010000100000000000101
000000000000000111000010001111101001000000000011000100
.logic_tile 13 22
000000000000000111100111110001000000000000100000000000
000100000110101001100110001101001001000000000000000000
000000001010001111100111001001111011000100000000000100
000000000011000111000111101101001000000000000001000100
000000000100100001100111101101011001000010000001000001
000000000000010111000111111001101000000000000000000100
000000000010001111000111100101001101000010000000000100
000000000000001111100111100101001100000011000000000000
000000000000001001000000001011011010101100000000000000
000000000000000001100000000011001110111100000000000000
000000000000001001100000000101100000000000010000000000
000000000000001111000000001111101001000000000000000000
000010000000000001000011000001111110000100000000000000
000000000000000000100011000001101111001100000000100000
000000000100001000000000000000000000000000000000000000
000000001100000001000000000000000000000000000000000000
.logic_tile 14 22
000000000000000111100011101001100000000000000000100000
000000000000000000100000000011100000000001000000100000
000010000001001011100111111101011011010100000000000000
000001000110001111000111100101001001011000000001000000
000010100110000111000010101101100001000001010000000000
000000000110000000100110000011101011000010010000000000
000010000000011011100111110011000001000001010000000001
000000000000000001000111001111101000000010010000000000
001000100000000000000110010001001010101001010000000000
000010000100000111000010100011011111101010010000000000
000010100010101011000000000111011001111100000000000010
000100000000000001100011111011001111011100000000000000
000000000000000101000111010011101001010100000000000000
000000000110000000100010001101011101011000000000100000
000000000000000000000000000101011001010100000000000000
000000000000000000000011111011111111011000000000000000
.logic_tile 15 22
000000000000000111100111111011000000000001010000000000
000000000000000111100111001011101101000010010000000000
000000000000010011000010001011000000000001010000000000
000000000000000000100110011011001001000010010000000000
000000000010000011100111110011100000000001010000000000
000000000000000000100111001111001101000010010000000000
000000000001000000000010000001001001101001010000000000
000000000000100111000100000001011001101010010000000000
000000000001101111000110011111011010101000000000000000
000001000001111111010011100111001011011000000000000010
000000000000000001100110010001101001101001010000000000
000000000000000000000010000011111001101010010000000000
000000000001001111100110010001101011101001010000000000
000000000000101111100011100111011011101010010010000000
000000000000000101100000001101000000000001010000000000
000000000000000000000000000011001111000010010000000000
.logic_tile 16 22
000010000000000000000110000011111000101001010000000000
000000000000000111000010011101001001101010010000000000
000000000010100111100110011011000001000001010000000000
000000000000000000100011000101001101000010010010000000
000000100000000111100010000101000001000001010000000000
000001000000001001100000001011001101000010010000000001
001010000000100001000000001001001010101001010000000000
000000001000011101000011001101001100101010010000000000
000010000001001001000000010001000001000001010010000000
000001000000000001100011110011101010000010010000000000
000001001010000101100111100111100001000001010000000000
000010100000000000100111111001001101000010010001000000
000000000000000001100010110101011001110110000000000100
000000000000000000000111110111011101110101000000000000
000000100000000101000000000111011001011100100000000000
000001000001010000100011111111111111011100010000000000
.logic_tile 17 22
000000000000011011100000000000000000000000000000000000
000000000000100011100000000000000000000000000000000000
111000000000101101000000000000000000000000000000000000
100000000110010011100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000001011000000010110000000000
000010100000000000000011101011001000000000110000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
010000000010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 22
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.dsp0_tile 0 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 23
000000000000000000000110001101101001000011010000000000
000000000000000000000000000101011101000011110000000000
111000000100000000000000001101000001000000010000000000
100000001100000000000010100101001110000000000000000000
010000000110100011100011000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000000000000001011100000001101000001000000010000000000
000000000000000011000000000101001101000000000000000000
000000000000000001100000001101101101000011010010000000
000000001010000000000000000101001001000011110000000000
000000000000000001000110110000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000001000000000001000000000000000000100000010
000100000000001101000000000011000000000010000000000000
.logic_tile 5 23
000000000000001111100111010101100001000011000000000000
000000000000001111100011110111001110000011010000000001
111010100000001111000010101101000000000000010001000000
100001000000001011000000000001001001000000000000000000
011000000100001111100011000001101010000011010000000000
010000000000001111100111000001011100000011110000000000
000110000000010001100111100101111010000011100000000001
000000000000001001000100000111101000000011110000000000
001000000000011111000000000011000000000001000010000000
000000000000000111000000001101000000000000000000000000
000000000000000011100111010101100001000000100000000000
000000001110000000000010100101101001000000000000000000
000010100000001001100000001011100001000001010000000000
000001000000011101100000001011001000000010010000000000
000010000001010111100000001000000000000000000100000010
000001000000100000000000001011000000000010000000000000
.ramb_tile 6 23
000000000000000111100000000000000000000000
000000010100001001100011100001000000000000
111010100000000000000000001000000000000000
100000000000000000000011101011000000000000
010000000001010000000000001001000000110010
010000000000000000000010001111000000000000
001000000000000001000000011000000000000000
000000000000000111100010101111000000000000
000000000000000000000000001000000000000000
000000000000000000000000001011000000000000
000000000001010000000010010000000000000000
000000000000100000000111010111000000000000
000000000000001001000000001101100000000000
000000000000000011000000001001101110000100
010000000000000000000010010000000001000000
110000000100000000000111001101001010000000
.logic_tile 7 23
000000000000001000000111111101101100111111000000000000
000000100100010001000111011101001101111110000000000000
000000000000010000000010000101011000001011100000000000
000000000000000000000111011101011001010011100000000100
000000000000100011000000000000000000000000000000000000
000000000001010000100010010000000000000000000000000000
000000000000000000000111011000000000000010000000000001
000000001110000111000010001011000000000000000000000000
000000000000000101100111100101111000010000000001000000
000000000000000000100111101001111000000000000000000000
000010000000010000000010000000000000000000000000000000
000001000000110000000100000000000000000000000000000000
000100000000001000000000001111001101001110100000000000
000100000000001011000000001111001011000110100000000000
000100000000000000000111000101000000000000100000100000
000000001010000000000000001011001110000000110000000000
.logic_tile 8 23
000011100000001001010000001011111001000110100000000000
000010001000001111100000000011111001001111110000100000
000010000011000000000010101000000000000010000000000000
000100001010000000000111000011000000000000000000000000
000000000000000000000000001000000000000010000000000001
000000000000000000000010011011000000000000000000000000
001000000000000000000000000000000000000010000000000000
000000000000000000000011001011000000000000000000000000
000000001100100000000110100000000000000010000000000000
000000000001011111000100000001000000000000000000000000
001000000000010001000010110000000000000010000000000000
000010000110101001100011110001000000000000000000100001
000000000000100011000000001101001111000110100000000000
000000000001001001000011100011111001001111110000000000
000000000000000000000000000011001111000110100000000000
000000000000000000000000000111001011001111110000000000
.logic_tile 9 23
000000000000101000000000010111011011000110100000000000
000000000000011111000011000011011101001111110000000000
000000000100000111110111101000000000000010000000000000
000100000000000011100100001011000000000000000001100000
000000000001001011100000000101111001101100100001000000
000000000000100001000000000001001111101100010000000000
000010100001001001100000000001011001101100110000000000
000000000000110111000011101011101000101000110000000000
000000000000000001000111000000000000000010000000000000
000000000000010111000011110101000000000000000000100000
000000000000010101000011001011000000000000110000000000
000000001010000000100111111001101010000000010000000000
000000000000000000000000000111011101000110100000000000
000000000000001011000010000011101101001111110000000000
000001000000000000010011100011011010101100000001000000
000010000000000000000000000011101101111100000000000000
.logic_tile 10 23
000000100000001000000111010101111001010000000001000000
000001000000000111010110001001111011000000000000000000
000001100001110111110111011111101010010000000000100000
000011100001110111000110000111011100000000000000000000
000000000000000011100110100101011001001110100000000000
000000000000000001100010010111101000000110100000000000
000000000000000111100110000011100000000001000001000000
000000000100000111000011001011100000000000000000000000
000000001010000011000111001001001111000100000000000100
000000000000000000100000001011111001001100000000000000
000001000000000000000111100011100000000001000000000000
000000000000000000000010010101100000000000000000000100
000001000000000111000000000101011100001110100000000000
000010100000001001100011110111111010000110100000000000
000000000001011111100000001001011010111111000000000000
000000000001011101000000000101001110111110000000000000
.logic_tile 11 23
000000000000011111000110000001100000000001000000000000
000000000110101011000000000001100000000000000000000001
000010100000001000000110000101011110010000000000000000
000100000000000001000110101001001100000000000000000010
000000000000001101000000000101111100111111000000000000
000000000000001001000010000011011111111110000000000000
000000000000000111100111010011101100001110100000000000
000000000000000111100110001101111000000110100000000000
000000100100001101000000001111111100001110100000000000
000000000001000111100011110011011100000110100000000000
000000000001001000000010000101101100111111000000000000
000101000000100111000110000001011010111110000000000000
000000000000000000000011111001100000000001000000000000
000000000000000000000010001001100000000000000000000000
000010000000000001100000001001111010010000000000000000
000000000000000001000000001101011111000000000010000000
.logic_tile 12 23
000000000001011001100011010000000000000000000000000000
000000101110000111000011110000000000000000000000000000
000010100010001011100110001101001111111111000000000000
010000000000000011000000000011001000111110000000000000
000101000000001001000000011111101000101100000000000000
000110000000001011100011100001011000111100000000000000
000000000000100111000010110000000000000000000000000000
000000000010000000000011010000000000000000000000000000
000000000000000111100000011011011001001011100000000000
000000000000000000000010001101011110010011100000000000
000000100000011011000000000101101100000100000000000010
000000000000100001000000000111011011001100000000000000
000010000000001111100000001001000000000000000010000000
000000000000001011010000000011001001000000010000000000
000000100010000011000000000111000001000000100000000000
000001000000000111000000000101001011000000110000000000
.logic_tile 13 23
000001000000000000000110010111001100111000000000000000
000000100000000111000010000101101111110000000000000000
000010000000000101100000001111000000000000000001000001
000011100000000000100000001011000000000001000000000110
000010000000000001100000000111101011011000000000000000
000000000000000111110011000101111101010100000000000000
000000000001000111110011001101101101111100000000000000
000000000000000000100000000111011101011100000000000000
000000000000001011100000010111101011011000000000000010
000000000000000101100011110101101101010100000000000000
000000000000000101100010001011011010101100000000000000
000100100000000000000110010011011110111100000000100000
000000000000001011100010000001101000000100000000000010
000000000000000001100110010001011001001100000000000001
001000000000000000000000010000000000000000000000000000
000000000000000001000010100000000000000000000000000000
.logic_tile 14 23
000000000001011000000000011101011001101000000000000000
000000000000000011000010010111011100100100000000000000
000010000000001111100010010011000001000001010000000010
000000000000001011000111010101001110000010010000000000
000000001110000000000000011111111101101001010001000000
000000001100001001000010010001111001101010010000000000
001010000000000000000000000111100001000001010000000000
000000000000000000000000000011001110000010010000000000
000010000000001101100000000001111101101001010000000000
000000000000000101000010100001011001101010010000000000
000100000000101011100010000111001101101000000000000000
000000000000001011100100001101011110100100000000000000
000000000000000101100000000011000001000001010000000000
000000000000000000000000001001001100000010010000000000
000000000000001011100110111011011111110110000001000000
000000000000001011100010110011011110110101000000000000
.logic_tile 15 23
000000000000001111110010001101100000000001010000000000
000000000000001011100111101101001001000010010000000000
000000000000001101000000001011100000000001010000000000
000000000000000001100010010001001011000010010000000000
000000000000001000000011101101001001101000000000000100
000000000000000001000011100001011001100100000000000000
000000000000011001110011001111000000000001010000000000
000000000000000101000010010101001011000010010000000010
000000001100000111000000001011100000000001010000000000
000000000000000000000000000101001001000010010000000100
000000000000001101100000000001011110101001010000000000
000000000000100101000010010001011111101010010000000000
000000000000000011000111100011011111011000000000000010
000000000000000000100010001111011001101000000000000000
000000100000011000000111001101011101011100100000000000
000000000000000001000111000111111011011100010000000000
.logic_tile 16 23
000000000000000001100110011001011111010100000000000000
000000000000000111000011111111011100011000000000000000
000000000000000011100111011001011111101001010000000000
000001000000000000100011000001101110101010010000000000
000000000000000001010000001001100000000001000000000000
000000000000001011000011011011101100000011000000000010
000000000000000001100000001111000001000001000000000000
000001000000000001000000000011001101000011000000000000
000000000000001000000000000101011100101001010000000000
000000000000000001000000000101101110101010010000000000
000000000000000011000111011001011111101001010000000000
000100000000011001000011000101001110101010010000000000
000000000001010001000000001101000001000001010000000000
000000000000000000000000000101001100000010010000000010
000000000000000011000111010001111100101011000000000000
000000000000000001000111001001101000111111000001000000
.logic_tile 17 23
000010100000000001100000010000000000000000000000000000
000001000110000000000010000000000000000000000000000000
111010100000000000000010101001100000000000000000000000
100001000100000001000100000101000000000001000010000000
010000000000000000000000001001100000000000000000000000
100000000000000000000000000101100000000001000000000000
010000000100000101000000001101100001000000010100000000
100000000000000101000010101101001001000000110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000001000000000001000100000000
000000000000100000000000000001100000000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 20 23
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000001101101001000010000000000000
100000000000000000000000001101111111000000000000000000
010000000000000000000000000000000000000000000100000000
100000000000000000000000000000000000000010000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010000000000000000010000000000000
.logic_tile 21 23
000000000000000001100110001001001001000010000000000000
000000000000000000000000000101011001000000000000000000
111000000000000000000000010000000000000000000100000000
100000000000000000000010000000000000000010000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp0_tile 25 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp1_tile 0 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 24
000000000000001000000000010111000001000011000000000000
000000000000001111000011011001001111000011010001000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000001000111110000000000000000000000000000
000000000000000101000111010000000000000000000000000000
000000000000000000000000010001000001000011000010000000
000000000000000000000011001101001011000011010000000000
000000000000000000000000001111100000000001010000000000
000000000000000000000000000001001010000010010000000001
000000000000000000000000000101000000000011000000100000
000000000000000000000000001101101010000011010000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000001000000011000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
.logic_tile 5 24
000000000000000001000111001011100000000001010000000000
000000000000000000000110100011101010000010010000000000
000010000000000000000111000000000000000010000000000000
000001000000000000000000000001000000000000000010000100
000000000000000011100111010111100000000011000000000000
000000000000000001000111011101001101000011010001000000
000000000000000000000000001011100000000001010000000001
000010101110000000000010011111101011000010010000000000
000000000000001000000000000000000000000010000000100000
000000000000000111000010000111000000000000000000000000
000010000111000000000011010011000000000011000000000000
000001001000001001000111011001001010000011010000000001
000100000000000101100000000101100000000011000000000001
000100000000000000100000001101101001000011010000000000
000100100000000000010000011000000000000010000001000010
000001000000001001000010101001000000000000000000000000
.ramt_tile 6 24
000000010000001011100011101000000000000000
000000000000001011100010011101000000000000
111000010000000011100011100000000000000000
110000000010000000100000001101000000000000
010000000000001001000011100101000000001000
110001000000000101000110011001000000000000
000010000000000000000010000000000000000000
000001000000000000000000001001000000000000
000000000000000000000000000000000000000000
000000000010000000000000001111000000000000
000000100000010000000010001000000000000000
000000000100001001000100000001000000000000
000000000000000000000111000001100000000000
000000000000000000000000000001101010000010
110010000000000000000000001000000000000000
010000000000000000000000001011001000000000
.logic_tile 7 24
000000000001010111000110001011001001000100000001000000
000000000000100000000011100011111001001100000000000000
000000000010001000000000010000000000000010000000000000
000000000100000001000010000111000000000000000000000001
000000000000001111000010010011100000000000100000000000
000000000000001111000010001001001011000000110000000000
000000000000100000000000000111011001101100000000000000
000000000011000000000000000001001110111100000000000000
000000000000000011100011101101001100010010100000000000
000000000000000000000000001011001110110011110000000000
000001000000101001000011111000000000000010000000000100
000010100101000101100011001011000000000000000000000000
001001100000000001000000001011101010001011100000000000
000001100000000001100000000111011010010011100000000000
000000000000000001000000000000000000000010000010000010
000100000000001011000000000001000000000000000000000001
.logic_tile 8 24
000001000000000101100000000111000001000000001000000000
000010001000001111010000000000001011000000000000000000
000000000000010000000011000001001000001100111000000000
000000000000100000000100000000001011110011000001000000
000100001110100101000010100111101000001100111000000000
000101000000000000000010100000001010110011000000000010
000000100000000011000011100111101000001100111000000000
000001000000000101000000000000101101110011000000000001
000000000000000000000110010011101000001100111000000000
000000000000001111000111110000101100110011000000000000
000000000001010000000011100011001001001100111000000000
000000000010100000000000000000101001110011000000000000
000000000000001000000000000001001000001100111000000000
000000000000000011000000000000001011110011000010000000
000001000000000000000111100101101001001100111000000000
000000100000001111000000000000001010110011000000000000
.logic_tile 9 24
000000000000000011100000000001100001000000001000000000
000000000000001001000010010000001010000000000000001000
000001000000011011100000000001101000001100111000000000
000000000000000011100000000000001010110011000010000000
000100000000000111100000000011001000001100111000000000
000100000000000001100000000000001000110011000000000010
000000000001010111100000000101001001001100111000000000
000000001110000000100010010000001011110011000000100000
000000000000000001100110000111001000001100111000000000
000000000000000000100111100000101001110011000001000000
000000000100001000000000010011101001001100111000000000
000000000000001001000011110000101110110011000001000000
000001000001100000000000010011001000001100111010000000
000010100101110000010010100000101101110011000000000000
000000000110000000000000000011101000001100111000000000
000000000000001011000000000000001000110011000000000000
.logic_tile 10 24
000000000110000000000111101101100000000000110000000000
000000000000000000010100001001001011000000010000000010
000000000000101000000111100101101011000110100000000000
000010100001010001000110011001101001001111110000000000
001000000000100111000110011000000000000010000000000000
000000000001001001100011011011000000000000000010000000
000001101101011111000111110111011101000110100000000000
000011000000001101000010001001001001001111110000000000
000000000000000111000011101011001101001110100000000000
000000001100000000000111000101101110000110100000000000
000000000001011000000000000000000000000010000010100000
000000000000100111000010011101000000000000000000000000
000000000000000111100000001111101101111111000000000000
000000000000000000100000000111001001111110000000000000
000000000000001011000000000001101101010000000001000000
000000000000001111000000000101011011000000000000000000
.logic_tile 11 24
000000000000011011100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000010000000000011100000010001011111010010100001000000
000000000000000000100010001011001101110011110000000000
000000000000000011100010001001101011000100000010000000
000000000000000000000011000011011001001100000000000000
000000000000100000000110100111101110111000010001000000
000000000001000000000100000001101110111001010000000000
000000000100000011000111001011100001000000110000000000
000000000000000011000100000111001101000000010000100000
000000100000000101100111000101101010101100000000000000
000001000000000001100011100011101000111100000000000000
000010000000001001000010010111111100001110100000000000
000001000000001111100111011111111100000110100000000000
000000000000000011100110010111001010010100000000000000
000001000010000000000011101111111110011000000000000000
.logic_tile 12 24
000001000000000001000000011011111110000010000000000000
000010001000000011000011111011111100000011000000000000
000000100000000001100111010111111010010100000000000000
000001001010000011000111010011001101011000000001000000
000000000000000111100111000101000000000000100001000000
000000000000000011100000001111001011000000110000000000
001001100000001111000010001001011001001011100000000000
000001000000001111000111101101001001010011100000000000
000000000001100011100111010101111110010000000000000010
000000000000110001100111101011001001000000000000000000
000010000000100000000111110111101010010100000000000000
000000001111000001000111110011001101011000000000000000
000010101100101111100011101001000001000000100000000000
000001000110010001000000001001001100000000000000000000
000001000000001011100000011101101110010000000000000000
000000100000001111000010000001101110000000000000000100
.logic_tile 13 24
000000000000000001000000001011011000000100000000100000
000000000000011101100010001011101101001100000000000000
000000100000000111100010000001011001000100000000100001
000000000000001011000100000001001101000000000000000000
000100000000000101000000000011011011011000000000000000
000000000000001011100011011111011011010100000000000000
000100000000000011000010001011011010101100000000000000
000000000000000111000110000111001010111100000000000100
000000000001001101100011110001111010111000000000100000
000000000000000111000010001111101001110000000000000000
000000000000000001000110011111101010000000000000000010
000010000000000000000010110011101011100000000000000000
000000000000100000000111010011011111011000000000000000
000000000001010000010010101111011011010100000000000010
000000000100001000000010110011100001000000000000000000
000000000000000101000110111111101001000000010000000000
.logic_tile 14 24
000000100000001011000010001011000000000000000000000000
000001000000000011000010010011000000000001000000000000
000001000000100000000111110001000000000001010000000000
000010000000010000000011110001101100000010010000000000
000000000000000011000000000101100000000010010000000001
000001000000000000000000000101101110000010100000000000
000010000000000000000000011011011001011000000000000010
000001000000000000000010001111011101101000000000000000
000001000000001011100000010001001110101000000000000000
000010100000000001000011100101111110100100000000000000
000000000000001000000111011011011101011000000000000000
000000000000000101000011011111011101101000000000000001
000000000000000011100000010001100000000000000000000000
000000000000000000000010101011101000000000010000000000
000000000000011000000000001001101111000000000000000000
000000000000000101000011100111101101100000000010000000
.logic_tile 15 24
000000000000000011100111100101101101101001010000000000
000000000000000001000100000011011000101010010000000010
000000000000001000000111001101000000000001010001000000
000000000000001101000100001011001001000010010000000000
000000000000000001000111100001100000000000000000000101
000000000000000000000110010001100000000001000000000000
000010100010000000000110010011101101101001010000000000
000000001010001001010011100011011011101010010000000001
000000000000000011100111011111001000110011110000000010
000000000000000111000111001111111111110010100000000000
000000000000100001000010011111101101101001010000000010
000000000101010001100110110011011011101010010000000000
000000000000000000000110001101000000000001010000000010
000000000000000000000011111101101011000010010000000100
000001000001000111100111100011101101101001010000000010
000000100000000000110100000001111011101010010000000000
.logic_tile 16 24
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100001010000000110100000000000000000000000000000
000100000000000000000100000000000000000000000000000000
000000000000010000000110010000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000010100000000000000000000101000000000001000000000100
000000000100000000000000001101100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000011000000000000000000000000000000
000000000010000000000000000111101101101001010000000000
000000000100100000000000000111111001101010010000000100
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000100000000000000000110100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
.logic_tile 17 24
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000001000000000001000000000000
000000000000000000000000000011100000000000000001000000
000000000000000000000000000011000000000000000000000000
000000000000000000000000001001000000000001000001000000
.logic_tile 18 24
000000000000000000000000011101000001000000010000000000
000000000000000000000011100101101110000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001001000001000000000001000000
000000000000000000100000000011101000000000010001000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 20 24
000000000000000101000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000110001001000000000000100000000000
100000000000000000000000001001101000000000000001000000
010000000000000000000000000000000000000000000100000000
100000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000010001000000
000000000000000000000000001111001010000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 24
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001101011011000010000000000000
100000000000000000000000001101101010000000000000000000
010000000000000101000110000001001100100000000000000000
100000000000000000100000000101001100000000000000000000
000000000000001001100000010000000000000000000100000000
000000000000000001000010000000000000000010000000000000
000000000000001101000000000000000000000000000100000000
000000000000000101000000000000000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 24
000000000000000000000110001001001011000010000000000000
000000000000000000000000000101111011000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000100000000
100000000000000000000010000000000000000010000000000000
000000000000000001100110000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp1_tile 25 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp2_tile 0 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 25
000000000001000011000000000000000000000010000000000000
000000000000000000110000000011000000000000000010000000
000000000000001111010000000000000000000010000000000000
000000000000000111000000000001000000000000000010000100
000000000000000000000010001000000000000010000000000001
000000000000010000000000000011000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000001000000000000000000000110
000000000000001011100000000000000000000010000000000100
000000000000000011100000001101000000000000000000000001
000000000000001001000000000000000000000010000001000000
000000000000001111000000000011000000000000000000000000
001000000000000000000000001000000000000010000000100010
000000000000000000000000000001000000000000000000000000
000000000000000000000000001000000000000010000000000100
000000000000000000000000000011000000000000000000000000
.ramb_tile 6 25
000000000000001011100111000000000000000000
000000110000001011100100000111000000000000
111010000000000000000000011000000000000000
100010001100000000000011011011000000000000
110000000001011000000000001011000000000001
010001000000000011000010011011100000010000
000000000000000001000000011000000000000000
000001000000000000000011001101000000000000
000000000000000000000010001000000000000000
000000000000000000000111101001000000000000
000010000000000000000010000000000000000000
000000000100001001000010000101000000000000
000000000000000111100000000001000001000000
000000000000000000100000000001001100000011
010000000000000000000000000000000000000000
110000000000000000000000001101001001000000
.logic_tile 7 25
000000000000000000000011100000000000000010000000000001
000010000110000011000010001001000000000000000001000000
000000000000000011000010011011011000101100000000000000
000000000110001111100110000001011101111100000000000000
000000001110001000000011100000000000000010000010000000
000000000000001111000011100111000000000000000000000000
000000000010000000000000000001001101000110100000000000
000000000000000000000000001001011111001111110000000010
000000000000001001100011011111101101000100000001000000
000000000000001011000110100011101000001100000000000000
000000000000001000000000001000000000000010000000000011
000000001110000101000000001001000000000000000010000000
000100000000000011100000000101001010010010100000000000
000100000000001001100000001101011100110011110000000000
000000000000010000010000010000000000000010000010000000
000000000000000000000011000111000000000000000000000000
.logic_tile 8 25
000000001000001111000010010001101001001100111000000000
000000000000000111000110100000101011110011000001010000
000010000101010111100111100011001000001100111000000000
000000000000100000000100000000001000110011000000100000
000000000000001011000000000011101000001100111000000000
000000000000001111000000000000001010110011000000000000
000000000000001000000110100001001000001100111010000000
000000000000001111000000000000001010110011000000000000
000000001110000000000000000011101001001100111000000000
000000000000001111000000000000101110110011000000000000
000000100000000001100111100111101001001100111000100000
000000000000000000100000000000101010110011000000000000
000000000000000000000010000001101000001100111000000000
000000000010000000000000000000001001110011000000000001
000000000000000111100111000111001000001100111000000000
000000001100100000000100000000101001110011000001000000
.logic_tile 9 25
000000000000100111000000000101101000001100111000000000
000001000000010001000011100000101001110011000001010000
000000000000000000000111000101001001001100111000100000
000000000010000000000100000000001001110011000000000000
000000000000001011100000010011101001001100111001000000
000000000001000111100011010000101010110011000000000000
000000000000000101100000010011101000001100111010000000
000000000000000000100011000000001100110011000000000000
000010000000001011000000000101001000001100111000000000
000001000001011011000000000000001110110011000001000000
000000000000001000000111110011101000001100111000000000
000100000000000101000010100000101000110011000000000000
000010100000000101100000000111101000001100111000000010
000000000000000000100000000000001000110011000000000000
001010100000001000000000000011001000001100111000000001
000000000000001111000000000000001011110011000000000000
.logic_tile 10 25
000100000000001111100000000000000000000010000000000000
000100000000001111110011101001000000000000000001000100
000010100100000000000000000111011101000110100000000000
000000000000000000000011010001111011001111110000000010
000000000000000011100111100000000000000010000000000010
000000000000000000000000000011000000000000000001000000
000001000001010101100111100111101011000110100001000000
000000101100000000000010010001011011001111110000000000
000000000000001000000000000000000000000010000000000000
000000000000000011000000000001000000000000000001000000
000100000001010000000000010111111011000110100000000000
000000000000000000000011110001111011001111110000100000
000000000000100000000111100000000000000010000000000000
000000000000010000000000000101000000000000000001000000
000100000001000111100111000101111001000110100000000001
000000000110100000110000000001011011001111110000000000
.logic_tile 11 25
000000000000001001000110000001100000001100110000000000
000000001010000001000000000000001100110011000000000000
000000000000000101000000001001000000000001000000000000
010000001110001011100010011111000000000000000000000000
000000000000000001100011111011111101001110100000000000
000000000000000000000010001001011110000110100000000000
000000000000010000000110001101101011010010100000000000
000000000000000000000000000111111101110011110000000000
000000000000001000000010001000000000000010000010000000
000000000000001111000000000011000000000000000001000000
000000000000000001000010000101011000010000000000000000
000000000000001001100111111101001001000000000010000000
000000000000000000000000001011011101110110100000100000
000000000000000000000000001011111110110101100000000000
000000000000000001000000010011000000001111000000000000
000000000110001111100011000000001000110000110000000000
.logic_tile 12 25
000000000110000001000111110011011101111100000000000000
000000000000001011100011110001001001011100000000000000
000000100000000111000111101111001101000100000000000100
000000001000001111000111100001011010000000000000000000
000000000010001101100010101011011001011100000000000000
000000000000000001100000001001011111111100000000000000
000000000000001011100010100011111011011000000000000000
000000000110000001000111100001101011101000000000000000
000001000000000101000110010111001001010100000000000000
000000000000001111000010000101111001011000000000000000
000000100000001001100000001011011001010100000000000000
000001000110000111100010111111001011011000000000000010
000101000000101101100000001011001010000100000000000010
000000100001011011100010101101101011000000000000000000
000000000001000000000110101001011100101100000000000000
000000000000100000000011101111101110111100000000000000
.logic_tile 13 25
000100000000000111000110011001111011011000000000000000
000000000000000000000010011111011101010100000000000000
000000000110001101000111100001111001000011010000000000
000000001010001111100110110011101111000011110000000000
000010000000100111100000010011001001000100000000000000
000001000000000000110011010101111010001100000000100000
000000000101010001000011111011000001000000110000000000
000000000000000011100011111011101010000000100000000000
000000000000000011100110100001101011010100000000000100
000000000000000000100111011001111101011000000000000000
000000000000000101100010000111101010011000000000000000
000010000000000001100010000111001111010100000000000000
000001000000000000000000000001111101010100000000000001
000000100000001001000010001001101101011000000000000000
000000000000000011000110100101111101000000000000000000
000000000000000111000110010001101110100000000000100000
.logic_tile 14 25
000000000000001001100000000111111101000000110001000000
000000000000001111000011101011011010000001110000000000
000001000000001000000111000101000001000001010000000000
000000100000001001000110011111001010000010010001000000
000000000000000001000000000011011011000100000001000001
000000000000000000000011100111111001001100000000000000
000000000000001101100010000101100001000001010000000010
000000000000001011000111100011101010000010010000000000
000000000000000101100011010001000000000000110000000000
000000000000000001000111011001001000000000100000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000101000000011011000001000001010000100000
000000000000000000100010100001001101000010010000000110
001000000000001000000000000011000001000011000000000000
000000000000000001000000001101001001000001000000000000
.logic_tile 15 25
000000000000001001000110000001101100101000000000000000
000000001010000001000000000101011111100100000000000000
000000000000001011100000000101100001000001010000000000
000000000000000011000000000101001111000010010000000000
000000000001000001100000011001000000000001010000000000
000000000000100101000011000101101101000010010000100000
000000000001000001100111001001111010101001010000000100
000000000000100000000100000011011111101010010000000000
000000000000000111100110101111101010000011110000000000
000000000000000000000111101111011111000011100000000000
000000000010001001000010001011111010101001010000000000
000000000000000001100111101011111111101010010000000000
000000000000000000000111100001001101000100000000000100
000000000000000000000110010001001100000000000000000000
000000000000000000000110111001111010101001010000000001
000000000000000001000111011011011111101010010000000000
.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000011100000000000000000000000
000001001110000000000000000001000000000001000000000001
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101100000000001000000100010
000000000000000000000000001101000000000011000000000000
.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 25
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000001100000001001011010000010000000000000
100000000000000000000000000001111001000000000000000000
010000000000000000000000000000000000000000000100000000
100000000000000000000000000000000000000010000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
.logic_tile 23 25
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000001100000001001011011000010000000000000
100000000000000000000000000101111000000000000000000000
010000000000000000000000000000000000000000000100000000
100000000000000000000000000000000000000010000000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp2_tile 25 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp3_tile 0 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 26
000000000000000001000000000000000000000010000010000000
000000000000000001000011100001000000000000000001000000
000000000000001000000111000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000010000001000000
000000000000000000000000000001000000000000000000000000
000000010000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000010000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001001000000000000000001100000
000000000000000000000000001000000000000010000001000000
000000000000000000000000000001000000000000000000000000
000000010000000000000000000000000000000010000010000000
000000000000000000000000000101000000000000000000000000
.logic_tile 5 26
000001000000000000000011010101100001000000001000000000
000000000000000111000011010000101100000000000000001000
000000100000001000010111110001100001000000001000000000
000000000000001111000011100000001101000000000000000000
000000000000001000000000000001000000000000001000000000
000000000000001111000000000000101110000000000000000000
000000100000000000010000010001000001000000001000000000
000001000000000000000010110000101001000000000000000000
001000010000101011110000000111100000000000001000000000
000000000001011011100011000000101000000000000000000000
000000000000001011000011000011000001000000001000000000
000000000000001101100000000000001100000000000000000000
000000001100000011000000000101000001000000001000000000
000000000000000000100000000000001001000000000000000000
000000010000010000000000010011000000000000001000000000
000000000000100000000011000000101100000000000000000000
.ramt_tile 6 26
000000010000100000000000001000000000000000
000000101001010000000000001101000000000000
111010110000000011100000000000000000000000
100000000011000000000000001101000000000000
110000000000100001000111001111100000000000
110000000000010000100010001011100000000100
000010000000000000000010000000000000000000
000000000000000000000100001011000000000000
000000000000001011100011100000000000000000
000000000000001011100000001101000000000000
000010000000000011100010011000000000000000
000001000100001001100011100011000000000000
000001000000100000000111000001100000000000
000010000000010000000000000011001010000010
110000010000000000000000011000000000000000
010000000000000000000011001011001100000000
.logic_tile 7 26
000001000000001111100000000001100000000000001000000000
000010100000001011100010010000001100000000000000001000
000000000000010111100011000001000001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000111000010000001100000000000001000000000
000000000000000000000110000000101000000000000000000000
000001000000000000000010000011000000000000001000000000
000000000000000000000100000000101011000000000000000000
000000010000001000000010010111000000000000001000000000
000000000000000111000011100000101110000000000000000000
000000100000000001000000000101000000000000001000000000
000001000000000000110000000000001000000000000000000000
000000000000000001000000000011000000000000001000000000
000000000000000111000011000000101011000000000000000000
000000010000000000000000000101100000000000001000000000
000000000010000000000000000000101110000000000000000000
.logic_tile 8 26
000000100000001000000000000011001000001100111001000000
000000000000001011000000000000101000110011000000010000
000000000000100000000000000111001001001100111000000100
000000000000000000000010010000101010110011000000000000
000000001010000000010000000111001000001100111010000000
000000000000000000000000000000101100110011000000000000
000000000000100000000000000111101000001100111001000000
000010001001010011000011010000101100110011000000000000
000000010000011111100010000011101000001100111000000000
000000000000100011000111110000001101110011000010000000
000000000000001111100000000011101001001100111000000000
000000000000001011000011100000001111110011000010000000
000000000000000000000111110111101001001100111000000000
000000000000000000000011010000001101110011000001000000
001000010000010000000111110001101001001100111000000000
000000000000000011000011000000101011110011000010000000
.logic_tile 9 26
000001000000000111100000000001001001001100111000000000
000010000100000111100000000000001101110011000000010001
000100000000100001000000000101101001001100111000000001
000000000111010000100000000000101101110011000000000000
000000001010100000000000000011001000001100111000000000
000000000001000001000000000000001100110011000000000000
000000000000000000000011000011101001001100111000000000
000000000000000000000011100000001000110011000000000000
000000000000001111000000010111001000001100111000100000
000000000000001101000011100000001000110011000000000000
000000000000001001000110100111101001001100111000000000
000000000000001111100110010000101100110011000000000000
000000000000001000000000000101101001001100111000000000
000000000000001111000000000000101110110011000000000000
000000000000000011100011100011001000001100111000000000
000000000000010000000000000000101010110011000000000000
.logic_tile 10 26
000000000000001000000110110001001010000110100000000100
000010100000001111000010100001111111001111110000000000
000000001000000111100110100101101101000110100000100000
000000000000000011000011110101011010001111110000000000
000000000000001000000011000001111110000110100000000000
000000000000001111000111010001111111001111110000100000
000000000100000101100000010111011001000110100000000100
000000000000000001000010100101001010001111110000000000
000000100000000000000000010101111000000110100000000000
000000000000000000000011100001101111001111110000000010
000000000000000000000000000101001110000110100000000010
000010000000000000000000000101111110001111110000000000
000001000001101011100010001000000000000010000000100000
000000100001010111100000001001000000000000000000000100
000000000000001000000000010001001111000110100000000001
000000000000001111000011100101111110001111110000000000
.logic_tile 11 26
000000000000001011000010010101011100001110100000000000
000000000000000001100111001111001001000110100000000000
000000000001011111000000000111011101111111000000000000
000000000110001111000010011101001011111110000000000000
000100000001000011100111110001011011111100000001000000
000100000000101001100111000011001000011100000000000000
000000000001000000000000011001100000000001000000000000
000000000010001001000011000001100000000000000000000001
000000001100001001100111000011000000000010010000000000
000000000000001111000011101011101011000010100001000010
000000000000000001000000000000000000000010000000100000
000000000000001001100000001001000000000000000001000000
000000000000010011100010001111100000000001000000000000
000000000110100111110000000111000000000000000000000000
000100000000101011100000000001001010010000000000000000
000000000001011101000000000111001100000000000000000000
.logic_tile 12 26
000100000000001001000110110101000001000000000000000000
000100000000001111100110000111101001000000010000000000
000000000000010000000110110001111100011000000000000000
000000000000000000000010101011111001101000000000000000
000000000001011001100110100001011001111100000000000000
000000000000000001000111010001111100011100000000000000
000000000000001011000111000011000001000001010000000001
000000000000000001000100000001101111000010010000000000
000000000001000111000110001011001100010100000000000000
000000000000000000000011011101101011100100000000000000
000000000000000000000110101101101110000100000000000010
000000000110001001000011100101011010000000000000100000
000000000000001111100111100011100000000000100000000010
000000000000001101000000000101101001000000000000000000
000000000000000000000000000101111100010100000000000000
000000000000000000000011110111111001100100000000000000
.logic_tile 13 26
000101000100000011000000001001011010011100100000000000
000100000000000000100000000011001010011100010000000000
000010100000001111000000001011000000000001000000000101
000001000000001101000000000111000000000000000000000000
000000000000001001000000001011100000000001010000000000
000000001100000001000000000011001010000010010000000001
000000000000001000000000011111001111010100000001000000
000000000000001101000010011101101010011000000000000000
000001000110000111000111101011101010110110000001000000
000000001100000111100100000111001010110101000000000000
000010101010000111000000001011100000000001010000000010
000000000000001101000000000001001101000010010000000000
000000000000000001100010101011101101001001000000000000
000000000000000000000000000011011000001010000000000000
000000000000001011100000000111001111010100000000000000
000000000100001111100000000011101010100100000000000000
.logic_tile 14 26
000000000000000111100111111111001001010100000000000000
000000000000001011000110000011111000011000000000000000
000000000001001011100110110101011010101001010000000000
000000001000000111000110110111101101101010010010000000
000001000000001011100011100101000000000001010000000000
000010000000000001000111010011101010000010010000000000
000000000000000001000110001001001111010100000010000000
000000001010000000000010111101011001011000000000000000
000000001110000000000111001101011001010100110000100000
000000001110001101000000001101001101000000110000000000
000000000000000000000000010001001111010100000000000000
000010000000001111010010100001111001100100000000100000
000000000000000001100111011111100000000001010001000000
000000000000100001000111111001101010000010010000000000
000100000000000000000000010111000000000010000000000000
000000000000000000000010101001000000000000000000000000
.logic_tile 15 26
000000000000000011100010011011111110101011110000000000
000000001110001001010111110011111000100111110000000010
000000001110010000000010001101001001000000110001000000
000000000000001001010111100101011011101000110000000000
000010100000000001000010001101100000000001010010000000
000001000000000000000011000001101001000010010000000000
000000000000001011100111100101011001110000000000000000
000000000000010001010011011101111110111000000001000000
000000000010000111000000010001001100000110000000000000
000000000000001111100011110111001100000101000000000000
000000000001000000000011100011111011101001010000000000
000100000000101001000110001001101001101010010001000000
001000000001000111100000000111000000000001010000000000
000000000000100000100010001011101100000010010000000000
000001000000001000000000000101100001000001010000100000
000000000000000101000011111111101111000010010000000000
.logic_tile 16 26
000000100000000001000011011111001001101000000000000001
000000000000000000000011111011111111100100000000000000
000000000000000001100010101001100000000001010001000001
000000001110000000000111000001101101000010010000000000
000000000000000000000010011101000000000001010000000100
000000000000000000000011101001101111000010010000000000
000000000100000001100011101011101000101001010001000000
000000000000000000000100001111011000101010010000000000
000000000000000000000111101111011101000110000000000000
000000000000000000000100001011111011000101000000000000
000000000000000011000011101101001000101001010000000000
000000000000000001100111110011111000101010010000000000
000000000110000000000111110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000011101101100000000001010010100000
000000000000000000000110001001001101000010010000000000
.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000101000000
000000000000000000000000000000000000000010000000000000
.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 26
000000000000000000000110001001011001000010000000000000
000000000000000000000000001101101010000000000000000010
111000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000011000110000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000001000000000000000000000000000000010000000000000
.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp3_tile 25 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 0 27
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 27
000000001110001000000111100000000000000010000001000000
000000000000001101000100000001000000000000000010000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000111000000000000000001000000
001000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000011000000
000000000000000000000000001001000000000000000000000000
000000001110000000000000000000000000000010000000100000
000000001110000000000000000111000000000000000000000000
000000000000000000000010001000000000000010000000000001
000000000000000000000000001011000000000000000000000100
000000000000000011000000000000000000000000000000000000
000000000000000000110000000000000000000000000000000000
000000000000001000000000001000000000000010000000000001
000000000000001111010011001111000000000000000001000100
.logic_tile 5 27
000001001110001001000111000001100000000000001000000000
000000100000000011010111100000001101000000000000010000
000000000000000111100111010001100000000000001000000000
000000000000000000100011010000101001000000000000000000
000000000000000011100000010111000000000000001000000000
000000000000010000100011010000001010000000000000000000
000100000000000000000110100011000001000000001000000000
000000000000001001000100000000001110000000000000000000
000000001010100000000000000101000000000000001000000000
000000000001010001000010000000101000000000000000000000
000000000001010000000000000001000000000000001000000000
000000000000100000000011100000101000000000000000000000
000000001100100000000000000101100001000000001000000000
000000000001001111000000000000001011000000000000000000
000010100000001000000000000011100001000000001000000000
000001000000001101000000000000101001000000000000000000
.ramb_tile 6 27
000000000110000000000000000000000000000000
000000010000001001000011100001000000000000
111010001110000000000000001000000000000000
100000001110001001000000001011000000000000
010000000000000000000000000101100000000110
010000000000000000000010001111100000000000
000000000000000111000000011000000000000000
000000000000000111000011001111000000000000
000000000000000000000000001000000000000000
000000000000000000000000001011000000000000
000000000000000000000010010000000000000000
000000000000000001000111010111000000000000
000000000000001000000010001111000001000000
000010100000000011000111100101101100010000
010000010000000000010000010000000001000000
010000000000000000010011001101001010000000
.logic_tile 7 27
000000001000000111100000000111100001000000001000000000
000000000100000000100010000000101101000000000000010000
000000000000011000000111000001100000000000001000000000
000010000000001111000000000000001101000000000000000000
000000000000000001000011000001100000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000010000000001000000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000111000111100111000000000000001000000000
000000000000001111100000000000101100000000000000000000
000001100000000000000111000111100000000000001000000000
000010000000000000000010010000001000000000000000000000
000010100110001011000000010011100000000000001000000000
000001000001000111100011100000101011000000000000000000
000010100000000001000000010101000000000000001000000000
000001000000000000000010110000001100000000000000000000
.logic_tile 8 27
000000000000100000000010000111101000001100111010000000
000000100000011011000010110000001010110011000000010000
000000100000000000000010100111001000001100111000000000
000000001000000000000111010000001100110011000000000000
000000000100001101000000000001001000001100111000000000
000100000000011101110000000000101000110011000000000000
000000000001010000000000000011001001001100111000100000
000000000110100000000000000000101101110011000000000000
000000000000000111000000010001101001001100111010000000
000000000000000111100011110000101001110011000000000000
000000000000001000000010000011101001001100111000100000
000000000000010011000100000000001111110011000000000000
000000000000001101000000000111001000001100111000100000
000000000000001011000000000000001100110011000000000000
000000000000000000000000000001001000001100110010000000
000000001100010101000010100000101010110011000000000000
.logic_tile 9 27
000000101000100001000111000101101000001100111000000000
000001000000010000010010000000101111110011000001010000
000000000000000111100000000011101000001100111000000000
000000000000000000000010110000001100110011000000100000
000000000000001000000110100001101000001100111000000000
000000000000000011000100000000001001110011000000000000
000000000000000001000000010111101000001100111000000000
000000000000001011100011010000101001110011000000000000
000000000000000101100111100011001000001100111000000000
000000000000000000100000000000101110110011000010000000
000000000000001000000000000001101000001100111000000000
000000000000000111000000000000101000110011000000000000
001000000001110011100011000101001001001100111000000000
000000000000110000100000000000001010110011000000000010
001000000000000000000111000101001001001100110000000000
000000000000000000000100000000101010110011000000000000
.logic_tile 10 27
000000000100001001000110011001011100001110100000000000
000000100000000001110011001011001111000110100000000000
000000000000000101100000000111101101000110100001000000
000000000000000000000011010111001011001111110000000000
001000001100100111100110100001111011000110100000000000
000000000001010000000000000111011001001111110000000010
000000000010000011100110100101111101010010100000000000
000000000000000000100010000111001100110011110000000000
000000000000001000000000001101111110000100000001000000
000000000000001111000011111111111000001100000000000000
000000000110000011000000000101101011000110100000000000
000100000000001001110011110111101011001111110000000010
000001000000000001000110100011101000101100000000000000
000010000000001001100100001111011001111100000000000000
000000000000000111100111110101001101000110100000000000
000000000000000000100110000111111011001111110000000010
.logic_tile 11 27
000001000000000111000011100101101001111111000000000000
000010100000001111110000000101011111111110000000000000
000000100000001111100010011001101011000100000010000000
000100001000001011000110001001011110001100000000000000
000000100000001011100110100001111011000010000000000000
000000000000000001100110010001011110000011000001000000
000001100000000011000011100011000000000001000001000000
000001100000000111000011000111000000000000000000000000
000000000000001111100110101001001100100000000000000000
000000000000000111100111101101011110000000000000000000
000000001110000001000000000001111010010000000000000000
000000000000000000000010001101101010000000000000000000
000001000000000011100111100011101000001110100000000000
000000000000000111000110001111011010000110100000000000
000000000000001101100111000011101100101001010001000000
000000000000000001100100000011111111101010010000000000
.logic_tile 12 27
000000000000000011000110001101011011110110000000000000
000000000110001101000000001101111101110101000000100000
000000000000001101100011100101000001000001010000100000
000000000000000111000000001101101111000001100000000000
000000000110001101000110010101011001111100000000000000
000000000001000011100011100101001000011100000000100000
000000000000000001000010100111100001000001010000000000
000000000000000000000111010001001100000010010000000000
000000000000001011000000000001000000000001010000000000
000000000000001011100011100001001111000010010000000000
000001000000001001000010011101101101101001010000000000
000000000000001111110011001001001101101010010000000010
000000000000000000000010000011000001000001010000000100
000000000000000000000100001101001101000001100000000000
000000000000000001100000010011101101011100100000100000
000000000000000000000011001001011111011100010000000000
.logic_tile 13 27
000000001000001001100110000001000000000001010000000000
000000000000001111000010111101001111000010010000000100
000001100000001000000000000001011000101001010000000000
000010000000000001000010010011011101101010010000000000
000000000000000111100111001101011110010000000000000010
000000000000000111100110001011001010000000000000000000
000000100000000011000110001101111101000110000000000000
000001000000000001000010110101001101000101000000000000
000010100000011111110011010101011101101011110000000000
000001000000000101100111111001111100011011110000000000
000000000000000011100010010001101101001100000000000010
000000000000001001000110001001011100101100000000000000
000000101010000111100011100101111101110000000000000000
000000000001000000000000000011111011111000000000000000
000001000000001000000000001111000000000001000000000010
000010000000000111000011111111000000000000000000000000
.logic_tile 14 27
000000001011000101100111111111001101001001000000000000
000000000000101001000110110111101100000101000000000000
000000000000000000000000000001000001000001010000000000
000100000000000000000000000001101010000010010001000001
000000000000000011000000000111001010110110000010000000
000100000000001011000000000101001110110101000000000000
000000100000000000000000001011100000000001010001000000
000001000000000111000000000011101100000010010000000000
000000000110000111000011010011011110011100100000100000
000000000000000000000110101011101110011100010000000000
000000000000001101100000010011001110101000000000000000
000000000000001011000010100111111100011000000000100000
000000000000001111000110110001000000000001010000000000
000000000000001111000010100001101110000010010000000000
000000000000001001000000000101001110101000000000000000
000000000000001011000000001111011100011000000000000010
.logic_tile 15 27
000000000000001011100111010011011101101001010000000000
000000000000001011100011111001011101101010010000100000
000000000100001000000110011001100000000001010001000000
000000000000000001000011011001001011000010010000000100
000000000000001111100000000101000001000001010000000000
000000000000000001000011100101001001000010010000000000
000000000000100000000110001011100000000001000000000100
000000000001000001000000000011000000000000000000000000
000000000000000111000111110011011101101001010000000000
000000000000000000100011100001111101101010010000000000
000000000000000011100111000101100000000001010000000010
000110000000001001000110001001101011000010010000000100
000000000000000000000000001101100001000001010000000000
000000000000000000000010000001001001000010010000000000
000000000010000111000000000011011110101001010000000000
000000000000000000000000000001101111101010010000000000
.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000001010000000000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000100000000001101000000000000000000000000000000000000
000000000000000000000000001011011100101001010010100000
000000000000000000000000000001001001101010010000000000
000000000000001000000000000000000000000000000000000000
000000000000101101000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000101100000001011111110101001010001000000
000000000000000000100000000101001110101010010000000000
.logic_tile 17 27
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000011000001000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 28
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 28
000000001101000011110111100001100001000000001000000000
000000000000001011000111010000001100000000000000010000
000000000000000011100011100101000001000000001000000000
000000001000000000000100000000001101000000000000000000
000100000000100001000111000001100000000000001000000000
000100000001010001100100000000101000000000000000000000
000000000000000000000011000011000000000000001000000000
000000000100000000000100000000001101000000000000000000
000000000000001000000111000111000001000000001000000000
000000000000000111000000000000001101000000000000000000
000000000000000000000011000101100000000000001000000000
000000000000001001000110000000101001000000000000000000
000000000000101000000000000101000000000000001000000000
000000000001010011000000000000001001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101000000000000000000000
.ramt_tile 6 28
000000010000001011100011101000000000000000
000001000000001011100000001101000000000000
111100010000000011100011100000000000000000
100100000000000000100110011101000000000000
010000001100000001000111001101100000000000
110000000000000000000010011001000000000101
000000000000010000000010000000000000000000
000000000000100001000000001001000000000000
001000001110000000000000000000000000000000
000000000000000000000000001111000000000000
000000000000000000000010001000000000000000
000000001110000001000100000001000000000000
000000000000000000000111000001100000010000
000000000000000000000000000001101010000000
110000000000000000000000001000000000000000
010000000000000000000000001011001000000000
.logic_tile 7 28
000000000000001111100000000001000001000000001000000000
000000000000000111100000000000001100000000000000010000
000000000000000000000011000011000001000000001000000000
000000000000001011000100000000101100000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000010000000000101000000000000000000000
000000000001010000000000000001000001000000001000000000
000000001100101001000000000000001001000000000000000000
000001000000000111000111110101100000000000001000000000
000000100000000000100111010000001110000000000000000000
000010100000000001000011110011100000000000001000000000
000001000001001001100110100000101101000000000000000000
000000000000000001000010000111100000000000001000000000
000000000000000000100000000000001111000000000000000000
000000000000001111000000000111100000000000001000000000
000000000000000101100000000000001100000000000000000000
.logic_tile 8 28
000000000000001000000011101000000000000010000000100001
000000000000001111000100001101000000000000000000000000
000000000000000000000000001000000000000010000000000000
000100000000000000000000001101000000000000000000000010
000000000000000000000000000000000000000010000000100001
000100000000000000000010000011000000000000000000000000
000000000000000001000011010000000000000010000000100001
000000000100000000000111111001000000000000000000000000
000000000000000000000000001000000000000010000010000010
000000000000000111000000000101000000000000000000000000
000011000000000000000000000000000000000010000000000000
000111000000000000000000001101000000000000000001100000
000000000000000000000000000000000000000010000001000000
000101000000000000000000000001000000000000000000100000
000000000000000000000000001000000000000010000000000000
000000000000000001000000000111000000000000000000100000
.logic_tile 9 28
000000000000000011100000001000000000000010000000000000
000000000000000000000010100101000000000000000001000100
000000000000000000000000000000000000000010000000000000
000100000000000000000000000001000000000000000000100000
000000000110000001000010000000000000000010000010000010
000100000000000000000000001101000000000000000000000000
000000000000001001000111000001001101000110100000000000
000000000000000011000000000011111010001111110000000000
000010100000000011100000010000000000000010000010000000
000000000000000011000010010011000000000000000001000000
000000000000000000000010000101101111000110100000000000
000000000000000000000000000011101010001111110000100000
000000000000010001100000000000000000000010000000000000
000000000000100000100000000101000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000010000000000000001011000000000000000000100000
.logic_tile 10 28
000000001100001111000110100000000000000000000000000000
000000000000001011010000000000000000000000000000000000
000000000100000111010000000001111100101100100000000000
000100000000000000010011101101111110101100010000000000
000001000000100000000110000001101101101100110000000000
000000100001010000000010011111001101101000110000000100
000000000000001000010011101111011100111111000000000000
000000000000000001000000001011101011111110000000000000
000000000000000001100000001111011101001110100000000000
000000000000000000000000001001001111000110100000000000
000000000000000001000110100000000000000000000000000000
000000000000001001100110010000000000000000000000000000
000001000000000000000111101101101000010000000010000000
000010100000001111000100001101011011000000000000000000
000000000000000000000110100001000000000001000010000000
000000000000000000000100000001000000000011000000000000
.logic_tile 11 28
000000000000001000000110000101100000000000000000000000
000000000000001111000010001011000000000001000010000000
000000000000001000000000010101100001000001010000000000
000000000000000111000011101001001010000010010001100000
000110000001000000000110010011111100101001010000000000
000101000000000000000010000001011100101010010000000000
000001001000001001100000001001111110101001010000000000
000010000000011111000000001111011100101010010000000000
000000001010001111000000010000000000000000000000000000
000000000000000111100010000000000000000000000000000000
000000000000000011000111001001011110101001010000000000
000000000000000000110000000111111100101010010010000000
001000000000001000010000000001001111010100000000100100
000000000000001101000000001011101001011000000000000000
000000000000001000000111010101000001000001010000000000
000000000000011011000011011101101010000010010000000000
.logic_tile 12 28
000000000001001111100110111011011000101001010000000000
000000000000000001100111111011001100101010010000000000
000001000000001111000110101001100000000001010000000010
000000000000001101000010011001001001000010010000000000
000000000000000111100000010001011000101001010000000000
000000001100000000100010001001001100101010010000000000
000001000000000111000111101101011011101001010000000000
000000000000000000000110010011001110101010010000000000
000001000000000111100000000001100000000010000000000101
000010000000000001100000000011000000000000000000100010
000000000000000001000000000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000000000000001101000001000001010001000000
000000000010000000000000001101101001000010010000000011
000000000000001000000000000001000001000001010000000010
000000000000000111000000001101001011000010010000000000
.logic_tile 13 28
001000001001011011100000000101000000000000000000000000
000100000010100011000000001011100000000001000000000001
000000000010000000000011001001001110101001010000000000
000000000000000000000111001001011110101010010000100000
000000000000000001000110101011011011101000110000000000
000000000000000111100011100101011001111100110000000000
000000000000001001100000011101000001000001010011000000
000000001100000101000011100011101111000010010000000000
001000000000001001000000010101011010010100000000000000
000000000000001111100011011101111101011000000010000000
000000000000100111100011101011001101101000000000000000
000000000000000000000110010111011010100100000000000000
000000000000100101100010000001001010101100000000000000
000000001100011011000000000111001010111100000000000000
000000000000001000000000011011101110101001010001000000
000000000000000111010011001011111110101010010000000000
.logic_tile 14 28
000010000000001011000010010001000000000001010000000010
000001000000000011000110001101001010000010010000000000
000000000000001011000110110001001011000110000000000000
000100000000000111000110011011001001000101000000000000
000000000001010011100110001101101001101001010000000000
000000000001110000100000000111011000101010010010000000
000000000000000000000110111011101101101001010000000000
000000000000000011000111110001101011101010010000000000
000000000000000000000110000011000000000001010000000000
000000000000001001000000001001101010000010010000000000
000000000000001001100000000111001111011100100000000000
000000000000000001000011110111101001011100010000000000
000010000000001011100111101111111101110110000000000010
000001000000000101000000001001001011110101000000000000
000000000000001011000000000011100001000001010000000101
000000000000000001100000000111001001000010010000000000
.logic_tile 15 28
000000000000001111100000011101000000000001010000000000
000000000000001111100010000101101000000010010000000001
000000000000000000000000000000000000000000000000000000
000000000000000011000010100000000000000000000000000000
000000000000000000000010111111001110101001010000000000
000000000000000011000010000001011110101010010000000000
000000000100000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000001000000000001010000000100
000000000000000000100000001001001000000010010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000010000000000000000000000000000
000000000000001001100011000000000000000000000000000000
000000000000000000000000000001101010101000000000000000
000000000000000000000000000011111010011000000000000001
.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 20 28
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001000000000001000000000000
000000000000000000000000000001000000000011000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.ipcon_tile 0 29
000000000000000000000000000101000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000001000000000000000000000110000110000001000
000000000000001111000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000011000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000011000110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 4 29
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 29
000000000000000111100011100111000000000000001000000000
000000000000001111000100000000001100000000000000010000
000000000000000111100000000001000001000000001000000000
000000000000000011100000000000001100000000000000000000
000000000000000111000000000001000000000000001000000000
000000000000000000100000000000101110000000000000000000
000000000000000000000111000101100000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000001111000111100001100001000000001000000000
000000000000001011000000000000001100000000000000000000
000000000000001001000000000001100000000000001000000000
000000000000001011000000000000001111000000000000000000
000001000000000011100010000001000000000000001000000000
000010100000001001100010010000001111000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001101000000000000000000
.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 7 29
000000000000000001000111110011000000000000001000000000
000000000000001011100010010000101100000000000000010000
000000000000000000000110000111100000000000001000000000
000000000100000000000100000000101100000000000000000000
000000000000000000000000000111000001000000001000000000
000000001010000000000000000000001101000000000000000000
000000000001010000000000000111000001000000001000000000
000000000000100000000000000000101100000000000000000000
000000000000000111000011100001100000000000001000000000
000000000000000111000010000000101110000000000000000000
000000000000000001000111110001000000000000001000000000
000000000000000000000011000000001000000000000000000000
000000000000001011100111100011100000000000001000000000
000000000000000111100100000000101101000000000000000000
000000000000000000000011100001001000111100001000000000
000000000001000000000100000000101001111100000000000000
.logic_tile 8 29
000000000000000000000000010000000000000010000000000000
000000000000000000000011011001000000000000000000100001
000100000000000011100000000000000000000000000000000000
000100000000000000110000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000001000000000000000000000010
.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000000000000000000000000000000010000000100000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 30
000000000000000000010000000000001000111100000001000000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 7 30
000000000000000000000000000000001000111100000000000000
000000000000000000000000000000000000111100000000010000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010110101100001000000110001000000
000000000000001001000010000101101011000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101111000001100110000000000
000000000000000000000000000000011100110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 30
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 2 31
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 4 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000000000000000100
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
.io_tile 5 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000000000000000100
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
.io_tile 6 31
000010000001100010
000100110000000000
000001011000010000
000000000000000001
000000000000001110
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
.io_tile 7 31
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000001000
.io_tile 13 31
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
.io_tile 18 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 19 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.extra_bit 1 690 174
.ram_data 6 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 6 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 6 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 6 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 6 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 6 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 6 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 6 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 6 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 6 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 6 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 6 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 19 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 6 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 19 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 19 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 19 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 19 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 19 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 19 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.sym 5 processor.inst_mux.select$2
.sym 6 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14474$2
.sym 7 processor.ControlAndStatus_registers.clk$2
.sym 8 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15014$2
.sym 9 clk48
.sym 11 processor.RegA_AddrFwdFlush_mux.select$2
.sym 12 clk6$2
.sym 6226 $true$2
.sym 6248 $true$2
.sym 12999 data_mem_inst.led_reg[4]
.sym 13116 $abc$16389$new_n2785_
.sym 13119 data_mem_inst.replacement_word[18]
.sym 13120 $abc$16389$new_n2784_
.sym 13121 data_mem_inst.write_data_buffer[1]
.sym 13122 data_mem_inst.write_data_buffer[18]
.sym 13239 data_mem_inst.addr_buf[0]
.sym 13240 data_mem_inst.sign_mask_buf[3]
.sym 13242 data_mem_inst.write_data_buffer[23]
.sym 13245 data_mem_inst.addr_buf[1]
.sym 13361 $abc$16389$data_mem_inst.select0_new_
.sym 13362 $abc$16389$new_n2779_
.sym 13365 $abc$16389$new_n2800_
.sym 13367 data_mem_inst.replacement_word[23]
.sym 13368 processor.id_ex_reg.data_out[150]
.sym 13488 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$197_Y_new_
.sym 13491 $abc$16389$new_n2799_
.sym 13607 $abc$16389$new_n2807_
.sym 13608 $abc$16389$data_mem_inst.bdec_sig3_new_
.sym 13610 $abc$16389$new_n2808_
.sym 13611 data_mem_inst.write_data_buffer[9]
.sym 13614 data_mem_inst.write_data_buffer[25]
.sym 13730 $abc$16389$new_n2758_
.sym 13731 $abc$16389$new_n2756_
.sym 13734 $abc$16389$data_mem_inst.bdec_sig1_new_
.sym 13735 $abc$16389$new_n2755_
.sym 15840 processor.mem_wb_reg.data_out[4]
.sym 15962 $abc$16389$processor.mem_csrr_mux.input0[7]_new_inv_
.sym 15963 processor.mem_regwb_mux.input0[7]
.sym 15964 $abc$16389$processor.mem_csrr_mux.input0[1]_new_inv_
.sym 15965 processor.mem_regwb_mux.input0[1]
.sym 15966 processor.ex_mem_reg.data_out[107]
.sym 15967 processor.ex_mem_reg.data_out[113]
.sym 16085 $abc$16389$processor.reg_dat_mux.input0[1]_new_inv_
.sym 16086 $abc$16389$processor.reg_dat_mux.input0[7]_new_inv_
.sym 16087 $abc$16389$processor.mem_fwd1_mux.input1[1]_new_inv_
.sym 16088 $abc$16389$processor.mem_fwd1_mux.input1[7]_new_inv_
.sym 16089 $abc$16389$processor.wb_fwd1_mux.input1[1]_new_inv_
.sym 16090 processor.mem_wb_reg.data_out[37]
.sym 16091 processor.mem_wb_reg.data_out[69]
.sym 16092 processor.mem_wb_reg.data_out[43]
.sym 16208 processor.mem_regwb_mux.input0[0]
.sym 16211 $abc$16389$processor.reg_dat_mux.input0[0]_new_inv_
.sym 16212 $abc$16389$processor.mem_csrr_mux.input0[0]_new_inv_
.sym 16213 processor.ex_mem_reg.data_out[75]
.sym 16214 processor.mem_wb_reg.data_out[36]
.sym 16215 processor.ex_mem_reg.data_out[106]
.sym 16331 $abc$16389$processor.wb_fwd1_mux.input1[9]_new_inv_
.sym 16333 $abc$16389$processor.reg_dat_mux.input0[9]_new_inv_
.sym 16335 processor.mem_regwb_mux.input0[9]
.sym 16336 processor.ex_mem_reg.data_out[115]
.sym 16337 processor.mem_wb_reg.data_out[77]
.sym 16338 processor.mem_wb_reg.data_out[45]
.sym 16454 $abc$16389$processor.wb_fwd1_mux.input1[0]_new_inv_
.sym 16455 processor.mem_regwb_mux.input0[10]
.sym 16456 $abc$16389$processor.wb_fwd1_mux.input1[10]_new_inv_
.sym 16457 $abc$16389$processor.mem_fwd1_mux.input1[0]_new_inv_
.sym 16458 processor.mem_wb_reg.data_out[68]
.sym 16459 processor.mem_wb_reg.data_out[46]
.sym 16460 processor.ex_mem_reg.data_out[116]
.sym 16461 processor.mem_wb_reg.data_out[78]
.sym 16581 data_mem_inst.write_data_buffer[0]
.sym 16700 data_mem_inst.replacement_word[1]
.sym 16702 data_mem_inst.replacement_word[0]
.sym 16705 processor.ex_mem_reg.data_out[74]
.sym 16706 processor.ex_mem_reg.data_out[129]
.sym 16823 $abc$16389$data_mem_inst.out3[1]_new_
.sym 16824 $abc$16389$data_mem_inst.out5[1]_new_
.sym 16825 $abc$16389$new_n2716_
.sym 16826 data_mem_inst.read_data[9]
.sym 16827 data_mem_inst.read_data[23]
.sym 16828 data_mem_inst.read_data[10]
.sym 16829 data_mem_inst.read_data[1]
.sym 16830 data_mem_inst.read_data[8]
.sym 16939 data_mem_inst.write_data[4]
.sym 16940 $false
.sym 16941 $false
.sym 16942 $false
.sym 16943 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14666
.sym 16944 clk6$2
.sym 16945 $false
.sym 16946 $abc$16389$new_n2777_
.sym 16947 $abc$16389$new_n2653_
.sym 16948 $abc$16389$data_mem_inst.out6[10]_new_inv_
.sym 16949 $abc$16389$new_n2740_
.sym 16950 $abc$16389$data_mem_inst.out6[0]_new_inv_
.sym 16951 $abc$16389$new_n2782_
.sym 16952 $abc$16389$new_n2654_
.sym 16953 data_mem_inst.read_data[0]
.sym 17026 data_mem_inst.write_select1
.sym 17027 data_mem_inst.write_data_buffer[18]
.sym 17028 $abc$16389$new_n2779_
.sym 17029 data_mem_inst.word_buf[18]
.sym 17044 $abc$16389$new_n2784_
.sym 17045 $abc$16389$new_n2785_
.sym 17046 $false
.sym 17047 $false
.sym 17050 data_mem_inst.addr_buf[0]
.sym 17051 data_mem_inst.select2
.sym 17052 data_mem_inst.write_data_buffer[2]
.sym 17053 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$197_Y_new_
.sym 17056 data_mem_inst.write_data[1]
.sym 17057 $false
.sym 17058 $false
.sym 17059 $false
.sym 17062 data_mem_inst.write_data[18]
.sym 17063 $false
.sym 17064 $false
.sym 17065 $false
.sym 17066 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14474$2
.sym 17067 clk6$2
.sym 17068 $false
.sym 17069 $abc$16389$new_n2651_
.sym 17070 $abc$16389$new_n2724_
.sym 17071 $abc$16389$data_mem_inst.out1[0]_new_inv_
.sym 17072 $abc$16389$data_mem_inst.out6[9]_new_inv_
.sym 17073 $abc$16389$new_n3372_
.sym 17074 $abc$16389$new_n2714_
.sym 17075 $abc$16389$data_mem_inst.out6[8]_new_inv_
.sym 17076 data_mem_inst.read_data[24]
.sym 17149 data_mem_inst.addr[0]
.sym 17150 $false
.sym 17151 $false
.sym 17152 $false
.sym 17155 processor.id_ex_reg.data_out[150]
.sym 17156 $false
.sym 17157 $false
.sym 17158 $false
.sym 17167 data_mem_inst.write_data[23]
.sym 17168 $false
.sym 17169 $false
.sym 17170 $false
.sym 17185 data_mem_inst.addr[1]
.sym 17186 $false
.sym 17187 $false
.sym 17188 $false
.sym 17189 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14474$2
.sym 17190 clk6$2
.sym 17191 $false
.sym 17192 $abc$16389$new_n2691_
.sym 17193 $abc$16389$new_n2686_
.sym 17194 $abc$16389$new_n2697_
.sym 17195 $abc$16389$data_mem_inst.out6[7]_new_inv_
.sym 17196 data_mem_inst.replacement_word[22]
.sym 17197 $abc$16389$new_n2797_
.sym 17198 $abc$16389$new_n2692_
.sym 17199 data_mem_inst.read_data[7]
.sym 17266 data_mem_inst.write_select1
.sym 17267 data_mem_inst.addr_buf[0]
.sym 17268 $false
.sym 17269 $false
.sym 17272 data_mem_inst.select2
.sym 17273 data_mem_inst.addr_buf[0]
.sym 17274 data_mem_inst.addr_buf[1]
.sym 17275 data_mem_inst.write_select1
.sym 17290 data_mem_inst.write_select1
.sym 17291 data_mem_inst.write_data_buffer[23]
.sym 17292 $abc$16389$new_n2779_
.sym 17293 data_mem_inst.word_buf[23]
.sym 17302 $abc$16389$new_n2799_
.sym 17303 $abc$16389$new_n2800_
.sym 17304 $false
.sym 17305 $false
.sym 17308 processor.if_id_reg.data_out[46]
.sym 17309 $false
.sym 17310 $false
.sym 17311 $false
.sym 17312 $true
.sym 17313 processor.ControlAndStatus_registers.clk$2
.sym 17314 $false
.sym 17315 $abc$16389$new_n2647_
.sym 17316 $abc$16389$new_n2796_
.sym 17317 $abc$16389$data_mem_inst.out3[15]_new_inv_
.sym 17318 $abc$16389$new_n2694_
.sym 17319 $abc$16389$new_n2693_
.sym 17320 data_mem_inst.write_data_buffer[21]
.sym 17321 data_mem_inst.write_data_buffer[6]
.sym 17322 data_mem_inst.write_data_buffer[15]
.sym 17413 data_mem_inst.write_select1
.sym 17414 data_mem_inst.addr_buf[1]
.sym 17415 $false
.sym 17416 $false
.sym 17431 data_mem_inst.addr_buf[0]
.sym 17432 data_mem_inst.select2
.sym 17433 data_mem_inst.write_data_buffer[7]
.sym 17434 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$197_Y_new_
.sym 17438 $abc$16389$new_n2811_
.sym 17439 data_mem_inst.replacement_word[25]
.sym 17440 $abc$16389$new_n2802_
.sym 17441 $abc$16389$new_n2803_
.sym 17442 data_mem_inst.replacement_word[24]
.sym 17443 data_mem_inst.write_data_buffer[10]
.sym 17444 data_mem_inst.write_data_buffer[7]
.sym 17445 data_mem_inst.write_data_buffer[8]
.sym 17512 data_mem_inst.write_data_buffer[1]
.sym 17513 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$192_Y_new_
.sym 17514 $abc$16389$data_mem_inst.bdec_sig3_new_
.sym 17515 $abc$16389$new_n2808_
.sym 17518 data_mem_inst.addr_buf[1]
.sym 17519 data_mem_inst.addr_buf[0]
.sym 17520 $false
.sym 17521 $false
.sym 17530 data_mem_inst.write_select1
.sym 17531 data_mem_inst.write_data_buffer[25]
.sym 17532 $abc$16389$new_n2758_
.sym 17533 data_mem_inst.write_data_buffer[9]
.sym 17536 data_mem_inst.write_data[9]
.sym 17537 $false
.sym 17538 $false
.sym 17539 $false
.sym 17554 data_mem_inst.write_data[25]
.sym 17555 $false
.sym 17556 $false
.sym 17557 $false
.sym 17558 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14474$2
.sym 17559 clk6$2
.sym 17560 $false
.sym 17561 $abc$16389$data_mem_inst.write_select0_new_
.sym 17562 $abc$16389$new_n2826_
.sym 17563 $abc$16389$new_n2749_
.sym 17564 data_mem_inst.replacement_word[31]
.sym 17565 $abc$16389$new_n2805_
.sym 17566 $abc$16389$new_n2827_
.sym 17567 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$192_Y_new_
.sym 17568 $abc$16389$new_n2750_
.sym 17635 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$197_Y_new_
.sym 17636 data_mem_inst.select2
.sym 17637 $false
.sym 17638 $false
.sym 17641 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$192_Y_new_
.sym 17642 $abc$16389$data_mem_inst.bdec_sig1_new_
.sym 17643 data_mem_inst.write_data_buffer[1]
.sym 17644 $false
.sym 17659 data_mem_inst.addr_buf[1]
.sym 17660 data_mem_inst.addr_buf[0]
.sym 17661 $false
.sym 17662 $false
.sym 17665 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$197_Y_new_
.sym 17666 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$192_Y_new_
.sym 17667 data_mem_inst.write_data_buffer[9]
.sym 17668 $abc$16389$new_n2756_
.sym 17684 $abc$16389$new_n2760_
.sym 17685 $abc$16389$new_n2753_
.sym 17686 $abc$16389$new_n2823_
.sym 17687 $abc$16389$new_n2824_
.sym 17688 $abc$16389$new_n2759_
.sym 17689 data_mem_inst.replacement_word[10]
.sym 17690 data_mem_inst.write_data_buffer[14]
.sym 17691 data_mem_inst.write_data_buffer[30]
.sym 17807 $abc$16389$new_n2774_
.sym 17808 $abc$16389$new_n2772_
.sym 17810 $abc$16389$new_n2775_
.sym 17811 $abc$16389$new_n2771_
.sym 17814 data_mem_inst.led_reg[1]
.sym 17930 data_mem_inst.replacement_word[8]
.sym 17933 data_mem_inst.replacement_word[9]
.sym 17934 data_mem_inst.replacement_word[7]
.sym 17935 data_mem_inst.replacement_word[15]
.sym 18176 processor.alu_main.B[17]
.sym 18179 processor.addr_adder_mux.input1[23]
.sym 18180 processor.addr_adder_mux.input1[16]
.sym 18181 processor.alu_main.B[20]
.sym 18182 processor.addr_adder_mux.input1[17]
.sym 18183 processor.addr_adder_mux.input1[19]
.sym 18299 processor.addr_adder_mux.input1[26]
.sym 18300 processor.addr_adder_mux.input1[25]
.sym 18302 processor.addr_adder_mux.input1[28]
.sym 18303 processor.addr_adder_mux.input1[31]
.sym 18304 processor.alu_main.B[30]
.sym 18306 processor.alu_main.B[27]
.sym 19022 data_mem_inst.led_reg[0]
.sym 19183 processor.RegA_AddrFwdFlush_mux.select
.sym 19185 data_mem_inst.led_reg[5]
.sym 19303 processor.mem_wb_reg.data_out[7]
.sym 19549 processor.mem_wb_reg.data_out[5]
.sym 19553 processor.if_id_reg.data_out[19]
.sym 19670 processor.mem_wb_reg.data_out[15]
.sym 19672 processor.mem_wb_reg.data_out[13]
.sym 19750 processor.ex_mem_reg.data_out[74]
.sym 19751 $false
.sym 19752 $false
.sym 19753 $false
.sym 19790 $true
.sym 19791 processor.ControlAndStatus_registers.clk$2
.sym 19792 $false
.sym 19793 $abc$16389$processor.mem_csrr_mux.input0[11]_new_inv_
.sym 19794 processor.mem_wb_reg.data_out[11]
.sym 19796 processor.id_ex_reg.data_out[87]
.sym 19797 processor.mem_wb_reg.data_out[41]
.sym 19798 processor.id_ex_reg.data_out[86]
.sym 19799 processor.id_ex_reg.data_out[76]
.sym 19800 processor.id_ex_reg.data_out[83]
.sym 19867 processor.ex_mem_reg.data_out[81]
.sym 19868 processor.ex_mem_reg.data_out[48]
.sym 19869 processor.auipc_mux.select
.sym 19870 $false
.sym 19873 processor.ex_mem_reg.data_out[113]
.sym 19874 $abc$16389$processor.mem_csrr_mux.input0[7]_new_inv_
.sym 19875 processor.forwarding_unit.MEM_CSRR
.sym 19876 $false
.sym 19879 processor.ex_mem_reg.data_out[75]
.sym 19880 processor.ex_mem_reg.data_out[42]
.sym 19881 processor.auipc_mux.select
.sym 19882 $false
.sym 19885 processor.ex_mem_reg.data_out[107]
.sym 19886 $abc$16389$processor.mem_csrr_mux.input0[1]_new_inv_
.sym 19887 processor.forwarding_unit.MEM_CSRR
.sym 19888 $false
.sym 19891 data_mem_inst.write_data[1]
.sym 19892 $false
.sym 19893 $false
.sym 19894 $false
.sym 19897 data_mem_inst.write_data[7]
.sym 19898 $false
.sym 19899 $false
.sym 19900 $false
.sym 19913 $true
.sym 19914 processor.ControlAndStatus_registers.clk$2
.sym 19915 $false
.sym 19916 $abc$16389$processor.wb_fwd1_mux.input1[5]_new_inv_
.sym 19917 $abc$16389$processor.wb_fwd2_mux.input0[7]_new_
.sym 19918 data_mem_inst.write_data[1]
.sym 19919 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[5]
.sym 19920 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[1]
.sym 19921 processor.mem_regwb_mux.input0[11]
.sym 19922 $abc$16389$processor.wb_fwd1_mux.input0[1]_new_inv_
.sym 19923 $abc$16389$processor.wb_fwd2_mux.input0[1]_new_
.sym 19990 data_mem_inst.read_data[1]
.sym 19991 processor.mem_regwb_mux.input0[1]
.sym 19992 processor.dataMemOut_fwd_mux.select
.sym 19993 $false
.sym 19996 data_mem_inst.read_data[7]
.sym 19997 processor.mem_regwb_mux.input0[7]
.sym 19998 processor.dataMemOut_fwd_mux.select
.sym 19999 $false
.sym 20002 data_mem_inst.read_data[1]
.sym 20003 processor.ex_mem_reg.data_out[75]
.sym 20004 processor.dataMemOut_fwd_mux.select
.sym 20005 $false
.sym 20008 data_mem_inst.read_data[7]
.sym 20009 processor.ex_mem_reg.data_out[81]
.sym 20010 processor.dataMemOut_fwd_mux.select
.sym 20011 $false
.sym 20014 processor.mem_wb_reg.data_out[37]
.sym 20015 processor.mem_wb_reg.data_out[69]
.sym 20016 processor.wb_mux.select
.sym 20017 $false
.sym 20020 processor.mem_regwb_mux.input0[1]
.sym 20021 $false
.sym 20022 $false
.sym 20023 $false
.sym 20026 data_mem_inst.read_data[1]
.sym 20027 $false
.sym 20028 $false
.sym 20029 $false
.sym 20032 processor.mem_regwb_mux.input0[7]
.sym 20033 $false
.sym 20034 $false
.sym 20035 $false
.sym 20036 $true
.sym 20037 processor.ControlAndStatus_registers.clk$2
.sym 20038 $false
.sym 20039 $abc$16389$processor.reg_dat_mux.input0[11]_new_inv_
.sym 20040 $abc$16389$processor.wb_fwd1_mux.input1[11]_new_inv_
.sym 20041 processor.mem_regwb_mux.input0[8]
.sym 20042 processor.ex_mem_reg.data_out[109]
.sym 20043 processor.mem_wb_reg.data_out[47]
.sym 20044 processor.ex_mem_reg.data_out[117]
.sym 20045 processor.mem_wb_reg.data_out[76]
.sym 20046 processor.mem_wb_reg.data_out[79]
.sym 20113 processor.ex_mem_reg.data_out[106]
.sym 20114 $abc$16389$processor.mem_csrr_mux.input0[0]_new_inv_
.sym 20115 processor.forwarding_unit.MEM_CSRR
.sym 20116 $false
.sym 20131 data_mem_inst.read_data[0]
.sym 20132 processor.mem_regwb_mux.input0[0]
.sym 20133 processor.dataMemOut_fwd_mux.select
.sym 20134 $false
.sym 20137 processor.ex_mem_reg.data_out[41]
.sym 20138 processor.ex_mem_reg.data_out[74]
.sym 20139 processor.auipc_mux.select
.sym 20140 $false
.sym 20143 data_mem_inst.addr[1]
.sym 20144 $false
.sym 20145 $false
.sym 20146 $false
.sym 20149 processor.mem_regwb_mux.input0[0]
.sym 20150 $false
.sym 20151 $false
.sym 20152 $false
.sym 20155 data_mem_inst.write_data[0]
.sym 20156 $false
.sym 20157 $false
.sym 20158 $false
.sym 20159 $true
.sym 20160 processor.ControlAndStatus_registers.clk$2
.sym 20161 $false
.sym 20162 $abc$16389$processor.wb_fwd2_mux.input0[11]_new_
.sym 20164 $abc$16389$processor.mem_fwd1_mux.input1[9]_new_inv_
.sym 20165 $abc$16389$processor.wb_fwd1_mux.input0[11]_new_inv_
.sym 20166 data_mem_inst.write_data[11]
.sym 20167 $abc$16389$processor.mem_fwd1_mux.input1[11]_new_inv_
.sym 20168 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[11]
.sym 20169 processor.ex_mem_reg.data_out[81]
.sym 20236 processor.mem_wb_reg.data_out[45]
.sym 20237 processor.mem_wb_reg.data_out[77]
.sym 20238 processor.wb_mux.select
.sym 20239 $false
.sym 20248 data_mem_inst.read_data[9]
.sym 20249 processor.mem_regwb_mux.input0[9]
.sym 20250 processor.dataMemOut_fwd_mux.select
.sym 20251 $false
.sym 20260 processor.ex_mem_reg.data_out[115]
.sym 20261 $abc$16389$processor.mem_csrr_mux.input0[9]_new_inv_
.sym 20262 processor.forwarding_unit.MEM_CSRR
.sym 20263 $false
.sym 20266 data_mem_inst.write_data[9]
.sym 20267 $false
.sym 20268 $false
.sym 20269 $false
.sym 20272 data_mem_inst.read_data[9]
.sym 20273 $false
.sym 20274 $false
.sym 20275 $false
.sym 20278 processor.mem_regwb_mux.input0[9]
.sym 20279 $false
.sym 20280 $false
.sym 20281 $false
.sym 20282 $true
.sym 20283 processor.ControlAndStatus_registers.clk$2
.sym 20284 $false
.sym 20285 $abc$16389$processor.wb_fwd1_mux.input0[0]_new_inv_
.sym 20286 $abc$16389$processor.mem_csrr_mux.input0[20]_new_inv_
.sym 20287 $abc$16389$processor.wb_fwd2_mux.input0[0]_new_
.sym 20288 $abc$16389$processor.reg_dat_mux.input0[10]_new_inv_
.sym 20289 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[0]
.sym 20290 data_mem_inst.write_data[0]
.sym 20291 processor.mem_wb_reg.data_out[19]
.sym 20292 processor.mem_wb_reg.data_out[24]
.sym 20359 processor.mem_wb_reg.data_out[68]
.sym 20360 processor.mem_wb_reg.data_out[36]
.sym 20361 processor.wb_mux.select
.sym 20362 $false
.sym 20365 processor.ex_mem_reg.data_out[116]
.sym 20366 $abc$16389$processor.mem_csrr_mux.input0[10]_new_inv_
.sym 20367 processor.forwarding_unit.MEM_CSRR
.sym 20368 $false
.sym 20371 processor.mem_wb_reg.data_out[46]
.sym 20372 processor.mem_wb_reg.data_out[78]
.sym 20373 processor.wb_mux.select
.sym 20374 $false
.sym 20377 data_mem_inst.read_data[0]
.sym 20378 processor.ex_mem_reg.data_out[74]
.sym 20379 processor.dataMemOut_fwd_mux.select
.sym 20380 $false
.sym 20383 data_mem_inst.read_data[0]
.sym 20384 $false
.sym 20385 $false
.sym 20386 $false
.sym 20389 processor.mem_regwb_mux.input0[10]
.sym 20390 $false
.sym 20391 $false
.sym 20392 $false
.sym 20395 data_mem_inst.write_data[10]
.sym 20396 $false
.sym 20397 $false
.sym 20398 $false
.sym 20401 data_mem_inst.read_data[10]
.sym 20402 $false
.sym 20403 $false
.sym 20404 $false
.sym 20405 $true
.sym 20406 processor.ControlAndStatus_registers.clk$2
.sym 20407 $false
.sym 20408 processor.mem_regwb_mux.input0[20]
.sym 20409 $abc$16389$processor.wb_fwd2_mux.input0[20]_new_
.sym 20410 data_mem_inst.write_data[20]
.sym 20411 processor.id_ex_reg.data_out[96]
.sym 20412 processor.ex_mem_reg.data_out[126]
.sym 20413 processor.mem_wb_reg.data_out[56]
.sym 20414 processor.mem_wb_reg.data_out[25]
.sym 20415 processor.ex_mem_reg.data_out[78]
.sym 20506 data_mem_inst.write_data[0]
.sym 20507 $false
.sym 20508 $false
.sym 20509 $false
.sym 20528 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14474$2
.sym 20529 clk6$2
.sym 20530 $false
.sym 20531 $abc$16389$processor.wb_fwd1_mux.input0[20]_new_inv_
.sym 20532 processor.mem_regwb_mux.input0[23]
.sym 20533 $abc$16389$processor.reg_dat_mux.input0[20]_new_inv_
.sym 20534 $abc$16389$processor.mem_fwd1_mux.input1[20]_new_inv_
.sym 20535 data_mem_inst.addr_buf[5]
.sym 20536 data_mem_inst.addr_buf[6]
.sym 20537 data_mem_inst.addr_buf[3]
.sym 20538 data_mem_inst.addr_buf[4]
.sym 20605 data_mem_inst.word_buf[1]
.sym 20606 data_mem_inst.write_data_buffer[1]
.sym 20607 $abc$16389$new_n2740_
.sym 20608 $false
.sym 20617 data_mem_inst.word_buf[0]
.sym 20618 data_mem_inst.write_data_buffer[0]
.sym 20619 $abc$16389$new_n2740_
.sym 20620 $false
.sym 20635 data_mem_inst.addr[0]
.sym 20636 $false
.sym 20637 $false
.sym 20638 $false
.sym 20641 data_mem_inst.write_data[23]
.sym 20642 $false
.sym 20643 $false
.sym 20644 $false
.sym 20651 $true
.sym 20652 processor.ControlAndStatus_registers.clk$2
.sym 20653 $false
.sym 20654 data_mem_inst.replacement_word[2]
.sym 20655 $abc$16389$new_n2736_
.sym 20656 data_mem_inst.replacement_word[3]
.sym 20657 data_mem_inst.read_data[17]
.sym 20658 data_mem_inst.read_data[22]
.sym 20659 data_mem_inst.read_data[30]
.sym 20660 data_mem_inst.read_data[13]
.sym 20661 data_mem_inst.read_data[11]
.sym 20728 data_mem_inst.word_buf[17]
.sym 20729 data_mem_inst.word_buf[1]
.sym 20730 $abc$16389$data_mem_inst.select0_new_
.sym 20731 $false
.sym 20734 data_mem_inst.word_buf[1]
.sym 20735 data_mem_inst.word_buf[17]
.sym 20736 $abc$16389$data_mem_inst.select0_new_
.sym 20737 $abc$16389$new_n3372_
.sym 20740 $abc$16389$new_n2654_
.sym 20741 data_mem_inst.word_buf[17]
.sym 20742 $false
.sym 20743 $false
.sym 20746 $abc$16389$data_mem_inst.out6[9]_new_inv_
.sym 20747 data_mem_inst.select2
.sym 20748 $abc$16389$new_n2697_
.sym 20749 $false
.sym 20752 $abc$16389$new_n2692_
.sym 20753 $abc$16389$new_n2714_
.sym 20754 data_mem_inst.select2
.sym 20755 $abc$16389$new_n2697_
.sym 20758 $abc$16389$data_mem_inst.out6[10]_new_inv_
.sym 20759 data_mem_inst.select2
.sym 20760 $abc$16389$new_n2697_
.sym 20761 $false
.sym 20764 $abc$16389$data_mem_inst.out5[1]_new_
.sym 20765 $abc$16389$data_mem_inst.out3[1]_new_
.sym 20766 data_mem_inst.select2
.sym 20767 $false
.sym 20770 $abc$16389$data_mem_inst.out6[8]_new_inv_
.sym 20771 data_mem_inst.select2
.sym 20772 $abc$16389$new_n2697_
.sym 20773 $false
.sym 20774 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14822
.sym 20775 clk6$2
.sym 20776 $false
.sym 20777 $abc$16389$new_n2778_
.sym 20778 $abc$16389$new_n2781_
.sym 20779 data_mem_inst.replacement_word[17]
.sym 20780 $abc$16389$new_n2787_
.sym 20781 $abc$16389$new_n2788_
.sym 20782 data_mem_inst.replacement_word[16]
.sym 20783 data_mem_inst.replacement_word[19]
.sym 20784 data_mem_inst.read_data[20]
.sym 20851 data_mem_inst.addr_buf[0]
.sym 20852 data_mem_inst.select2
.sym 20853 data_mem_inst.write_data_buffer[0]
.sym 20854 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$197_Y_new_
.sym 20857 $abc$16389$new_n2654_
.sym 20858 data_mem_inst.word_buf[16]
.sym 20859 $false
.sym 20860 $false
.sym 20863 $abc$16389$data_mem_inst.select1_new_
.sym 20864 data_mem_inst.word_buf[26]
.sym 20865 data_mem_inst.word_buf[10]
.sym 20866 $abc$16389$data_mem_inst.select0_new_
.sym 20869 data_mem_inst.select2
.sym 20870 $abc$16389$data_mem_inst.select0_new_
.sym 20871 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$197_Y_new_
.sym 20872 $false
.sym 20875 $abc$16389$new_n2647_
.sym 20876 data_mem_inst.word_buf[16]
.sym 20877 $abc$16389$data_mem_inst.select0_new_
.sym 20878 data_mem_inst.word_buf[0]
.sym 20881 data_mem_inst.addr_buf[0]
.sym 20882 data_mem_inst.select2
.sym 20883 data_mem_inst.write_data_buffer[1]
.sym 20884 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$197_Y_new_
.sym 20887 $abc$16389$data_mem_inst.select0_new_
.sym 20888 $abc$16389$data_mem_inst.select1_new_
.sym 20889 $false
.sym 20890 $false
.sym 20893 $abc$16389$new_n2651_
.sym 20894 $abc$16389$new_n2653_
.sym 20895 $abc$16389$data_mem_inst.out6[0]_new_inv_
.sym 20896 data_mem_inst.select2
.sym 20897 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14822
.sym 20898 clk6$2
.sym 20899 $false
.sym 20900 $abc$16389$new_n2730_
.sym 20901 $abc$16389$data_mem_inst.out6[11]_new_inv_
.sym 20902 data_mem_inst.write_data_buffer[19]
.sym 20903 data_mem_inst.write_data_buffer[16]
.sym 20904 data_mem_inst.write_data_buffer[2]
.sym 20905 data_mem_inst.addr_buf[10]
.sym 20906 data_mem_inst.write_data_buffer[5]
.sym 20907 data_mem_inst.write_data_buffer[22]
.sym 20974 $abc$16389$data_mem_inst.select0_new_
.sym 20975 data_mem_inst.word_buf[24]
.sym 20976 $abc$16389$data_mem_inst.out1[0]_new_inv_
.sym 20977 $abc$16389$data_mem_inst.select1_new_
.sym 20980 $abc$16389$new_n2654_
.sym 20981 data_mem_inst.word_buf[24]
.sym 20982 $false
.sym 20983 $false
.sym 20986 data_mem_inst.word_buf[0]
.sym 20987 data_mem_inst.word_buf[8]
.sym 20988 $abc$16389$data_mem_inst.select0_new_
.sym 20989 $false
.sym 20992 $abc$16389$data_mem_inst.select1_new_
.sym 20993 data_mem_inst.word_buf[25]
.sym 20994 data_mem_inst.word_buf[9]
.sym 20995 $abc$16389$data_mem_inst.select0_new_
.sym 20998 data_mem_inst.word_buf[9]
.sym 20999 data_mem_inst.word_buf[25]
.sym 21000 $abc$16389$data_mem_inst.select0_new_
.sym 21001 $abc$16389$data_mem_inst.select1_new_
.sym 21004 $abc$16389$data_mem_inst.out3[15]_new_inv_
.sym 21005 $abc$16389$data_mem_inst.select1_new_
.sym 21006 data_mem_inst.sign_mask_buf[3]
.sym 21007 $false
.sym 21010 $abc$16389$data_mem_inst.select1_new_
.sym 21011 data_mem_inst.word_buf[24]
.sym 21012 data_mem_inst.word_buf[8]
.sym 21013 $abc$16389$data_mem_inst.select0_new_
.sym 21016 $abc$16389$new_n2714_
.sym 21017 $abc$16389$new_n2724_
.sym 21018 data_mem_inst.select2
.sym 21019 $abc$16389$new_n2697_
.sym 21020 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14822
.sym 21021 clk6$2
.sym 21022 $false
.sym 21023 $abc$16389$data_mem_inst.out6[4]_new_inv_
.sym 21024 $abc$16389$new_n2689_
.sym 21025 $abc$16389$new_n2673_
.sym 21026 data_mem_inst.replacement_word[20]
.sym 21027 $abc$16389$new_n2685_
.sym 21028 $abc$16389$data_mem_inst.out6[6]_new_inv_
.sym 21029 data_mem_inst.read_data[6]
.sym 21030 data_mem_inst.read_data[4]
.sym 21097 $abc$16389$new_n2693_
.sym 21098 $abc$16389$new_n2692_
.sym 21099 data_mem_inst.select2
.sym 21100 $false
.sym 21103 $abc$16389$new_n2654_
.sym 21104 data_mem_inst.word_buf[22]
.sym 21105 $false
.sym 21106 $false
.sym 21109 $abc$16389$new_n2691_
.sym 21110 data_mem_inst.sign_mask_buf[3]
.sym 21111 $false
.sym 21112 $false
.sym 21115 $abc$16389$data_mem_inst.select1_new_
.sym 21116 data_mem_inst.word_buf[23]
.sym 21117 data_mem_inst.word_buf[7]
.sym 21118 $abc$16389$data_mem_inst.select0_new_
.sym 21121 $abc$16389$new_n2796_
.sym 21122 $abc$16389$new_n2797_
.sym 21123 $false
.sym 21124 $false
.sym 21127 data_mem_inst.write_select1
.sym 21128 data_mem_inst.write_data_buffer[22]
.sym 21129 $abc$16389$new_n2779_
.sym 21130 data_mem_inst.word_buf[22]
.sym 21133 $abc$16389$new_n2654_
.sym 21134 data_mem_inst.word_buf[23]
.sym 21135 $false
.sym 21136 $false
.sym 21139 $abc$16389$data_mem_inst.out6[7]_new_inv_
.sym 21140 data_mem_inst.select2
.sym 21141 $abc$16389$new_n2691_
.sym 21142 $false
.sym 21143 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14822
.sym 21144 clk6$2
.sym 21145 $false
.sym 21146 $abc$16389$new_n2794_
.sym 21147 data_mem_inst.addr[7]
.sym 21148 $abc$16389$new_n2682_
.sym 21149 $abc$16389$data_mem_inst.out6[13]_new_inv_
.sym 21150 $abc$16389$new_n2680_
.sym 21151 data_mem_inst.replacement_word[21]
.sym 21152 $abc$16389$new_n2679_
.sym 21153 data_mem_inst.read_data[5]
.sym 21220 $abc$16389$data_mem_inst.select1_new_
.sym 21221 $abc$16389$data_mem_inst.select0_new_
.sym 21222 $false
.sym 21223 $false
.sym 21226 data_mem_inst.addr_buf[0]
.sym 21227 data_mem_inst.select2
.sym 21228 data_mem_inst.write_data_buffer[6]
.sym 21229 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$197_Y_new_
.sym 21232 data_mem_inst.word_buf[15]
.sym 21233 data_mem_inst.word_buf[31]
.sym 21234 $abc$16389$data_mem_inst.select0_new_
.sym 21235 $false
.sym 21238 data_mem_inst.word_buf[7]
.sym 21239 data_mem_inst.word_buf[31]
.sym 21240 $abc$16389$data_mem_inst.select1_new_
.sym 21241 $abc$16389$data_mem_inst.select0_new_
.sym 21244 data_mem_inst.word_buf[15]
.sym 21245 $abc$16389$new_n2647_
.sym 21246 $abc$16389$new_n2694_
.sym 21247 $false
.sym 21250 data_mem_inst.write_data[21]
.sym 21251 $false
.sym 21252 $false
.sym 21253 $false
.sym 21256 data_mem_inst.write_data[6]
.sym 21257 $false
.sym 21258 $false
.sym 21259 $false
.sym 21262 data_mem_inst.write_data[15]
.sym 21263 $false
.sym 21264 $false
.sym 21265 $false
.sym 21266 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14474$2
.sym 21267 clk6$2
.sym 21268 $false
.sym 21269 $abc$16389$new_n2810_
.sym 21270 data_mem_inst.replacement_word[26]
.sym 21271 $abc$16389$new_n2793_
.sym 21272 $abc$16389$new_n2683_
.sym 21273 $abc$16389$new_n2674_
.sym 21274 data_mem_inst.replacement_word[27]
.sym 21275 $abc$16389$data_mem_inst.out1[4]_new_inv_
.sym 21276 data_mem_inst.write_data_buffer[26]
.sym 21343 data_mem_inst.write_data_buffer[10]
.sym 21344 data_mem_inst.word_buf[26]
.sym 21345 data_mem_inst.addr_buf[1]
.sym 21346 $abc$16389$data_mem_inst.write_select0_new_
.sym 21349 $abc$16389$new_n2805_
.sym 21350 data_mem_inst.word_buf[25]
.sym 21351 $abc$16389$new_n2807_
.sym 21352 $false
.sym 21355 data_mem_inst.write_data_buffer[0]
.sym 21356 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$192_Y_new_
.sym 21357 $abc$16389$data_mem_inst.bdec_sig3_new_
.sym 21358 $abc$16389$new_n2803_
.sym 21361 data_mem_inst.write_select1
.sym 21362 data_mem_inst.write_data_buffer[24]
.sym 21363 $abc$16389$new_n2758_
.sym 21364 data_mem_inst.write_data_buffer[8]
.sym 21367 $abc$16389$new_n2805_
.sym 21368 data_mem_inst.word_buf[24]
.sym 21369 $abc$16389$new_n2802_
.sym 21370 $false
.sym 21373 data_mem_inst.write_data[10]
.sym 21374 $false
.sym 21375 $false
.sym 21376 $false
.sym 21379 data_mem_inst.write_data[7]
.sym 21380 $false
.sym 21381 $false
.sym 21382 $false
.sym 21385 data_mem_inst.write_data[8]
.sym 21386 $false
.sym 21387 $false
.sym 21388 $false
.sym 21389 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14474$2
.sym 21390 clk6$2
.sym 21391 $false
.sym 21392 $abc$16389$new_n2815_
.sym 21394 $abc$16389$new_n2762_
.sym 21395 $abc$16389$new_n2814_
.sym 21396 $abc$16389$new_n2763_
.sym 21397 data_mem_inst.write_select1
.sym 21398 data_mem_inst.write_data_buffer[27]
.sym 21399 data_mem_inst.write_data_buffer[3]
.sym 21466 data_mem_inst.write_select1
.sym 21467 data_mem_inst.select2
.sym 21468 $false
.sym 21469 $false
.sym 21472 data_mem_inst.word_buf[31]
.sym 21473 data_mem_inst.write_data_buffer[7]
.sym 21474 $abc$16389$data_mem_inst.bdec_sig3_new_
.sym 21475 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$192_Y_new_
.sym 21478 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$197_Y_new_
.sym 21479 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$192_Y_new_
.sym 21480 data_mem_inst.write_data_buffer[8]
.sym 21481 $abc$16389$new_n2750_
.sym 21484 data_mem_inst.write_data_buffer[31]
.sym 21485 data_mem_inst.write_select1
.sym 21486 $abc$16389$new_n2826_
.sym 21487 $abc$16389$new_n2827_
.sym 21490 data_mem_inst.select2
.sym 21491 data_mem_inst.addr_buf[0]
.sym 21492 data_mem_inst.addr_buf[1]
.sym 21493 data_mem_inst.write_select1
.sym 21496 data_mem_inst.write_data_buffer[15]
.sym 21497 data_mem_inst.word_buf[31]
.sym 21498 data_mem_inst.addr_buf[1]
.sym 21499 $abc$16389$data_mem_inst.write_select0_new_
.sym 21502 data_mem_inst.select2
.sym 21503 data_mem_inst.write_select1
.sym 21504 $false
.sym 21505 $false
.sym 21508 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$192_Y_new_
.sym 21509 $abc$16389$data_mem_inst.bdec_sig1_new_
.sym 21510 data_mem_inst.write_data_buffer[0]
.sym 21511 $false
.sym 21515 data_mem_inst.replacement_word[30]
.sym 21516 $abc$16389$new_n2821_
.sym 21517 $abc$16389$new_n2818_
.sym 21518 data_mem_inst.replacement_word[28]
.sym 21519 data_mem_inst.replacement_word[29]
.sym 21520 $abc$16389$new_n2820_
.sym 21521 $abc$16389$new_n2817_
.sym 21522 data_mem_inst.write_data_buffer[13]
.sym 21589 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$197_Y_new_
.sym 21590 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$192_Y_new_
.sym 21591 data_mem_inst.write_data_buffer[10]
.sym 21592 $false
.sym 21595 data_mem_inst.addr_buf[0]
.sym 21596 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$192_Y_new_
.sym 21597 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$197_Y_new_
.sym 21598 $false
.sym 21601 data_mem_inst.write_data_buffer[6]
.sym 21602 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$192_Y_new_
.sym 21603 $abc$16389$data_mem_inst.bdec_sig3_new_
.sym 21604 $abc$16389$new_n2824_
.sym 21607 data_mem_inst.write_select1
.sym 21608 data_mem_inst.write_data_buffer[30]
.sym 21609 $abc$16389$new_n2758_
.sym 21610 data_mem_inst.write_data_buffer[14]
.sym 21613 data_mem_inst.word_buf[10]
.sym 21614 data_mem_inst.write_data_buffer[2]
.sym 21615 $abc$16389$data_mem_inst.bdec_sig1_new_
.sym 21616 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$192_Y_new_
.sym 21619 data_mem_inst.word_buf[10]
.sym 21620 $abc$16389$new_n2758_
.sym 21621 $abc$16389$new_n2760_
.sym 21622 $abc$16389$new_n2759_
.sym 21625 data_mem_inst.write_data[14]
.sym 21626 $false
.sym 21627 $false
.sym 21628 $false
.sym 21631 data_mem_inst.write_data[30]
.sym 21632 $false
.sym 21633 $false
.sym 21634 $false
.sym 21635 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14474$2
.sym 21636 clk6$2
.sym 21637 $false
.sym 21638 data_mem_inst.replacement_word[14]
.sym 21639 $abc$16389$new_n2766_
.sym 21640 $abc$16389$new_n2765_
.sym 21641 $abc$16389$new_n2768_
.sym 21642 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[20]_new_
.sym 21643 $abc$16389$new_n2769_
.sym 21644 data_mem_inst.replacement_word[6]
.sym 21645 data_mem_inst.led_reg[3]
.sym 21712 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$197_Y_new_
.sym 21713 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$192_Y_new_
.sym 21714 data_mem_inst.write_data_buffer[15]
.sym 21715 $abc$16389$new_n2775_
.sym 21718 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$192_Y_new_
.sym 21719 $abc$16389$data_mem_inst.bdec_sig1_new_
.sym 21720 data_mem_inst.write_data_buffer[6]
.sym 21721 $false
.sym 21730 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$192_Y_new_
.sym 21731 $abc$16389$data_mem_inst.bdec_sig1_new_
.sym 21732 data_mem_inst.write_data_buffer[7]
.sym 21733 $false
.sym 21736 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$197_Y_new_
.sym 21737 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$192_Y_new_
.sym 21738 data_mem_inst.write_data_buffer[14]
.sym 21739 $abc$16389$new_n2772_
.sym 21754 data_mem_inst.write_data[1]
.sym 21755 $false
.sym 21756 $false
.sym 21757 $false
.sym 21758 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14666
.sym 21759 clk6$2
.sym 21760 $false
.sym 21761 data_mem_inst.replacement_word[5]
.sym 21762 processor.alu_main.B[3]
.sym 21763 data_mem_inst.replacement_word[13]
.sym 21764 data_mem_inst.replacement_word[4]
.sym 21765 processor.addr_adder_mux.input1[5]
.sym 21766 data_mem_inst.replacement_word[11]
.sym 21767 data_mem_inst.replacement_word[12]
.sym 21768 processor.alu_main.B[7]
.sym 21835 $abc$16389$new_n2753_
.sym 21836 data_mem_inst.word_buf[8]
.sym 21837 $abc$16389$new_n2749_
.sym 21838 $false
.sym 21853 $abc$16389$new_n2753_
.sym 21854 data_mem_inst.word_buf[9]
.sym 21855 $abc$16389$new_n2755_
.sym 21856 $false
.sym 21859 data_mem_inst.word_buf[7]
.sym 21860 data_mem_inst.write_data_buffer[7]
.sym 21861 $abc$16389$new_n2740_
.sym 21862 $false
.sym 21865 $abc$16389$new_n2753_
.sym 21866 data_mem_inst.word_buf[15]
.sym 21867 $abc$16389$new_n2774_
.sym 21868 $false
.sym 21884 processor.addr_adder_mux.input1[12]
.sym 21885 processor.alu_main.B[12]
.sym 21886 processor.addr_adder_mux.input1[20]
.sym 21887 processor.alu_main.B[9]
.sym 21888 processor.alu_main.B[16]
.sym 21889 processor.addr_adder_mux.input1[10]
.sym 21890 processor.addr_adder_mux.input1[22]
.sym 21891 processor.alu_main.B[23]
.sym 22081 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[17]
.sym 22082 $false
.sym 22083 $false
.sym 22084 $false
.sym 22099 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[23]
.sym 22100 $false
.sym 22101 $false
.sym 22102 $false
.sym 22105 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[16]
.sym 22106 $false
.sym 22107 $false
.sym 22108 $false
.sym 22111 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[20]
.sym 22112 $false
.sym 22113 $false
.sym 22114 $false
.sym 22117 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[17]
.sym 22118 $false
.sym 22119 $false
.sym 22120 $false
.sym 22123 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[19]
.sym 22124 $false
.sym 22125 $false
.sym 22126 $false
.sym 22204 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[26]
.sym 22205 $false
.sym 22206 $false
.sym 22207 $false
.sym 22210 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[25]
.sym 22211 $false
.sym 22212 $false
.sym 22213 $false
.sym 22222 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[28]
.sym 22223 $false
.sym 22224 $false
.sym 22225 $false
.sym 22228 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[31]
.sym 22229 $false
.sym 22230 $false
.sym 22231 $false
.sym 22234 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[30]
.sym 22235 $false
.sym 22236 $false
.sym 22237 $false
.sym 22246 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[27]
.sym 22247 $false
.sym 22248 $false
.sym 22249 $false
.sym 22499 $abc$16389$auto$alumacc.cc:491:replace_alu$663[31]
.sym 22667 data_mem_inst.led_reg[1]
.sym 22697 data_mem_inst.led_reg[5]
.sym 22978 data_mem_inst.write_data[0]
.sym 22979 $false
.sym 22980 $false
.sym 22981 $false
.sym 23006 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14666
.sym 23007 clk6$2
.sym 23008 $false
.sym 23011 processor.ControlAndStatus_registers.rdVal_CSR[3]
.sym 23015 processor.ControlAndStatus_registers.rdVal_CSR[2]
.sym 23113 processor.CSRR_signal
.sym 23114 processor.if_id_reg.data_out[46]
.sym 23115 $false
.sym 23116 $false
.sym 23125 data_mem_inst.write_data[5]
.sym 23126 $false
.sym 23127 $false
.sym 23128 $false
.sym 23129 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14666
.sym 23130 clk6$2
.sym 23131 $false
.sym 23134 processor.ControlAndStatus_registers.rdVal_CSR[1]
.sym 23138 processor.ControlAndStatus_registers.rdVal_CSR[0]
.sym 23218 processor.ex_mem_reg.data_out[77]
.sym 23219 $false
.sym 23220 $false
.sym 23221 $false
.sym 23252 $true
.sym 23253 processor.ControlAndStatus_registers.clk$2
.sym 23254 $false
.sym 23257 processor.ControlAndStatus_registers.rdVal_CSR[11]
.sym 23261 processor.ControlAndStatus_registers.rdVal_CSR[10]
.sym 23380 processor.ControlAndStatus_registers.rdVal_CSR[9]
.sym 23384 processor.ControlAndStatus_registers.rdVal_CSR[8]
.sym 23464 processor.ex_mem_reg.data_out[75]
.sym 23465 $false
.sym 23466 $false
.sym 23467 $false
.sym 23488 processor.PC.outAddr[19]
.sym 23489 $false
.sym 23490 $false
.sym 23491 $false
.sym 23498 $true
.sym 23499 processor.ControlAndStatus_registers.clk$2
.sym 23500 $false
.sym 23503 processor.ControlAndStatus_registers.rdVal_CSR[7]
.sym 23507 processor.ControlAndStatus_registers.rdVal_CSR[6]
.sym 23575 processor.ex_mem_reg.data_out[85]
.sym 23576 $false
.sym 23577 $false
.sym 23578 $false
.sym 23587 processor.ex_mem_reg.data_out[83]
.sym 23588 $false
.sym 23589 $false
.sym 23590 $false
.sym 23621 $true
.sym 23622 processor.ControlAndStatus_registers.clk$2
.sym 23623 $false
.sym 23626 processor.ControlAndStatus_registers.rdVal_CSR[5]
.sym 23630 processor.ControlAndStatus_registers.rdVal_CSR[4]
.sym 23698 processor.ex_mem_reg.data_out[85]
.sym 23699 processor.ex_mem_reg.data_out[52]
.sym 23700 processor.auipc_mux.select
.sym 23701 $false
.sym 23704 processor.ex_mem_reg.data_out[81]
.sym 23705 $false
.sym 23706 $false
.sym 23707 $false
.sym 23716 processor.ControlAndStatus_registers.rdVal_CSR[11]
.sym 23717 $abc$16389$processor.RegB_mux.input0[11]_new_inv_
.sym 23718 processor.CSRR_signal
.sym 23719 $false
.sym 23722 processor.mem_regwb_mux.input0[5]
.sym 23723 $false
.sym 23724 $false
.sym 23725 $false
.sym 23728 processor.ControlAndStatus_registers.rdVal_CSR[10]
.sym 23729 $abc$16389$processor.RegB_mux.input0[10]_new_inv_
.sym 23730 processor.CSRR_signal
.sym 23731 $false
.sym 23734 processor.ControlAndStatus_registers.rdVal_CSR[0]
.sym 23735 $abc$16389$processor.RegB_mux.input0[0]_new_inv_
.sym 23736 processor.CSRR_signal
.sym 23737 $false
.sym 23740 processor.ControlAndStatus_registers.rdVal_CSR[7]
.sym 23741 $abc$16389$processor.RegB_mux.input0[7]_new_inv_
.sym 23742 processor.CSRR_signal
.sym 23743 $false
.sym 23744 $true
.sym 23745 processor.ControlAndStatus_registers.clk$2
.sym 23746 $false
.sym 23749 processor.ControlAndStatus_registers.rdVal_CSR[15]
.sym 23753 processor.ControlAndStatus_registers.rdVal_CSR[14]
.sym 23821 processor.mem_wb_reg.data_out[41]
.sym 23822 processor.mem_wb_reg.data_out[73]
.sym 23823 processor.wb_mux.select
.sym 23824 $false
.sym 23827 processor.id_ex_reg.data_out[83]
.sym 23828 $abc$16389$processor.mem_fwd1_mux.input1[7]_new_inv_
.sym 23829 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 23830 $abc$16389$new_n3246_
.sym 23833 $abc$16389$processor.wb_fwd1_mux.input1[1]_new_inv_
.sym 23834 $abc$16389$processor.wb_fwd2_mux.input0[1]_new_
.sym 23835 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 23836 $false
.sym 23839 $abc$16389$processor.wb_fwd1_mux.input0[5]_new_inv_
.sym 23840 $abc$16389$processor.wb_fwd1_mux.input1[5]_new_inv_
.sym 23841 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 23842 $false
.sym 23845 $abc$16389$processor.wb_fwd1_mux.input0[1]_new_inv_
.sym 23846 $abc$16389$processor.wb_fwd1_mux.input1[1]_new_inv_
.sym 23847 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 23848 $false
.sym 23851 processor.ex_mem_reg.data_out[117]
.sym 23852 $abc$16389$processor.mem_csrr_mux.input0[11]_new_inv_
.sym 23853 processor.forwarding_unit.MEM_CSRR
.sym 23854 $false
.sym 23857 processor.id_ex_reg.data_out[45]
.sym 23858 $abc$16389$processor.mem_fwd1_mux.input1[1]_new_inv_
.sym 23859 $abc$16389$new_n1538_
.sym 23860 $false
.sym 23863 processor.id_ex_reg.data_out[77]
.sym 23864 $abc$16389$processor.mem_fwd1_mux.input1[1]_new_inv_
.sym 23865 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 23866 $abc$16389$new_n3246_
.sym 23872 processor.ControlAndStatus_registers.rdVal_CSR[13]
.sym 23876 processor.ControlAndStatus_registers.rdVal_CSR[12]
.sym 23944 data_mem_inst.read_data[11]
.sym 23945 processor.mem_regwb_mux.input0[11]
.sym 23946 processor.dataMemOut_fwd_mux.select
.sym 23947 $false
.sym 23950 processor.mem_wb_reg.data_out[47]
.sym 23951 processor.mem_wb_reg.data_out[79]
.sym 23952 processor.wb_mux.select
.sym 23953 $false
.sym 23956 processor.ex_mem_reg.data_out[114]
.sym 23957 $abc$16389$processor.mem_csrr_mux.input0[8]_new_inv_
.sym 23958 processor.forwarding_unit.MEM_CSRR
.sym 23959 $false
.sym 23962 data_mem_inst.write_data[3]
.sym 23963 $false
.sym 23964 $false
.sym 23965 $false
.sym 23968 processor.mem_regwb_mux.input0[11]
.sym 23969 $false
.sym 23970 $false
.sym 23971 $false
.sym 23974 data_mem_inst.write_data[11]
.sym 23975 $false
.sym 23976 $false
.sym 23977 $false
.sym 23980 data_mem_inst.read_data[8]
.sym 23981 $false
.sym 23982 $false
.sym 23983 $false
.sym 23986 data_mem_inst.read_data[11]
.sym 23987 $false
.sym 23988 $false
.sym 23989 $false
.sym 23990 $true
.sym 23991 processor.ControlAndStatus_registers.clk$2
.sym 23992 $false
.sym 23995 processor.ControlAndStatus_registers.rdVal_CSR[23]
.sym 23999 processor.ControlAndStatus_registers.rdVal_CSR[22]
.sym 24067 processor.id_ex_reg.data_out[87]
.sym 24068 $abc$16389$processor.mem_fwd1_mux.input1[11]_new_inv_
.sym 24069 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 24070 $abc$16389$new_n3246_
.sym 24079 data_mem_inst.read_data[9]
.sym 24080 processor.ex_mem_reg.data_out[83]
.sym 24081 processor.dataMemOut_fwd_mux.select
.sym 24082 $false
.sym 24085 processor.id_ex_reg.data_out[55]
.sym 24086 $abc$16389$processor.mem_fwd1_mux.input1[11]_new_inv_
.sym 24087 $abc$16389$new_n1538_
.sym 24088 $false
.sym 24091 $abc$16389$processor.wb_fwd1_mux.input1[11]_new_inv_
.sym 24092 $abc$16389$processor.wb_fwd2_mux.input0[11]_new_
.sym 24093 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 24094 $false
.sym 24097 data_mem_inst.read_data[11]
.sym 24098 processor.ex_mem_reg.data_out[85]
.sym 24099 processor.dataMemOut_fwd_mux.select
.sym 24100 $false
.sym 24103 $abc$16389$processor.wb_fwd1_mux.input0[11]_new_inv_
.sym 24104 $abc$16389$processor.wb_fwd1_mux.input1[11]_new_inv_
.sym 24105 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 24106 $false
.sym 24109 data_mem_inst.addr[7]
.sym 24110 $false
.sym 24111 $false
.sym 24112 $false
.sym 24113 $true
.sym 24114 processor.ControlAndStatus_registers.clk$2
.sym 24115 $false
.sym 24118 processor.ControlAndStatus_registers.rdVal_CSR[21]
.sym 24122 processor.ControlAndStatus_registers.rdVal_CSR[20]
.sym 24190 processor.id_ex_reg.data_out[44]
.sym 24191 $abc$16389$processor.mem_fwd1_mux.input1[0]_new_inv_
.sym 24192 $abc$16389$new_n1538_
.sym 24193 $false
.sym 24196 processor.ex_mem_reg.data_out[94]
.sym 24197 processor.ex_mem_reg.data_out[61]
.sym 24198 processor.auipc_mux.select
.sym 24199 $false
.sym 24202 processor.id_ex_reg.data_out[76]
.sym 24203 $abc$16389$processor.mem_fwd1_mux.input1[0]_new_inv_
.sym 24204 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 24205 $abc$16389$new_n3246_
.sym 24208 data_mem_inst.read_data[10]
.sym 24209 processor.mem_regwb_mux.input0[10]
.sym 24210 processor.dataMemOut_fwd_mux.select
.sym 24211 $false
.sym 24214 $abc$16389$processor.wb_fwd1_mux.input0[0]_new_inv_
.sym 24215 $abc$16389$processor.wb_fwd1_mux.input1[0]_new_inv_
.sym 24216 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 24217 $false
.sym 24220 $abc$16389$processor.wb_fwd1_mux.input1[0]_new_inv_
.sym 24221 $abc$16389$processor.wb_fwd2_mux.input0[0]_new_
.sym 24222 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 24223 $false
.sym 24226 processor.ex_mem_reg.data_out[89]
.sym 24227 $false
.sym 24228 $false
.sym 24229 $false
.sym 24232 processor.ex_mem_reg.data_out[94]
.sym 24233 $false
.sym 24234 $false
.sym 24235 $false
.sym 24236 $true
.sym 24237 processor.ControlAndStatus_registers.clk$2
.sym 24238 $false
.sym 24241 data_mem_inst.word_buf[3]
.sym 24245 data_mem_inst.word_buf[2]
.sym 24313 processor.ex_mem_reg.data_out[126]
.sym 24314 $abc$16389$processor.mem_csrr_mux.input0[20]_new_inv_
.sym 24315 processor.forwarding_unit.MEM_CSRR
.sym 24316 $false
.sym 24319 processor.id_ex_reg.data_out[96]
.sym 24320 $abc$16389$processor.mem_fwd1_mux.input1[20]_new_inv_
.sym 24321 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 24322 $abc$16389$new_n3246_
.sym 24325 $abc$16389$processor.wb_fwd1_mux.input1[20]_new_inv_
.sym 24326 $abc$16389$processor.wb_fwd2_mux.input0[20]_new_
.sym 24327 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 24328 $false
.sym 24331 processor.ControlAndStatus_registers.rdVal_CSR[20]
.sym 24332 $abc$16389$processor.RegB_mux.input0[20]_new_inv_
.sym 24333 processor.CSRR_signal
.sym 24334 $false
.sym 24337 data_mem_inst.write_data[20]
.sym 24338 $false
.sym 24339 $false
.sym 24340 $false
.sym 24343 processor.mem_regwb_mux.input0[20]
.sym 24344 $false
.sym 24345 $false
.sym 24346 $false
.sym 24349 processor.ex_mem_reg.data_out[95]
.sym 24350 $false
.sym 24351 $false
.sym 24352 $false
.sym 24355 data_mem_inst.addr[4]
.sym 24356 $false
.sym 24357 $false
.sym 24358 $false
.sym 24359 $true
.sym 24360 processor.ControlAndStatus_registers.clk$2
.sym 24361 $false
.sym 24364 data_mem_inst.word_buf[1]
.sym 24368 data_mem_inst.word_buf[0]
.sym 24436 processor.id_ex_reg.data_out[64]
.sym 24437 $abc$16389$processor.mem_fwd1_mux.input1[20]_new_inv_
.sym 24438 $abc$16389$new_n1538_
.sym 24439 $false
.sym 24442 processor.ex_mem_reg.data_out[129]
.sym 24443 $abc$16389$processor.mem_csrr_mux.input0[23]_new_inv_
.sym 24444 processor.forwarding_unit.MEM_CSRR
.sym 24445 $false
.sym 24448 data_mem_inst.read_data[20]
.sym 24449 processor.mem_regwb_mux.input0[20]
.sym 24450 processor.dataMemOut_fwd_mux.select
.sym 24451 $false
.sym 24454 data_mem_inst.read_data[20]
.sym 24455 processor.ex_mem_reg.data_out[94]
.sym 24456 processor.dataMemOut_fwd_mux.select
.sym 24457 $false
.sym 24460 data_mem_inst.addr[5]
.sym 24461 $false
.sym 24462 $false
.sym 24463 $false
.sym 24466 data_mem_inst.addr[6]
.sym 24467 $false
.sym 24468 $false
.sym 24469 $false
.sym 24472 data_mem_inst.addr[3]
.sym 24473 $false
.sym 24474 $false
.sym 24475 $false
.sym 24478 data_mem_inst.addr[4]
.sym 24479 $false
.sym 24480 $false
.sym 24481 $false
.sym 24482 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14474$2
.sym 24483 clk6$2
.sym 24484 $false
.sym 24487 data_mem_inst.word_buf[19]
.sym 24491 data_mem_inst.word_buf[18]
.sym 24559 data_mem_inst.word_buf[2]
.sym 24560 data_mem_inst.write_data_buffer[2]
.sym 24561 $abc$16389$new_n2740_
.sym 24562 $false
.sym 24565 $abc$16389$new_n2654_
.sym 24566 data_mem_inst.word_buf[30]
.sym 24567 $false
.sym 24568 $false
.sym 24571 data_mem_inst.word_buf[3]
.sym 24572 data_mem_inst.write_data_buffer[3]
.sym 24573 $abc$16389$new_n2740_
.sym 24574 $false
.sym 24577 $abc$16389$new_n2716_
.sym 24578 $abc$16389$new_n2714_
.sym 24579 data_mem_inst.select2
.sym 24580 $abc$16389$new_n2697_
.sym 24583 $abc$16389$new_n2686_
.sym 24584 $abc$16389$new_n2714_
.sym 24585 data_mem_inst.select2
.sym 24586 $abc$16389$new_n2697_
.sym 24589 $abc$16389$new_n2714_
.sym 24590 $abc$16389$new_n2736_
.sym 24591 data_mem_inst.select2
.sym 24592 $abc$16389$new_n2697_
.sym 24595 $abc$16389$data_mem_inst.out6[13]_new_inv_
.sym 24596 data_mem_inst.select2
.sym 24597 $abc$16389$new_n2697_
.sym 24598 $false
.sym 24601 $abc$16389$data_mem_inst.out6[11]_new_inv_
.sym 24602 data_mem_inst.select2
.sym 24603 $abc$16389$new_n2697_
.sym 24604 $false
.sym 24605 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14822
.sym 24606 clk6$2
.sym 24607 $false
.sym 24610 data_mem_inst.word_buf[17]
.sym 24614 data_mem_inst.word_buf[16]
.sym 24682 data_mem_inst.write_select1
.sym 24683 data_mem_inst.write_data_buffer[16]
.sym 24684 $abc$16389$new_n2779_
.sym 24685 data_mem_inst.word_buf[16]
.sym 24688 data_mem_inst.write_data_buffer[17]
.sym 24689 data_mem_inst.write_select1
.sym 24690 $abc$16389$new_n2782_
.sym 24691 $false
.sym 24694 $abc$16389$new_n2779_
.sym 24695 data_mem_inst.word_buf[17]
.sym 24696 $abc$16389$new_n2781_
.sym 24697 $false
.sym 24700 data_mem_inst.addr_buf[0]
.sym 24701 data_mem_inst.select2
.sym 24702 data_mem_inst.write_data_buffer[3]
.sym 24703 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$197_Y_new_
.sym 24706 data_mem_inst.write_select1
.sym 24707 data_mem_inst.write_data_buffer[19]
.sym 24708 $abc$16389$new_n2779_
.sym 24709 data_mem_inst.word_buf[19]
.sym 24712 $abc$16389$new_n2777_
.sym 24713 $abc$16389$new_n2778_
.sym 24714 $false
.sym 24715 $false
.sym 24718 $abc$16389$new_n2787_
.sym 24719 $abc$16389$new_n2788_
.sym 24720 $false
.sym 24721 $false
.sym 24724 $abc$16389$new_n2673_
.sym 24725 $abc$16389$new_n2714_
.sym 24726 data_mem_inst.select2
.sym 24727 $abc$16389$new_n2697_
.sym 24728 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14822
.sym 24729 clk6$2
.sym 24730 $false
.sym 24733 data_mem_inst.word_buf[23]
.sym 24737 data_mem_inst.word_buf[22]
.sym 24805 $abc$16389$new_n2654_
.sym 24806 data_mem_inst.word_buf[27]
.sym 24807 $false
.sym 24808 $false
.sym 24811 $abc$16389$data_mem_inst.select1_new_
.sym 24812 data_mem_inst.word_buf[27]
.sym 24813 data_mem_inst.word_buf[11]
.sym 24814 $abc$16389$data_mem_inst.select0_new_
.sym 24817 data_mem_inst.write_data[19]
.sym 24818 $false
.sym 24819 $false
.sym 24820 $false
.sym 24823 data_mem_inst.write_data[16]
.sym 24824 $false
.sym 24825 $false
.sym 24826 $false
.sym 24829 data_mem_inst.write_data[2]
.sym 24830 $false
.sym 24831 $false
.sym 24832 $false
.sym 24835 data_mem_inst.addr[10]
.sym 24836 $false
.sym 24837 $false
.sym 24838 $false
.sym 24841 data_mem_inst.write_data[5]
.sym 24842 $false
.sym 24843 $false
.sym 24844 $false
.sym 24847 data_mem_inst.write_data[22]
.sym 24848 $false
.sym 24849 $false
.sym 24850 $false
.sym 24851 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14474$2
.sym 24852 clk6$2
.sym 24853 $false
.sym 24856 data_mem_inst.word_buf[21]
.sym 24860 data_mem_inst.word_buf[20]
.sym 24928 $abc$16389$new_n2647_
.sym 24929 data_mem_inst.word_buf[20]
.sym 24930 $abc$16389$data_mem_inst.select0_new_
.sym 24931 data_mem_inst.word_buf[4]
.sym 24934 data_mem_inst.word_buf[6]
.sym 24935 data_mem_inst.word_buf[30]
.sym 24936 $abc$16389$data_mem_inst.select1_new_
.sym 24937 $abc$16389$data_mem_inst.select0_new_
.sym 24940 $abc$16389$new_n2654_
.sym 24941 data_mem_inst.word_buf[20]
.sym 24942 $false
.sym 24943 $false
.sym 24946 $abc$16389$new_n2779_
.sym 24947 data_mem_inst.word_buf[20]
.sym 24948 $abc$16389$new_n2790_
.sym 24949 $false
.sym 24952 data_mem_inst.word_buf[14]
.sym 24953 $abc$16389$new_n2647_
.sym 24954 $abc$16389$new_n2686_
.sym 24955 $false
.sym 24958 $abc$16389$new_n2647_
.sym 24959 data_mem_inst.word_buf[22]
.sym 24960 $abc$16389$data_mem_inst.select0_new_
.sym 24961 data_mem_inst.word_buf[6]
.sym 24964 $abc$16389$new_n2689_
.sym 24965 $abc$16389$new_n2685_
.sym 24966 $abc$16389$data_mem_inst.out6[6]_new_inv_
.sym 24967 data_mem_inst.select2
.sym 24970 $abc$16389$new_n2673_
.sym 24971 $abc$16389$new_n2674_
.sym 24972 $abc$16389$data_mem_inst.out6[4]_new_inv_
.sym 24973 data_mem_inst.select2
.sym 24974 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14822
.sym 24975 clk6$2
.sym 24976 $false
.sym 24979 data_mem_inst.word_buf[27]
.sym 24983 data_mem_inst.word_buf[26]
.sym 25051 data_mem_inst.write_select1
.sym 25052 data_mem_inst.write_data_buffer[21]
.sym 25053 $abc$16389$new_n2779_
.sym 25054 data_mem_inst.word_buf[21]
.sym 25057 processor.id_ex_reg.data_out[118]
.sym 25058 $abc$16389$processor.alu_main.ALUOut[7]_new_inv_
.sym 25059 processor.lui_mux.select
.sym 25060 $false
.sym 25063 data_mem_inst.word_buf[13]
.sym 25064 data_mem_inst.word_buf[21]
.sym 25065 data_mem_inst.select2
.sym 25066 $abc$16389$new_n2647_
.sym 25069 $abc$16389$data_mem_inst.select1_new_
.sym 25070 data_mem_inst.word_buf[29]
.sym 25071 data_mem_inst.word_buf[13]
.sym 25072 $abc$16389$data_mem_inst.select0_new_
.sym 25075 $abc$16389$new_n2654_
.sym 25076 data_mem_inst.word_buf[21]
.sym 25077 $false
.sym 25078 $false
.sym 25081 $abc$16389$new_n2793_
.sym 25082 $abc$16389$new_n2794_
.sym 25083 $false
.sym 25084 $false
.sym 25087 data_mem_inst.word_buf[29]
.sym 25088 $abc$16389$data_mem_inst.select0_new_
.sym 25089 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$197_Y_new_
.sym 25090 $abc$16389$new_n2680_
.sym 25093 data_mem_inst.select2
.sym 25094 $abc$16389$new_n2679_
.sym 25095 $abc$16389$new_n2683_
.sym 25096 $abc$16389$new_n2682_
.sym 25097 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14822
.sym 25098 clk6$2
.sym 25099 $false
.sym 25102 data_mem_inst.word_buf[25]
.sym 25106 data_mem_inst.word_buf[24]
.sym 25174 data_mem_inst.word_buf[26]
.sym 25175 data_mem_inst.write_data_buffer[2]
.sym 25176 $abc$16389$data_mem_inst.bdec_sig3_new_
.sym 25177 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$192_Y_new_
.sym 25180 data_mem_inst.write_data_buffer[26]
.sym 25181 data_mem_inst.write_select1
.sym 25182 $abc$16389$new_n2810_
.sym 25183 $abc$16389$new_n2811_
.sym 25186 data_mem_inst.addr_buf[0]
.sym 25187 data_mem_inst.select2
.sym 25188 data_mem_inst.write_data_buffer[5]
.sym 25189 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$197_Y_new_
.sym 25192 data_mem_inst.select2
.sym 25193 $abc$16389$data_mem_inst.select1_new_
.sym 25194 $abc$16389$data_mem_inst.select0_new_
.sym 25195 data_mem_inst.word_buf[5]
.sym 25198 $abc$16389$data_mem_inst.select0_new_
.sym 25199 data_mem_inst.word_buf[28]
.sym 25200 $abc$16389$data_mem_inst.out1[4]_new_inv_
.sym 25201 $abc$16389$data_mem_inst.select1_new_
.sym 25204 $abc$16389$new_n2805_
.sym 25205 data_mem_inst.word_buf[27]
.sym 25206 $abc$16389$new_n2814_
.sym 25207 $false
.sym 25210 data_mem_inst.word_buf[4]
.sym 25211 data_mem_inst.word_buf[12]
.sym 25212 $abc$16389$data_mem_inst.select0_new_
.sym 25213 $false
.sym 25216 data_mem_inst.write_data[26]
.sym 25217 $false
.sym 25218 $false
.sym 25219 $false
.sym 25220 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14474$2
.sym 25221 clk6$2
.sym 25222 $false
.sym 25225 data_mem_inst.word_buf[31]
.sym 25229 data_mem_inst.word_buf[30]
.sym 25297 data_mem_inst.write_select1
.sym 25298 data_mem_inst.write_data_buffer[27]
.sym 25299 $abc$16389$new_n2758_
.sym 25300 data_mem_inst.write_data_buffer[11]
.sym 25309 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$197_Y_new_
.sym 25310 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$192_Y_new_
.sym 25311 data_mem_inst.write_data_buffer[11]
.sym 25312 $abc$16389$new_n2763_
.sym 25315 data_mem_inst.write_data_buffer[3]
.sym 25316 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$192_Y_new_
.sym 25317 $abc$16389$data_mem_inst.bdec_sig3_new_
.sym 25318 $abc$16389$new_n2815_
.sym 25321 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$192_Y_new_
.sym 25322 $abc$16389$data_mem_inst.bdec_sig1_new_
.sym 25323 data_mem_inst.write_data_buffer[3]
.sym 25324 $false
.sym 25327 processor.id_ex_reg.data_out[149]
.sym 25328 $false
.sym 25329 $false
.sym 25330 $false
.sym 25333 data_mem_inst.write_data[27]
.sym 25334 $false
.sym 25335 $false
.sym 25336 $false
.sym 25339 data_mem_inst.write_data[3]
.sym 25340 $false
.sym 25341 $false
.sym 25342 $false
.sym 25343 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14474$2
.sym 25344 clk6$2
.sym 25345 $false
.sym 25348 data_mem_inst.word_buf[29]
.sym 25352 data_mem_inst.word_buf[28]
.sym 25420 $abc$16389$new_n2805_
.sym 25421 data_mem_inst.word_buf[30]
.sym 25422 $abc$16389$new_n2823_
.sym 25423 $false
.sym 25426 data_mem_inst.write_select1
.sym 25427 data_mem_inst.write_data_buffer[29]
.sym 25428 $abc$16389$new_n2758_
.sym 25429 data_mem_inst.write_data_buffer[13]
.sym 25432 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$192_Y_new_
.sym 25433 $abc$16389$data_mem_inst.bdec_sig3_new_
.sym 25434 data_mem_inst.write_data_buffer[4]
.sym 25435 $false
.sym 25438 data_mem_inst.word_buf[28]
.sym 25439 $abc$16389$new_n2805_
.sym 25440 $abc$16389$new_n2818_
.sym 25441 $abc$16389$new_n2817_
.sym 25444 $abc$16389$new_n2805_
.sym 25445 data_mem_inst.word_buf[29]
.sym 25446 $abc$16389$new_n2820_
.sym 25447 $false
.sym 25450 data_mem_inst.write_data_buffer[5]
.sym 25451 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$192_Y_new_
.sym 25452 $abc$16389$data_mem_inst.bdec_sig3_new_
.sym 25453 $abc$16389$new_n2821_
.sym 25456 data_mem_inst.write_select1
.sym 25457 data_mem_inst.write_data_buffer[28]
.sym 25458 $abc$16389$new_n2758_
.sym 25459 data_mem_inst.write_data_buffer[12]
.sym 25462 data_mem_inst.write_data[13]
.sym 25463 $false
.sym 25464 $false
.sym 25465 $false
.sym 25466 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14474$2
.sym 25467 clk6$2
.sym 25468 $false
.sym 25471 data_mem_inst.word_buf[7]
.sym 25475 data_mem_inst.word_buf[6]
.sym 25543 $abc$16389$new_n2753_
.sym 25544 data_mem_inst.word_buf[14]
.sym 25545 $abc$16389$new_n2771_
.sym 25546 $false
.sym 25549 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$192_Y_new_
.sym 25550 $abc$16389$data_mem_inst.bdec_sig1_new_
.sym 25551 data_mem_inst.write_data_buffer[4]
.sym 25552 $false
.sym 25555 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$197_Y_new_
.sym 25556 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$192_Y_new_
.sym 25557 data_mem_inst.write_data_buffer[12]
.sym 25558 $abc$16389$new_n2766_
.sym 25561 data_mem_inst.write_data_buffer[5]
.sym 25562 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$192_Y_new_
.sym 25563 $abc$16389$data_mem_inst.bdec_sig1_new_
.sym 25564 $abc$16389$new_n2769_
.sym 25567 $abc$16389$auto$rtlil.cc:1527:operator()$6025[20]_new_
.sym 25568 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 25569 $false
.sym 25570 $false
.sym 25573 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$197_Y_new_
.sym 25574 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$192_Y_new_
.sym 25575 data_mem_inst.write_data_buffer[13]
.sym 25576 $false
.sym 25579 data_mem_inst.word_buf[6]
.sym 25580 data_mem_inst.write_data_buffer[6]
.sym 25581 $abc$16389$new_n2740_
.sym 25582 $false
.sym 25585 data_mem_inst.write_data[3]
.sym 25586 $false
.sym 25587 $false
.sym 25588 $false
.sym 25589 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14666
.sym 25590 clk6$2
.sym 25591 $false
.sym 25594 data_mem_inst.word_buf[5]
.sym 25598 data_mem_inst.word_buf[4]
.sym 25666 data_mem_inst.word_buf[5]
.sym 25667 data_mem_inst.write_data_buffer[5]
.sym 25668 $abc$16389$new_n2740_
.sym 25669 $false
.sym 25672 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 25673 $false
.sym 25674 $false
.sym 25675 $false
.sym 25678 $abc$16389$new_n2753_
.sym 25679 data_mem_inst.word_buf[13]
.sym 25680 $abc$16389$new_n2768_
.sym 25681 $false
.sym 25684 data_mem_inst.word_buf[4]
.sym 25685 data_mem_inst.write_data_buffer[4]
.sym 25686 $abc$16389$new_n2740_
.sym 25687 $false
.sym 25690 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[5]
.sym 25691 $false
.sym 25692 $false
.sym 25693 $false
.sym 25696 $abc$16389$new_n2753_
.sym 25697 data_mem_inst.word_buf[11]
.sym 25698 $abc$16389$new_n2762_
.sym 25699 $false
.sym 25702 $abc$16389$new_n2753_
.sym 25703 data_mem_inst.word_buf[12]
.sym 25704 $abc$16389$new_n2765_
.sym 25705 $false
.sym 25708 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[7]
.sym 25709 $false
.sym 25710 $false
.sym 25711 $false
.sym 25717 data_mem_inst.word_buf[15]
.sym 25721 data_mem_inst.word_buf[14]
.sym 25789 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[12]
.sym 25790 $false
.sym 25791 $false
.sym 25792 $false
.sym 25795 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[12]
.sym 25796 $false
.sym 25797 $false
.sym 25798 $false
.sym 25801 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[20]
.sym 25802 $false
.sym 25803 $false
.sym 25804 $false
.sym 25807 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[9]
.sym 25808 $false
.sym 25809 $false
.sym 25810 $false
.sym 25813 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[16]
.sym 25814 $false
.sym 25815 $false
.sym 25816 $false
.sym 25819 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[10]
.sym 25820 $false
.sym 25821 $false
.sym 25822 $false
.sym 25825 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[22]
.sym 25826 $false
.sym 25827 $false
.sym 25828 $false
.sym 25831 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[23]
.sym 25832 $false
.sym 25833 $false
.sym 25834 $false
.sym 25840 data_mem_inst.word_buf[13]
.sym 25844 data_mem_inst.word_buf[12]
.sym 25874 $true
.sym 25911 $auto$alumacc.cc:474:replace_alu$661.C[1]
.sym 25913 processor.alu_main.B[0]
.sym 25914 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[0]
.sym 25917 $auto$alumacc.cc:474:replace_alu$661.C[2]
.sym 25919 processor.alu_main.B[1]
.sym 25920 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[1]
.sym 25923 $auto$alumacc.cc:474:replace_alu$661.C[3]
.sym 25925 processor.alu_main.B[2]
.sym 25926 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[2]
.sym 25929 $auto$alumacc.cc:474:replace_alu$661.C[4]
.sym 25931 processor.alu_main.B[3]
.sym 25932 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[3]
.sym 25935 $auto$alumacc.cc:474:replace_alu$661.C[5]
.sym 25937 processor.alu_main.B[4]
.sym 25938 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[4]
.sym 25941 $auto$alumacc.cc:474:replace_alu$661.C[6]
.sym 25943 processor.alu_main.B[5]
.sym 25944 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[5]
.sym 25947 $auto$alumacc.cc:474:replace_alu$661.C[7]
.sym 25949 processor.alu_main.B[6]
.sym 25950 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[6]
.sym 25953 $auto$alumacc.cc:474:replace_alu$661.C[8]
.sym 25955 processor.alu_main.B[7]
.sym 25956 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[7]
.sym 25963 data_mem_inst.word_buf[11]
.sym 25967 data_mem_inst.word_buf[10]
.sym 25997 $auto$alumacc.cc:474:replace_alu$661.C[8]
.sym 26034 $auto$alumacc.cc:474:replace_alu$661.C[9]
.sym 26036 processor.alu_main.B[8]
.sym 26037 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[8]
.sym 26040 $auto$alumacc.cc:474:replace_alu$661.C[10]
.sym 26042 processor.alu_main.B[9]
.sym 26043 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[9]
.sym 26046 $auto$alumacc.cc:474:replace_alu$661.C[11]
.sym 26048 processor.alu_main.B[10]
.sym 26049 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[10]
.sym 26052 $auto$alumacc.cc:474:replace_alu$661.C[12]
.sym 26054 processor.alu_main.B[11]
.sym 26055 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[11]
.sym 26058 $auto$alumacc.cc:474:replace_alu$661.C[13]
.sym 26060 processor.alu_main.B[12]
.sym 26061 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[12]
.sym 26064 $auto$alumacc.cc:474:replace_alu$661.C[14]
.sym 26066 processor.alu_main.B[13]
.sym 26067 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[13]
.sym 26070 $auto$alumacc.cc:474:replace_alu$661.C[15]
.sym 26072 processor.alu_main.B[14]
.sym 26073 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[14]
.sym 26076 $auto$alumacc.cc:474:replace_alu$661.C[16]
.sym 26078 processor.alu_main.B[15]
.sym 26079 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[15]
.sym 26086 data_mem_inst.word_buf[9]
.sym 26090 data_mem_inst.word_buf[8]
.sym 26120 $auto$alumacc.cc:474:replace_alu$661.C[16]
.sym 26157 $auto$alumacc.cc:474:replace_alu$661.C[17]
.sym 26159 processor.alu_main.B[16]
.sym 26160 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[16]
.sym 26163 $auto$alumacc.cc:474:replace_alu$661.C[18]
.sym 26165 processor.alu_main.B[17]
.sym 26166 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[17]
.sym 26169 $auto$alumacc.cc:474:replace_alu$661.C[19]
.sym 26171 processor.alu_main.B[18]
.sym 26172 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[18]
.sym 26175 $auto$alumacc.cc:474:replace_alu$661.C[20]
.sym 26177 processor.alu_main.B[19]
.sym 26178 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[19]
.sym 26181 $auto$alumacc.cc:474:replace_alu$661.C[21]
.sym 26183 processor.alu_main.B[20]
.sym 26184 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[20]
.sym 26187 $auto$alumacc.cc:474:replace_alu$661.C[22]
.sym 26189 processor.alu_main.B[21]
.sym 26190 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[21]
.sym 26193 $auto$alumacc.cc:474:replace_alu$661.C[23]
.sym 26195 processor.alu_main.B[22]
.sym 26196 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[22]
.sym 26199 $auto$alumacc.cc:474:replace_alu$661.C[24]
.sym 26201 processor.alu_main.B[23]
.sym 26202 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[23]
.sym 26243 $auto$alumacc.cc:474:replace_alu$661.C[24]
.sym 26280 $auto$alumacc.cc:474:replace_alu$661.C[25]
.sym 26282 processor.alu_main.B[24]
.sym 26283 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[24]
.sym 26286 $auto$alumacc.cc:474:replace_alu$661.C[26]
.sym 26288 processor.alu_main.B[25]
.sym 26289 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[25]
.sym 26292 $auto$alumacc.cc:474:replace_alu$661.C[27]
.sym 26294 processor.alu_main.B[26]
.sym 26295 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[26]
.sym 26298 $auto$alumacc.cc:474:replace_alu$661.C[28]
.sym 26300 processor.alu_main.B[27]
.sym 26301 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[27]
.sym 26304 $auto$alumacc.cc:474:replace_alu$661.C[29]
.sym 26306 processor.alu_main.B[28]
.sym 26307 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[28]
.sym 26310 $auto$alumacc.cc:474:replace_alu$661.C[30]
.sym 26312 processor.alu_main.B[29]
.sym 26313 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[29]
.sym 26316 $auto$alumacc.cc:474:replace_alu$661.C[31]
.sym 26318 processor.alu_main.B[30]
.sym 26319 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[30]
.sym 26322 $abc$16389$auto$alumacc.cc:491:replace_alu$663[31]$2
.sym 26324 processor.alu_main.B[31]
.sym 26325 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[31]
.sym 26407 $abc$16389$auto$alumacc.cc:491:replace_alu$663[31]$2
.sym 26498 data_mem_inst.led_reg[3]
.sym 26527 processor.RegA_AddrFwdFlush_mux.select
.sym 26528 data_mem_inst.led_reg[6]
.sym 26773 data_mem_inst.led_reg[6]
.sym 26871 processor.mem_wb_reg.data_out[6]
.sym 26877 $undef
.sym 26878 $undef
.sym 26879 $undef
.sym 26880 $undef
.sym 26881 $undef
.sym 26882 $undef
.sym 26883 $undef
.sym 26884 $undef
.sym 26885 processor.inst_mux.out[20]
.sym 26886 processor.inst_mux.out[21]
.sym 26887 $false
.sym 26888 processor.inst_mux.out[22]
.sym 26889 processor.inst_mux.out[23]
.sym 26890 processor.inst_mux.out[24]
.sym 26891 processor.inst_mux.out[25]
.sym 26892 processor.inst_mux.out[26]
.sym 26893 processor.inst_mux.out[30]
.sym 26894 processor.inst_mux.out[30]
.sym 26895 processor.inst_mux.out[29]
.sym 26896 processor.ControlAndStatus_registers.clk$2
.sym 26897 $true
.sym 26898 $true$2
.sym 26899 $undef
.sym 26900 $undef
.sym 26901 $undef
.sym 26902 processor.mem_wb_reg.data_out[7]
.sym 26903 $undef
.sym 26904 $undef
.sym 26905 $undef
.sym 26906 processor.mem_wb_reg.data_out[6]
.sym 26979 $undef
.sym 26980 $undef
.sym 26981 $undef
.sym 26982 $undef
.sym 26983 $undef
.sym 26984 $undef
.sym 26985 $undef
.sym 26986 $undef
.sym 26987 processor.mem_wb_reg.data_out[105]
.sym 26988 processor.mem_wb_reg.data_out[106]
.sym 26989 $false
.sym 26990 processor.mem_wb_reg.data_out[107]
.sym 26991 processor.mem_wb_reg.data_out[108]
.sym 26992 processor.mem_wb_reg.data_out[109]
.sym 26993 processor.mem_wb_reg.data_out[110]
.sym 26994 processor.mem_wb_reg.data_out[111]
.sym 26995 processor.mem_wb_reg.data_out[115]
.sym 26996 processor.mem_wb_reg.data_out[115]
.sym 26997 processor.mem_wb_reg.data_out[114]
.sym 26998 processor.ControlAndStatus_registers.clk$2
.sym 26999 processor.ControlAndStatus_registers.write
.sym 27000 $undef
.sym 27001 processor.mem_wb_reg.data_out[4]
.sym 27002 $undef
.sym 27003 $undef
.sym 27004 $undef
.sym 27005 processor.mem_wb_reg.data_out[5]
.sym 27006 $undef
.sym 27007 $undef
.sym 27008 $true$2
.sym 27081 $undef
.sym 27082 $undef
.sym 27083 $undef
.sym 27084 $undef
.sym 27085 $undef
.sym 27086 $undef
.sym 27087 $undef
.sym 27088 $undef
.sym 27089 processor.inst_mux.out[20]
.sym 27090 processor.inst_mux.out[21]
.sym 27091 $false
.sym 27092 processor.inst_mux.out[22]
.sym 27093 processor.inst_mux.out[23]
.sym 27094 processor.inst_mux.out[24]
.sym 27095 processor.inst_mux.out[25]
.sym 27096 processor.inst_mux.out[26]
.sym 27097 processor.inst_mux.out[30]
.sym 27098 processor.inst_mux.out[30]
.sym 27099 processor.inst_mux.out[29]
.sym 27100 processor.ControlAndStatus_registers.clk$2
.sym 27101 $true
.sym 27102 $true$2
.sym 27103 $undef
.sym 27104 $undef
.sym 27105 $undef
.sym 27106 processor.mem_wb_reg.data_out[15]
.sym 27107 $undef
.sym 27108 $undef
.sym 27109 $undef
.sym 27110 processor.mem_wb_reg.data_out[14]
.sym 27179 processor.mem_wb_reg.data_out[12]
.sym 27182 processor.ControlAndStatus_registers.write
.sym 27183 $undef
.sym 27184 $undef
.sym 27185 $undef
.sym 27186 $undef
.sym 27187 $undef
.sym 27188 $undef
.sym 27189 $undef
.sym 27190 $undef
.sym 27191 processor.mem_wb_reg.data_out[105]
.sym 27192 processor.mem_wb_reg.data_out[106]
.sym 27193 $false
.sym 27194 processor.mem_wb_reg.data_out[107]
.sym 27195 processor.mem_wb_reg.data_out[108]
.sym 27196 processor.mem_wb_reg.data_out[109]
.sym 27197 processor.mem_wb_reg.data_out[110]
.sym 27198 processor.mem_wb_reg.data_out[111]
.sym 27199 processor.mem_wb_reg.data_out[115]
.sym 27200 processor.mem_wb_reg.data_out[115]
.sym 27201 processor.mem_wb_reg.data_out[114]
.sym 27202 processor.ControlAndStatus_registers.clk$2
.sym 27203 processor.ControlAndStatus_registers.write
.sym 27204 $undef
.sym 27205 processor.mem_wb_reg.data_out[12]
.sym 27206 $undef
.sym 27207 $undef
.sym 27208 $undef
.sym 27209 processor.mem_wb_reg.data_out[13]
.sym 27210 $undef
.sym 27211 $undef
.sym 27212 $true$2
.sym 27277 processor.mem_wb_reg.data_out[9]
.sym 27278 processor.id_ex_reg.data_out[77]
.sym 27279 processor.mem_wb_reg.data_out[10]
.sym 27285 $undef
.sym 27286 $undef
.sym 27287 $undef
.sym 27288 $undef
.sym 27289 $undef
.sym 27290 $undef
.sym 27291 $undef
.sym 27292 $undef
.sym 27293 processor.inst_mux.out[20]
.sym 27294 processor.inst_mux.out[21]
.sym 27295 $false
.sym 27296 processor.inst_mux.out[22]
.sym 27297 processor.inst_mux.out[23]
.sym 27298 processor.inst_mux.out[24]
.sym 27299 processor.inst_mux.out[25]
.sym 27300 processor.inst_mux.out[26]
.sym 27301 processor.inst_mux.out[30]
.sym 27302 processor.inst_mux.out[30]
.sym 27303 processor.inst_mux.out[29]
.sym 27304 processor.ControlAndStatus_registers.clk$2
.sym 27305 $true
.sym 27306 $true$2
.sym 27307 $undef
.sym 27308 $undef
.sym 27309 $undef
.sym 27310 processor.mem_wb_reg.data_out[11]
.sym 27311 $undef
.sym 27312 $undef
.sym 27313 $undef
.sym 27314 processor.mem_wb_reg.data_out[10]
.sym 27379 data_mem_inst.write_data[7]
.sym 27380 data_mem_inst.write_data[5]
.sym 27381 $abc$16389$processor.wb_fwd1_mux.input1[7]_new_inv_
.sym 27382 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[7]
.sym 27384 $abc$16389$processor.wb_fwd1_mux.input0[7]_new_inv_
.sym 27385 processor.mem_wb_reg.data_out[73]
.sym 27386 processor.mem_wb_reg.data_out[75]
.sym 27387 $undef
.sym 27388 $undef
.sym 27389 $undef
.sym 27390 $undef
.sym 27391 $undef
.sym 27392 $undef
.sym 27393 $undef
.sym 27394 $undef
.sym 27395 processor.mem_wb_reg.data_out[105]
.sym 27396 processor.mem_wb_reg.data_out[106]
.sym 27397 $false
.sym 27398 processor.mem_wb_reg.data_out[107]
.sym 27399 processor.mem_wb_reg.data_out[108]
.sym 27400 processor.mem_wb_reg.data_out[109]
.sym 27401 processor.mem_wb_reg.data_out[110]
.sym 27402 processor.mem_wb_reg.data_out[111]
.sym 27403 processor.mem_wb_reg.data_out[115]
.sym 27404 processor.mem_wb_reg.data_out[115]
.sym 27405 processor.mem_wb_reg.data_out[114]
.sym 27406 processor.ControlAndStatus_registers.clk$2
.sym 27407 processor.ControlAndStatus_registers.write
.sym 27408 $undef
.sym 27409 processor.mem_wb_reg.data_out[8]
.sym 27410 $undef
.sym 27411 $undef
.sym 27412 $undef
.sym 27413 processor.mem_wb_reg.data_out[9]
.sym 27414 $undef
.sym 27415 $undef
.sym 27416 $true$2
.sym 27481 $abc$16389$processor.mem_csrr_mux.input0[8]_new_inv_
.sym 27482 $abc$16389$processor.wb_fwd1_mux.input1[8]_new_inv_
.sym 27483 $abc$16389$processor.reg_dat_mux.input0[8]_new_inv_
.sym 27485 $abc$16389$processor.mem_fwd1_mux.input1[8]_new_inv_
.sym 27486 processor.ex_mem_reg.data_out[114]
.sym 27487 processor.mem_wb_reg.data_out[8]
.sym 27488 processor.mem_wb_reg.data_out[44]
.sym 27489 $undef
.sym 27490 $undef
.sym 27491 $undef
.sym 27492 $undef
.sym 27493 $undef
.sym 27494 $undef
.sym 27495 $undef
.sym 27496 $undef
.sym 27497 processor.inst_mux.out[20]
.sym 27498 processor.inst_mux.out[21]
.sym 27499 $false
.sym 27500 processor.inst_mux.out[22]
.sym 27501 processor.inst_mux.out[23]
.sym 27502 processor.inst_mux.out[24]
.sym 27503 processor.inst_mux.out[25]
.sym 27504 processor.inst_mux.out[26]
.sym 27505 processor.inst_mux.out[30]
.sym 27506 processor.inst_mux.out[30]
.sym 27507 processor.inst_mux.out[29]
.sym 27508 processor.ControlAndStatus_registers.clk$2
.sym 27509 $true
.sym 27510 $true$2
.sym 27511 $undef
.sym 27512 $undef
.sym 27513 $undef
.sym 27514 processor.mem_wb_reg.data_out[19]
.sym 27515 $undef
.sym 27516 $undef
.sym 27517 $undef
.sym 27518 processor.mem_wb_reg.data_out[18]
.sym 27583 $abc$16389$processor.mem_csrr_mux.input0[10]_new_inv_
.sym 27585 $abc$16389$processor.mem_csrr_mux.input0[9]_new_inv_
.sym 27587 processor.ex_mem_reg.data_out[83]
.sym 27588 processor.mem_wb_reg.data_out[14]
.sym 27589 processor.mem_wb_reg.data_out[18]
.sym 27590 processor.mem_wb_reg.data_out[17]
.sym 27591 $undef
.sym 27592 $undef
.sym 27593 $undef
.sym 27594 $undef
.sym 27595 $undef
.sym 27596 $undef
.sym 27597 $undef
.sym 27598 $undef
.sym 27599 processor.mem_wb_reg.data_out[105]
.sym 27600 processor.mem_wb_reg.data_out[106]
.sym 27601 $false
.sym 27602 processor.mem_wb_reg.data_out[107]
.sym 27603 processor.mem_wb_reg.data_out[108]
.sym 27604 processor.mem_wb_reg.data_out[109]
.sym 27605 processor.mem_wb_reg.data_out[110]
.sym 27606 processor.mem_wb_reg.data_out[111]
.sym 27607 processor.mem_wb_reg.data_out[115]
.sym 27608 processor.mem_wb_reg.data_out[115]
.sym 27609 processor.mem_wb_reg.data_out[114]
.sym 27610 processor.ControlAndStatus_registers.clk$2
.sym 27611 processor.ControlAndStatus_registers.write
.sym 27612 $undef
.sym 27613 processor.mem_wb_reg.data_out[16]
.sym 27614 $undef
.sym 27615 $undef
.sym 27616 $undef
.sym 27617 processor.mem_wb_reg.data_out[17]
.sym 27618 $undef
.sym 27619 $undef
.sym 27620 $true$2
.sym 27685 $abc$16389$processor.wb_fwd2_mux.input0[10]_new_
.sym 27687 $abc$16389$new_n1527_
.sym 27688 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[10]
.sym 27689 data_mem_inst.write_data[10]
.sym 27690 $abc$16389$processor.mem_fwd1_mux.input1[10]_new_inv_
.sym 27691 $abc$16389$processor.wb_fwd1_mux.input0[10]_new_inv_
.sym 27693 $undef
.sym 27694 $undef
.sym 27695 $undef
.sym 27696 $undef
.sym 27697 $undef
.sym 27698 $undef
.sym 27699 $undef
.sym 27700 $undef
.sym 27701 processor.inst_mux.out[20]
.sym 27702 processor.inst_mux.out[21]
.sym 27703 $false
.sym 27704 processor.inst_mux.out[22]
.sym 27705 processor.inst_mux.out[23]
.sym 27706 processor.inst_mux.out[24]
.sym 27707 processor.inst_mux.out[25]
.sym 27708 processor.inst_mux.out[26]
.sym 27709 processor.inst_mux.out[30]
.sym 27710 processor.inst_mux.out[30]
.sym 27711 processor.inst_mux.out[29]
.sym 27712 processor.ControlAndStatus_registers.clk$2
.sym 27713 $true
.sym 27714 $true$2
.sym 27715 $undef
.sym 27716 $undef
.sym 27717 $undef
.sym 27718 processor.mem_wb_reg.data_out[27]
.sym 27719 $undef
.sym 27720 $undef
.sym 27721 $undef
.sym 27722 processor.mem_wb_reg.data_out[26]
.sym 27790 processor.ex_mem_reg.data_out[82]
.sym 27795 $undef
.sym 27796 $undef
.sym 27797 $undef
.sym 27798 $undef
.sym 27799 $undef
.sym 27800 $undef
.sym 27801 $undef
.sym 27802 $undef
.sym 27803 processor.mem_wb_reg.data_out[105]
.sym 27804 processor.mem_wb_reg.data_out[106]
.sym 27805 $false
.sym 27806 processor.mem_wb_reg.data_out[107]
.sym 27807 processor.mem_wb_reg.data_out[108]
.sym 27808 processor.mem_wb_reg.data_out[109]
.sym 27809 processor.mem_wb_reg.data_out[110]
.sym 27810 processor.mem_wb_reg.data_out[111]
.sym 27811 processor.mem_wb_reg.data_out[115]
.sym 27812 processor.mem_wb_reg.data_out[115]
.sym 27813 processor.mem_wb_reg.data_out[114]
.sym 27814 processor.ControlAndStatus_registers.clk$2
.sym 27815 processor.ControlAndStatus_registers.write
.sym 27816 $undef
.sym 27817 processor.mem_wb_reg.data_out[24]
.sym 27818 $undef
.sym 27819 $undef
.sym 27820 $undef
.sym 27821 processor.mem_wb_reg.data_out[25]
.sym 27822 $undef
.sym 27823 $undef
.sym 27824 $true$2
.sym 27889 $abc$16389$processor.wb_fwd1_mux.input1[20]_new_inv_
.sym 27890 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[20]
.sym 27892 processor.ex_mem_reg.data_out[80]
.sym 27893 processor.ex_mem_reg.data_out[85]
.sym 27894 processor.mem_wb_reg.data_out[88]
.sym 27895 processor.mem_wb_reg.data_out[27]
.sym 27896 processor.ex_mem_reg.data_out[84]
.sym 27897 $undef
.sym 27898 $undef
.sym 27899 $undef
.sym 27900 $undef
.sym 27901 $undef
.sym 27902 $undef
.sym 27903 $undef
.sym 27904 $undef
.sym 27905 data_mem_inst.addr_buf[2]
.sym 27906 data_mem_inst.addr_buf[3]
.sym 27907 $false
.sym 27908 data_mem_inst.addr_buf[4]
.sym 27909 data_mem_inst.addr_buf[5]
.sym 27910 data_mem_inst.addr_buf[6]
.sym 27911 data_mem_inst.addr_buf[7]
.sym 27912 data_mem_inst.addr_buf[8]
.sym 27913 data_mem_inst.addr_buf[9]
.sym 27914 data_mem_inst.addr_buf[10]
.sym 27915 data_mem_inst.addr_buf[11]
.sym 27916 clk6$2
.sym 27917 $abc$16389$techmap\data_mem_inst.$procmux$353_CMP
.sym 27918 $true$2
.sym 27919 $undef
.sym 27920 $undef
.sym 27921 $undef
.sym 27922 data_mem_inst.replacement_word[3]
.sym 27923 $undef
.sym 27924 $undef
.sym 27925 $undef
.sym 27926 data_mem_inst.replacement_word[2]
.sym 27991 $abc$16389$new_n2669_
.sym 27992 data_mem_inst.addr_buf[2]
.sym 27994 data_mem_inst.write_data_buffer[20]
.sym 27996 data_mem_inst.addr_buf[7]
.sym 27998 data_mem_inst.addr_buf[8]
.sym 27999 $undef
.sym 28000 $undef
.sym 28001 $undef
.sym 28002 $undef
.sym 28003 $undef
.sym 28004 $undef
.sym 28005 $undef
.sym 28006 $undef
.sym 28007 data_mem_inst.addr_buf[2]
.sym 28008 data_mem_inst.addr_buf[3]
.sym 28009 $false
.sym 28010 data_mem_inst.addr_buf[4]
.sym 28011 data_mem_inst.addr_buf[5]
.sym 28012 data_mem_inst.addr_buf[6]
.sym 28013 data_mem_inst.addr_buf[7]
.sym 28014 data_mem_inst.addr_buf[8]
.sym 28015 data_mem_inst.addr_buf[9]
.sym 28016 data_mem_inst.addr_buf[10]
.sym 28017 data_mem_inst.addr_buf[11]
.sym 28018 clk6$2
.sym 28019 $abc$16389$techmap$techmap810\data_mem_inst.data_block.1.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$809_Y
.sym 28020 $undef
.sym 28021 data_mem_inst.replacement_word[0]
.sym 28022 $undef
.sym 28023 $undef
.sym 28024 $undef
.sym 28025 data_mem_inst.replacement_word[1]
.sym 28026 $undef
.sym 28027 $undef
.sym 28028 $true$2
.sym 28093 $abc$16389$new_n2667_
.sym 28094 $abc$16389$new_n2662_
.sym 28095 $abc$16389$data_mem_inst.out6[2]_new_inv_
.sym 28096 $abc$16389$new_n2671_
.sym 28097 $abc$16389$new_n2668_
.sym 28098 $abc$16389$new_n2661_
.sym 28099 $abc$16389$data_mem_inst.out1[2]_new_inv_
.sym 28100 data_mem_inst.read_data[3]
.sym 28101 $undef
.sym 28102 $undef
.sym 28103 $undef
.sym 28104 $undef
.sym 28105 $undef
.sym 28106 $undef
.sym 28107 $undef
.sym 28108 $undef
.sym 28109 data_mem_inst.addr_buf[2]
.sym 28110 data_mem_inst.addr_buf[3]
.sym 28111 $false
.sym 28112 data_mem_inst.addr_buf[4]
.sym 28113 data_mem_inst.addr_buf[5]
.sym 28114 data_mem_inst.addr_buf[6]
.sym 28115 data_mem_inst.addr_buf[7]
.sym 28116 data_mem_inst.addr_buf[8]
.sym 28117 data_mem_inst.addr_buf[9]
.sym 28118 data_mem_inst.addr_buf[10]
.sym 28119 data_mem_inst.addr_buf[11]
.sym 28120 clk6$2
.sym 28121 $abc$16389$techmap\data_mem_inst.$procmux$353_CMP
.sym 28122 $true$2
.sym 28123 $undef
.sym 28124 $undef
.sym 28125 $undef
.sym 28126 data_mem_inst.replacement_word[19]
.sym 28127 $undef
.sym 28128 $undef
.sym 28129 $undef
.sym 28130 data_mem_inst.replacement_word[18]
.sym 28195 $abc$16389$new_n2670_
.sym 28196 $abc$16389$new_n2726_
.sym 28199 $abc$16389$new_n2738_
.sym 28200 data_mem_inst.addr_buf[9]
.sym 28203 $undef
.sym 28204 $undef
.sym 28205 $undef
.sym 28206 $undef
.sym 28207 $undef
.sym 28208 $undef
.sym 28209 $undef
.sym 28210 $undef
.sym 28211 data_mem_inst.addr_buf[2]
.sym 28212 data_mem_inst.addr_buf[3]
.sym 28213 $false
.sym 28214 data_mem_inst.addr_buf[4]
.sym 28215 data_mem_inst.addr_buf[5]
.sym 28216 data_mem_inst.addr_buf[6]
.sym 28217 data_mem_inst.addr_buf[7]
.sym 28218 data_mem_inst.addr_buf[8]
.sym 28219 data_mem_inst.addr_buf[9]
.sym 28220 data_mem_inst.addr_buf[10]
.sym 28221 data_mem_inst.addr_buf[11]
.sym 28222 clk6$2
.sym 28223 $abc$16389$techmap$techmap810\data_mem_inst.data_block.1.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$809_Y
.sym 28224 $undef
.sym 28225 data_mem_inst.replacement_word[16]
.sym 28226 $undef
.sym 28227 $undef
.sym 28228 $undef
.sym 28229 data_mem_inst.replacement_word[17]
.sym 28230 $undef
.sym 28231 $undef
.sym 28232 $true$2
.sym 28297 $abc$16389$data_mem_inst.out6[14]_new_inv_
.sym 28300 $abc$16389$new_n2790_
.sym 28302 data_mem_inst.read_data[12]
.sym 28305 $undef
.sym 28306 $undef
.sym 28307 $undef
.sym 28308 $undef
.sym 28309 $undef
.sym 28310 $undef
.sym 28311 $undef
.sym 28312 $undef
.sym 28313 data_mem_inst.addr_buf[2]
.sym 28314 data_mem_inst.addr_buf[3]
.sym 28315 $false
.sym 28316 data_mem_inst.addr_buf[4]
.sym 28317 data_mem_inst.addr_buf[5]
.sym 28318 data_mem_inst.addr_buf[6]
.sym 28319 data_mem_inst.addr_buf[7]
.sym 28320 data_mem_inst.addr_buf[8]
.sym 28321 data_mem_inst.addr_buf[9]
.sym 28322 data_mem_inst.addr_buf[10]
.sym 28323 data_mem_inst.addr_buf[11]
.sym 28324 clk6$2
.sym 28325 $abc$16389$techmap\data_mem_inst.$procmux$353_CMP
.sym 28326 $true$2
.sym 28327 $undef
.sym 28328 $undef
.sym 28329 $undef
.sym 28330 data_mem_inst.replacement_word[23]
.sym 28331 $undef
.sym 28332 $undef
.sym 28333 $undef
.sym 28334 data_mem_inst.replacement_word[22]
.sym 28400 $abc$16389$new_n2791_
.sym 28404 data_mem_inst.write_data_buffer[4]
.sym 28405 data_mem_inst.addr_buf[11]
.sym 28407 $undef
.sym 28408 $undef
.sym 28409 $undef
.sym 28410 $undef
.sym 28411 $undef
.sym 28412 $undef
.sym 28413 $undef
.sym 28414 $undef
.sym 28415 data_mem_inst.addr_buf[2]
.sym 28416 data_mem_inst.addr_buf[3]
.sym 28417 $false
.sym 28418 data_mem_inst.addr_buf[4]
.sym 28419 data_mem_inst.addr_buf[5]
.sym 28420 data_mem_inst.addr_buf[6]
.sym 28421 data_mem_inst.addr_buf[7]
.sym 28422 data_mem_inst.addr_buf[8]
.sym 28423 data_mem_inst.addr_buf[9]
.sym 28424 data_mem_inst.addr_buf[10]
.sym 28425 data_mem_inst.addr_buf[11]
.sym 28426 clk6$2
.sym 28427 $abc$16389$techmap$techmap810\data_mem_inst.data_block.1.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$809_Y
.sym 28428 $undef
.sym 28429 data_mem_inst.replacement_word[20]
.sym 28430 $undef
.sym 28431 $undef
.sym 28432 $undef
.sym 28433 data_mem_inst.replacement_word[21]
.sym 28434 $undef
.sym 28435 $undef
.sym 28436 $true$2
.sym 28501 $abc$16389$auto$rtlil.cc:1527:operator()$6025[10]_new_
.sym 28505 $abc$16389$data_mem_inst.select1_new_
.sym 28506 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[10]
.sym 28507 $abc$16389$data_mem_inst.out6[12]_new_inv_
.sym 28508 data_mem_inst.write_data_buffer[24]
.sym 28509 $undef
.sym 28510 $undef
.sym 28511 $undef
.sym 28512 $undef
.sym 28513 $undef
.sym 28514 $undef
.sym 28515 $undef
.sym 28516 $undef
.sym 28517 data_mem_inst.addr_buf[2]
.sym 28518 data_mem_inst.addr_buf[3]
.sym 28519 $false
.sym 28520 data_mem_inst.addr_buf[4]
.sym 28521 data_mem_inst.addr_buf[5]
.sym 28522 data_mem_inst.addr_buf[6]
.sym 28523 data_mem_inst.addr_buf[7]
.sym 28524 data_mem_inst.addr_buf[8]
.sym 28525 data_mem_inst.addr_buf[9]
.sym 28526 data_mem_inst.addr_buf[10]
.sym 28527 data_mem_inst.addr_buf[11]
.sym 28528 clk6$2
.sym 28529 $abc$16389$techmap\data_mem_inst.$procmux$353_CMP
.sym 28530 $true$2
.sym 28531 $undef
.sym 28532 $undef
.sym 28533 $undef
.sym 28534 data_mem_inst.replacement_word[27]
.sym 28535 $undef
.sym 28536 $undef
.sym 28537 $undef
.sym 28538 data_mem_inst.replacement_word[26]
.sym 28604 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[10]_new_
.sym 28608 data_mem_inst.write_data_buffer[11]
.sym 28610 data_mem_inst.write_data_buffer[29]
.sym 28611 $undef
.sym 28612 $undef
.sym 28613 $undef
.sym 28614 $undef
.sym 28615 $undef
.sym 28616 $undef
.sym 28617 $undef
.sym 28618 $undef
.sym 28619 data_mem_inst.addr_buf[2]
.sym 28620 data_mem_inst.addr_buf[3]
.sym 28621 $false
.sym 28622 data_mem_inst.addr_buf[4]
.sym 28623 data_mem_inst.addr_buf[5]
.sym 28624 data_mem_inst.addr_buf[6]
.sym 28625 data_mem_inst.addr_buf[7]
.sym 28626 data_mem_inst.addr_buf[8]
.sym 28627 data_mem_inst.addr_buf[9]
.sym 28628 data_mem_inst.addr_buf[10]
.sym 28629 data_mem_inst.addr_buf[11]
.sym 28630 clk6$2
.sym 28631 $abc$16389$techmap$techmap810\data_mem_inst.data_block.1.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$809_Y
.sym 28632 $undef
.sym 28633 data_mem_inst.replacement_word[24]
.sym 28634 $undef
.sym 28635 $undef
.sym 28636 $undef
.sym 28637 data_mem_inst.replacement_word[25]
.sym 28638 $undef
.sym 28639 $undef
.sym 28640 $true$2
.sym 28706 data_mem_inst.write_data_buffer[28]
.sym 28712 data_mem_inst.write_data_buffer[12]
.sym 28713 $undef
.sym 28714 $undef
.sym 28715 $undef
.sym 28716 $undef
.sym 28717 $undef
.sym 28718 $undef
.sym 28719 $undef
.sym 28720 $undef
.sym 28721 data_mem_inst.addr_buf[2]
.sym 28722 data_mem_inst.addr_buf[3]
.sym 28723 $false
.sym 28724 data_mem_inst.addr_buf[4]
.sym 28725 data_mem_inst.addr_buf[5]
.sym 28726 data_mem_inst.addr_buf[6]
.sym 28727 data_mem_inst.addr_buf[7]
.sym 28728 data_mem_inst.addr_buf[8]
.sym 28729 data_mem_inst.addr_buf[9]
.sym 28730 data_mem_inst.addr_buf[10]
.sym 28731 data_mem_inst.addr_buf[11]
.sym 28732 clk6$2
.sym 28733 $abc$16389$techmap\data_mem_inst.$procmux$353_CMP
.sym 28734 $true$2
.sym 28735 $undef
.sym 28736 $undef
.sym 28737 $undef
.sym 28738 data_mem_inst.replacement_word[31]
.sym 28739 $undef
.sym 28740 $undef
.sym 28741 $undef
.sym 28742 data_mem_inst.replacement_word[30]
.sym 28807 $abc$16389$new_n3335_
.sym 28808 $abc$16389$new_n1912_
.sym 28810 processor.addr_adder_mux.input1[3]
.sym 28811 $abc$16389$new_n3336_
.sym 28813 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13841[0]_new_
.sym 28814 $abc$16389$new_n1914_
.sym 28815 $undef
.sym 28816 $undef
.sym 28817 $undef
.sym 28818 $undef
.sym 28819 $undef
.sym 28820 $undef
.sym 28821 $undef
.sym 28822 $undef
.sym 28823 data_mem_inst.addr_buf[2]
.sym 28824 data_mem_inst.addr_buf[3]
.sym 28825 $false
.sym 28826 data_mem_inst.addr_buf[4]
.sym 28827 data_mem_inst.addr_buf[5]
.sym 28828 data_mem_inst.addr_buf[6]
.sym 28829 data_mem_inst.addr_buf[7]
.sym 28830 data_mem_inst.addr_buf[8]
.sym 28831 data_mem_inst.addr_buf[9]
.sym 28832 data_mem_inst.addr_buf[10]
.sym 28833 data_mem_inst.addr_buf[11]
.sym 28834 clk6$2
.sym 28835 $abc$16389$techmap$techmap810\data_mem_inst.data_block.1.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$809_Y
.sym 28836 $undef
.sym 28837 data_mem_inst.replacement_word[28]
.sym 28838 $undef
.sym 28839 $undef
.sym 28840 $undef
.sym 28841 data_mem_inst.replacement_word[29]
.sym 28842 $undef
.sym 28843 $undef
.sym 28844 $true$2
.sym 28909 $abc$16389$new_n2205_
.sym 28910 processor.alu_main.B[6]
.sym 28911 $abc$16389$new_n2207_
.sym 28912 $abc$16389$new_n2208_
.sym 28913 $abc$16389$new_n2209_
.sym 28914 processor.alu_main.B[10]
.sym 28915 $abc$16389$new_n2206_
.sym 28916 processor.alu_main.B[4]
.sym 28917 $undef
.sym 28918 $undef
.sym 28919 $undef
.sym 28920 $undef
.sym 28921 $undef
.sym 28922 $undef
.sym 28923 $undef
.sym 28924 $undef
.sym 28925 data_mem_inst.addr_buf[2]
.sym 28926 data_mem_inst.addr_buf[3]
.sym 28927 $false
.sym 28928 data_mem_inst.addr_buf[4]
.sym 28929 data_mem_inst.addr_buf[5]
.sym 28930 data_mem_inst.addr_buf[6]
.sym 28931 data_mem_inst.addr_buf[7]
.sym 28932 data_mem_inst.addr_buf[8]
.sym 28933 data_mem_inst.addr_buf[9]
.sym 28934 data_mem_inst.addr_buf[10]
.sym 28935 data_mem_inst.addr_buf[11]
.sym 28936 clk6$2
.sym 28937 $abc$16389$techmap\data_mem_inst.$procmux$353_CMP
.sym 28938 $true$2
.sym 28939 $undef
.sym 28940 $undef
.sym 28941 $undef
.sym 28942 data_mem_inst.replacement_word[7]
.sym 28943 $undef
.sym 28944 $undef
.sym 28945 $undef
.sym 28946 data_mem_inst.replacement_word[6]
.sym 29011 processor.addr_adder_mux.input1[9]
.sym 29012 $abc$16389$new_n1915_
.sym 29013 processor.addr_adder_mux.input1[14]
.sym 29014 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13841[4]_new_inv_
.sym 29015 $abc$16389$new_n1911_
.sym 29016 processor.alu_main.B[8]
.sym 29017 $abc$16389$new_n1916_
.sym 29018 processor.addr_adder_mux.input1[8]
.sym 29019 $undef
.sym 29020 $undef
.sym 29021 $undef
.sym 29022 $undef
.sym 29023 $undef
.sym 29024 $undef
.sym 29025 $undef
.sym 29026 $undef
.sym 29027 data_mem_inst.addr_buf[2]
.sym 29028 data_mem_inst.addr_buf[3]
.sym 29029 $false
.sym 29030 data_mem_inst.addr_buf[4]
.sym 29031 data_mem_inst.addr_buf[5]
.sym 29032 data_mem_inst.addr_buf[6]
.sym 29033 data_mem_inst.addr_buf[7]
.sym 29034 data_mem_inst.addr_buf[8]
.sym 29035 data_mem_inst.addr_buf[9]
.sym 29036 data_mem_inst.addr_buf[10]
.sym 29037 data_mem_inst.addr_buf[11]
.sym 29038 clk6$2
.sym 29039 $abc$16389$techmap$techmap810\data_mem_inst.data_block.1.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$809_Y
.sym 29040 $undef
.sym 29041 data_mem_inst.replacement_word[4]
.sym 29042 $undef
.sym 29043 $undef
.sym 29044 $undef
.sym 29045 data_mem_inst.replacement_word[5]
.sym 29046 $undef
.sym 29047 $undef
.sym 29048 $true$2
.sym 29121 $undef
.sym 29122 $undef
.sym 29123 $undef
.sym 29124 $undef
.sym 29125 $undef
.sym 29126 $undef
.sym 29127 $undef
.sym 29128 $undef
.sym 29129 data_mem_inst.addr_buf[2]
.sym 29130 data_mem_inst.addr_buf[3]
.sym 29131 $false
.sym 29132 data_mem_inst.addr_buf[4]
.sym 29133 data_mem_inst.addr_buf[5]
.sym 29134 data_mem_inst.addr_buf[6]
.sym 29135 data_mem_inst.addr_buf[7]
.sym 29136 data_mem_inst.addr_buf[8]
.sym 29137 data_mem_inst.addr_buf[9]
.sym 29138 data_mem_inst.addr_buf[10]
.sym 29139 data_mem_inst.addr_buf[11]
.sym 29140 clk6$2
.sym 29141 $abc$16389$techmap\data_mem_inst.$procmux$353_CMP
.sym 29142 $true$2
.sym 29143 $undef
.sym 29144 $undef
.sym 29145 $undef
.sym 29146 data_mem_inst.replacement_word[15]
.sym 29147 $undef
.sym 29148 $undef
.sym 29149 $undef
.sym 29150 data_mem_inst.replacement_word[14]
.sym 29223 $undef
.sym 29224 $undef
.sym 29225 $undef
.sym 29226 $undef
.sym 29227 $undef
.sym 29228 $undef
.sym 29229 $undef
.sym 29230 $undef
.sym 29231 data_mem_inst.addr_buf[2]
.sym 29232 data_mem_inst.addr_buf[3]
.sym 29233 $false
.sym 29234 data_mem_inst.addr_buf[4]
.sym 29235 data_mem_inst.addr_buf[5]
.sym 29236 data_mem_inst.addr_buf[6]
.sym 29237 data_mem_inst.addr_buf[7]
.sym 29238 data_mem_inst.addr_buf[8]
.sym 29239 data_mem_inst.addr_buf[9]
.sym 29240 data_mem_inst.addr_buf[10]
.sym 29241 data_mem_inst.addr_buf[11]
.sym 29242 clk6$2
.sym 29243 $abc$16389$techmap$techmap810\data_mem_inst.data_block.1.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$809_Y
.sym 29244 $undef
.sym 29245 data_mem_inst.replacement_word[12]
.sym 29246 $undef
.sym 29247 $undef
.sym 29248 $undef
.sym 29249 data_mem_inst.replacement_word[13]
.sym 29250 $undef
.sym 29251 $undef
.sym 29252 $true$2
.sym 29325 $undef
.sym 29326 $undef
.sym 29327 $undef
.sym 29328 $undef
.sym 29329 $undef
.sym 29330 $undef
.sym 29331 $undef
.sym 29332 $undef
.sym 29333 data_mem_inst.addr_buf[2]
.sym 29334 data_mem_inst.addr_buf[3]
.sym 29335 $false
.sym 29336 data_mem_inst.addr_buf[4]
.sym 29337 data_mem_inst.addr_buf[5]
.sym 29338 data_mem_inst.addr_buf[6]
.sym 29339 data_mem_inst.addr_buf[7]
.sym 29340 data_mem_inst.addr_buf[8]
.sym 29341 data_mem_inst.addr_buf[9]
.sym 29342 data_mem_inst.addr_buf[10]
.sym 29343 data_mem_inst.addr_buf[11]
.sym 29344 clk6$2
.sym 29345 $abc$16389$techmap\data_mem_inst.$procmux$353_CMP
.sym 29346 $true$2
.sym 29347 $undef
.sym 29348 $undef
.sym 29349 $undef
.sym 29350 data_mem_inst.replacement_word[11]
.sym 29351 $undef
.sym 29352 $undef
.sym 29353 $undef
.sym 29354 data_mem_inst.replacement_word[10]
.sym 29426 $abc$16389$auto$alumacc.cc:474:replace_alu$674.C[31]
.sym 29427 $undef
.sym 29428 $undef
.sym 29429 $undef
.sym 29430 $undef
.sym 29431 $undef
.sym 29432 $undef
.sym 29433 $undef
.sym 29434 $undef
.sym 29435 data_mem_inst.addr_buf[2]
.sym 29436 data_mem_inst.addr_buf[3]
.sym 29437 $false
.sym 29438 data_mem_inst.addr_buf[4]
.sym 29439 data_mem_inst.addr_buf[5]
.sym 29440 data_mem_inst.addr_buf[6]
.sym 29441 data_mem_inst.addr_buf[7]
.sym 29442 data_mem_inst.addr_buf[8]
.sym 29443 data_mem_inst.addr_buf[9]
.sym 29444 data_mem_inst.addr_buf[10]
.sym 29445 data_mem_inst.addr_buf[11]
.sym 29446 clk6$2
.sym 29447 $abc$16389$techmap$techmap810\data_mem_inst.data_block.1.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$809_Y
.sym 29448 $undef
.sym 29449 data_mem_inst.replacement_word[8]
.sym 29450 $undef
.sym 29451 $undef
.sym 29452 $undef
.sym 29453 data_mem_inst.replacement_word[9]
.sym 29454 $undef
.sym 29455 $undef
.sym 29456 $true$2
.sym 29521 $abc$16389$auto$alumacc.cc:491:replace_alu$676[31]
.sym 29524 $abc$16389$auto$rtlil.cc:1822:Xor$680_new_
.sym 29527 $abc$16389$auto$alumacc.cc:415:extract_cmp_alu$656[31]
.sym 29697 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15014
.sym 29698 data_mem_inst.led_reg[4]
.sym 30150 data_mem_inst.write_data[6]
.sym 30151 $false
.sym 30152 $false
.sym 30153 $false
.sym 30160 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14666
.sym 30161 clk6$2
.sym 30162 $false
.sym 30166 processor.if_id_reg.data_out[11]
.sym 30249 processor.ex_mem_reg.data_out[76]
.sym 30250 $false
.sym 30251 $false
.sym 30252 $false
.sym 30283 $true
.sym 30284 processor.ControlAndStatus_registers.clk$2
.sym 30285 $false
.sym 30287 processor.id_ex_reg.data_out[23]
.sym 30290 processor.if_id_reg.data_out[23]
.sym 30291 processor.id_ex_reg.data_out[35]
.sym 30413 $abc$16389$new_n2913_
.sym 30415 $abc$16389$new_n2912_
.sym 30416 processor.PC.outAddr[23]
.sym 30532 $abc$16389$new_n2844_
.sym 30533 processor.branch_predictor_mux.input0[0]
.sym 30535 $abc$16389$new_n2845_
.sym 30537 processor.PC.outAddr[0]
.sym 30630 processor.ex_mem_reg.data_out[82]
.sym 30631 $false
.sym 30632 $false
.sym 30633 $false
.sym 30648 processor.forwarding_unit.MEM_CSRR
.sym 30649 $false
.sym 30650 $false
.sym 30651 $false
.sym 30652 $true
.sym 30653 processor.ControlAndStatus_registers.clk$2
.sym 30654 $false
.sym 30655 processor.mem_regwb_mux.input0[5]
.sym 30657 $abc$16389$processor.mem_csrr_mux.input0[5]_new_inv_
.sym 30658 processor.id_ex_reg.data_out[84]
.sym 30660 processor.ex_mem_reg.data_out[111]
.sym 30661 processor.id_ex_reg.data_out[81]
.sym 30662 processor.id_ex_reg.data_out[80]
.sym 30729 processor.ex_mem_reg.data_out[79]
.sym 30730 $false
.sym 30731 $false
.sym 30732 $false
.sym 30735 processor.ControlAndStatus_registers.rdVal_CSR[1]
.sym 30736 $abc$16389$processor.RegB_mux.input0[1]_new_inv_
.sym 30737 processor.CSRR_signal
.sym 30738 $false
.sym 30741 processor.ex_mem_reg.data_out[80]
.sym 30742 $false
.sym 30743 $false
.sym 30744 $false
.sym 30775 $true
.sym 30776 processor.ControlAndStatus_registers.clk$2
.sym 30777 $false
.sym 30779 $abc$16389$processor.mem_fwd1_mux.input1[5]_new_inv_
.sym 30780 $abc$16389$processor.reg_dat_mux.input0[5]_new_inv_
.sym 30781 $abc$16389$processor.wb_fwd2_mux.input0[5]_new_
.sym 30783 $abc$16389$processor.wb_fwd1_mux.input0[5]_new_inv_
.sym 30784 processor.id_ex_reg.data_out[85]
.sym 30852 $abc$16389$processor.wb_fwd1_mux.input1[7]_new_inv_
.sym 30853 $abc$16389$processor.wb_fwd2_mux.input0[7]_new_
.sym 30854 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 30855 $false
.sym 30858 $abc$16389$processor.wb_fwd1_mux.input1[5]_new_inv_
.sym 30859 $abc$16389$processor.wb_fwd2_mux.input0[5]_new_
.sym 30860 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 30861 $false
.sym 30864 processor.mem_wb_reg.data_out[43]
.sym 30865 processor.mem_wb_reg.data_out[75]
.sym 30866 processor.wb_mux.select
.sym 30867 $false
.sym 30870 $abc$16389$processor.wb_fwd1_mux.input0[7]_new_inv_
.sym 30871 $abc$16389$processor.wb_fwd1_mux.input1[7]_new_inv_
.sym 30872 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 30873 $false
.sym 30882 processor.id_ex_reg.data_out[51]
.sym 30883 $abc$16389$processor.mem_fwd1_mux.input1[7]_new_inv_
.sym 30884 $abc$16389$new_n1538_
.sym 30885 $false
.sym 30888 data_mem_inst.read_data[5]
.sym 30889 $false
.sym 30890 $false
.sym 30891 $false
.sym 30894 data_mem_inst.read_data[7]
.sym 30895 $false
.sym 30896 $false
.sym 30897 $false
.sym 30898 $true
.sym 30899 processor.ControlAndStatus_registers.clk$2
.sym 30900 $false
.sym 30901 $abc$16389$processor.wb_fwd2_mux.input0[8]_new_
.sym 30902 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[8]
.sym 30903 $abc$16389$processor.wb_fwd1_mux.input0[8]_new_inv_
.sym 30904 processor.mem_regwb_mux.input0[3]
.sym 30905 data_mem_inst.write_data[8]
.sym 30906 $abc$16389$processor.mem_csrr_mux.input0[3]_new_inv_
.sym 30908 $abc$16389$processor.mem_fwd1_mux.input1[3]_new_inv_
.sym 30975 processor.ex_mem_reg.data_out[82]
.sym 30976 processor.ex_mem_reg.data_out[49]
.sym 30977 processor.auipc_mux.select
.sym 30978 $false
.sym 30981 processor.mem_wb_reg.data_out[44]
.sym 30982 processor.mem_wb_reg.data_out[76]
.sym 30983 processor.wb_mux.select
.sym 30984 $false
.sym 30987 data_mem_inst.read_data[8]
.sym 30988 processor.mem_regwb_mux.input0[8]
.sym 30989 processor.dataMemOut_fwd_mux.select
.sym 30990 $false
.sym 30999 data_mem_inst.read_data[8]
.sym 31000 processor.ex_mem_reg.data_out[82]
.sym 31001 processor.dataMemOut_fwd_mux.select
.sym 31002 $false
.sym 31005 data_mem_inst.write_data[8]
.sym 31006 $false
.sym 31007 $false
.sym 31008 $false
.sym 31011 processor.ex_mem_reg.data_out[78]
.sym 31012 $false
.sym 31013 $false
.sym 31014 $false
.sym 31017 processor.mem_regwb_mux.input0[8]
.sym 31018 $false
.sym 31019 $false
.sym 31020 $false
.sym 31021 $true
.sym 31022 processor.ControlAndStatus_registers.clk$2
.sym 31023 $false
.sym 31024 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[4]
.sym 31025 $abc$16389$processor.wb_fwd2_mux.input0[4]_new_
.sym 31027 data_mem_inst.write_data[9]
.sym 31028 $abc$16389$processor.wb_fwd2_mux.input0[9]_new_
.sym 31029 $abc$16389$processor.mem_fwd1_mux.input1[4]_new_inv_
.sym 31030 $abc$16389$processor.wb_fwd1_mux.input0[4]_new_inv_
.sym 31031 data_mem_inst.write_data[4]
.sym 31098 processor.ex_mem_reg.data_out[84]
.sym 31099 processor.ex_mem_reg.data_out[51]
.sym 31100 processor.auipc_mux.select
.sym 31101 $false
.sym 31110 processor.ex_mem_reg.data_out[83]
.sym 31111 processor.ex_mem_reg.data_out[50]
.sym 31112 processor.auipc_mux.select
.sym 31113 $false
.sym 31122 data_mem_inst.addr[9]
.sym 31123 $false
.sym 31124 $false
.sym 31125 $false
.sym 31128 processor.ex_mem_reg.data_out[84]
.sym 31129 $false
.sym 31130 $false
.sym 31131 $false
.sym 31134 processor.ex_mem_reg.data_out[88]
.sym 31135 $false
.sym 31136 $false
.sym 31137 $false
.sym 31140 processor.ex_mem_reg.data_out[87]
.sym 31141 $false
.sym 31142 $false
.sym 31143 $false
.sym 31144 $true
.sym 31145 processor.ControlAndStatus_registers.clk$2
.sym 31146 $false
.sym 31147 $abc$16389$processor.mem_csrr_mux.input0[4]_new_inv_
.sym 31148 $abc$16389$processor.reg_dat_mux.input0[4]_new_inv_
.sym 31149 processor.mem_regwb_mux.input0[4]
.sym 31150 $abc$16389$processor.wb_fwd1_mux.input1[4]_new_inv_
.sym 31151 processor.mem_wb_reg.data_out[72]
.sym 31152 processor.mem_wb_reg.data_out[40]
.sym 31153 processor.ex_mem_reg.data_out[110]
.sym 31221 processor.id_ex_reg.data_out[86]
.sym 31222 $abc$16389$processor.mem_fwd1_mux.input1[10]_new_inv_
.sym 31223 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 31224 $abc$16389$new_n3246_
.sym 31233 $abc$16389$processor.wb_fwd1_mux.input1[0]_new_inv_
.sym 31234 $abc$16389$processor.wb_fwd2_mux.input0[0]_new_
.sym 31235 processor.alu_mux.select
.sym 31236 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 31239 $abc$16389$processor.wb_fwd1_mux.input0[10]_new_inv_
.sym 31240 $abc$16389$processor.wb_fwd1_mux.input1[10]_new_inv_
.sym 31241 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 31242 $false
.sym 31245 $abc$16389$processor.wb_fwd1_mux.input1[10]_new_inv_
.sym 31246 $abc$16389$processor.wb_fwd2_mux.input0[10]_new_
.sym 31247 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 31248 $false
.sym 31251 data_mem_inst.read_data[10]
.sym 31252 processor.ex_mem_reg.data_out[84]
.sym 31253 processor.dataMemOut_fwd_mux.select
.sym 31254 $false
.sym 31257 processor.id_ex_reg.data_out[54]
.sym 31258 $abc$16389$processor.mem_fwd1_mux.input1[10]_new_inv_
.sym 31259 $abc$16389$new_n1538_
.sym 31260 $false
.sym 31273 $abc$16389$processor.wb_fwd1_mux.input1[15]_new_inv_
.sym 31276 processor.mem_wb_reg.data_out[83]
.sym 31277 processor.mem_wb_reg.data_out[51]
.sym 31362 data_mem_inst.addr[8]
.sym 31363 $false
.sym 31364 $false
.sym 31365 $false
.sym 31390 $true
.sym 31391 processor.ControlAndStatus_registers.clk$2
.sym 31392 $false
.sym 31394 $abc$16389$processor.mem_csrr_mux.input0[23]_new_inv_
.sym 31395 processor.id_ex_reg.data_out[98]
.sym 31396 processor.ex_mem_reg.data_out[79]
.sym 31397 processor.ex_mem_reg.data_out[77]
.sym 31399 processor.mem_wb_reg.data_out[26]
.sym 31467 processor.mem_wb_reg.data_out[56]
.sym 31468 processor.mem_wb_reg.data_out[88]
.sym 31469 processor.wb_mux.select
.sym 31470 $false
.sym 31473 $abc$16389$processor.wb_fwd1_mux.input0[20]_new_inv_
.sym 31474 $abc$16389$processor.wb_fwd1_mux.input1[20]_new_inv_
.sym 31475 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 31476 $false
.sym 31485 data_mem_inst.addr[6]
.sym 31486 $false
.sym 31487 $false
.sym 31488 $false
.sym 31491 data_mem_inst.addr[11]
.sym 31492 $false
.sym 31493 $false
.sym 31494 $false
.sym 31497 data_mem_inst.read_data[20]
.sym 31498 $false
.sym 31499 $false
.sym 31500 $false
.sym 31503 processor.ex_mem_reg.data_out[97]
.sym 31504 $false
.sym 31505 $false
.sym 31506 $false
.sym 31509 data_mem_inst.addr[10]
.sym 31510 $false
.sym 31511 $false
.sym 31512 $false
.sym 31513 $true
.sym 31514 processor.ControlAndStatus_registers.clk$2
.sym 31515 $false
.sym 31516 data_mem_inst.write_data[22]
.sym 31517 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[22]
.sym 31518 $abc$16389$processor.wb_fwd2_mux.input0[22]_new_
.sym 31519 $abc$16389$processor.wb_fwd1_mux.input0[22]_new_inv_
.sym 31520 $abc$16389$processor.mem_fwd1_mux.input1[22]_new_inv_
.sym 31521 $abc$16389$processor.wb_fwd1_mux.input1[22]_new_inv_
.sym 31522 processor.mem_wb_reg.data_out[58]
.sym 31523 processor.mem_wb_reg.data_out[90]
.sym 31590 data_mem_inst.word_buf[3]
.sym 31591 $abc$16389$data_mem_inst.select0_new_
.sym 31592 data_mem_inst.select2
.sym 31593 $false
.sym 31596 data_mem_inst.addr[2]
.sym 31597 $false
.sym 31598 $false
.sym 31599 $false
.sym 31608 data_mem_inst.write_data[20]
.sym 31609 $false
.sym 31610 $false
.sym 31611 $false
.sym 31620 data_mem_inst.addr[7]
.sym 31621 $false
.sym 31622 $false
.sym 31623 $false
.sym 31632 data_mem_inst.addr[8]
.sym 31633 $false
.sym 31634 $false
.sym 31635 $false
.sym 31636 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14474$2
.sym 31637 clk6$2
.sym 31638 $false
.sym 31639 $abc$16389$new_n2728_
.sym 31640 data_mem_inst.read_data[26]
.sym 31641 data_mem_inst.read_data[19]
.sym 31643 data_mem_inst.read_data[16]
.sym 31644 data_mem_inst.read_data[15]
.sym 31645 data_mem_inst.read_data[2]
.sym 31646 data_mem_inst.read_data[18]
.sym 31713 $abc$16389$new_n2654_
.sym 31714 data_mem_inst.word_buf[19]
.sym 31715 $false
.sym 31716 $false
.sym 31719 $abc$16389$data_mem_inst.select0_new_
.sym 31720 data_mem_inst.word_buf[26]
.sym 31721 $abc$16389$data_mem_inst.out1[2]_new_inv_
.sym 31722 $abc$16389$data_mem_inst.select1_new_
.sym 31725 $abc$16389$new_n2647_
.sym 31726 data_mem_inst.word_buf[18]
.sym 31727 $abc$16389$data_mem_inst.select0_new_
.sym 31728 data_mem_inst.word_buf[2]
.sym 31731 data_mem_inst.word_buf[3]
.sym 31732 data_mem_inst.word_buf[11]
.sym 31733 $abc$16389$data_mem_inst.select1_new_
.sym 31734 $abc$16389$data_mem_inst.select0_new_
.sym 31737 data_mem_inst.word_buf[19]
.sym 31738 $abc$16389$new_n2647_
.sym 31739 $abc$16389$new_n2669_
.sym 31740 $false
.sym 31743 $abc$16389$new_n2654_
.sym 31744 data_mem_inst.word_buf[18]
.sym 31745 $false
.sym 31746 $false
.sym 31749 data_mem_inst.word_buf[2]
.sym 31750 data_mem_inst.word_buf[10]
.sym 31751 $abc$16389$data_mem_inst.select0_new_
.sym 31752 $false
.sym 31755 $abc$16389$new_n2667_
.sym 31756 $abc$16389$new_n2670_
.sym 31757 $abc$16389$new_n2671_
.sym 31758 $abc$16389$new_n2668_
.sym 31759 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14822
.sym 31760 clk6$2
.sym 31761 $false
.sym 31762 data_mem_inst.read_data[21]
.sym 31763 data_mem_inst.read_data[28]
.sym 31765 data_mem_inst.read_data[27]
.sym 31766 data_mem_inst.read_data[29]
.sym 31767 data_mem_inst.read_data[25]
.sym 31768 data_mem_inst.read_data[31]
.sym 31836 data_mem_inst.addr_buf[1]
.sym 31837 $abc$16389$data_mem_inst.select0_new_
.sym 31838 data_mem_inst.word_buf[27]
.sym 31839 data_mem_inst.select2
.sym 31842 $abc$16389$new_n2654_
.sym 31843 data_mem_inst.word_buf[25]
.sym 31844 $false
.sym 31845 $false
.sym 31860 $abc$16389$new_n2654_
.sym 31861 data_mem_inst.word_buf[31]
.sym 31862 $false
.sym 31863 $false
.sym 31866 data_mem_inst.addr[9]
.sym 31867 $false
.sym 31868 $false
.sym 31869 $false
.sym 31882 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14474$2
.sym 31883 clk6$2
.sym 31884 $false
.sym 31891 $abc$16389$new_n2732_
.sym 31892 data_mem_inst.read_data[14]
.sym 31959 $abc$16389$data_mem_inst.select1_new_
.sym 31960 data_mem_inst.word_buf[30]
.sym 31961 data_mem_inst.word_buf[14]
.sym 31962 $abc$16389$data_mem_inst.select0_new_
.sym 31977 data_mem_inst.write_data_buffer[20]
.sym 31978 data_mem_inst.write_select1
.sym 31979 $abc$16389$new_n2791_
.sym 31980 $false
.sym 31989 $abc$16389$data_mem_inst.out6[12]_new_inv_
.sym 31990 data_mem_inst.select2
.sym 31991 $abc$16389$new_n2697_
.sym 31992 $false
.sym 32005 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14822
.sym 32006 clk6$2
.sym 32007 $false
.sym 32008 $abc$16389$new_n2734_
.sym 32012 $abc$16389$auto$rtlil.cc:1527:operator()$6025[20]_new_
.sym 32013 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[20]
.sym 32015 $abc$16389$auto$rtlil.cc:1527:operator()$6025[8]_new_
.sym 32088 data_mem_inst.addr_buf[0]
.sym 32089 data_mem_inst.select2
.sym 32090 data_mem_inst.write_data_buffer[4]
.sym 32091 $abc$16389$techmap\data_mem_inst.$and$verilog/data_mem.v:199$197_Y_new_
.sym 32112 data_mem_inst.write_data[4]
.sym 32113 $false
.sym 32114 $false
.sym 32115 $false
.sym 32118 data_mem_inst.addr[11]
.sym 32119 $false
.sym 32120 $false
.sym 32121 $false
.sym 32128 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14474$2
.sym 32129 clk6$2
.sym 32130 $false
.sym 32132 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[9]
.sym 32133 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[7]
.sym 32134 $abc$16389$auto$rtlil.cc:1527:operator()$6025[9]_new_
.sym 32138 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[8]
.sym 32205 data_mem_inst.write_data[10]
.sym 32206 processor.id_ex_reg.data_out[118]
.sym 32207 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[10]
.sym 32208 processor.alu_mux.select
.sym 32229 data_mem_inst.addr_buf[1]
.sym 32230 data_mem_inst.write_select1
.sym 32231 data_mem_inst.select2
.sym 32232 $false
.sym 32235 processor.id_ex_reg.data_out[118]
.sym 32236 data_mem_inst.write_data[10]
.sym 32237 processor.alu_mux.select
.sym 32238 $false
.sym 32241 $abc$16389$data_mem_inst.select1_new_
.sym 32242 data_mem_inst.word_buf[28]
.sym 32243 data_mem_inst.word_buf[12]
.sym 32244 $abc$16389$data_mem_inst.select0_new_
.sym 32247 data_mem_inst.write_data[24]
.sym 32248 $false
.sym 32249 $false
.sym 32250 $false
.sym 32251 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14474$2
.sym 32252 clk6$2
.sym 32253 $false
.sym 32254 $abc$16389$new_n3351_
.sym 32256 $abc$16389$new_n2338_
.sym 32257 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[9]_new_
.sym 32258 $abc$16389$new_n3352_
.sym 32259 $abc$16389$new_n2339_
.sym 32261 data_mem_inst.write_data_buffer[31]
.sym 32334 $abc$16389$auto$rtlil.cc:1527:operator()$6025[10]_new_
.sym 32335 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 32336 $false
.sym 32337 $false
.sym 32358 data_mem_inst.write_data[11]
.sym 32359 $false
.sym 32360 $false
.sym 32361 $false
.sym 32370 data_mem_inst.write_data[29]
.sym 32371 $false
.sym 32372 $false
.sym 32373 $false
.sym 32374 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14474$2
.sym 32375 clk6$2
.sym 32376 $false
.sym 32377 $abc$16389$new_n2323_
.sym 32378 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13743[0]_new_
.sym 32379 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13855[0]_new_
.sym 32381 $abc$16389$new_n3348_
.sym 32382 $abc$16389$new_n3347_
.sym 32384 $abc$16389$new_n2322_
.sym 32457 data_mem_inst.write_data[28]
.sym 32458 $false
.sym 32459 $false
.sym 32460 $false
.sym 32493 data_mem_inst.write_data[12]
.sym 32494 $false
.sym 32495 $false
.sym 32496 $false
.sym 32497 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14474$2
.sym 32498 clk6$2
.sym 32499 $false
.sym 32500 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13883[4]_new_inv_
.sym 32501 processor.addr_adder_mux.input1[2]
.sym 32502 processor.addr_adder_mux.input1[1]
.sym 32503 processor.addr_adder_mux.input1[6]
.sym 32504 processor.addr_adder_mux.input1[7]
.sym 32505 processor.alu_main.B[15]
.sym 32506 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13855[4]_new_inv_
.sym 32507 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13743[4]_new_inv_
.sym 32574 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[10]
.sym 32575 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 32576 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 32577 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[10]
.sym 32580 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 32581 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[12]
.sym 32582 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[12]
.sym 32583 $abc$16389$new_n1914_
.sym 32592 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[3]
.sym 32593 $false
.sym 32594 $false
.sym 32595 $false
.sym 32598 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[10]_new_
.sym 32599 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13841[0]_new_
.sym 32600 $abc$16389$new_n3335_
.sym 32601 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13841[4]_new_inv_
.sym 32610 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 32611 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 32612 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[10]
.sym 32613 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[10]
.sym 32616 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 32617 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[12]
.sym 32618 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 32619 $false
.sym 32624 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[1]
.sym 32625 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[2]
.sym 32626 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[3]
.sym 32627 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[4]
.sym 32628 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[5]
.sym 32629 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[6]
.sym 32630 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[7]
.sym 32697 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[4]
.sym 32698 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 32699 $abc$16389$new_n2206_
.sym 32700 $abc$16389$new_n2208_
.sym 32703 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[6]
.sym 32704 $false
.sym 32705 $false
.sym 32706 $false
.sym 32709 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 32710 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[4]
.sym 32711 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 32712 $false
.sym 32715 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 32716 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[4]
.sym 32717 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 32718 $abc$16389$new_n2209_
.sym 32721 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 32722 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[4]
.sym 32723 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[4]
.sym 32724 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 32727 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[10]
.sym 32728 $false
.sym 32729 $false
.sym 32730 $false
.sym 32733 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 32734 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[4]
.sym 32735 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 32736 $abc$16389$new_n2207_
.sym 32739 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 32740 $false
.sym 32741 $false
.sym 32742 $false
.sym 32746 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[8]
.sym 32747 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[9]
.sym 32748 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[10]
.sym 32749 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[11]
.sym 32750 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[12]
.sym 32751 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[13]
.sym 32752 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[14]
.sym 32753 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[15]
.sym 32820 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[9]
.sym 32821 $false
.sym 32822 $false
.sym 32823 $false
.sym 32826 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[12]
.sym 32827 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[12]
.sym 32828 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 32829 $abc$16389$new_n1916_
.sym 32832 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[14]
.sym 32833 $false
.sym 32834 $false
.sym 32835 $false
.sym 32838 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 32839 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[10]
.sym 32840 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 32841 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[10]
.sym 32844 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[12]
.sym 32845 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 32846 $abc$16389$new_n1912_
.sym 32847 $abc$16389$new_n1915_
.sym 32850 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[8]
.sym 32851 $false
.sym 32852 $false
.sym 32853 $false
.sym 32856 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 32857 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[12]
.sym 32858 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[12]
.sym 32859 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 32862 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[8]
.sym 32863 $false
.sym 32864 $false
.sym 32865 $false
.sym 32869 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[16]
.sym 32870 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[17]
.sym 32871 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[18]
.sym 32872 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[19]
.sym 32873 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[20]
.sym 32874 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[21]
.sym 32875 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[22]
.sym 32876 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[23]
.sym 32905 $true
.sym 32942 $auto$alumacc.cc:474:replace_alu$674.C[1]
.sym 32944 processor.alu_main.B[0]
.sym 32945 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[0]
.sym 32948 $auto$alumacc.cc:474:replace_alu$674.C[2]
.sym 32950 processor.alu_main.B[1]
.sym 32951 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[1]
.sym 32954 $auto$alumacc.cc:474:replace_alu$674.C[3]
.sym 32956 processor.alu_main.B[2]
.sym 32957 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[2]
.sym 32960 $auto$alumacc.cc:474:replace_alu$674.C[4]
.sym 32962 processor.alu_main.B[3]
.sym 32963 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[3]
.sym 32966 $auto$alumacc.cc:474:replace_alu$674.C[5]
.sym 32968 processor.alu_main.B[4]
.sym 32969 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[4]
.sym 32972 $auto$alumacc.cc:474:replace_alu$674.C[6]
.sym 32974 processor.alu_main.B[5]
.sym 32975 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[5]
.sym 32978 $auto$alumacc.cc:474:replace_alu$674.C[7]
.sym 32980 processor.alu_main.B[6]
.sym 32981 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[6]
.sym 32984 $auto$alumacc.cc:474:replace_alu$674.C[8]
.sym 32986 processor.alu_main.B[7]
.sym 32987 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[7]
.sym 32992 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[24]
.sym 32993 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[25]
.sym 32994 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[26]
.sym 32995 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[27]
.sym 32996 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[28]
.sym 32997 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[29]
.sym 32998 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[30]
.sym 32999 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[31]
.sym 33028 $auto$alumacc.cc:474:replace_alu$674.C[8]
.sym 33065 $auto$alumacc.cc:474:replace_alu$674.C[9]
.sym 33067 processor.alu_main.B[8]
.sym 33068 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[8]
.sym 33071 $auto$alumacc.cc:474:replace_alu$674.C[10]
.sym 33073 processor.alu_main.B[9]
.sym 33074 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[9]
.sym 33077 $auto$alumacc.cc:474:replace_alu$674.C[11]
.sym 33079 processor.alu_main.B[10]
.sym 33080 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[10]
.sym 33083 $auto$alumacc.cc:474:replace_alu$674.C[12]
.sym 33085 processor.alu_main.B[11]
.sym 33086 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[11]
.sym 33089 $auto$alumacc.cc:474:replace_alu$674.C[13]
.sym 33091 processor.alu_main.B[12]
.sym 33092 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[12]
.sym 33095 $auto$alumacc.cc:474:replace_alu$674.C[14]
.sym 33097 processor.alu_main.B[13]
.sym 33098 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[13]
.sym 33101 $auto$alumacc.cc:474:replace_alu$674.C[15]
.sym 33103 processor.alu_main.B[14]
.sym 33104 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[14]
.sym 33107 $auto$alumacc.cc:474:replace_alu$674.C[16]
.sym 33109 processor.alu_main.B[15]
.sym 33110 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[15]
.sym 33115 processor.addr_adder_mux.input1[18]
.sym 33116 processor.addr_adder_mux.input1[24]
.sym 33117 processor.alu_main.B[31]
.sym 33118 processor.addr_adder_mux.input1[21]
.sym 33119 processor.alu_main.B[22]
.sym 33120 processor.alu_main.B[18]
.sym 33121 processor.alu_main.B[21]
.sym 33122 processor.alu_main.B[28]
.sym 33151 $auto$alumacc.cc:474:replace_alu$674.C[16]
.sym 33188 $auto$alumacc.cc:474:replace_alu$674.C[17]
.sym 33190 processor.alu_main.B[16]
.sym 33191 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[16]
.sym 33194 $auto$alumacc.cc:474:replace_alu$674.C[18]
.sym 33196 processor.alu_main.B[17]
.sym 33197 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[17]
.sym 33200 $auto$alumacc.cc:474:replace_alu$674.C[19]
.sym 33202 processor.alu_main.B[18]
.sym 33203 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[18]
.sym 33206 $auto$alumacc.cc:474:replace_alu$674.C[20]
.sym 33208 processor.alu_main.B[19]
.sym 33209 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[19]
.sym 33212 $auto$alumacc.cc:474:replace_alu$674.C[21]
.sym 33214 processor.alu_main.B[20]
.sym 33215 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[20]
.sym 33218 $auto$alumacc.cc:474:replace_alu$674.C[22]
.sym 33220 processor.alu_main.B[21]
.sym 33221 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[21]
.sym 33224 $auto$alumacc.cc:474:replace_alu$674.C[23]
.sym 33226 processor.alu_main.B[22]
.sym 33227 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[22]
.sym 33230 $auto$alumacc.cc:474:replace_alu$674.C[24]
.sym 33232 processor.alu_main.B[23]
.sym 33233 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[23]
.sym 33238 processor.addr_adder_mux.input1[30]
.sym 33245 processor.addr_adder_mux.input1[27]
.sym 33274 $auto$alumacc.cc:474:replace_alu$674.C[24]
.sym 33311 $auto$alumacc.cc:474:replace_alu$674.C[25]
.sym 33313 processor.alu_main.B[24]
.sym 33314 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[24]
.sym 33317 $auto$alumacc.cc:474:replace_alu$674.C[26]
.sym 33319 processor.alu_main.B[25]
.sym 33320 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[25]
.sym 33323 $auto$alumacc.cc:474:replace_alu$674.C[27]
.sym 33325 processor.alu_main.B[26]
.sym 33326 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[26]
.sym 33329 $auto$alumacc.cc:474:replace_alu$674.C[28]
.sym 33331 processor.alu_main.B[27]
.sym 33332 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[27]
.sym 33335 $auto$alumacc.cc:474:replace_alu$674.C[29]
.sym 33337 processor.alu_main.B[28]
.sym 33338 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[28]
.sym 33341 $auto$alumacc.cc:474:replace_alu$674.C[30]
.sym 33343 processor.alu_main.B[29]
.sym 33344 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[29]
.sym 33347 $abc$16389$auto$alumacc.cc:474:replace_alu$674.C[31]$2
.sym 33349 processor.alu_main.B[30]
.sym 33350 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[30]
.sym 33353 $abc$16389$auto$alumacc.cc:491:replace_alu$676[31]$2
.sym 33355 processor.alu_main.B[31]
.sym 33356 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[31]
.sym 33357 $abc$16389$auto$alumacc.cc:474:replace_alu$674.C[31]$2
.sym 33438 $abc$16389$auto$alumacc.cc:491:replace_alu$676[31]$2
.sym 33453 $abc$16389$auto$alumacc.cc:491:replace_alu$676[31]
.sym 33454 $abc$16389$auto$alumacc.cc:474:replace_alu$674.C[31]
.sym 33455 $abc$16389$auto$alumacc.cc:415:extract_cmp_alu$656[31]
.sym 33456 $false
.sym 33471 $false
.sym 33472 processor.alu_main.B[31]
.sym 33473 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[31]
.sym 33474 $abc$16389$auto$alumacc.cc:474:replace_alu$674.C[31]
.sym 33714 data_mem_inst.led_reg[7]
.sym 33871 $abc$16389$new_n2859_
.sym 33872 $abc$16389$new_n2870_
.sym 33874 $abc$16389$new_n2858_
.sym 33876 $abc$16389$new_n2855_
.sym 33878 processor.PC.outAddr[5]
.sym 33994 $abc$16389$new_n2874_
.sym 33995 $abc$16389$new_n2877_
.sym 33996 $abc$16389$new_n2849_
.sym 33997 $abc$16389$new_n2876_
.sym 33998 $abc$16389$new_n2873_
.sym 33999 processor.PC.outAddr[10]
.sym 34000 processor.PC.outAddr[11]
.sym 34001 processor.PC.outAddr[18]
.sym 34086 processor.PC.outAddr[11]
.sym 34087 $false
.sym 34088 $false
.sym 34089 $false
.sym 34114 $true
.sym 34115 processor.ControlAndStatus_registers.clk$2
.sym 34116 $false
.sym 34117 $abc$16389$new_n2888_
.sym 34118 $abc$16389$new_n2885_
.sym 34119 $abc$16389$new_n2897_
.sym 34120 $abc$16389$new_n2867_
.sym 34121 processor.if_id_reg.data_out[8]
.sym 34122 processor.if_id_reg.data_out[9]
.sym 34123 processor.id_ex_reg.data_out[20]
.sym 34124 processor.if_id_reg.data_out[15]
.sym 34197 processor.if_id_reg.data_out[11]
.sym 34198 $false
.sym 34199 $false
.sym 34200 $false
.sym 34215 processor.PC.outAddr[23]
.sym 34216 $false
.sym 34217 $false
.sym 34218 $false
.sym 34221 processor.if_id_reg.data_out[23]
.sym 34222 $false
.sym 34223 $false
.sym 34224 $false
.sym 34237 $true
.sym 34238 processor.ControlAndStatus_registers.clk$2
.sym 34239 $false
.sym 34240 $abc$16389$new_n2856_
.sym 34241 $abc$16389$new_n2889_
.sym 34242 $abc$16389$new_n2868_
.sym 34243 $abc$16389$new_n2909_
.sym 34244 processor.PC.outAddr[9]
.sym 34245 processor.PC.outAddr[8]
.sym 34246 processor.PC.outAddr[15]
.sym 34247 processor.PC.outAddr[4]
.sym 34338 $abc$16389$processor.mistake_trigger_new_
.sym 34339 processor.id_ex_reg.data_out[35]
.sym 34340 $false
.sym 34341 $false
.sym 34350 processor.branch_predictor_mux.input0[23]
.sym 34351 processor.branch_predictor_mux.input1[23]
.sym 34352 processor.cont_mux.select
.sym 34353 processor.branch_predictor_mux.select
.sym 34356 processor.ex_mem_reg.data_out[64]
.sym 34357 $abc$16389$new_n2913_
.sym 34358 $abc$16389$new_n2912_
.sym 34359 processor.ex_cont_mux.select
.sym 34360 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15206
.sym 34361 processor.ControlAndStatus_registers.clk$2
.sym 34362 $false
.sym 34363 $abc$16389$new_n2871_
.sym 34364 processor.branch_predictor_mux.input1[0]
.sym 34365 processor.id_ex_reg.data_out[21]
.sym 34366 processor.if_id_reg.data_out[0]
.sym 34367 processor.if_id_reg.data_out[22]
.sym 34369 processor.id_ex_reg.data_out[34]
.sym 34370 processor.id_ex_reg.data_out[12]
.sym 34437 processor.branch_predictor_mux.input0[0]
.sym 34438 processor.branch_predictor_mux.input1[0]
.sym 34439 processor.cont_mux.select
.sym 34440 processor.branch_predictor_mux.select
.sym 34443 $false
.sym 34444 $false
.sym 34445 processor.PC.outAddr[0]
.sym 34446 $false
.sym 34455 $abc$16389$processor.mistake_trigger_new_
.sym 34456 processor.id_ex_reg.data_out[12]
.sym 34457 processor.ex_mem_reg.data_out[41]
.sym 34458 processor.ex_cont_mux.select
.sym 34467 $abc$16389$new_n2844_
.sym 34468 $abc$16389$new_n2845_
.sym 34469 $false
.sym 34470 $false
.sym 34483 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15206
.sym 34484 processor.ControlAndStatus_registers.clk$2
.sym 34485 $false
.sym 34486 $abc$16389$new_n2886_
.sym 34488 $abc$16389$new_n2910_
.sym 34490 processor.PC.outAddr[2]
.sym 34492 processor.PC.outAddr[14]
.sym 34493 processor.PC.outAddr[22]
.sym 34560 processor.ex_mem_reg.data_out[111]
.sym 34561 $abc$16389$processor.mem_csrr_mux.input0[5]_new_inv_
.sym 34562 processor.forwarding_unit.MEM_CSRR
.sym 34563 $false
.sym 34572 processor.ex_mem_reg.data_out[79]
.sym 34573 processor.ex_mem_reg.data_out[46]
.sym 34574 processor.auipc_mux.select
.sym 34575 $false
.sym 34578 processor.ControlAndStatus_registers.rdVal_CSR[8]
.sym 34579 $abc$16389$processor.RegB_mux.input0[8]_new_inv_
.sym 34580 processor.CSRR_signal
.sym 34581 $false
.sym 34590 data_mem_inst.write_data[5]
.sym 34591 $false
.sym 34592 $false
.sym 34593 $false
.sym 34596 processor.ControlAndStatus_registers.rdVal_CSR[5]
.sym 34597 $abc$16389$processor.RegB_mux.input0[5]_new_inv_
.sym 34598 processor.CSRR_signal
.sym 34599 $false
.sym 34602 processor.ControlAndStatus_registers.rdVal_CSR[4]
.sym 34603 $abc$16389$processor.RegB_mux.input0[4]_new_inv_
.sym 34604 processor.CSRR_signal
.sym 34605 $false
.sym 34606 $true
.sym 34607 processor.ControlAndStatus_registers.clk$2
.sym 34608 $false
.sym 34609 processor.register_files.wrData[4]
.sym 34611 processor.register_files.wrData[5]
.sym 34612 processor.id_ex_reg.data_out[79]
.sym 34613 processor.ex_mem_reg.data_out[41]
.sym 34614 processor.id_ex_reg.data_out[108]
.sym 34689 data_mem_inst.read_data[5]
.sym 34690 processor.ex_mem_reg.data_out[79]
.sym 34691 processor.dataMemOut_fwd_mux.select
.sym 34692 $false
.sym 34695 data_mem_inst.read_data[5]
.sym 34696 processor.mem_regwb_mux.input0[5]
.sym 34697 processor.dataMemOut_fwd_mux.select
.sym 34698 $false
.sym 34701 processor.id_ex_reg.data_out[81]
.sym 34702 $abc$16389$processor.mem_fwd1_mux.input1[5]_new_inv_
.sym 34703 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 34704 $abc$16389$new_n3246_
.sym 34713 processor.id_ex_reg.data_out[49]
.sym 34714 $abc$16389$processor.mem_fwd1_mux.input1[5]_new_inv_
.sym 34715 $abc$16389$new_n1538_
.sym 34716 $false
.sym 34719 processor.ControlAndStatus_registers.rdVal_CSR[9]
.sym 34720 $abc$16389$processor.RegB_mux.input0[9]_new_inv_
.sym 34721 processor.CSRR_signal
.sym 34722 $false
.sym 34729 $true
.sym 34730 processor.ControlAndStatus_registers.clk$2
.sym 34731 $false
.sym 34732 $abc$16389$processor.wb_fwd2_mux.input0[3]_new_
.sym 34733 processor.addr_adder.input1[4]
.sym 34734 processor.addr_adder.input1[8]
.sym 34735 processor.addr_adder.input1[0]
.sym 34736 data_mem_inst.write_data[3]
.sym 34737 processor.register_files.wrData[11]
.sym 34738 processor.register_files.wrData[0]
.sym 34739 processor.register_files.wrData[8]
.sym 34806 processor.id_ex_reg.data_out[84]
.sym 34807 $abc$16389$processor.mem_fwd1_mux.input1[8]_new_inv_
.sym 34808 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 34809 $abc$16389$new_n3246_
.sym 34812 $abc$16389$processor.wb_fwd1_mux.input0[8]_new_inv_
.sym 34813 $abc$16389$processor.wb_fwd1_mux.input1[8]_new_inv_
.sym 34814 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 34815 $false
.sym 34818 processor.id_ex_reg.data_out[52]
.sym 34819 $abc$16389$processor.mem_fwd1_mux.input1[8]_new_inv_
.sym 34820 $abc$16389$new_n1538_
.sym 34821 $false
.sym 34824 processor.ex_mem_reg.data_out[109]
.sym 34825 $abc$16389$processor.mem_csrr_mux.input0[3]_new_inv_
.sym 34826 processor.forwarding_unit.MEM_CSRR
.sym 34827 $false
.sym 34830 $abc$16389$processor.wb_fwd1_mux.input1[8]_new_inv_
.sym 34831 $abc$16389$processor.wb_fwd2_mux.input0[8]_new_
.sym 34832 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 34833 $false
.sym 34836 processor.ex_mem_reg.data_out[77]
.sym 34837 processor.ex_mem_reg.data_out[44]
.sym 34838 processor.auipc_mux.select
.sym 34839 $false
.sym 34848 data_mem_inst.read_data[3]
.sym 34849 processor.ex_mem_reg.data_out[77]
.sym 34850 processor.dataMemOut_fwd_mux.select
.sym 34851 $false
.sym 34855 processor.register_files.wrData[15]
.sym 34856 processor.addr_adder.input1[9]
.sym 34857 $abc$16389$processor.mem_csrr_mux.input0[14]_new_inv_
.sym 34858 processor.addr_adder.input1[10]
.sym 34859 processor.addr_adder.input1[11]
.sym 34860 processor.register_files.wrData[9]
.sym 34861 processor.mem_regwb_mux.input0[14]
.sym 34862 processor.ex_mem_reg.data_out[120]
.sym 34929 $abc$16389$processor.wb_fwd1_mux.input0[4]_new_inv_
.sym 34930 $abc$16389$processor.wb_fwd1_mux.input1[4]_new_inv_
.sym 34931 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 34932 $false
.sym 34935 processor.id_ex_reg.data_out[80]
.sym 34936 $abc$16389$processor.mem_fwd1_mux.input1[4]_new_inv_
.sym 34937 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 34938 $abc$16389$new_n3246_
.sym 34947 $abc$16389$processor.wb_fwd1_mux.input1[9]_new_inv_
.sym 34948 $abc$16389$processor.wb_fwd2_mux.input0[9]_new_
.sym 34949 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 34950 $false
.sym 34953 processor.id_ex_reg.data_out[85]
.sym 34954 $abc$16389$processor.mem_fwd1_mux.input1[9]_new_inv_
.sym 34955 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 34956 $abc$16389$new_n3246_
.sym 34959 data_mem_inst.read_data[4]
.sym 34960 processor.ex_mem_reg.data_out[78]
.sym 34961 processor.dataMemOut_fwd_mux.select
.sym 34962 $false
.sym 34965 processor.id_ex_reg.data_out[48]
.sym 34966 $abc$16389$processor.mem_fwd1_mux.input1[4]_new_inv_
.sym 34967 $abc$16389$new_n1538_
.sym 34968 $false
.sym 34971 $abc$16389$processor.wb_fwd1_mux.input1[4]_new_inv_
.sym 34972 $abc$16389$processor.wb_fwd2_mux.input0[4]_new_
.sym 34973 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 34974 $false
.sym 34978 processor.mem_regwb_mux.input0[12]
.sym 34979 $abc$16389$processor.mem_csrr_mux.input0[12]_new_inv_
.sym 34980 $abc$16389$processor.wb_fwd1_mux.input1[12]_new_inv_
.sym 34982 processor.addr_adder.input1[22]
.sym 34983 $abc$16389$processor.mem_csrr_mux.input0[15]_new_inv_
.sym 34984 processor.mem_wb_reg.data_out[80]
.sym 34985 processor.ex_mem_reg.data_out[118]
.sym 35052 processor.ex_mem_reg.data_out[78]
.sym 35053 processor.ex_mem_reg.data_out[45]
.sym 35054 processor.auipc_mux.select
.sym 35055 $false
.sym 35058 data_mem_inst.read_data[4]
.sym 35059 processor.mem_regwb_mux.input0[4]
.sym 35060 processor.dataMemOut_fwd_mux.select
.sym 35061 $false
.sym 35064 processor.ex_mem_reg.data_out[110]
.sym 35065 $abc$16389$processor.mem_csrr_mux.input0[4]_new_inv_
.sym 35066 processor.forwarding_unit.MEM_CSRR
.sym 35067 $false
.sym 35070 processor.mem_wb_reg.data_out[40]
.sym 35071 processor.mem_wb_reg.data_out[72]
.sym 35072 processor.wb_mux.select
.sym 35073 $false
.sym 35076 data_mem_inst.read_data[4]
.sym 35077 $false
.sym 35078 $false
.sym 35079 $false
.sym 35082 processor.mem_regwb_mux.input0[4]
.sym 35083 $false
.sym 35084 $false
.sym 35085 $false
.sym 35088 data_mem_inst.write_data[4]
.sym 35089 $false
.sym 35090 $false
.sym 35091 $false
.sym 35098 $true
.sym 35099 processor.ControlAndStatus_registers.clk$2
.sym 35100 $false
.sym 35101 processor.mem_regwb_mux.input0[15]
.sym 35102 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[15]
.sym 35103 data_mem_inst.write_data[15]
.sym 35104 $abc$16389$processor.mem_fwd1_mux.input1[15]_new_inv_
.sym 35105 $abc$16389$processor.wb_fwd1_mux.input0[15]_new_inv_
.sym 35106 $abc$16389$processor.reg_dat_mux.input0[15]_new_inv_
.sym 35107 $abc$16389$processor.wb_fwd2_mux.input0[15]_new_
.sym 35108 processor.ex_mem_reg.data_out[121]
.sym 35193 processor.mem_wb_reg.data_out[51]
.sym 35194 processor.mem_wb_reg.data_out[83]
.sym 35195 processor.wb_mux.select
.sym 35196 $false
.sym 35211 data_mem_inst.read_data[15]
.sym 35212 $false
.sym 35213 $false
.sym 35214 $false
.sym 35217 processor.mem_regwb_mux.input0[15]
.sym 35218 $false
.sym 35219 $false
.sym 35220 $false
.sym 35221 $true
.sym 35222 processor.ControlAndStatus_registers.clk$2
.sym 35223 $false
.sym 35224 $abc$16389$processor.wb_fwd1_mux.input1[23]_new_inv_
.sym 35225 $abc$16389$processor.reg_dat_mux.input0[23]_new_inv_
.sym 35226 $abc$16389$processor.mem_csrr_mux.input0[22]_new_inv_
.sym 35227 processor.id_ex_reg.data_out[99]
.sym 35229 processor.ex_mem_reg.data_out[76]
.sym 35230 processor.mem_wb_reg.data_out[59]
.sym 35231 processor.mem_wb_reg.data_out[91]
.sym 35304 processor.ex_mem_reg.data_out[97]
.sym 35305 processor.ex_mem_reg.data_out[64]
.sym 35306 processor.auipc_mux.select
.sym 35307 $false
.sym 35310 processor.ControlAndStatus_registers.rdVal_CSR[22]
.sym 35311 $abc$16389$processor.RegB_mux.input0[22]_new_inv_
.sym 35312 processor.CSRR_signal
.sym 35313 $false
.sym 35316 data_mem_inst.addr[5]
.sym 35317 $false
.sym 35318 $false
.sym 35319 $false
.sym 35322 data_mem_inst.addr[3]
.sym 35323 $false
.sym 35324 $false
.sym 35325 $false
.sym 35334 processor.ex_mem_reg.data_out[96]
.sym 35335 $false
.sym 35336 $false
.sym 35337 $false
.sym 35344 $true
.sym 35345 processor.ControlAndStatus_registers.clk$2
.sym 35346 $false
.sym 35347 processor.mem_regwb_mux.input0[22]
.sym 35348 data_mem_inst.write_data[23]
.sym 35349 $abc$16389$processor.mem_fwd1_mux.input1[23]_new_inv_
.sym 35350 processor.register_files.wrData[22]
.sym 35351 $abc$16389$processor.reg_dat_mux.input0[22]_new_inv_
.sym 35352 $abc$16389$processor.wb_fwd2_mux.input0[23]_new_
.sym 35353 processor.ex_mem_reg.data_out[128]
.sym 35354 processor.ex_mem_reg.data_out[86]
.sym 35421 $abc$16389$processor.wb_fwd1_mux.input1[22]_new_inv_
.sym 35422 $abc$16389$processor.wb_fwd2_mux.input0[22]_new_
.sym 35423 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 35424 $false
.sym 35427 $abc$16389$processor.wb_fwd1_mux.input0[22]_new_inv_
.sym 35428 $abc$16389$processor.wb_fwd1_mux.input1[22]_new_inv_
.sym 35429 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 35430 $false
.sym 35433 processor.id_ex_reg.data_out[98]
.sym 35434 $abc$16389$processor.mem_fwd1_mux.input1[22]_new_inv_
.sym 35435 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 35436 $abc$16389$new_n3246_
.sym 35439 processor.id_ex_reg.data_out[66]
.sym 35440 $abc$16389$processor.mem_fwd1_mux.input1[22]_new_inv_
.sym 35441 $abc$16389$new_n1538_
.sym 35442 $false
.sym 35445 data_mem_inst.read_data[22]
.sym 35446 processor.ex_mem_reg.data_out[96]
.sym 35447 processor.dataMemOut_fwd_mux.select
.sym 35448 $false
.sym 35451 processor.mem_wb_reg.data_out[58]
.sym 35452 processor.mem_wb_reg.data_out[90]
.sym 35453 processor.wb_mux.select
.sym 35454 $false
.sym 35457 processor.mem_regwb_mux.input0[22]
.sym 35458 $false
.sym 35459 $false
.sym 35460 $false
.sym 35463 data_mem_inst.read_data[22]
.sym 35464 $false
.sym 35465 $false
.sym 35466 $false
.sym 35467 $true
.sym 35468 processor.ControlAndStatus_registers.clk$2
.sym 35469 $false
.sym 35473 $abc$16389$processor.wb_fwd1_mux.input1[25]_new_inv_
.sym 35474 processor.mem_wb_reg.data_out[61]
.sym 35475 processor.mem_wb_reg.data_out[93]
.sym 35477 processor.ex_mem_reg.data_out[96]
.sym 35544 $abc$16389$new_n2654_
.sym 35545 data_mem_inst.word_buf[26]
.sym 35546 $false
.sym 35547 $false
.sym 35550 $abc$16389$new_n2714_
.sym 35551 $abc$16389$new_n2728_
.sym 35552 data_mem_inst.select2
.sym 35553 $abc$16389$new_n2697_
.sym 35556 $abc$16389$new_n2667_
.sym 35557 $abc$16389$new_n2714_
.sym 35558 data_mem_inst.select2
.sym 35559 $abc$16389$new_n2697_
.sym 35568 $abc$16389$new_n2653_
.sym 35569 $abc$16389$new_n2714_
.sym 35570 data_mem_inst.select2
.sym 35571 $abc$16389$new_n2697_
.sym 35574 $abc$16389$data_mem_inst.out3[15]_new_inv_
.sym 35575 data_mem_inst.select2
.sym 35576 $abc$16389$new_n2697_
.sym 35577 $false
.sym 35580 $abc$16389$new_n2661_
.sym 35581 $abc$16389$new_n2662_
.sym 35582 $abc$16389$data_mem_inst.out6[2]_new_inv_
.sym 35583 data_mem_inst.select2
.sym 35586 $abc$16389$new_n2661_
.sym 35587 $abc$16389$new_n2714_
.sym 35588 data_mem_inst.select2
.sym 35589 $abc$16389$new_n2697_
.sym 35590 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14822
.sym 35591 clk6$2
.sym 35592 $false
.sym 35593 data_mem_inst.addr[8]
.sym 35595 $abc$16389$new_n2404_
.sym 35597 $abc$16389$new_n2405_
.sym 35599 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$7028[1]_new_inv_
.sym 35600 data_mem_inst.write_data_buffer[17]
.sym 35667 $abc$16389$new_n2680_
.sym 35668 $abc$16389$new_n2714_
.sym 35669 data_mem_inst.select2
.sym 35670 $abc$16389$new_n2697_
.sym 35673 $abc$16389$new_n2714_
.sym 35674 $abc$16389$new_n2732_
.sym 35675 data_mem_inst.select2
.sym 35676 $abc$16389$new_n2697_
.sym 35685 $abc$16389$new_n2714_
.sym 35686 $abc$16389$new_n2730_
.sym 35687 data_mem_inst.select2
.sym 35688 $abc$16389$new_n2697_
.sym 35691 $abc$16389$new_n2714_
.sym 35692 $abc$16389$new_n2734_
.sym 35693 data_mem_inst.select2
.sym 35694 $abc$16389$new_n2697_
.sym 35697 $abc$16389$new_n2714_
.sym 35698 $abc$16389$new_n2726_
.sym 35699 data_mem_inst.select2
.sym 35700 $abc$16389$new_n2697_
.sym 35703 $abc$16389$new_n2714_
.sym 35704 $abc$16389$new_n2738_
.sym 35705 data_mem_inst.select2
.sym 35706 $abc$16389$new_n2697_
.sym 35713 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14822
.sym 35714 clk6$2
.sym 35715 $false
.sym 35716 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[18]
.sym 35717 $abc$16389$auto$rtlil.cc:1527:operator()$6025[18]_new_
.sym 35718 data_mem_inst.addr[9]
.sym 35719 $abc$16389$auto$rtlil.cc:1527:operator()$6025[5]_new_
.sym 35720 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[5]
.sym 35722 $abc$16389$auto$rtlil.cc:1527:operator()$6025[22]_new_
.sym 35723 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[22]
.sym 35826 $abc$16389$new_n2654_
.sym 35827 data_mem_inst.word_buf[28]
.sym 35828 $false
.sym 35829 $false
.sym 35832 $abc$16389$data_mem_inst.out6[14]_new_inv_
.sym 35833 data_mem_inst.select2
.sym 35834 $abc$16389$new_n2697_
.sym 35835 $false
.sym 35836 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14822
.sym 35837 clk6$2
.sym 35838 $false
.sym 35839 $abc$16389$auto$rtlil.cc:1527:operator()$6025[15]_new_
.sym 35840 data_mem_inst.addr[11]
.sym 35841 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[17]
.sym 35842 $abc$16389$auto$rtlil.cc:1527:operator()$6025[11]_new_
.sym 35843 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[23]
.sym 35844 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[15]
.sym 35845 $abc$16389$auto$rtlil.cc:1527:operator()$6025[23]_new_
.sym 35913 $abc$16389$new_n2654_
.sym 35914 data_mem_inst.word_buf[29]
.sym 35915 $false
.sym 35916 $false
.sym 35937 data_mem_inst.write_data[20]
.sym 35938 processor.id_ex_reg.data_out[128]
.sym 35939 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[20]
.sym 35940 processor.alu_mux.select
.sym 35943 processor.id_ex_reg.data_out[128]
.sym 35944 data_mem_inst.write_data[20]
.sym 35945 processor.alu_mux.select
.sym 35946 $false
.sym 35955 data_mem_inst.write_data[8]
.sym 35956 processor.id_ex_reg.data_out[118]
.sym 35957 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[8]
.sym 35958 processor.alu_mux.select
.sym 35962 $abc$16389$new_n1724_
.sym 35963 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[11]
.sym 35964 $abc$16389$auto$rtlil.cc:1527:operator()$6025[25]_new_
.sym 35965 $abc$16389$new_n1749_
.sym 35966 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[25]_new_
.sym 35967 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[12]
.sym 35968 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[15]_new_
.sym 35969 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[25]
.sym 36042 processor.id_ex_reg.data_out[117]
.sym 36043 data_mem_inst.write_data[9]
.sym 36044 processor.alu_mux.select
.sym 36045 $false
.sym 36048 processor.id_ex_reg.data_out[118]
.sym 36049 data_mem_inst.write_data[7]
.sym 36050 processor.alu_mux.select
.sym 36051 $false
.sym 36054 data_mem_inst.write_data[9]
.sym 36055 processor.id_ex_reg.data_out[117]
.sym 36056 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[9]
.sym 36057 processor.alu_mux.select
.sym 36078 processor.id_ex_reg.data_out[118]
.sym 36079 data_mem_inst.write_data[8]
.sym 36080 processor.alu_mux.select
.sym 36081 $false
.sym 36085 $abc$16389$new_n3314_
.sym 36086 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13631[0]_new_
.sym 36087 $abc$16389$new_n3388_
.sym 36088 $abc$16389$new_n3315_
.sym 36089 $abc$16389$new_n3321_
.sym 36090 $abc$16389$new_n3320_
.sym 36091 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13729[0]_new_
.sym 36092 $abc$16389$new_n3389_
.sym 36159 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[7]
.sym 36160 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 36161 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 36162 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[7]
.sym 36171 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 36172 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[7]
.sym 36173 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[7]
.sym 36174 $abc$16389$new_n2339_
.sym 36177 $abc$16389$auto$rtlil.cc:1527:operator()$6025[9]_new_
.sym 36178 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 36179 $false
.sym 36180 $false
.sym 36183 $abc$16389$new_n2338_
.sym 36184 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13883[4]_new_inv_
.sym 36185 $abc$16389$new_n3351_
.sym 36186 $false
.sym 36189 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 36190 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[7]
.sym 36191 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 36192 $false
.sym 36201 data_mem_inst.write_data[31]
.sym 36202 $false
.sym 36203 $false
.sym 36204 $false
.sym 36205 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14474$2
.sym 36206 clk6$2
.sym 36207 $false
.sym 36208 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13911[0]_new_
.sym 36209 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[27]
.sym 36210 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[28]
.sym 36211 $abc$16389$new_n3344_
.sym 36212 $abc$16389$new_n3345_
.sym 36213 $abc$16389$new_n2082_
.sym 36214 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[23]_new_
.sym 36215 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[5]_new_
.sym 36282 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 36283 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[17]
.sym 36284 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13743[0]_new_
.sym 36285 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13743[4]_new_inv_
.sym 36288 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 36289 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 36290 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[17]
.sym 36291 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[17]
.sym 36294 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 36295 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 36296 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[9]
.sym 36297 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[9]
.sym 36306 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13855[0]_new_
.sym 36307 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[9]_new_
.sym 36308 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13855[4]_new_inv_
.sym 36309 $abc$16389$new_n3347_
.sym 36312 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[9]
.sym 36313 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 36314 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 36315 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[9]
.sym 36324 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[17]
.sym 36325 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[17]
.sym 36326 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 36327 $abc$16389$new_n2323_
.sym 36331 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13785[4]_new_inv_
.sym 36332 processor.alu_main.B[5]
.sym 36333 $abc$16389$new_n3301_
.sym 36334 $abc$16389$new_n3302_
.sym 36335 processor.addr_adder_mux.input1[15]
.sym 36336 $abc$16389$new_n2018_
.sym 36337 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13911[4]_new_inv_
.sym 36338 $abc$16389$new_n2017_
.sym 36405 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 36406 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[7]
.sym 36407 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 36408 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[7]
.sym 36411 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[2]
.sym 36412 $false
.sym 36413 $false
.sym 36414 $false
.sym 36417 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[1]
.sym 36418 $false
.sym 36419 $false
.sym 36420 $false
.sym 36423 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[6]
.sym 36424 $false
.sym 36425 $false
.sym 36426 $false
.sym 36429 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[7]
.sym 36430 $false
.sym 36431 $false
.sym 36432 $false
.sym 36435 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[15]
.sym 36436 $false
.sym 36437 $false
.sym 36438 $false
.sym 36441 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 36442 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[9]
.sym 36443 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 36444 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[9]
.sym 36447 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 36448 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[17]
.sym 36449 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 36450 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[17]
.sym 36455 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[1]
.sym 36456 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[2]
.sym 36457 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[3]
.sym 36458 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[4]
.sym 36459 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[5]
.sym 36460 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[6]
.sym 36461 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[7]
.sym 36490 $false
.sym 36527 $auto$alumacc.cc:474:replace_alu$689.C[1]
.sym 36529 processor.alu_main.B[0]
.sym 36530 processor.addr_adder_mux.input1[0]
.sym 36533 $auto$alumacc.cc:474:replace_alu$689.C[2]
.sym 36534 $false
.sym 36535 processor.alu_main.B[1]
.sym 36536 processor.addr_adder_mux.input1[1]
.sym 36537 $auto$alumacc.cc:474:replace_alu$689.C[1]
.sym 36539 $auto$alumacc.cc:474:replace_alu$689.C[3]
.sym 36540 $false
.sym 36541 processor.alu_main.B[2]
.sym 36542 processor.addr_adder_mux.input1[2]
.sym 36543 $auto$alumacc.cc:474:replace_alu$689.C[2]
.sym 36545 $auto$alumacc.cc:474:replace_alu$689.C[4]
.sym 36546 $false
.sym 36547 processor.alu_main.B[3]
.sym 36548 processor.addr_adder_mux.input1[3]
.sym 36549 $auto$alumacc.cc:474:replace_alu$689.C[3]
.sym 36551 $auto$alumacc.cc:474:replace_alu$689.C[5]
.sym 36552 $false
.sym 36553 processor.alu_main.B[4]
.sym 36554 processor.addr_adder_mux.input1[4]
.sym 36555 $auto$alumacc.cc:474:replace_alu$689.C[4]
.sym 36557 $auto$alumacc.cc:474:replace_alu$689.C[6]
.sym 36558 $false
.sym 36559 processor.alu_main.B[5]
.sym 36560 processor.addr_adder_mux.input1[5]
.sym 36561 $auto$alumacc.cc:474:replace_alu$689.C[5]
.sym 36563 $auto$alumacc.cc:474:replace_alu$689.C[7]
.sym 36564 $false
.sym 36565 processor.alu_main.B[6]
.sym 36566 processor.addr_adder_mux.input1[6]
.sym 36567 $auto$alumacc.cc:474:replace_alu$689.C[6]
.sym 36569 $auto$alumacc.cc:474:replace_alu$689.C[8]
.sym 36570 $false
.sym 36571 processor.alu_main.B[7]
.sym 36572 processor.addr_adder_mux.input1[7]
.sym 36573 $auto$alumacc.cc:474:replace_alu$689.C[7]
.sym 36577 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[8]
.sym 36578 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[9]
.sym 36579 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[10]
.sym 36580 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[11]
.sym 36581 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[12]
.sym 36582 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[13]
.sym 36583 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[14]
.sym 36584 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[15]
.sym 36613 $auto$alumacc.cc:474:replace_alu$689.C[8]
.sym 36650 $auto$alumacc.cc:474:replace_alu$689.C[9]
.sym 36651 $false
.sym 36652 processor.alu_main.B[8]
.sym 36653 processor.addr_adder_mux.input1[8]
.sym 36654 $auto$alumacc.cc:474:replace_alu$689.C[8]
.sym 36656 $auto$alumacc.cc:474:replace_alu$689.C[10]
.sym 36657 $false
.sym 36658 processor.alu_main.B[9]
.sym 36659 processor.addr_adder_mux.input1[9]
.sym 36660 $auto$alumacc.cc:474:replace_alu$689.C[9]
.sym 36662 $auto$alumacc.cc:474:replace_alu$689.C[11]
.sym 36663 $false
.sym 36664 processor.alu_main.B[10]
.sym 36665 processor.addr_adder_mux.input1[10]
.sym 36666 $auto$alumacc.cc:474:replace_alu$689.C[10]
.sym 36668 $auto$alumacc.cc:474:replace_alu$689.C[12]
.sym 36669 $false
.sym 36670 processor.alu_main.B[11]
.sym 36671 processor.addr_adder_mux.input1[11]
.sym 36672 $auto$alumacc.cc:474:replace_alu$689.C[11]
.sym 36674 $auto$alumacc.cc:474:replace_alu$689.C[13]
.sym 36675 $false
.sym 36676 processor.alu_main.B[12]
.sym 36677 processor.addr_adder_mux.input1[12]
.sym 36678 $auto$alumacc.cc:474:replace_alu$689.C[12]
.sym 36680 $auto$alumacc.cc:474:replace_alu$689.C[14]
.sym 36681 $false
.sym 36682 processor.alu_main.B[13]
.sym 36683 processor.addr_adder_mux.input1[13]
.sym 36684 $auto$alumacc.cc:474:replace_alu$689.C[13]
.sym 36686 $auto$alumacc.cc:474:replace_alu$689.C[15]
.sym 36687 $false
.sym 36688 processor.alu_main.B[14]
.sym 36689 processor.addr_adder_mux.input1[14]
.sym 36690 $auto$alumacc.cc:474:replace_alu$689.C[14]
.sym 36692 $auto$alumacc.cc:474:replace_alu$689.C[16]
.sym 36693 $false
.sym 36694 processor.alu_main.B[15]
.sym 36695 processor.addr_adder_mux.input1[15]
.sym 36696 $auto$alumacc.cc:474:replace_alu$689.C[15]
.sym 36700 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[16]
.sym 36701 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[17]
.sym 36702 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[18]
.sym 36703 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[19]
.sym 36704 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[20]
.sym 36705 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[21]
.sym 36706 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[22]
.sym 36707 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[23]
.sym 36736 $auto$alumacc.cc:474:replace_alu$689.C[16]
.sym 36773 $auto$alumacc.cc:474:replace_alu$689.C[17]
.sym 36774 $false
.sym 36775 processor.alu_main.B[16]
.sym 36776 processor.addr_adder_mux.input1[16]
.sym 36777 $auto$alumacc.cc:474:replace_alu$689.C[16]
.sym 36779 $auto$alumacc.cc:474:replace_alu$689.C[18]
.sym 36780 $false
.sym 36781 processor.alu_main.B[17]
.sym 36782 processor.addr_adder_mux.input1[17]
.sym 36783 $auto$alumacc.cc:474:replace_alu$689.C[17]
.sym 36785 $auto$alumacc.cc:474:replace_alu$689.C[19]
.sym 36786 $false
.sym 36787 processor.alu_main.B[18]
.sym 36788 processor.addr_adder_mux.input1[18]
.sym 36789 $auto$alumacc.cc:474:replace_alu$689.C[18]
.sym 36791 $auto$alumacc.cc:474:replace_alu$689.C[20]
.sym 36792 $false
.sym 36793 processor.alu_main.B[19]
.sym 36794 processor.addr_adder_mux.input1[19]
.sym 36795 $auto$alumacc.cc:474:replace_alu$689.C[19]
.sym 36797 $auto$alumacc.cc:474:replace_alu$689.C[21]
.sym 36798 $false
.sym 36799 processor.alu_main.B[20]
.sym 36800 processor.addr_adder_mux.input1[20]
.sym 36801 $auto$alumacc.cc:474:replace_alu$689.C[20]
.sym 36803 $auto$alumacc.cc:474:replace_alu$689.C[22]
.sym 36804 $false
.sym 36805 processor.alu_main.B[21]
.sym 36806 processor.addr_adder_mux.input1[21]
.sym 36807 $auto$alumacc.cc:474:replace_alu$689.C[21]
.sym 36809 $auto$alumacc.cc:474:replace_alu$689.C[23]
.sym 36810 $false
.sym 36811 processor.alu_main.B[22]
.sym 36812 processor.addr_adder_mux.input1[22]
.sym 36813 $auto$alumacc.cc:474:replace_alu$689.C[22]
.sym 36815 $auto$alumacc.cc:474:replace_alu$689.C[24]
.sym 36816 $false
.sym 36817 processor.alu_main.B[23]
.sym 36818 processor.addr_adder_mux.input1[23]
.sym 36819 $auto$alumacc.cc:474:replace_alu$689.C[23]
.sym 36823 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[24]
.sym 36824 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[25]
.sym 36825 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[26]
.sym 36826 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[27]
.sym 36827 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[28]
.sym 36828 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[29]
.sym 36829 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[30]
.sym 36830 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[31]
.sym 36859 $auto$alumacc.cc:474:replace_alu$689.C[24]
.sym 36896 $auto$alumacc.cc:474:replace_alu$689.C[25]
.sym 36897 $false
.sym 36898 processor.alu_main.B[24]
.sym 36899 processor.addr_adder_mux.input1[24]
.sym 36900 $auto$alumacc.cc:474:replace_alu$689.C[24]
.sym 36902 $auto$alumacc.cc:474:replace_alu$689.C[26]
.sym 36903 $false
.sym 36904 processor.alu_main.B[25]
.sym 36905 processor.addr_adder_mux.input1[25]
.sym 36906 $auto$alumacc.cc:474:replace_alu$689.C[25]
.sym 36908 $auto$alumacc.cc:474:replace_alu$689.C[27]
.sym 36909 $false
.sym 36910 processor.alu_main.B[26]
.sym 36911 processor.addr_adder_mux.input1[26]
.sym 36912 $auto$alumacc.cc:474:replace_alu$689.C[26]
.sym 36914 $auto$alumacc.cc:474:replace_alu$689.C[28]
.sym 36915 $false
.sym 36916 processor.alu_main.B[27]
.sym 36917 processor.addr_adder_mux.input1[27]
.sym 36918 $auto$alumacc.cc:474:replace_alu$689.C[27]
.sym 36920 $auto$alumacc.cc:474:replace_alu$689.C[29]
.sym 36921 $false
.sym 36922 processor.alu_main.B[28]
.sym 36923 processor.addr_adder_mux.input1[28]
.sym 36924 $auto$alumacc.cc:474:replace_alu$689.C[28]
.sym 36926 $auto$alumacc.cc:474:replace_alu$689.C[30]
.sym 36927 $false
.sym 36928 processor.alu_main.B[29]
.sym 36929 processor.addr_adder_mux.input1[29]
.sym 36930 $auto$alumacc.cc:474:replace_alu$689.C[29]
.sym 36932 $auto$alumacc.cc:474:replace_alu$689.C[31]
.sym 36933 $false
.sym 36934 processor.alu_main.B[30]
.sym 36935 processor.addr_adder_mux.input1[30]
.sym 36936 $auto$alumacc.cc:474:replace_alu$689.C[30]
.sym 36939 $false
.sym 36940 processor.alu_main.B[31]
.sym 36941 processor.addr_adder_mux.input1[31]
.sym 36942 $auto$alumacc.cc:474:replace_alu$689.C[31]
.sym 36946 processor.alu_main.B[19]
.sym 36947 processor.alu_main.B[25]
.sym 36948 processor.alu_main.B[1]
.sym 36949 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13617[4]_new_inv_
.sym 36950 processor.alu_main.B[24]
.sym 36951 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13631[4]_new_inv_
.sym 36952 processor.addr_adder_mux.input1[29]
.sym 36953 processor.alu_main.B[26]
.sym 37020 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[18]
.sym 37021 $false
.sym 37022 $false
.sym 37023 $false
.sym 37026 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[24]
.sym 37027 $false
.sym 37028 $false
.sym 37029 $false
.sym 37032 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[31]
.sym 37033 $false
.sym 37034 $false
.sym 37035 $false
.sym 37038 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[21]
.sym 37039 $false
.sym 37040 $false
.sym 37041 $false
.sym 37044 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[22]
.sym 37045 $false
.sym 37046 $false
.sym 37047 $false
.sym 37050 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[18]
.sym 37051 $false
.sym 37052 $false
.sym 37053 $false
.sym 37056 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[21]
.sym 37057 $false
.sym 37058 $false
.sym 37059 $false
.sym 37062 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[28]
.sym 37063 $false
.sym 37064 $false
.sym 37065 $false
.sym 37075 processor.alu_main.B[29]
.sym 37143 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[30]
.sym 37144 $false
.sym 37145 $false
.sym 37146 $false
.sym 37185 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[27]
.sym 37186 $false
.sym 37187 $false
.sym 37188 $false
.sym 37393 data_mem_inst.led_reg[7]
.sym 37665 data_mem_inst.write_data[7]
.sym 37666 $false
.sym 37667 $false
.sym 37668 $false
.sym 37699 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14666
.sym 37700 clk6$2
.sym 37701 $false
.sym 37704 processor.branch_predictor_mux.input0[4]
.sym 37705 processor.branch_predictor_mux.input0[5]
.sym 37706 processor.branch_predictor_mux.input0[6]
.sym 37707 processor.branch_predictor_mux.input0[7]
.sym 37708 processor.branch_predictor_mux.input0[8]
.sym 37709 processor.branch_predictor_mux.input0[9]
.sym 37776 $abc$16389$processor.mistake_trigger_new_
.sym 37777 processor.id_ex_reg.data_out[17]
.sym 37778 $false
.sym 37779 $false
.sym 37782 processor.branch_predictor_mux.input0[9]
.sym 37783 processor.branch_predictor_mux.input1[9]
.sym 37784 processor.cont_mux.select
.sym 37785 processor.branch_predictor_mux.select
.sym 37794 processor.branch_predictor_mux.input0[5]
.sym 37795 processor.branch_predictor_mux.input1[5]
.sym 37796 processor.cont_mux.select
.sym 37797 processor.branch_predictor_mux.select
.sym 37806 processor.branch_predictor_mux.input0[4]
.sym 37807 processor.branch_predictor_mux.input1[4]
.sym 37808 processor.cont_mux.select
.sym 37809 processor.branch_predictor_mux.select
.sym 37818 processor.ex_mem_reg.data_out[46]
.sym 37819 $abc$16389$new_n2859_
.sym 37820 $abc$16389$new_n2858_
.sym 37821 processor.ex_cont_mux.select
.sym 37822 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15206
.sym 37823 processor.ControlAndStatus_registers.clk$2
.sym 37824 $false
.sym 37825 processor.branch_predictor_mux.input0[10]
.sym 37826 processor.branch_predictor_mux.input0[11]
.sym 37827 processor.branch_predictor_mux.input0[12]
.sym 37828 processor.branch_predictor_mux.input0[13]
.sym 37829 processor.branch_predictor_mux.input0[14]
.sym 37830 processor.branch_predictor_mux.input0[15]
.sym 37831 processor.branch_predictor_mux.input0[16]
.sym 37832 processor.branch_predictor_mux.input0[17]
.sym 37899 $abc$16389$processor.mistake_trigger_new_
.sym 37900 processor.id_ex_reg.data_out[22]
.sym 37901 $false
.sym 37902 $false
.sym 37905 $abc$16389$processor.mistake_trigger_new_
.sym 37906 processor.id_ex_reg.data_out[23]
.sym 37907 $false
.sym 37908 $false
.sym 37911 processor.PC.outAddr[2]
.sym 37912 processor.branch_predictor_mux.input1[2]
.sym 37913 processor.cont_mux.select
.sym 37914 processor.branch_predictor_mux.select
.sym 37917 processor.branch_predictor_mux.input0[11]
.sym 37918 processor.branch_predictor_mux.input1[11]
.sym 37919 processor.cont_mux.select
.sym 37920 processor.branch_predictor_mux.select
.sym 37923 processor.branch_predictor_mux.input0[10]
.sym 37924 processor.branch_predictor_mux.input1[10]
.sym 37925 processor.cont_mux.select
.sym 37926 processor.branch_predictor_mux.select
.sym 37929 processor.ex_mem_reg.data_out[51]
.sym 37930 $abc$16389$new_n2874_
.sym 37931 $abc$16389$new_n2873_
.sym 37932 processor.ex_cont_mux.select
.sym 37935 processor.ex_mem_reg.data_out[52]
.sym 37936 $abc$16389$new_n2877_
.sym 37937 $abc$16389$new_n2876_
.sym 37938 processor.ex_cont_mux.select
.sym 37941 $abc$16389$new_n2897_
.sym 37942 $abc$16389$new_n2898_
.sym 37943 $false
.sym 37944 $false
.sym 37945 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15206
.sym 37946 processor.ControlAndStatus_registers.clk$2
.sym 37947 $false
.sym 37948 processor.branch_predictor_mux.input0[18]
.sym 37949 processor.branch_predictor_mux.input0[19]
.sym 37950 processor.branch_predictor_mux.input0[20]
.sym 37951 processor.branch_predictor_mux.input0[21]
.sym 37952 processor.branch_predictor_mux.input0[22]
.sym 37953 processor.branch_predictor_mux.input0[23]
.sym 37954 processor.branch_predictor_mux.input0[24]
.sym 37955 processor.branch_predictor_mux.input0[25]
.sym 38022 processor.branch_predictor_mux.input0[15]
.sym 38023 processor.branch_predictor_mux.input1[15]
.sym 38024 processor.cont_mux.select
.sym 38025 processor.branch_predictor_mux.select
.sym 38028 processor.branch_predictor_mux.input0[14]
.sym 38029 processor.branch_predictor_mux.input1[14]
.sym 38030 processor.cont_mux.select
.sym 38031 processor.branch_predictor_mux.select
.sym 38034 processor.branch_predictor_mux.input0[18]
.sym 38035 processor.branch_predictor_mux.input1[18]
.sym 38036 processor.cont_mux.select
.sym 38037 processor.branch_predictor_mux.select
.sym 38040 processor.branch_predictor_mux.input0[8]
.sym 38041 processor.branch_predictor_mux.input1[8]
.sym 38042 processor.cont_mux.select
.sym 38043 processor.branch_predictor_mux.select
.sym 38046 processor.PC.outAddr[8]
.sym 38047 $false
.sym 38048 $false
.sym 38049 $false
.sym 38052 processor.PC.outAddr[9]
.sym 38053 $false
.sym 38054 $false
.sym 38055 $false
.sym 38058 processor.if_id_reg.data_out[8]
.sym 38059 $false
.sym 38060 $false
.sym 38061 $false
.sym 38064 processor.PC.outAddr[15]
.sym 38065 $false
.sym 38066 $false
.sym 38067 $false
.sym 38068 $true
.sym 38069 processor.ControlAndStatus_registers.clk$2
.sym 38070 $false
.sym 38071 processor.branch_predictor_mux.input0[26]
.sym 38072 processor.branch_predictor_mux.input0[27]
.sym 38073 processor.branch_predictor_mux.input0[28]
.sym 38074 processor.branch_predictor_mux.input0[29]
.sym 38075 processor.branch_predictor_mux.input0[30]
.sym 38076 processor.branch_predictor_mux.input0[31]
.sym 38077 $abc$16389$new_n2900_
.sym 38078 $abc$16389$new_n2505_
.sym 38145 $abc$16389$processor.mistake_trigger_new_
.sym 38146 processor.id_ex_reg.data_out[16]
.sym 38147 $false
.sym 38148 $false
.sym 38151 $abc$16389$processor.mistake_trigger_new_
.sym 38152 processor.id_ex_reg.data_out[27]
.sym 38153 $false
.sym 38154 $false
.sym 38157 $abc$16389$processor.mistake_trigger_new_
.sym 38158 processor.id_ex_reg.data_out[20]
.sym 38159 $false
.sym 38160 $false
.sym 38163 processor.branch_predictor_mux.input0[22]
.sym 38164 processor.branch_predictor_mux.input1[22]
.sym 38165 processor.cont_mux.select
.sym 38166 processor.branch_predictor_mux.select
.sym 38169 processor.ex_mem_reg.data_out[50]
.sym 38170 $abc$16389$new_n2871_
.sym 38171 $abc$16389$new_n2870_
.sym 38172 processor.ex_cont_mux.select
.sym 38175 processor.ex_mem_reg.data_out[49]
.sym 38176 $abc$16389$new_n2868_
.sym 38177 $abc$16389$new_n2867_
.sym 38178 processor.ex_cont_mux.select
.sym 38181 processor.ex_mem_reg.data_out[56]
.sym 38182 $abc$16389$new_n2889_
.sym 38183 $abc$16389$new_n2888_
.sym 38184 processor.ex_cont_mux.select
.sym 38187 processor.ex_mem_reg.data_out[45]
.sym 38188 $abc$16389$new_n2856_
.sym 38189 $abc$16389$new_n2855_
.sym 38190 processor.ex_cont_mux.select
.sym 38191 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15206
.sym 38192 processor.ControlAndStatus_registers.clk$2
.sym 38193 $false
.sym 38194 $abc$16389$new_n2933_
.sym 38195 $abc$16389$new_n2918_
.sym 38196 $abc$16389$new_n2934_
.sym 38197 processor.PC.outAddr[30]
.sym 38198 processor.PC.outAddr[12]
.sym 38199 processor.PC.outAddr[25]
.sym 38200 processor.PC.outAddr[20]
.sym 38201 processor.PC.outAddr[19]
.sym 38268 $abc$16389$processor.mistake_trigger_new_
.sym 38269 processor.id_ex_reg.data_out[21]
.sym 38270 $false
.sym 38271 $false
.sym 38274 $false
.sym 38275 processor.if_id_reg.data_out[0]
.sym 38276 processor.branch_predictor_FSM.offset[0]
.sym 38277 $false
.sym 38280 processor.if_id_reg.data_out[9]
.sym 38281 $false
.sym 38282 $false
.sym 38283 $false
.sym 38286 processor.PC.outAddr[0]
.sym 38287 $false
.sym 38288 $false
.sym 38289 $false
.sym 38292 processor.PC.outAddr[22]
.sym 38293 $false
.sym 38294 $false
.sym 38295 $false
.sym 38304 processor.if_id_reg.data_out[22]
.sym 38305 $false
.sym 38306 $false
.sym 38307 $false
.sym 38310 processor.if_id_reg.data_out[0]
.sym 38311 $false
.sym 38312 $false
.sym 38313 $false
.sym 38314 $true
.sym 38315 processor.ControlAndStatus_registers.clk$2
.sym 38316 $false
.sym 38317 $abc$16389$new_n2904_
.sym 38318 $abc$16389$new_n2919_
.sym 38319 $abc$16389$new_n2901_
.sym 38320 processor.if_id_reg.data_out[31]
.sym 38321 processor.id_ex_reg.data_out[37]
.sym 38322 processor.if_id_reg.data_out[27]
.sym 38323 processor.id_ex_reg.data_out[31]
.sym 38324 processor.if_id_reg.data_out[25]
.sym 38391 $abc$16389$processor.mistake_trigger_new_
.sym 38392 processor.id_ex_reg.data_out[26]
.sym 38393 $false
.sym 38394 $false
.sym 38403 $abc$16389$processor.mistake_trigger_new_
.sym 38404 processor.id_ex_reg.data_out[34]
.sym 38405 $false
.sym 38406 $false
.sym 38415 $abc$16389$new_n2849_
.sym 38416 $abc$16389$new_n2850_
.sym 38417 $false
.sym 38418 $false
.sym 38427 processor.ex_mem_reg.data_out[55]
.sym 38428 $abc$16389$new_n2886_
.sym 38429 $abc$16389$new_n2885_
.sym 38430 processor.ex_cont_mux.select
.sym 38433 processor.ex_mem_reg.data_out[63]
.sym 38434 $abc$16389$new_n2910_
.sym 38435 $abc$16389$new_n2909_
.sym 38436 processor.ex_cont_mux.select
.sym 38437 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15206
.sym 38438 processor.ControlAndStatus_registers.clk$2
.sym 38439 $false
.sym 38440 processor.addr_adder.input1[5]
.sym 38441 $abc$16389$new_n2898_
.sym 38442 processor.mem_regwb_mux.input0[2]
.sym 38443 $abc$16389$processor.mem_csrr_mux.input0[2]_new_inv_
.sym 38444 $abc$16389$new_n2850_
.sym 38445 processor.id_ex_reg.data_out[112]
.sym 38447 processor.ex_mem_reg.data_out[108]
.sym 38514 processor.id_ex_reg.data_out[16]
.sym 38515 $abc$16389$processor.reg_dat_mux.input0[4]_new_inv_
.sym 38516 processor.branch_decide.Jump
.sym 38517 $false
.sym 38526 processor.id_ex_reg.data_out[17]
.sym 38527 $abc$16389$processor.reg_dat_mux.input0[5]_new_inv_
.sym 38528 processor.branch_decide.Jump
.sym 38529 $false
.sym 38532 processor.ControlAndStatus_registers.rdVal_CSR[3]
.sym 38533 $abc$16389$processor.RegB_mux.input0[3]_new_inv_
.sym 38534 processor.CSRR_signal
.sym 38535 $false
.sym 38538 $false
.sym 38539 processor.addr_adder.input1[0]
.sym 38540 processor.id_ex_reg.data_out[108]
.sym 38541 $false
.sym 38544 processor.branch_predictor_FSM.offset[0]
.sym 38545 $false
.sym 38546 $false
.sym 38547 $false
.sym 38560 $true
.sym 38561 processor.ControlAndStatus_registers.clk$2
.sym 38562 $false
.sym 38564 processor.ex_mem_reg.data_out[42]
.sym 38565 processor.ex_mem_reg.data_out[43]
.sym 38566 processor.ex_mem_reg.data_out[44]
.sym 38567 processor.ex_mem_reg.data_out[45]
.sym 38568 processor.ex_mem_reg.data_out[46]
.sym 38569 processor.ex_mem_reg.data_out[47]
.sym 38570 processor.ex_mem_reg.data_out[48]
.sym 38637 processor.id_ex_reg.data_out[79]
.sym 38638 $abc$16389$processor.mem_fwd1_mux.input1[3]_new_inv_
.sym 38639 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 38640 $abc$16389$new_n3246_
.sym 38643 processor.id_ex_reg.data_out[16]
.sym 38644 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[4]
.sym 38645 processor.addr_adder_mux.select
.sym 38646 $false
.sym 38649 processor.id_ex_reg.data_out[20]
.sym 38650 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[8]
.sym 38651 processor.addr_adder_mux.select
.sym 38652 $false
.sym 38655 processor.id_ex_reg.data_out[12]
.sym 38656 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[0]
.sym 38657 processor.addr_adder_mux.select
.sym 38658 $false
.sym 38661 $abc$16389$processor.wb_fwd1_mux.input1[3]_new_inv_
.sym 38662 $abc$16389$processor.wb_fwd2_mux.input0[3]_new_
.sym 38663 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 38664 $false
.sym 38667 processor.id_ex_reg.data_out[23]
.sym 38668 $abc$16389$processor.reg_dat_mux.input0[11]_new_inv_
.sym 38669 processor.branch_decide.Jump
.sym 38670 $false
.sym 38673 processor.id_ex_reg.data_out[12]
.sym 38674 $abc$16389$processor.reg_dat_mux.input0[0]_new_inv_
.sym 38675 processor.branch_decide.Jump
.sym 38676 $false
.sym 38679 processor.id_ex_reg.data_out[20]
.sym 38680 $abc$16389$processor.reg_dat_mux.input0[8]_new_inv_
.sym 38681 processor.branch_decide.Jump
.sym 38682 $false
.sym 38686 processor.ex_mem_reg.data_out[49]
.sym 38687 processor.ex_mem_reg.data_out[50]
.sym 38688 processor.ex_mem_reg.data_out[51]
.sym 38689 processor.ex_mem_reg.data_out[52]
.sym 38690 processor.ex_mem_reg.data_out[53]
.sym 38691 processor.ex_mem_reg.data_out[54]
.sym 38692 processor.ex_mem_reg.data_out[55]
.sym 38693 processor.ex_mem_reg.data_out[56]
.sym 38760 processor.id_ex_reg.data_out[27]
.sym 38761 $abc$16389$processor.reg_dat_mux.input0[15]_new_inv_
.sym 38762 processor.branch_decide.Jump
.sym 38763 $false
.sym 38766 processor.id_ex_reg.data_out[21]
.sym 38767 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[9]
.sym 38768 processor.addr_adder_mux.select
.sym 38769 $false
.sym 38772 processor.ex_mem_reg.data_out[88]
.sym 38773 processor.ex_mem_reg.data_out[55]
.sym 38774 processor.auipc_mux.select
.sym 38775 $false
.sym 38778 processor.id_ex_reg.data_out[22]
.sym 38779 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[10]
.sym 38780 processor.addr_adder_mux.select
.sym 38781 $false
.sym 38784 processor.id_ex_reg.data_out[23]
.sym 38785 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[11]
.sym 38786 processor.addr_adder_mux.select
.sym 38787 $false
.sym 38790 processor.id_ex_reg.data_out[21]
.sym 38791 $abc$16389$processor.reg_dat_mux.input0[9]_new_inv_
.sym 38792 processor.branch_decide.Jump
.sym 38793 $false
.sym 38796 processor.ex_mem_reg.data_out[120]
.sym 38797 $abc$16389$processor.mem_csrr_mux.input0[14]_new_inv_
.sym 38798 processor.forwarding_unit.MEM_CSRR
.sym 38799 $false
.sym 38802 data_mem_inst.write_data[14]
.sym 38803 $false
.sym 38804 $false
.sym 38805 $false
.sym 38806 $true
.sym 38807 processor.ControlAndStatus_registers.clk$2
.sym 38808 $false
.sym 38809 processor.ex_mem_reg.data_out[57]
.sym 38810 processor.ex_mem_reg.data_out[58]
.sym 38811 processor.ex_mem_reg.data_out[59]
.sym 38812 processor.ex_mem_reg.data_out[60]
.sym 38813 processor.ex_mem_reg.data_out[61]
.sym 38814 processor.ex_mem_reg.data_out[62]
.sym 38815 processor.ex_mem_reg.data_out[63]
.sym 38816 processor.ex_mem_reg.data_out[64]
.sym 38883 processor.ex_mem_reg.data_out[118]
.sym 38884 $abc$16389$processor.mem_csrr_mux.input0[12]_new_inv_
.sym 38885 processor.forwarding_unit.MEM_CSRR
.sym 38886 $false
.sym 38889 processor.ex_mem_reg.data_out[86]
.sym 38890 processor.ex_mem_reg.data_out[53]
.sym 38891 processor.auipc_mux.select
.sym 38892 $false
.sym 38895 processor.mem_wb_reg.data_out[48]
.sym 38896 processor.mem_wb_reg.data_out[80]
.sym 38897 processor.wb_mux.select
.sym 38898 $false
.sym 38907 processor.id_ex_reg.data_out[34]
.sym 38908 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[22]
.sym 38909 processor.addr_adder_mux.select
.sym 38910 $false
.sym 38913 processor.ex_mem_reg.data_out[89]
.sym 38914 processor.ex_mem_reg.data_out[56]
.sym 38915 processor.auipc_mux.select
.sym 38916 $false
.sym 38919 data_mem_inst.read_data[12]
.sym 38920 $false
.sym 38921 $false
.sym 38922 $false
.sym 38925 data_mem_inst.write_data[12]
.sym 38926 $false
.sym 38927 $false
.sym 38928 $false
.sym 38929 $true
.sym 38930 processor.ControlAndStatus_registers.clk$2
.sym 38931 $false
.sym 38932 processor.ex_mem_reg.data_out[65]
.sym 38933 processor.ex_mem_reg.data_out[66]
.sym 38934 processor.ex_mem_reg.data_out[67]
.sym 38935 processor.ex_mem_reg.data_out[68]
.sym 38936 processor.ex_mem_reg.data_out[69]
.sym 38937 processor.ex_mem_reg.data_out[70]
.sym 38938 processor.ex_mem_reg.data_out[71]
.sym 38939 processor.ex_mem_reg.data_out[72]
.sym 39006 processor.ex_mem_reg.data_out[121]
.sym 39007 $abc$16389$processor.mem_csrr_mux.input0[15]_new_inv_
.sym 39008 processor.forwarding_unit.MEM_CSRR
.sym 39009 $false
.sym 39012 $abc$16389$processor.wb_fwd1_mux.input0[15]_new_inv_
.sym 39013 $abc$16389$processor.wb_fwd1_mux.input1[15]_new_inv_
.sym 39014 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 39015 $false
.sym 39018 $abc$16389$processor.wb_fwd1_mux.input1[15]_new_inv_
.sym 39019 $abc$16389$processor.wb_fwd2_mux.input0[15]_new_
.sym 39020 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 39021 $false
.sym 39024 data_mem_inst.read_data[15]
.sym 39025 processor.ex_mem_reg.data_out[89]
.sym 39026 processor.dataMemOut_fwd_mux.select
.sym 39027 $false
.sym 39030 processor.id_ex_reg.data_out[59]
.sym 39031 $abc$16389$processor.mem_fwd1_mux.input1[15]_new_inv_
.sym 39032 $abc$16389$new_n1538_
.sym 39033 $false
.sym 39036 data_mem_inst.read_data[15]
.sym 39037 processor.mem_regwb_mux.input0[15]
.sym 39038 processor.dataMemOut_fwd_mux.select
.sym 39039 $false
.sym 39042 processor.id_ex_reg.data_out[91]
.sym 39043 $abc$16389$processor.mem_fwd1_mux.input1[15]_new_inv_
.sym 39044 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 39045 $abc$16389$new_n3246_
.sym 39048 data_mem_inst.write_data[15]
.sym 39049 $false
.sym 39050 $false
.sym 39051 $false
.sym 39052 $true
.sym 39053 processor.ControlAndStatus_registers.clk$2
.sym 39054 $false
.sym 39055 processor.register_files.wrData[23]
.sym 39056 processor.addr_adder.input1[19]
.sym 39057 processor.addr_adder.input1[25]
.sym 39058 processor.addr_adder.input1[24]
.sym 39059 processor.addr_adder.input1[18]
.sym 39060 processor.addr_adder.input1[20]
.sym 39061 processor.addr_adder.input1[23]
.sym 39129 processor.mem_wb_reg.data_out[59]
.sym 39130 processor.mem_wb_reg.data_out[91]
.sym 39131 processor.wb_mux.select
.sym 39132 $false
.sym 39135 data_mem_inst.read_data[23]
.sym 39136 processor.mem_regwb_mux.input0[23]
.sym 39137 processor.dataMemOut_fwd_mux.select
.sym 39138 $false
.sym 39141 processor.ex_mem_reg.data_out[96]
.sym 39142 processor.ex_mem_reg.data_out[63]
.sym 39143 processor.auipc_mux.select
.sym 39144 $false
.sym 39147 processor.ControlAndStatus_registers.rdVal_CSR[23]
.sym 39148 $abc$16389$processor.RegB_mux.input0[23]_new_inv_
.sym 39149 processor.CSRR_signal
.sym 39150 $false
.sym 39159 data_mem_inst.addr[2]
.sym 39160 $false
.sym 39161 $false
.sym 39162 $false
.sym 39165 processor.mem_regwb_mux.input0[23]
.sym 39166 $false
.sym 39167 $false
.sym 39168 $false
.sym 39171 data_mem_inst.read_data[23]
.sym 39172 $false
.sym 39173 $false
.sym 39174 $false
.sym 39175 $true
.sym 39176 processor.ControlAndStatus_registers.clk$2
.sym 39177 $false
.sym 39178 processor.register_files.wrData[25]
.sym 39179 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[23]
.sym 39180 $abc$16389$processor.mem_csrr_mux.input0[25]_new_inv_
.sym 39181 $abc$16389$processor.wb_fwd1_mux.input0[23]_new_inv_
.sym 39182 processor.ex_mem_reg.data_out[97]
.sym 39185 processor.ex_mem_reg.data_out[89]
.sym 39252 processor.ex_mem_reg.data_out[128]
.sym 39253 $abc$16389$processor.mem_csrr_mux.input0[22]_new_inv_
.sym 39254 processor.forwarding_unit.MEM_CSRR
.sym 39255 $false
.sym 39258 $abc$16389$processor.wb_fwd1_mux.input1[23]_new_inv_
.sym 39259 $abc$16389$processor.wb_fwd2_mux.input0[23]_new_
.sym 39260 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 39261 $false
.sym 39264 data_mem_inst.read_data[23]
.sym 39265 processor.ex_mem_reg.data_out[97]
.sym 39266 processor.dataMemOut_fwd_mux.select
.sym 39267 $false
.sym 39270 processor.id_ex_reg.data_out[34]
.sym 39271 $abc$16389$processor.reg_dat_mux.input0[22]_new_inv_
.sym 39272 processor.branch_decide.Jump
.sym 39273 $false
.sym 39276 data_mem_inst.read_data[22]
.sym 39277 processor.mem_regwb_mux.input0[22]
.sym 39278 processor.dataMemOut_fwd_mux.select
.sym 39279 $false
.sym 39282 processor.id_ex_reg.data_out[99]
.sym 39283 $abc$16389$processor.mem_fwd1_mux.input1[23]_new_inv_
.sym 39284 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 39285 $abc$16389$new_n3246_
.sym 39288 data_mem_inst.write_data[22]
.sym 39289 $false
.sym 39290 $false
.sym 39291 $false
.sym 39294 data_mem_inst.addr[12]
.sym 39295 $false
.sym 39296 $false
.sym 39297 $false
.sym 39298 $true
.sym 39299 processor.ControlAndStatus_registers.clk$2
.sym 39300 $false
.sym 39301 processor.mem_regwb_mux.input0[25]
.sym 39302 $abc$16389$processor.wb_fwd1_mux.input0[25]_new_inv_
.sym 39303 $abc$16389$processor.mem_fwd1_mux.input1[25]_new_inv_
.sym 39304 $abc$16389$processor.wb_fwd2_mux.input0[25]_new_
.sym 39305 data_mem_inst.write_data[25]
.sym 39306 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[25]
.sym 39307 $abc$16389$processor.reg_dat_mux.input0[25]_new_inv_
.sym 39308 processor.ex_mem_reg.data_out[131]
.sym 39393 processor.mem_wb_reg.data_out[61]
.sym 39394 processor.mem_wb_reg.data_out[93]
.sym 39395 processor.wb_mux.select
.sym 39396 $false
.sym 39399 processor.mem_regwb_mux.input0[25]
.sym 39400 $false
.sym 39401 $false
.sym 39402 $false
.sym 39405 data_mem_inst.read_data[25]
.sym 39406 $false
.sym 39407 $false
.sym 39408 $false
.sym 39417 data_mem_inst.addr[22]
.sym 39418 $false
.sym 39419 $false
.sym 39420 $false
.sym 39421 $true
.sym 39422 processor.ControlAndStatus_registers.clk$2
.sym 39423 $false
.sym 39424 data_mem_inst.addr[4]
.sym 39425 data_mem_inst.addr[15]
.sym 39428 data_mem_inst.addr[6]
.sym 39430 processor.ex_mem_reg.data_out[94]
.sym 39498 processor.id_ex_reg.data_out[118]
.sym 39499 $abc$16389$processor.alu_main.ALUOut[8]_new_inv_
.sym 39500 processor.lui_mux.select
.sym 39501 $false
.sym 39510 data_mem_inst.addr[9]
.sym 39511 data_mem_inst.addr[10]
.sym 39512 $abc$16389$new_n2405_
.sym 39513 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$7028[1]_new_inv_
.sym 39522 data_mem_inst.addr[11]
.sym 39523 data_mem_inst.addr[12]
.sym 39524 $false
.sym 39525 $false
.sym 39534 data_mem_inst.addr[4]
.sym 39535 data_mem_inst.addr[5]
.sym 39536 data_mem_inst.addr[6]
.sym 39537 data_mem_inst.addr[7]
.sym 39540 data_mem_inst.write_data[17]
.sym 39541 $false
.sym 39542 $false
.sym 39543 $false
.sym 39544 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14474$2
.sym 39545 clk6$2
.sym 39546 $false
.sym 39547 data_mem_inst.addr[12]
.sym 39548 data_mem_inst.addr[5]
.sym 39550 $abc$16389$auto$rtlil.cc:1527:operator()$6025[19]_new_
.sym 39551 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 39553 data_mem_inst.addr[20]
.sym 39554 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[19]
.sym 39621 processor.id_ex_reg.data_out[126]
.sym 39622 data_mem_inst.write_data[18]
.sym 39623 processor.alu_mux.select
.sym 39624 $false
.sym 39627 data_mem_inst.write_data[18]
.sym 39628 processor.id_ex_reg.data_out[126]
.sym 39629 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[18]
.sym 39630 processor.alu_mux.select
.sym 39633 processor.id_ex_reg.data_out[117]
.sym 39634 $abc$16389$processor.alu_main.ALUOut[9]_new_inv_
.sym 39635 processor.lui_mux.select
.sym 39636 $false
.sym 39639 data_mem_inst.write_data[5]
.sym 39640 processor.id_ex_reg.data_out[113]
.sym 39641 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[5]
.sym 39642 processor.alu_mux.select
.sym 39645 processor.id_ex_reg.data_out[113]
.sym 39646 data_mem_inst.write_data[5]
.sym 39647 processor.alu_mux.select
.sym 39648 $false
.sym 39657 data_mem_inst.write_data[22]
.sym 39658 processor.id_ex_reg.data_out[130]
.sym 39659 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[22]
.sym 39660 processor.alu_mux.select
.sym 39663 processor.id_ex_reg.data_out[130]
.sym 39664 data_mem_inst.write_data[22]
.sym 39665 processor.alu_mux.select
.sym 39666 $false
.sym 39670 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[21]
.sym 39671 $abc$16389$auto$rtlil.cc:1527:operator()$6025[7]_new_
.sym 39672 $abc$16389$auto$rtlil.cc:1527:operator()$6025[4]_new_
.sym 39673 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[16]
.sym 39674 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[26]
.sym 39675 $abc$16389$auto$rtlil.cc:1527:operator()$6025[26]_new_
.sym 39676 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 39677 $abc$16389$auto$rtlil.cc:1527:operator()$6025[16]_new_
.sym 39744 data_mem_inst.write_data[15]
.sym 39745 processor.id_ex_reg.data_out[123]
.sym 39746 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[15]
.sym 39747 processor.alu_mux.select
.sym 39750 processor.id_ex_reg.data_out[119]
.sym 39751 $abc$16389$processor.alu_main.ALUOut[11]_new_inv_
.sym 39752 processor.lui_mux.select
.sym 39753 $false
.sym 39756 processor.id_ex_reg.data_out[125]
.sym 39757 data_mem_inst.write_data[17]
.sym 39758 processor.alu_mux.select
.sym 39759 $false
.sym 39762 data_mem_inst.write_data[11]
.sym 39763 processor.id_ex_reg.data_out[119]
.sym 39764 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[11]
.sym 39765 processor.alu_mux.select
.sym 39768 processor.id_ex_reg.data_out[131]
.sym 39769 data_mem_inst.write_data[23]
.sym 39770 processor.alu_mux.select
.sym 39771 $false
.sym 39774 processor.id_ex_reg.data_out[123]
.sym 39775 data_mem_inst.write_data[15]
.sym 39776 processor.alu_mux.select
.sym 39777 $false
.sym 39780 data_mem_inst.write_data[23]
.sym 39781 processor.id_ex_reg.data_out[131]
.sym 39782 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[23]
.sym 39783 processor.alu_mux.select
.sym 39793 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[11]_new_
.sym 39794 $abc$16389$new_n1770_
.sym 39795 $abc$16389$auto$rtlil.cc:1527:operator()$6025[29]_new_
.sym 39796 $abc$16389$auto$rtlil.cc:1527:operator()$6025[13]_new_
.sym 39797 $abc$16389$new_n1668_
.sym 39798 $abc$16389$new_n1698_
.sym 39799 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[14]
.sym 39800 $abc$16389$auto$rtlil.cc:1527:operator()$6025[14]_new_
.sym 39867 $abc$16389$auto$rtlil.cc:1527:operator()$6025[25]_new_
.sym 39868 $abc$16389$auto$rtlil.cc:1527:operator()$6025[18]_new_
.sym 39869 $abc$16389$auto$rtlil.cc:1527:operator()$6025[9]_new_
.sym 39870 $abc$16389$auto$rtlil.cc:1527:operator()$6025[26]_new_
.sym 39873 processor.id_ex_reg.data_out[119]
.sym 39874 data_mem_inst.write_data[11]
.sym 39875 processor.alu_mux.select
.sym 39876 $false
.sym 39879 data_mem_inst.write_data[25]
.sym 39880 processor.id_ex_reg.data_out[133]
.sym 39881 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[25]
.sym 39882 processor.alu_mux.select
.sym 39885 $abc$16389$auto$rtlil.cc:1527:operator()$6025[22]_new_
.sym 39886 $abc$16389$auto$rtlil.cc:1527:operator()$6025[10]_new_
.sym 39887 $abc$16389$auto$rtlil.cc:1527:operator()$6025[23]_new_
.sym 39888 $abc$16389$auto$rtlil.cc:1527:operator()$6025[15]_new_
.sym 39891 $abc$16389$auto$rtlil.cc:1527:operator()$6025[25]_new_
.sym 39892 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 39893 $false
.sym 39894 $false
.sym 39897 processor.id_ex_reg.data_out[120]
.sym 39898 data_mem_inst.write_data[12]
.sym 39899 processor.alu_mux.select
.sym 39900 $false
.sym 39903 $abc$16389$auto$rtlil.cc:1527:operator()$6025[15]_new_
.sym 39904 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 39905 $false
.sym 39906 $false
.sym 39909 processor.id_ex_reg.data_out[133]
.sym 39910 data_mem_inst.write_data[25]
.sym 39911 processor.alu_mux.select
.sym 39912 $false
.sym 39916 $abc$16389$new_n3280_
.sym 39917 $abc$16389$processor.alu_main.ALUOut[15]_new_inv_
.sym 39918 $abc$16389$new_n3297_
.sym 39919 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13575[0]_new_
.sym 39920 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13687[0]_new_
.sym 39921 $abc$16389$new_n3298_
.sym 39922 $abc$16389$new_n3281_
.sym 39923 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[29]
.sym 39990 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[18]
.sym 39991 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 39992 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 39993 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[18]
.sym 39996 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 39997 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 39998 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[25]
.sym 39999 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[25]
.sym 40002 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 40003 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 40004 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 40005 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[15]
.sym 40008 $abc$16389$auto$rtlil.cc:1527:operator()$6025[18]_new_
.sym 40009 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 40010 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13729[0]_new_
.sym 40011 $abc$16389$new_n3314_
.sym 40014 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[25]_new_
.sym 40015 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13631[0]_new_
.sym 40016 $abc$16389$new_n3320_
.sym 40017 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13631[4]_new_inv_
.sym 40020 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[25]
.sym 40021 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 40022 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 40023 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[25]
.sym 40026 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 40027 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 40028 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[18]
.sym 40029 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[18]
.sym 40032 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 40033 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[15]
.sym 40034 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[15]
.sym 40035 $abc$16389$new_n3388_
.sym 40039 $abc$16389$new_n3268_
.sym 40040 $abc$16389$new_n3267_
.sym 40041 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13827[0]_new_
.sym 40042 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13659[0]_new_
.sym 40043 $abc$16389$new_n3274_
.sym 40044 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[16]_new_
.sym 40045 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[30]
.sym 40046 $abc$16389$new_n3275_
.sym 40113 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 40114 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 40115 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[5]
.sym 40116 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[5]
.sym 40119 processor.id_ex_reg.data_out[138]
.sym 40120 data_mem_inst.write_data[27]
.sym 40121 processor.alu_mux.select
.sym 40122 $false
.sym 40125 processor.id_ex_reg.data_out[138]
.sym 40126 data_mem_inst.write_data[28]
.sym 40127 processor.alu_mux.select
.sym 40128 $false
.sym 40131 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[5]
.sym 40132 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 40133 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 40134 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[5]
.sym 40137 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[5]_new_
.sym 40138 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13911[0]_new_
.sym 40139 $abc$16389$new_n3344_
.sym 40140 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13911[4]_new_inv_
.sym 40143 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 40144 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[3]
.sym 40145 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[3]
.sym 40146 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 40149 $abc$16389$auto$rtlil.cc:1527:operator()$6025[23]_new_
.sym 40150 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 40151 $false
.sym 40152 $false
.sym 40155 $abc$16389$auto$rtlil.cc:1527:operator()$6025[5]_new_
.sym 40156 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 40157 $false
.sym 40158 $false
.sym 40162 $abc$16389$new_n3330_
.sym 40163 $abc$16389$processor.alu_main.ALUOut[20]_new_inv_
.sym 40164 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13715[0]_new_
.sym 40165 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[19]_new_
.sym 40166 $abc$16389$new_n2014_
.sym 40167 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[26]_new_
.sym 40168 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13785[0]_new_
.sym 40169 $abc$16389$new_n3329_
.sym 40236 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 40237 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[14]
.sym 40238 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 40239 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[14]
.sym 40242 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[5]
.sym 40243 $false
.sym 40244 $false
.sym 40245 $false
.sym 40248 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 40249 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 40250 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 40251 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[20]
.sym 40254 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 40255 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[20]
.sym 40256 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[20]
.sym 40257 $abc$16389$new_n3301_
.sym 40260 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[15]
.sym 40261 $false
.sym 40262 $false
.sym 40263 $false
.sym 40266 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 40267 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[14]
.sym 40268 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13785[4]_new_inv_
.sym 40269 $false
.sym 40272 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 40273 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[5]
.sym 40274 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 40275 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[5]
.sym 40278 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[14]
.sym 40279 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[14]
.sym 40280 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 40281 $abc$16389$new_n2018_
.sym 40285 $abc$16389$new_n2261_
.sym 40286 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13967[4]_new_inv_
.sym 40287 processor.addr_adder_mux.input1[4]
.sym 40288 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13897[4]_new_inv_
.sym 40289 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13757[0]_new_
.sym 40290 processor.alu_main.B[13]
.sym 40291 $abc$16389$new_n3338_
.sym 40292 $abc$16389$new_n3339_
.sym 40321 $true
.sym 40358 $auto$alumacc.cc:474:replace_alu$692.C[1]
.sym 40360 processor.addr_adder_mux.input1[0]
.sym 40361 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[0]
.sym 40364 $auto$alumacc.cc:474:replace_alu$692.C[2]
.sym 40365 $false
.sym 40366 processor.addr_adder_mux.input1[1]
.sym 40367 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 40368 $auto$alumacc.cc:474:replace_alu$692.C[1]
.sym 40370 $auto$alumacc.cc:474:replace_alu$692.C[3]
.sym 40371 $false
.sym 40372 processor.addr_adder_mux.input1[2]
.sym 40373 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 40374 $auto$alumacc.cc:474:replace_alu$692.C[2]
.sym 40376 $auto$alumacc.cc:474:replace_alu$692.C[4]
.sym 40377 $false
.sym 40378 processor.addr_adder_mux.input1[3]
.sym 40379 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 40380 $auto$alumacc.cc:474:replace_alu$692.C[3]
.sym 40382 $auto$alumacc.cc:474:replace_alu$692.C[5]
.sym 40383 $false
.sym 40384 processor.addr_adder_mux.input1[4]
.sym 40385 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 40386 $auto$alumacc.cc:474:replace_alu$692.C[4]
.sym 40388 $auto$alumacc.cc:474:replace_alu$692.C[6]
.sym 40389 $false
.sym 40390 processor.addr_adder_mux.input1[5]
.sym 40391 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[5]
.sym 40392 $auto$alumacc.cc:474:replace_alu$692.C[5]
.sym 40394 $auto$alumacc.cc:474:replace_alu$692.C[7]
.sym 40395 $false
.sym 40396 processor.addr_adder_mux.input1[6]
.sym 40397 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[6]
.sym 40398 $auto$alumacc.cc:474:replace_alu$692.C[6]
.sym 40400 $auto$alumacc.cc:474:replace_alu$692.C[8]
.sym 40401 $false
.sym 40402 processor.addr_adder_mux.input1[7]
.sym 40403 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[7]
.sym 40404 $auto$alumacc.cc:474:replace_alu$692.C[7]
.sym 40408 processor.alu_main.B[11]
.sym 40409 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13827[4]_new_inv_
.sym 40410 processor.alu_main.B[14]
.sym 40411 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13869[4]_new_inv_
.sym 40412 processor.addr_adder_mux.input1[11]
.sym 40413 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13771[4]_new_inv_
.sym 40414 processor.addr_adder_mux.input1[13]
.sym 40415 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13799[4]_new_inv_
.sym 40444 $auto$alumacc.cc:474:replace_alu$692.C[8]
.sym 40481 $auto$alumacc.cc:474:replace_alu$692.C[9]
.sym 40482 $false
.sym 40483 processor.addr_adder_mux.input1[8]
.sym 40484 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[8]
.sym 40485 $auto$alumacc.cc:474:replace_alu$692.C[8]
.sym 40487 $auto$alumacc.cc:474:replace_alu$692.C[10]
.sym 40488 $false
.sym 40489 processor.addr_adder_mux.input1[9]
.sym 40490 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[9]
.sym 40491 $auto$alumacc.cc:474:replace_alu$692.C[9]
.sym 40493 $auto$alumacc.cc:474:replace_alu$692.C[11]
.sym 40494 $false
.sym 40495 processor.addr_adder_mux.input1[10]
.sym 40496 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[10]
.sym 40497 $auto$alumacc.cc:474:replace_alu$692.C[10]
.sym 40499 $auto$alumacc.cc:474:replace_alu$692.C[12]
.sym 40500 $false
.sym 40501 processor.addr_adder_mux.input1[11]
.sym 40502 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[11]
.sym 40503 $auto$alumacc.cc:474:replace_alu$692.C[11]
.sym 40505 $auto$alumacc.cc:474:replace_alu$692.C[13]
.sym 40506 $false
.sym 40507 processor.addr_adder_mux.input1[12]
.sym 40508 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[12]
.sym 40509 $auto$alumacc.cc:474:replace_alu$692.C[12]
.sym 40511 $auto$alumacc.cc:474:replace_alu$692.C[14]
.sym 40512 $false
.sym 40513 processor.addr_adder_mux.input1[13]
.sym 40514 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[13]
.sym 40515 $auto$alumacc.cc:474:replace_alu$692.C[13]
.sym 40517 $auto$alumacc.cc:474:replace_alu$692.C[15]
.sym 40518 $false
.sym 40519 processor.addr_adder_mux.input1[14]
.sym 40520 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[14]
.sym 40521 $auto$alumacc.cc:474:replace_alu$692.C[14]
.sym 40523 $auto$alumacc.cc:474:replace_alu$692.C[16]
.sym 40524 $false
.sym 40525 processor.addr_adder_mux.input1[15]
.sym 40526 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[15]
.sym 40527 $auto$alumacc.cc:474:replace_alu$692.C[15]
.sym 40531 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13715[4]_new_inv_
.sym 40532 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13687[4]_new_inv_
.sym 40533 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13659[4]_new_inv_
.sym 40534 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13757[4]_new_inv_
.sym 40535 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13673[4]_new_inv_
.sym 40536 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13701[4]_new_inv_
.sym 40537 processor.alu_main.B[2]
.sym 40538 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13729[4]_new_inv_
.sym 40567 $auto$alumacc.cc:474:replace_alu$692.C[16]
.sym 40604 $auto$alumacc.cc:474:replace_alu$692.C[17]
.sym 40605 $false
.sym 40606 processor.addr_adder_mux.input1[16]
.sym 40607 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[16]
.sym 40608 $auto$alumacc.cc:474:replace_alu$692.C[16]
.sym 40610 $auto$alumacc.cc:474:replace_alu$692.C[18]
.sym 40611 $false
.sym 40612 processor.addr_adder_mux.input1[17]
.sym 40613 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[17]
.sym 40614 $auto$alumacc.cc:474:replace_alu$692.C[17]
.sym 40616 $auto$alumacc.cc:474:replace_alu$692.C[19]
.sym 40617 $false
.sym 40618 processor.addr_adder_mux.input1[18]
.sym 40619 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[18]
.sym 40620 $auto$alumacc.cc:474:replace_alu$692.C[18]
.sym 40622 $auto$alumacc.cc:474:replace_alu$692.C[20]
.sym 40623 $false
.sym 40624 processor.addr_adder_mux.input1[19]
.sym 40625 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[19]
.sym 40626 $auto$alumacc.cc:474:replace_alu$692.C[19]
.sym 40628 $auto$alumacc.cc:474:replace_alu$692.C[21]
.sym 40629 $false
.sym 40630 processor.addr_adder_mux.input1[20]
.sym 40631 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[20]
.sym 40632 $auto$alumacc.cc:474:replace_alu$692.C[20]
.sym 40634 $auto$alumacc.cc:474:replace_alu$692.C[22]
.sym 40635 $false
.sym 40636 processor.addr_adder_mux.input1[21]
.sym 40637 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[21]
.sym 40638 $auto$alumacc.cc:474:replace_alu$692.C[21]
.sym 40640 $auto$alumacc.cc:474:replace_alu$692.C[23]
.sym 40641 $false
.sym 40642 processor.addr_adder_mux.input1[22]
.sym 40643 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[22]
.sym 40644 $auto$alumacc.cc:474:replace_alu$692.C[22]
.sym 40646 $auto$alumacc.cc:474:replace_alu$692.C[24]
.sym 40647 $false
.sym 40648 processor.addr_adder_mux.input1[23]
.sym 40649 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[23]
.sym 40650 $auto$alumacc.cc:474:replace_alu$692.C[23]
.sym 40654 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13561[0]_new_
.sym 40655 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13645[4]_new_inv_
.sym 40656 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13575[4]_new_inv_
.sym 40657 $abc$16389$new_n1826_
.sym 40658 $abc$16389$new_n1822_
.sym 40659 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13547[4]_new_inv_
.sym 40660 $abc$16389$new_n1825_
.sym 40661 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13603[4]_new_inv_
.sym 40690 $auto$alumacc.cc:474:replace_alu$692.C[24]
.sym 40727 $auto$alumacc.cc:474:replace_alu$692.C[25]
.sym 40728 $false
.sym 40729 processor.addr_adder_mux.input1[24]
.sym 40730 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[24]
.sym 40731 $auto$alumacc.cc:474:replace_alu$692.C[24]
.sym 40733 $auto$alumacc.cc:474:replace_alu$692.C[26]
.sym 40734 $false
.sym 40735 processor.addr_adder_mux.input1[25]
.sym 40736 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[25]
.sym 40737 $auto$alumacc.cc:474:replace_alu$692.C[25]
.sym 40739 $auto$alumacc.cc:474:replace_alu$692.C[27]
.sym 40740 $false
.sym 40741 processor.addr_adder_mux.input1[26]
.sym 40742 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[26]
.sym 40743 $auto$alumacc.cc:474:replace_alu$692.C[26]
.sym 40745 $auto$alumacc.cc:474:replace_alu$692.C[28]
.sym 40746 $false
.sym 40747 processor.addr_adder_mux.input1[27]
.sym 40748 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[27]
.sym 40749 $auto$alumacc.cc:474:replace_alu$692.C[27]
.sym 40751 $auto$alumacc.cc:474:replace_alu$692.C[29]
.sym 40752 $false
.sym 40753 processor.addr_adder_mux.input1[28]
.sym 40754 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[28]
.sym 40755 $auto$alumacc.cc:474:replace_alu$692.C[28]
.sym 40757 $auto$alumacc.cc:474:replace_alu$692.C[30]
.sym 40758 $false
.sym 40759 processor.addr_adder_mux.input1[29]
.sym 40760 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[29]
.sym 40761 $auto$alumacc.cc:474:replace_alu$692.C[29]
.sym 40763 $auto$alumacc.cc:474:replace_alu$692.C[31]
.sym 40764 $false
.sym 40765 processor.addr_adder_mux.input1[30]
.sym 40766 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[30]
.sym 40767 $auto$alumacc.cc:474:replace_alu$692.C[30]
.sym 40770 $false
.sym 40771 processor.addr_adder_mux.input1[31]
.sym 40772 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[31]
.sym 40773 $auto$alumacc.cc:474:replace_alu$692.C[31]
.sym 40778 $abc$16389$new_n3310_
.sym 40779 $abc$16389$new_n3311_
.sym 40780 $abc$16389$new_n3326_
.sym 40781 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13617[0]_new_
.sym 40783 $abc$16389$new_n3327_
.sym 40784 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15014
.sym 40851 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[19]
.sym 40852 $false
.sym 40853 $false
.sym 40854 $false
.sym 40857 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[25]
.sym 40858 $false
.sym 40859 $false
.sym 40860 $false
.sym 40863 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 40864 $false
.sym 40865 $false
.sym 40866 $false
.sym 40869 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 40870 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[26]
.sym 40871 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 40872 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[26]
.sym 40875 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[24]
.sym 40876 $false
.sym 40877 $false
.sym 40878 $false
.sym 40881 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 40882 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[25]
.sym 40883 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 40884 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[25]
.sym 40887 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[29]
.sym 40888 $false
.sym 40889 $false
.sym 40890 $false
.sym 40893 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[26]
.sym 40894 $false
.sym 40895 $false
.sym 40896 $false
.sym 41010 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[29]
.sym 41011 $false
.sym 41012 $false
.sym 41013 $false
.sym 41534 $abc$16389$new_n2883_
.sym 41537 processor.PC.outAddr[13]
.sym 41569 $true
.sym 41606 processor.PC.outAddr[2]$2
.sym 41607 $false
.sym 41608 processor.PC.outAddr[2]
.sym 41609 $false
.sym 41610 $false
.sym 41612 $auto$alumacc.cc:474:replace_alu$698.C[4]
.sym 41614 $false
.sym 41615 processor.PC.outAddr[3]
.sym 41618 $auto$alumacc.cc:474:replace_alu$698.C[5]
.sym 41619 $false
.sym 41620 $false
.sym 41621 processor.PC.outAddr[4]
.sym 41622 $auto$alumacc.cc:474:replace_alu$698.C[4]
.sym 41624 $auto$alumacc.cc:474:replace_alu$698.C[6]
.sym 41625 $false
.sym 41626 $false
.sym 41627 processor.PC.outAddr[5]
.sym 41628 $auto$alumacc.cc:474:replace_alu$698.C[5]
.sym 41630 $auto$alumacc.cc:474:replace_alu$698.C[7]
.sym 41631 $false
.sym 41632 $false
.sym 41633 processor.PC.outAddr[6]
.sym 41634 $auto$alumacc.cc:474:replace_alu$698.C[6]
.sym 41636 $auto$alumacc.cc:474:replace_alu$698.C[8]
.sym 41637 $false
.sym 41638 $false
.sym 41639 processor.PC.outAddr[7]
.sym 41640 $auto$alumacc.cc:474:replace_alu$698.C[7]
.sym 41642 $auto$alumacc.cc:474:replace_alu$698.C[9]
.sym 41643 $false
.sym 41644 $false
.sym 41645 processor.PC.outAddr[8]
.sym 41646 $auto$alumacc.cc:474:replace_alu$698.C[8]
.sym 41648 $auto$alumacc.cc:474:replace_alu$698.C[10]
.sym 41649 $false
.sym 41650 $false
.sym 41651 processor.PC.outAddr[9]
.sym 41652 $auto$alumacc.cc:474:replace_alu$698.C[9]
.sym 41656 $abc$16389$new_n2882_
.sym 41657 processor.id_ex_reg.data_out[25]
.sym 41658 processor.if_id_reg.data_out[5]
.sym 41659 processor.if_id_reg.data_out[10]
.sym 41660 processor.if_id_reg.data_out[13]
.sym 41661 processor.id_ex_reg.data_out[22]
.sym 41662 processor.if_id_reg.data_out[4]
.sym 41663 processor.id_ex_reg.data_out[17]
.sym 41692 $auto$alumacc.cc:474:replace_alu$698.C[10]
.sym 41729 $auto$alumacc.cc:474:replace_alu$698.C[11]
.sym 41730 $false
.sym 41731 $false
.sym 41732 processor.PC.outAddr[10]
.sym 41733 $auto$alumacc.cc:474:replace_alu$698.C[10]
.sym 41735 $auto$alumacc.cc:474:replace_alu$698.C[12]
.sym 41736 $false
.sym 41737 $false
.sym 41738 processor.PC.outAddr[11]
.sym 41739 $auto$alumacc.cc:474:replace_alu$698.C[11]
.sym 41741 $auto$alumacc.cc:474:replace_alu$698.C[13]
.sym 41742 $false
.sym 41743 $false
.sym 41744 processor.PC.outAddr[12]
.sym 41745 $auto$alumacc.cc:474:replace_alu$698.C[12]
.sym 41747 $auto$alumacc.cc:474:replace_alu$698.C[14]
.sym 41748 $false
.sym 41749 $false
.sym 41750 processor.PC.outAddr[13]
.sym 41751 $auto$alumacc.cc:474:replace_alu$698.C[13]
.sym 41753 $auto$alumacc.cc:474:replace_alu$698.C[15]
.sym 41754 $false
.sym 41755 $false
.sym 41756 processor.PC.outAddr[14]
.sym 41757 $auto$alumacc.cc:474:replace_alu$698.C[14]
.sym 41759 $auto$alumacc.cc:474:replace_alu$698.C[16]
.sym 41760 $false
.sym 41761 $false
.sym 41762 processor.PC.outAddr[15]
.sym 41763 $auto$alumacc.cc:474:replace_alu$698.C[15]
.sym 41765 $auto$alumacc.cc:474:replace_alu$698.C[17]
.sym 41766 $false
.sym 41767 $false
.sym 41768 processor.PC.outAddr[16]
.sym 41769 $auto$alumacc.cc:474:replace_alu$698.C[16]
.sym 41771 $auto$alumacc.cc:474:replace_alu$698.C[18]
.sym 41772 $false
.sym 41773 $false
.sym 41774 processor.PC.outAddr[17]
.sym 41775 $auto$alumacc.cc:474:replace_alu$698.C[17]
.sym 41779 $abc$16389$new_n2879_
.sym 41780 processor.if_id_reg.data_out[12]
.sym 41781 processor.id_ex_reg.data_out[16]
.sym 41782 processor.id_ex_reg.data_out[24]
.sym 41783 processor.id_ex_reg.data_out[117]
.sym 41784 processor.id_ex_reg.data_out[118]
.sym 41785 processor.id_ex_reg.data_out[27]
.sym 41786 processor.if_id_reg.data_out[14]
.sym 41815 $auto$alumacc.cc:474:replace_alu$698.C[18]
.sym 41852 $auto$alumacc.cc:474:replace_alu$698.C[19]
.sym 41853 $false
.sym 41854 $false
.sym 41855 processor.PC.outAddr[18]
.sym 41856 $auto$alumacc.cc:474:replace_alu$698.C[18]
.sym 41858 $auto$alumacc.cc:474:replace_alu$698.C[20]
.sym 41859 $false
.sym 41860 $false
.sym 41861 processor.PC.outAddr[19]
.sym 41862 $auto$alumacc.cc:474:replace_alu$698.C[19]
.sym 41864 $auto$alumacc.cc:474:replace_alu$698.C[21]
.sym 41865 $false
.sym 41866 $false
.sym 41867 processor.PC.outAddr[20]
.sym 41868 $auto$alumacc.cc:474:replace_alu$698.C[20]
.sym 41870 $auto$alumacc.cc:474:replace_alu$698.C[22]
.sym 41871 $false
.sym 41872 $false
.sym 41873 processor.PC.outAddr[21]
.sym 41874 $auto$alumacc.cc:474:replace_alu$698.C[21]
.sym 41876 $auto$alumacc.cc:474:replace_alu$698.C[23]
.sym 41877 $false
.sym 41878 $false
.sym 41879 processor.PC.outAddr[22]
.sym 41880 $auto$alumacc.cc:474:replace_alu$698.C[22]
.sym 41882 $auto$alumacc.cc:474:replace_alu$698.C[24]
.sym 41883 $false
.sym 41884 $false
.sym 41885 processor.PC.outAddr[23]
.sym 41886 $auto$alumacc.cc:474:replace_alu$698.C[23]
.sym 41888 $auto$alumacc.cc:474:replace_alu$698.C[25]
.sym 41889 $false
.sym 41890 $false
.sym 41891 processor.PC.outAddr[24]
.sym 41892 $auto$alumacc.cc:474:replace_alu$698.C[24]
.sym 41894 $auto$alumacc.cc:474:replace_alu$698.C[26]
.sym 41895 $false
.sym 41896 $false
.sym 41897 processor.PC.outAddr[25]
.sym 41898 $auto$alumacc.cc:474:replace_alu$698.C[25]
.sym 41902 $abc$16389$new_n2930_
.sym 41903 $abc$16389$new_n2906_
.sym 41904 $abc$16389$new_n2891_
.sym 41905 processor.if_id_reg.data_out[20]
.sym 41906 processor.if_id_reg.data_out[18]
.sym 41907 processor.if_id_reg.data_out[16]
.sym 41908 processor.id_ex_reg.data_out[32]
.sym 41909 processor.id_ex_reg.data_out[30]
.sym 41938 $auto$alumacc.cc:474:replace_alu$698.C[26]
.sym 41975 $auto$alumacc.cc:474:replace_alu$698.C[27]
.sym 41976 $false
.sym 41977 $false
.sym 41978 processor.PC.outAddr[26]
.sym 41979 $auto$alumacc.cc:474:replace_alu$698.C[26]
.sym 41981 $auto$alumacc.cc:474:replace_alu$698.C[28]
.sym 41982 $false
.sym 41983 $false
.sym 41984 processor.PC.outAddr[27]
.sym 41985 $auto$alumacc.cc:474:replace_alu$698.C[27]
.sym 41987 $auto$alumacc.cc:474:replace_alu$698.C[29]
.sym 41988 $false
.sym 41989 $false
.sym 41990 processor.PC.outAddr[28]
.sym 41991 $auto$alumacc.cc:474:replace_alu$698.C[28]
.sym 41993 $auto$alumacc.cc:474:replace_alu$698.C[30]
.sym 41994 $false
.sym 41995 $false
.sym 41996 processor.PC.outAddr[29]
.sym 41997 $auto$alumacc.cc:474:replace_alu$698.C[29]
.sym 41999 $auto$alumacc.cc:474:replace_alu$698.C[31]
.sym 42000 $false
.sym 42001 $false
.sym 42002 processor.PC.outAddr[30]
.sym 42003 $auto$alumacc.cc:474:replace_alu$698.C[30]
.sym 42006 $false
.sym 42007 $false
.sym 42008 processor.PC.outAddr[31]
.sym 42009 $auto$alumacc.cc:474:replace_alu$698.C[31]
.sym 42012 processor.branch_predictor_mux.input0[19]
.sym 42013 processor.branch_predictor_mux.input1[19]
.sym 42014 processor.cont_mux.select
.sym 42015 processor.branch_predictor_mux.select
.sym 42018 processor.PC.outAddr[9]
.sym 42019 processor.PC.outAddr[8]
.sym 42020 $false
.sym 42021 $false
.sym 42025 $abc$16389$new_n2924_
.sym 42026 $abc$16389$new_n2921_
.sym 42027 $abc$16389$new_n2880_
.sym 42028 processor.if_id_reg.data_out[26]
.sym 42029 processor.if_id_reg.data_out[24]
.sym 42030 processor.id_ex_reg.data_out[38]
.sym 42031 processor.if_id_reg.data_out[29]
.sym 42032 processor.if_id_reg.data_out[30]
.sym 42099 processor.branch_predictor_mux.input0[30]
.sym 42100 processor.branch_predictor_mux.input1[30]
.sym 42101 processor.cont_mux.select
.sym 42102 processor.branch_predictor_mux.select
.sym 42105 processor.branch_predictor_mux.input0[25]
.sym 42106 processor.branch_predictor_mux.input1[25]
.sym 42107 processor.cont_mux.select
.sym 42108 processor.branch_predictor_mux.select
.sym 42111 $abc$16389$processor.mistake_trigger_new_
.sym 42112 processor.id_ex_reg.data_out[42]
.sym 42113 $false
.sym 42114 $false
.sym 42117 processor.ex_mem_reg.data_out[71]
.sym 42118 $abc$16389$new_n2934_
.sym 42119 $abc$16389$new_n2933_
.sym 42120 processor.ex_cont_mux.select
.sym 42123 processor.ex_mem_reg.data_out[53]
.sym 42124 $abc$16389$new_n2880_
.sym 42125 $abc$16389$new_n2879_
.sym 42126 processor.ex_cont_mux.select
.sym 42129 processor.ex_mem_reg.data_out[66]
.sym 42130 $abc$16389$new_n2919_
.sym 42131 $abc$16389$new_n2918_
.sym 42132 processor.ex_cont_mux.select
.sym 42135 processor.ex_mem_reg.data_out[61]
.sym 42136 $abc$16389$new_n2904_
.sym 42137 $abc$16389$new_n2903_
.sym 42138 processor.ex_cont_mux.select
.sym 42141 processor.ex_mem_reg.data_out[60]
.sym 42142 $abc$16389$new_n2901_
.sym 42143 $abc$16389$new_n2900_
.sym 42144 processor.ex_cont_mux.select
.sym 42145 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15206
.sym 42146 processor.ControlAndStatus_registers.clk$2
.sym 42147 $false
.sym 42148 $abc$16389$new_n2936_
.sym 42149 $abc$16389$new_n2922_
.sym 42150 processor.PC.outAddr[26]
.sym 42151 processor.PC.outAddr[16]
.sym 42152 processor.PC.outAddr[31]
.sym 42153 processor.PC.outAddr[29]
.sym 42154 processor.PC.outAddr[27]
.sym 42155 processor.PC.outAddr[21]
.sym 42222 $abc$16389$processor.mistake_trigger_new_
.sym 42223 processor.id_ex_reg.data_out[32]
.sym 42224 $false
.sym 42225 $false
.sym 42228 $abc$16389$processor.mistake_trigger_new_
.sym 42229 processor.id_ex_reg.data_out[37]
.sym 42230 $false
.sym 42231 $false
.sym 42234 $abc$16389$processor.mistake_trigger_new_
.sym 42235 processor.id_ex_reg.data_out[31]
.sym 42236 $false
.sym 42237 $false
.sym 42240 processor.PC.outAddr[31]
.sym 42241 $false
.sym 42242 $false
.sym 42243 $false
.sym 42246 processor.if_id_reg.data_out[25]
.sym 42247 $false
.sym 42248 $false
.sym 42249 $false
.sym 42252 processor.PC.outAddr[27]
.sym 42253 $false
.sym 42254 $false
.sym 42255 $false
.sym 42258 processor.if_id_reg.data_out[19]
.sym 42259 $false
.sym 42260 $false
.sym 42261 $false
.sym 42264 processor.PC.outAddr[25]
.sym 42265 $false
.sym 42266 $false
.sym 42267 $false
.sym 42268 $true
.sym 42269 processor.ControlAndStatus_registers.clk$2
.sym 42270 $false
.sym 42271 $abc$16389$new_n2892_
.sym 42272 $abc$16389$new_n2907_
.sym 42273 $abc$16389$new_n2937_
.sym 42274 processor.id_ex_reg.data_out[28]
.sym 42275 processor.id_ex_reg.data_out[110]
.sym 42276 processor.if_id_reg.data_out[21]
.sym 42277 processor.id_ex_reg.data_out[123]
.sym 42278 processor.id_ex_reg.data_out[109]
.sym 42345 processor.id_ex_reg.data_out[17]
.sym 42346 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[5]
.sym 42347 processor.addr_adder_mux.select
.sym 42348 $false
.sym 42351 $abc$16389$processor.mistake_trigger_new_
.sym 42352 processor.id_ex_reg.data_out[30]
.sym 42353 processor.ex_mem_reg.data_out[59]
.sym 42354 processor.ex_cont_mux.select
.sym 42357 processor.ex_mem_reg.data_out[108]
.sym 42358 $abc$16389$processor.mem_csrr_mux.input0[2]_new_inv_
.sym 42359 processor.forwarding_unit.MEM_CSRR
.sym 42360 $false
.sym 42363 processor.ex_mem_reg.data_out[76]
.sym 42364 processor.ex_mem_reg.data_out[43]
.sym 42365 processor.auipc_mux.select
.sym 42366 $false
.sym 42369 $abc$16389$processor.mistake_trigger_new_
.sym 42370 processor.id_ex_reg.data_out[14]
.sym 42371 processor.ex_mem_reg.data_out[43]
.sym 42372 processor.ex_cont_mux.select
.sym 42375 processor.branch_predictor_FSM.offset[4]
.sym 42376 $false
.sym 42377 $false
.sym 42378 $false
.sym 42387 data_mem_inst.write_data[2]
.sym 42388 $false
.sym 42389 $false
.sym 42390 $false
.sym 42391 $true
.sym 42392 processor.ControlAndStatus_registers.clk$2
.sym 42393 $false
.sym 42394 $abc$16389$processor.reg_dat_mux.input0[3]_new_inv_
.sym 42395 processor.addr_adder.input1[2]
.sym 42396 $abc$16389$processor.wb_fwd1_mux.input1[3]_new_inv_
.sym 42397 processor.id_ex_reg.data_out[91]
.sym 42398 processor.mem_wb_reg.data_out[71]
.sym 42399 processor.id_ex_reg.data_out[88]
.sym 42400 processor.mem_wb_reg.data_out[39]
.sym 42401 processor.mem_wb_reg.data_out[16]
.sym 42430 $false
.sym 42467 $auto$alumacc.cc:474:replace_alu$658.C[1]
.sym 42469 processor.addr_adder.input1[0]
.sym 42470 processor.id_ex_reg.data_out[108]
.sym 42473 $auto$alumacc.cc:474:replace_alu$658.C[2]
.sym 42474 $false
.sym 42475 processor.addr_adder.input1[1]
.sym 42476 processor.id_ex_reg.data_out[109]
.sym 42477 $auto$alumacc.cc:474:replace_alu$658.C[1]
.sym 42479 $auto$alumacc.cc:474:replace_alu$658.C[3]
.sym 42480 $false
.sym 42481 processor.addr_adder.input1[2]
.sym 42482 processor.id_ex_reg.data_out[110]
.sym 42483 $auto$alumacc.cc:474:replace_alu$658.C[2]
.sym 42485 $auto$alumacc.cc:474:replace_alu$658.C[4]
.sym 42486 $false
.sym 42487 processor.addr_adder.input1[3]
.sym 42488 processor.id_ex_reg.data_out[111]
.sym 42489 $auto$alumacc.cc:474:replace_alu$658.C[3]
.sym 42491 $auto$alumacc.cc:474:replace_alu$658.C[5]
.sym 42492 $false
.sym 42493 processor.addr_adder.input1[4]
.sym 42494 processor.id_ex_reg.data_out[112]
.sym 42495 $auto$alumacc.cc:474:replace_alu$658.C[4]
.sym 42497 $auto$alumacc.cc:474:replace_alu$658.C[6]
.sym 42498 $false
.sym 42499 processor.addr_adder.input1[5]
.sym 42500 processor.id_ex_reg.data_out[113]
.sym 42501 $auto$alumacc.cc:474:replace_alu$658.C[5]
.sym 42503 $auto$alumacc.cc:474:replace_alu$658.C[7]
.sym 42504 $false
.sym 42505 processor.addr_adder.input1[6]
.sym 42506 processor.id_ex_reg.data_out[114]
.sym 42507 $auto$alumacc.cc:474:replace_alu$658.C[6]
.sym 42509 $auto$alumacc.cc:474:replace_alu$658.C[8]
.sym 42510 $false
.sym 42511 processor.addr_adder.input1[7]
.sym 42512 processor.id_ex_reg.data_out[118]
.sym 42513 $auto$alumacc.cc:474:replace_alu$658.C[7]
.sym 42514 $true
.sym 42515 processor.ControlAndStatus_registers.clk$2
.sym 42516 $false
.sym 42517 processor.register_files.wrData[10]
.sym 42518 processor.addr_adder.input1[14]
.sym 42519 $abc$16389$processor.wb_fwd1_mux.input0[9]_new_inv_
.sym 42520 processor.addr_adder.input1[13]
.sym 42521 processor.addr_adder.input1[15]
.sym 42522 processor.register_files.wrData[12]
.sym 42523 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[9]
.sym 42524 processor.addr_adder.input1[12]
.sym 42553 $auto$alumacc.cc:474:replace_alu$658.C[8]
.sym 42590 $auto$alumacc.cc:474:replace_alu$658.C[9]
.sym 42591 $false
.sym 42592 processor.addr_adder.input1[8]
.sym 42593 processor.id_ex_reg.data_out[118]
.sym 42594 $auto$alumacc.cc:474:replace_alu$658.C[8]
.sym 42596 $auto$alumacc.cc:474:replace_alu$658.C[10]
.sym 42597 $false
.sym 42598 processor.addr_adder.input1[9]
.sym 42599 processor.id_ex_reg.data_out[117]
.sym 42600 $auto$alumacc.cc:474:replace_alu$658.C[9]
.sym 42602 $auto$alumacc.cc:474:replace_alu$658.C[11]
.sym 42603 $false
.sym 42604 processor.addr_adder.input1[10]
.sym 42605 processor.id_ex_reg.data_out[118]
.sym 42606 $auto$alumacc.cc:474:replace_alu$658.C[10]
.sym 42608 $auto$alumacc.cc:474:replace_alu$658.C[12]
.sym 42609 $false
.sym 42610 processor.addr_adder.input1[11]
.sym 42611 processor.id_ex_reg.data_out[119]
.sym 42612 $auto$alumacc.cc:474:replace_alu$658.C[11]
.sym 42614 $auto$alumacc.cc:474:replace_alu$658.C[13]
.sym 42615 $false
.sym 42616 processor.addr_adder.input1[12]
.sym 42617 processor.id_ex_reg.data_out[120]
.sym 42618 $auto$alumacc.cc:474:replace_alu$658.C[12]
.sym 42620 $auto$alumacc.cc:474:replace_alu$658.C[14]
.sym 42621 $false
.sym 42622 processor.addr_adder.input1[13]
.sym 42623 processor.id_ex_reg.data_out[121]
.sym 42624 $auto$alumacc.cc:474:replace_alu$658.C[13]
.sym 42626 $auto$alumacc.cc:474:replace_alu$658.C[15]
.sym 42627 $false
.sym 42628 processor.addr_adder.input1[14]
.sym 42629 processor.id_ex_reg.data_out[122]
.sym 42630 $auto$alumacc.cc:474:replace_alu$658.C[14]
.sym 42632 $auto$alumacc.cc:474:replace_alu$658.C[16]
.sym 42633 $false
.sym 42634 processor.addr_adder.input1[15]
.sym 42635 processor.id_ex_reg.data_out[123]
.sym 42636 $auto$alumacc.cc:474:replace_alu$658.C[15]
.sym 42637 $true
.sym 42638 processor.ControlAndStatus_registers.clk$2
.sym 42639 $false
.sym 42641 $abc$16389$processor.wb_fwd2_mux.input0[12]_new_
.sym 42642 $abc$16389$processor.wb_fwd1_mux.input0[12]_new_inv_
.sym 42643 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[12]
.sym 42644 $abc$16389$processor.reg_dat_mux.input0[12]_new_inv_
.sym 42645 $abc$16389$processor.mem_fwd1_mux.input1[12]_new_inv_
.sym 42646 data_mem_inst.write_data[12]
.sym 42647 processor.mem_wb_reg.data_out[48]
.sym 42676 $auto$alumacc.cc:474:replace_alu$658.C[16]
.sym 42713 $auto$alumacc.cc:474:replace_alu$658.C[17]
.sym 42714 $false
.sym 42715 processor.addr_adder.input1[16]
.sym 42716 processor.id_ex_reg.data_out[124]
.sym 42717 $auto$alumacc.cc:474:replace_alu$658.C[16]
.sym 42719 $auto$alumacc.cc:474:replace_alu$658.C[18]
.sym 42720 $false
.sym 42721 processor.addr_adder.input1[17]
.sym 42722 processor.id_ex_reg.data_out[125]
.sym 42723 $auto$alumacc.cc:474:replace_alu$658.C[17]
.sym 42725 $auto$alumacc.cc:474:replace_alu$658.C[19]
.sym 42726 $false
.sym 42727 processor.addr_adder.input1[18]
.sym 42728 processor.id_ex_reg.data_out[126]
.sym 42729 $auto$alumacc.cc:474:replace_alu$658.C[18]
.sym 42731 $auto$alumacc.cc:474:replace_alu$658.C[20]
.sym 42732 $false
.sym 42733 processor.addr_adder.input1[19]
.sym 42734 processor.id_ex_reg.data_out[127]
.sym 42735 $auto$alumacc.cc:474:replace_alu$658.C[19]
.sym 42737 $auto$alumacc.cc:474:replace_alu$658.C[21]
.sym 42738 $false
.sym 42739 processor.addr_adder.input1[20]
.sym 42740 processor.id_ex_reg.data_out[128]
.sym 42741 $auto$alumacc.cc:474:replace_alu$658.C[20]
.sym 42743 $auto$alumacc.cc:474:replace_alu$658.C[22]
.sym 42744 $false
.sym 42745 processor.addr_adder.input1[21]
.sym 42746 processor.id_ex_reg.data_out[129]
.sym 42747 $auto$alumacc.cc:474:replace_alu$658.C[21]
.sym 42749 $auto$alumacc.cc:474:replace_alu$658.C[23]
.sym 42750 $false
.sym 42751 processor.addr_adder.input1[22]
.sym 42752 processor.id_ex_reg.data_out[130]
.sym 42753 $auto$alumacc.cc:474:replace_alu$658.C[22]
.sym 42755 $auto$alumacc.cc:474:replace_alu$658.C[24]
.sym 42756 $false
.sym 42757 processor.addr_adder.input1[23]
.sym 42758 processor.id_ex_reg.data_out[131]
.sym 42759 $auto$alumacc.cc:474:replace_alu$658.C[23]
.sym 42760 $true
.sym 42761 processor.ControlAndStatus_registers.clk$2
.sym 42762 $false
.sym 42763 processor.addr_adder.input1[26]
.sym 42765 $abc$16389$processor.mem_csrr_mux.input0[16]_new_inv_
.sym 42767 processor.addr_adder.input1[30]
.sym 42768 $abc$16389$processor.mem_csrr_mux.input0[29]_new_inv_
.sym 42769 $abc$16389$processor.mem_csrr_mux.input0[21]_new_inv_
.sym 42799 $auto$alumacc.cc:474:replace_alu$658.C[24]
.sym 42836 $auto$alumacc.cc:474:replace_alu$658.C[25]
.sym 42837 $false
.sym 42838 processor.addr_adder.input1[24]
.sym 42839 processor.id_ex_reg.data_out[132]
.sym 42840 $auto$alumacc.cc:474:replace_alu$658.C[24]
.sym 42842 $auto$alumacc.cc:474:replace_alu$658.C[26]
.sym 42843 $false
.sym 42844 processor.addr_adder.input1[25]
.sym 42845 processor.id_ex_reg.data_out[133]
.sym 42846 $auto$alumacc.cc:474:replace_alu$658.C[25]
.sym 42848 $auto$alumacc.cc:474:replace_alu$658.C[27]
.sym 42849 $false
.sym 42850 processor.addr_adder.input1[26]
.sym 42851 processor.id_ex_reg.data_out[134]
.sym 42852 $auto$alumacc.cc:474:replace_alu$658.C[26]
.sym 42854 $auto$alumacc.cc:474:replace_alu$658.C[28]
.sym 42855 $false
.sym 42856 processor.addr_adder.input1[27]
.sym 42857 processor.id_ex_reg.data_out[138]
.sym 42858 $auto$alumacc.cc:474:replace_alu$658.C[27]
.sym 42860 $auto$alumacc.cc:474:replace_alu$658.C[29]
.sym 42861 $false
.sym 42862 processor.addr_adder.input1[28]
.sym 42863 processor.id_ex_reg.data_out[138]
.sym 42864 $auto$alumacc.cc:474:replace_alu$658.C[28]
.sym 42866 $auto$alumacc.cc:474:replace_alu$658.C[30]
.sym 42867 $false
.sym 42868 processor.addr_adder.input1[29]
.sym 42869 processor.id_ex_reg.data_out[137]
.sym 42870 $auto$alumacc.cc:474:replace_alu$658.C[29]
.sym 42872 $auto$alumacc.cc:474:replace_alu$658.C[31]
.sym 42873 $false
.sym 42874 processor.addr_adder.input1[30]
.sym 42875 processor.id_ex_reg.data_out[138]
.sym 42876 $auto$alumacc.cc:474:replace_alu$658.C[30]
.sym 42879 $false
.sym 42880 processor.addr_adder.input1[31]
.sym 42881 processor.id_ex_reg.data_out[139]
.sym 42882 $auto$alumacc.cc:474:replace_alu$658.C[31]
.sym 42883 $true
.sym 42884 processor.ControlAndStatus_registers.clk$2
.sym 42885 $false
.sym 42886 processor.register_files.wrData[20]
.sym 42887 processor.register_files.wrData[18]
.sym 42888 processor.addr_adder.input1[31]
.sym 42889 processor.register_files.wrData[16]
.sym 42890 processor.addr_adder.input1[27]
.sym 42891 processor.addr_adder.input1[21]
.sym 42893 processor.addr_adder.input1[16]
.sym 42960 processor.id_ex_reg.data_out[35]
.sym 42961 $abc$16389$processor.reg_dat_mux.input0[23]_new_inv_
.sym 42962 processor.branch_decide.Jump
.sym 42963 $false
.sym 42966 processor.id_ex_reg.data_out[31]
.sym 42967 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[19]
.sym 42968 processor.addr_adder_mux.select
.sym 42969 $false
.sym 42972 processor.id_ex_reg.data_out[37]
.sym 42973 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[25]
.sym 42974 processor.addr_adder_mux.select
.sym 42975 $false
.sym 42978 processor.id_ex_reg.data_out[36]
.sym 42979 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[24]
.sym 42980 processor.addr_adder_mux.select
.sym 42981 $false
.sym 42984 processor.id_ex_reg.data_out[30]
.sym 42985 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[18]
.sym 42986 processor.addr_adder_mux.select
.sym 42987 $false
.sym 42990 processor.id_ex_reg.data_out[32]
.sym 42991 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[20]
.sym 42992 processor.addr_adder_mux.select
.sym 42993 $false
.sym 42996 processor.id_ex_reg.data_out[35]
.sym 42997 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[23]
.sym 42998 processor.addr_adder_mux.select
.sym 42999 $false
.sym 43009 data_mem_inst.write_data[16]
.sym 43010 processor.mem_regwb_mux.input0[16]
.sym 43011 $abc$16389$processor.reg_dat_mux.input0[16]_new_inv_
.sym 43012 $abc$16389$processor.mem_csrr_mux.input0[18]_new_inv_
.sym 43013 $abc$16389$processor.wb_fwd1_mux.input1[16]_new_inv_
.sym 43014 processor.ex_mem_reg.data_out[122]
.sym 43015 processor.mem_wb_reg.data_out[52]
.sym 43016 processor.mem_wb_reg.data_out[84]
.sym 43083 processor.id_ex_reg.data_out[37]
.sym 43084 $abc$16389$processor.reg_dat_mux.input0[25]_new_inv_
.sym 43085 processor.branch_decide.Jump
.sym 43086 $false
.sym 43089 $abc$16389$processor.wb_fwd1_mux.input0[23]_new_inv_
.sym 43090 $abc$16389$processor.wb_fwd1_mux.input1[23]_new_inv_
.sym 43091 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 43092 $false
.sym 43095 processor.ex_mem_reg.data_out[99]
.sym 43096 processor.ex_mem_reg.data_out[66]
.sym 43097 processor.auipc_mux.select
.sym 43098 $false
.sym 43101 processor.id_ex_reg.data_out[67]
.sym 43102 $abc$16389$processor.mem_fwd1_mux.input1[23]_new_inv_
.sym 43103 $abc$16389$new_n1538_
.sym 43104 $false
.sym 43107 data_mem_inst.addr[23]
.sym 43108 $false
.sym 43109 $false
.sym 43110 $false
.sym 43125 data_mem_inst.addr[15]
.sym 43126 $false
.sym 43127 $false
.sym 43128 $false
.sym 43129 $true
.sym 43130 processor.ControlAndStatus_registers.clk$2
.sym 43131 $false
.sym 43133 processor.mem_regwb_mux.input0[18]
.sym 43134 $abc$16389$processor.wb_fwd1_mux.input1[18]_new_inv_
.sym 43135 $abc$16389$processor.reg_dat_mux.input0[18]_new_inv_
.sym 43136 data_mem_inst.write_data[18]
.sym 43137 processor.mem_wb_reg.data_out[54]
.sym 43138 processor.ex_mem_reg.data_out[124]
.sym 43139 processor.mem_wb_reg.data_out[86]
.sym 43206 processor.ex_mem_reg.data_out[131]
.sym 43207 $abc$16389$processor.mem_csrr_mux.input0[25]_new_inv_
.sym 43208 processor.forwarding_unit.MEM_CSRR
.sym 43209 $false
.sym 43212 processor.id_ex_reg.data_out[69]
.sym 43213 $abc$16389$processor.mem_fwd1_mux.input1[25]_new_inv_
.sym 43214 $abc$16389$new_n1538_
.sym 43215 $false
.sym 43218 data_mem_inst.read_data[25]
.sym 43219 processor.ex_mem_reg.data_out[99]
.sym 43220 processor.dataMemOut_fwd_mux.select
.sym 43221 $false
.sym 43224 processor.id_ex_reg.data_out[101]
.sym 43225 $abc$16389$processor.mem_fwd1_mux.input1[25]_new_inv_
.sym 43226 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 43227 $abc$16389$new_n3246_
.sym 43230 $abc$16389$processor.wb_fwd1_mux.input1[25]_new_inv_
.sym 43231 $abc$16389$processor.wb_fwd2_mux.input0[25]_new_
.sym 43232 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 43233 $false
.sym 43236 $abc$16389$processor.wb_fwd1_mux.input0[25]_new_inv_
.sym 43237 $abc$16389$processor.wb_fwd1_mux.input1[25]_new_inv_
.sym 43238 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 43239 $false
.sym 43242 data_mem_inst.read_data[25]
.sym 43243 processor.mem_regwb_mux.input0[25]
.sym 43244 processor.dataMemOut_fwd_mux.select
.sym 43245 $false
.sym 43248 data_mem_inst.write_data[25]
.sym 43249 $false
.sym 43250 $false
.sym 43251 $false
.sym 43252 $true
.sym 43253 processor.ControlAndStatus_registers.clk$2
.sym 43254 $false
.sym 43255 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$7028[0]_new_inv_
.sym 43256 $abc$16389$new_n2397_
.sym 43257 $abc$16389$new_n3357_
.sym 43258 $abc$16389$new_n1531_
.sym 43259 data_mem_inst.addr[0]
.sym 43260 $abc$16389$new_n2396_
.sym 43261 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14666
.sym 43262 processor.ex_mem_reg.data_out[103]
.sym 43329 processor.id_ex_reg.data_out[112]
.sym 43330 $abc$16389$processor.alu_main.ALUOut[4]_new_inv_
.sym 43331 processor.lui_mux.select
.sym 43332 $false
.sym 43335 processor.id_ex_reg.data_out[123]
.sym 43336 $abc$16389$processor.alu_main.ALUOut[15]_new_inv_
.sym 43337 processor.lui_mux.select
.sym 43338 $false
.sym 43353 processor.id_ex_reg.data_out[114]
.sym 43354 $abc$16389$processor.alu_main.ALUOut[6]_new_inv_
.sym 43355 processor.lui_mux.select
.sym 43356 $false
.sym 43365 data_mem_inst.addr[20]
.sym 43366 $false
.sym 43367 $false
.sym 43368 $false
.sym 43375 $true
.sym 43376 processor.ControlAndStatus_registers.clk$2
.sym 43377 $false
.sym 43378 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 43379 data_mem_inst.addr[3]
.sym 43380 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 43381 $abc$16389$auto$rtlil.cc:1527:operator()$6025[1]_new_
.sym 43382 data_mem_inst.addr[2]
.sym 43383 data_mem_inst.addr[10]
.sym 43384 $abc$16389$auto$rtlil.cc:1527:operator()$6025[2]_new_
.sym 43385 data_mem_inst.addr[1]
.sym 43452 processor.id_ex_reg.data_out[120]
.sym 43453 $abc$16389$processor.alu_main.ALUOut[12]_new_inv_
.sym 43454 processor.lui_mux.select
.sym 43455 $false
.sym 43458 processor.id_ex_reg.data_out[113]
.sym 43459 $abc$16389$processor.alu_main.ALUOut[5]_new_inv_
.sym 43460 processor.lui_mux.select
.sym 43461 $false
.sym 43470 data_mem_inst.write_data[19]
.sym 43471 processor.id_ex_reg.data_out[127]
.sym 43472 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[19]
.sym 43473 processor.alu_mux.select
.sym 43476 processor.id_ex_reg.data_out[109]
.sym 43477 data_mem_inst.write_data[1]
.sym 43478 processor.alu_mux.select
.sym 43479 $false
.sym 43488 processor.id_ex_reg.data_out[128]
.sym 43489 $abc$16389$processor.alu_main.ALUOut[20]_new_inv_
.sym 43490 processor.lui_mux.select
.sym 43491 $false
.sym 43494 processor.id_ex_reg.data_out[127]
.sym 43495 data_mem_inst.write_data[19]
.sym 43496 processor.alu_mux.select
.sym 43497 $false
.sym 43501 $abc$16389$new_n2115_
.sym 43502 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[6]
.sym 43503 $abc$16389$new_n1640_
.sym 43505 $abc$16389$auto$rtlil.cc:1527:operator()$6025[3]_new_
.sym 43506 $abc$16389$auto$rtlil.cc:1527:operator()$6025[21]_new_
.sym 43507 $abc$16389$auto$rtlil.cc:1527:operator()$6025[6]_new_
.sym 43508 $abc$16389$auto$rtlil.cc:1527:operator()$6025[17]_new_
.sym 43575 processor.id_ex_reg.data_out[129]
.sym 43576 data_mem_inst.write_data[21]
.sym 43577 processor.alu_mux.select
.sym 43578 $false
.sym 43581 data_mem_inst.write_data[7]
.sym 43582 processor.id_ex_reg.data_out[118]
.sym 43583 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[7]
.sym 43584 processor.alu_mux.select
.sym 43587 data_mem_inst.write_data[4]
.sym 43588 processor.id_ex_reg.data_out[112]
.sym 43589 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[4]
.sym 43590 processor.alu_mux.select
.sym 43593 processor.id_ex_reg.data_out[124]
.sym 43594 data_mem_inst.write_data[16]
.sym 43595 processor.alu_mux.select
.sym 43596 $false
.sym 43599 processor.id_ex_reg.data_out[134]
.sym 43600 data_mem_inst.write_data[26]
.sym 43601 processor.alu_mux.select
.sym 43602 $false
.sym 43605 data_mem_inst.write_data[26]
.sym 43606 processor.id_ex_reg.data_out[134]
.sym 43607 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[26]
.sym 43608 processor.alu_mux.select
.sym 43611 processor.id_ex_reg.data_out[112]
.sym 43612 data_mem_inst.write_data[4]
.sym 43613 processor.alu_mux.select
.sym 43614 $false
.sym 43617 data_mem_inst.write_data[16]
.sym 43618 processor.id_ex_reg.data_out[124]
.sym 43619 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[16]
.sym 43620 processor.alu_mux.select
.sym 43624 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[21]_new_
.sym 43625 $abc$16389$auto$rtlil.cc:1527:operator()$6025[12]_new_
.sym 43626 $abc$16389$new_n1699_
.sym 43627 $abc$16389$auto$rtlil.cc:1527:operator()$6025[31]_new_
.sym 43628 $abc$16389$auto$rtlil.cc:1527:operator()$6025[24]_new_
.sym 43629 $abc$16389$new_n1679_
.sym 43630 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[24]
.sym 43631 $abc$16389$new_n1639_
.sym 43698 $abc$16389$auto$rtlil.cc:1527:operator()$6025[11]_new_
.sym 43699 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 43700 $false
.sym 43701 $false
.sym 43704 $abc$16389$auto$rtlil.cc:1527:operator()$6025[29]_new_
.sym 43705 $abc$16389$auto$rtlil.cc:1527:operator()$6025[16]_new_
.sym 43706 $abc$16389$auto$rtlil.cc:1527:operator()$6025[19]_new_
.sym 43707 $abc$16389$auto$rtlil.cc:1527:operator()$6025[20]_new_
.sym 43710 data_mem_inst.write_data[29]
.sym 43711 processor.id_ex_reg.data_out[137]
.sym 43712 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[29]
.sym 43713 processor.alu_mux.select
.sym 43716 data_mem_inst.write_data[13]
.sym 43717 processor.id_ex_reg.data_out[121]
.sym 43718 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[13]
.sym 43719 processor.alu_mux.select
.sym 43722 $abc$16389$auto$rtlil.cc:1527:operator()$6025[11]_new_
.sym 43723 $abc$16389$auto$rtlil.cc:1527:operator()$6025[14]_new_
.sym 43724 $abc$16389$auto$rtlil.cc:1527:operator()$6025[4]_new_
.sym 43725 $abc$16389$auto$rtlil.cc:1527:operator()$6025[13]_new_
.sym 43728 $abc$16389$new_n1699_
.sym 43729 $abc$16389$new_n1724_
.sym 43730 $abc$16389$new_n1749_
.sym 43731 $abc$16389$new_n1770_
.sym 43734 processor.id_ex_reg.data_out[122]
.sym 43735 data_mem_inst.write_data[14]
.sym 43736 processor.alu_mux.select
.sym 43737 $false
.sym 43740 data_mem_inst.write_data[14]
.sym 43741 processor.id_ex_reg.data_out[122]
.sym 43742 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[14]
.sym 43743 processor.alu_mux.select
.sym 43747 $abc$16389$new_n2080_
.sym 43748 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13939[0]_new_
.sym 43749 $abc$16389$auto$rtlil.cc:1527:operator()$6025[0]_new_
.sym 43750 $abc$16389$new_n2180_
.sym 43751 $abc$16389$processor.alu_main.ALUOut[29]_new_inv_
.sym 43752 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13547[0]_new_
.sym 43753 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[31]
.sym 43754 $abc$16389$new_n1657_
.sym 43821 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[21]
.sym 43822 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 43823 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 43824 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[21]
.sym 43827 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[15]_new_
.sym 43828 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13777[1]_new_inv_
.sym 43829 $abc$16389$new_n3389_
.sym 43830 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13771[4]_new_inv_
.sym 43833 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[29]
.sym 43834 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 43835 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 43836 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[29]
.sym 43839 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 43840 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 43841 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[29]
.sym 43842 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[29]
.sym 43845 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 43846 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 43847 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[21]
.sym 43848 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[21]
.sym 43851 $abc$16389$auto$rtlil.cc:1527:operator()$6025[29]_new_
.sym 43852 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 43853 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13575[0]_new_
.sym 43854 $abc$16389$new_n3297_
.sym 43857 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[21]_new_
.sym 43858 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13687[0]_new_
.sym 43859 $abc$16389$new_n3280_
.sym 43860 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13687[4]_new_inv_
.sym 43863 processor.id_ex_reg.data_out[137]
.sym 43864 data_mem_inst.write_data[29]
.sym 43865 processor.alu_mux.select
.sym 43866 $false
.sym 43870 $abc$16389$new_n2183_
.sym 43871 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[1]_new_
.sym 43873 $abc$16389$auto$rtlil.cc:1527:operator()$6025[28]_new_
.sym 43874 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[22]_new_
.sym 43875 $abc$16389$auto$rtlil.cc:1527:operator()$6025[30]_new_
.sym 43876 $abc$16389$auto$rtlil.cc:1527:operator()$6025[27]_new_
.sym 43877 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[28]_new_
.sym 43944 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[23]_new_
.sym 43945 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13659[0]_new_
.sym 43946 $abc$16389$new_n3267_
.sym 43947 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13659[4]_new_inv_
.sym 43950 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[23]
.sym 43951 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 43952 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 43953 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[23]
.sym 43956 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 43957 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 43958 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[11]
.sym 43959 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[11]
.sym 43962 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 43963 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 43964 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[23]
.sym 43965 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[23]
.sym 43968 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[11]
.sym 43969 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 43970 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 43971 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[11]
.sym 43974 $abc$16389$auto$rtlil.cc:1527:operator()$6025[16]_new_
.sym 43975 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 43976 $false
.sym 43977 $false
.sym 43980 processor.id_ex_reg.data_out[138]
.sym 43981 data_mem_inst.write_data[30]
.sym 43982 processor.alu_mux.select
.sym 43983 $false
.sym 43986 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[11]_new_
.sym 43987 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13827[0]_new_
.sym 43988 $abc$16389$new_n3274_
.sym 43989 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13827[4]_new_inv_
.sym 43993 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[8]_new_
.sym 43994 $abc$16389$new_n3248_
.sym 43995 $abc$16389$new_n3287_
.sym 43996 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13967[0]_new_
.sym 43997 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13603[0]_new_
.sym 43998 $abc$16389$new_n3247_
.sym 43999 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[27]_new_
.sym 44000 $abc$16389$new_n3288_
.sym 44067 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13715[0]_new_
.sym 44068 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[19]_new_
.sym 44069 $abc$16389$new_n3329_
.sym 44070 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13715[4]_new_inv_
.sym 44073 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13707[1]_new_
.sym 44074 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[20]_new_
.sym 44075 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13701[4]_new_inv_
.sym 44076 $abc$16389$new_n3302_
.sym 44079 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 44080 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 44081 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[19]
.sym 44082 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[19]
.sym 44085 $abc$16389$auto$rtlil.cc:1527:operator()$6025[19]_new_
.sym 44086 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 44087 $false
.sym 44088 $false
.sym 44091 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 44092 $abc$16389$auto$rtlil.cc:1527:operator()$6025[14]_new_
.sym 44093 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13785[0]_new_
.sym 44094 $abc$16389$new_n2017_
.sym 44097 $abc$16389$auto$rtlil.cc:1527:operator()$6025[26]_new_
.sym 44098 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 44099 $false
.sym 44100 $false
.sym 44103 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 44104 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 44105 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[14]
.sym 44106 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[14]
.sym 44109 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[19]
.sym 44110 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 44111 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 44112 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[19]
.sym 44117 $abc$16389$new_n2007_
.sym 44118 $abc$16389$new_n2005_
.sym 44119 $abc$16389$new_n3277_
.sym 44120 $abc$16389$new_n2184_
.sym 44121 $abc$16389$new_n2259_
.sym 44122 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13953[0]_new_
.sym 44123 $abc$16389$new_n2047_
.sym 44190 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 44191 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[6]
.sym 44192 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13897[4]_new_inv_
.sym 44193 $false
.sym 44196 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 44197 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[1]
.sym 44198 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 44199 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[1]
.sym 44202 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[4]
.sym 44203 $false
.sym 44204 $false
.sym 44205 $false
.sym 44208 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 44209 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[6]
.sym 44210 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 44211 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[6]
.sym 44214 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 44215 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 44216 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[16]
.sym 44217 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[16]
.sym 44220 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[13]
.sym 44221 $false
.sym 44222 $false
.sym 44223 $false
.sym 44226 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[16]
.sym 44227 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 44228 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 44229 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[16]
.sym 44232 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[16]_new_
.sym 44233 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13757[0]_new_
.sym 44234 $abc$16389$new_n3338_
.sym 44235 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13757[4]_new_inv_
.sym 44239 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[0]
.sym 44240 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10852_Y[0]_new_
.sym 44241 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13981[0]_new_
.sym 44242 $abc$16389$new_n1630_
.sym 44243 processor.addr_adder_mux.input1[0]
.sym 44244 $abc$16389$new_n1623_
.sym 44245 $abc$16389$new_n1627_
.sym 44246 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[0]
.sym 44313 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[11]
.sym 44314 $false
.sym 44315 $false
.sym 44316 $false
.sym 44319 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 44320 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[11]
.sym 44321 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 44322 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[11]
.sym 44325 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[14]
.sym 44326 $false
.sym 44327 $false
.sym 44328 $false
.sym 44331 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 44332 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[8]
.sym 44333 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 44334 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[8]
.sym 44337 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[11]
.sym 44338 $false
.sym 44339 $false
.sym 44340 $false
.sym 44343 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 44344 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[15]
.sym 44345 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 44346 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[15]
.sym 44349 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[13]
.sym 44350 $false
.sym 44351 $false
.sym 44352 $false
.sym 44355 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 44356 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[13]
.sym 44357 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 44358 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[13]
.sym 44362 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13673[0]_new_
.sym 44363 $abc$16389$new_n3257_
.sym 44364 $abc$16389$new_n3328_
.sym 44365 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[24]_new_
.sym 44366 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][18]_new_inv_
.sym 44367 processor.alu_main.B[0]
.sym 44368 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][22]_new_
.sym 44369 $abc$16389$new_n3258_
.sym 44436 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 44437 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[19]
.sym 44438 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 44439 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[19]
.sym 44442 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 44443 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[21]
.sym 44444 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 44445 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[21]
.sym 44448 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 44449 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[23]
.sym 44450 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 44451 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[23]
.sym 44454 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 44455 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[16]
.sym 44456 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 44457 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[16]
.sym 44460 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 44461 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[22]
.sym 44462 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 44463 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[22]
.sym 44466 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 44467 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[20]
.sym 44468 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[20]
.sym 44469 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 44472 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 44473 $false
.sym 44474 $false
.sym 44475 $false
.sym 44478 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 44479 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[18]
.sym 44480 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[18]
.sym 44481 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 44485 $abc$16389$new_n3293_
.sym 44486 $abc$16389$new_n1818_
.sym 44487 $abc$16389$new_n3309_
.sym 44488 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10851_Y[28]_new_
.sym 44489 $abc$16389$new_n1819_
.sym 44490 $abc$16389$new_n3294_
.sym 44491 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13645[0]_new_
.sym 44492 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][20]_new_inv_
.sym 44559 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 44560 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 44561 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[30]
.sym 44562 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[30]
.sym 44565 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 44566 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[24]
.sym 44567 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 44568 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[24]
.sym 44571 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 44572 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[29]
.sym 44573 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[29]
.sym 44574 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 44577 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 44578 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[30]
.sym 44579 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[30]
.sym 44580 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 44583 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[30]
.sym 44584 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 44585 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13561[0]_new_
.sym 44586 $abc$16389$new_n1825_
.sym 44589 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 44590 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[31]
.sym 44591 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 44592 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[31]
.sym 44595 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[30]
.sym 44596 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[30]
.sym 44597 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 44598 $abc$16389$new_n1826_
.sym 44601 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 44602 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[27]
.sym 44603 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 44604 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[27]
.sym 44608 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][30]_new_
.sym 44609 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][26]_new_inv_
.sym 44610 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][30]_new_inv_
.sym 44611 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][28]_new_inv_
.sym 44613 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][26]_new_inv_
.sym 44614 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][20]_new_
.sym 44615 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][28]_new_inv_
.sym 44688 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 44689 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 44690 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 44691 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[28]
.sym 44694 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 44695 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[28]
.sym 44696 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[28]
.sym 44697 $abc$16389$new_n3310_
.sym 44700 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[26]
.sym 44701 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 44702 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 44703 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[26]
.sym 44706 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 44707 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 44708 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[26]
.sym 44709 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[26]
.sym 44718 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[26]_new_
.sym 44719 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13617[0]_new_
.sym 44720 $abc$16389$new_n3326_
.sym 44721 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13617[4]_new_inv_
.sym 44724 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14816
.sym 44725 $abc$16389$techmap\data_mem_inst.$procmux$353_CMP
.sym 44726 $false
.sym 44727 $false
.sym 45208 data_mem_inst.led_reg[2]
.sym 45364 $abc$16389$new_n2861_
.sym 45367 $abc$16389$new_n2864_
.sym 45444 $abc$16389$processor.mistake_trigger_new_
.sym 45445 processor.id_ex_reg.data_out[25]
.sym 45446 $false
.sym 45447 $false
.sym 45462 processor.ex_mem_reg.data_out[54]
.sym 45463 $abc$16389$new_n2883_
.sym 45464 $abc$16389$new_n2882_
.sym 45465 processor.ex_cont_mux.select
.sym 45484 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15206
.sym 45485 processor.ControlAndStatus_registers.clk$2
.sym 45486 $false
.sym 45488 processor.branch_predictor_mux.input1[1]
.sym 45489 processor.branch_predictor_mux.input1[2]
.sym 45490 processor.branch_predictor_mux.input1[3]
.sym 45491 processor.branch_predictor_mux.input1[4]
.sym 45492 processor.branch_predictor_mux.input1[5]
.sym 45493 processor.branch_predictor_mux.input1[6]
.sym 45494 processor.branch_predictor_mux.input1[7]
.sym 45561 processor.branch_predictor_mux.input0[13]
.sym 45562 processor.branch_predictor_mux.input1[13]
.sym 45563 processor.cont_mux.select
.sym 45564 processor.branch_predictor_mux.select
.sym 45567 processor.if_id_reg.data_out[13]
.sym 45568 $false
.sym 45569 $false
.sym 45570 $false
.sym 45573 processor.PC.outAddr[5]
.sym 45574 $false
.sym 45575 $false
.sym 45576 $false
.sym 45579 processor.PC.outAddr[10]
.sym 45580 $false
.sym 45581 $false
.sym 45582 $false
.sym 45585 processor.PC.outAddr[13]
.sym 45586 $false
.sym 45587 $false
.sym 45588 $false
.sym 45591 processor.if_id_reg.data_out[10]
.sym 45592 $false
.sym 45593 $false
.sym 45594 $false
.sym 45597 processor.PC.outAddr[4]
.sym 45598 $false
.sym 45599 $false
.sym 45600 $false
.sym 45603 processor.if_id_reg.data_out[5]
.sym 45604 $false
.sym 45605 $false
.sym 45606 $false
.sym 45607 $true
.sym 45608 processor.ControlAndStatus_registers.clk$2
.sym 45609 $false
.sym 45610 processor.branch_predictor_mux.input1[8]
.sym 45611 processor.branch_predictor_mux.input1[9]
.sym 45612 processor.branch_predictor_mux.input1[10]
.sym 45613 processor.branch_predictor_mux.input1[11]
.sym 45614 processor.branch_predictor_mux.input1[12]
.sym 45615 processor.branch_predictor_mux.input1[13]
.sym 45616 processor.branch_predictor_mux.input1[14]
.sym 45617 processor.branch_predictor_mux.input1[15]
.sym 45684 processor.branch_predictor_mux.input0[12]
.sym 45685 processor.branch_predictor_mux.input1[12]
.sym 45686 processor.cont_mux.select
.sym 45687 processor.branch_predictor_mux.select
.sym 45690 processor.PC.outAddr[12]
.sym 45691 $false
.sym 45692 $false
.sym 45693 $false
.sym 45696 processor.if_id_reg.data_out[4]
.sym 45697 $false
.sym 45698 $false
.sym 45699 $false
.sym 45702 processor.if_id_reg.data_out[12]
.sym 45703 $false
.sym 45704 $false
.sym 45705 $false
.sym 45708 processor.branch_predictor_FSM.offset[9]
.sym 45709 $false
.sym 45710 $false
.sym 45711 $false
.sym 45714 processor.branch_predictor_FSM.offset[10]
.sym 45715 $false
.sym 45716 $false
.sym 45717 $false
.sym 45720 processor.if_id_reg.data_out[15]
.sym 45721 $false
.sym 45722 $false
.sym 45723 $false
.sym 45726 processor.PC.outAddr[14]
.sym 45727 $false
.sym 45728 $false
.sym 45729 $false
.sym 45730 $true
.sym 45731 processor.ControlAndStatus_registers.clk$2
.sym 45732 $false
.sym 45733 processor.branch_predictor_mux.input1[16]
.sym 45734 processor.branch_predictor_mux.input1[17]
.sym 45735 processor.branch_predictor_mux.input1[18]
.sym 45736 processor.branch_predictor_mux.input1[19]
.sym 45737 processor.branch_predictor_mux.input1[20]
.sym 45738 processor.branch_predictor_mux.input1[21]
.sym 45739 processor.branch_predictor_mux.input1[22]
.sym 45740 processor.branch_predictor_mux.input1[23]
.sym 45807 processor.branch_predictor_mux.input0[29]
.sym 45808 processor.branch_predictor_mux.input1[29]
.sym 45809 processor.cont_mux.select
.sym 45810 processor.branch_predictor_mux.select
.sym 45813 processor.branch_predictor_mux.input0[21]
.sym 45814 processor.branch_predictor_mux.input1[21]
.sym 45815 processor.cont_mux.select
.sym 45816 processor.branch_predictor_mux.select
.sym 45819 processor.branch_predictor_mux.input0[16]
.sym 45820 processor.branch_predictor_mux.input1[16]
.sym 45821 processor.cont_mux.select
.sym 45822 processor.branch_predictor_mux.select
.sym 45825 processor.PC.outAddr[20]
.sym 45826 $false
.sym 45827 $false
.sym 45828 $false
.sym 45831 processor.PC.outAddr[18]
.sym 45832 $false
.sym 45833 $false
.sym 45834 $false
.sym 45837 processor.PC.outAddr[16]
.sym 45838 $false
.sym 45839 $false
.sym 45840 $false
.sym 45843 processor.if_id_reg.data_out[20]
.sym 45844 $false
.sym 45845 $false
.sym 45846 $false
.sym 45849 processor.if_id_reg.data_out[18]
.sym 45850 $false
.sym 45851 $false
.sym 45852 $false
.sym 45853 $true
.sym 45854 processor.ControlAndStatus_registers.clk$2
.sym 45855 $false
.sym 45856 processor.branch_predictor_mux.input1[24]
.sym 45857 processor.branch_predictor_mux.input1[25]
.sym 45858 processor.branch_predictor_mux.input1[26]
.sym 45859 processor.branch_predictor_mux.input1[27]
.sym 45860 processor.branch_predictor_mux.input1[28]
.sym 45861 processor.branch_predictor_mux.input1[29]
.sym 45862 processor.branch_predictor_mux.input1[30]
.sym 45863 processor.branch_predictor_mux.input1[31]
.sym 45930 processor.branch_predictor_mux.input0[27]
.sym 45931 processor.branch_predictor_mux.input1[27]
.sym 45932 processor.cont_mux.select
.sym 45933 processor.branch_predictor_mux.select
.sym 45936 processor.branch_predictor_mux.input0[26]
.sym 45937 processor.branch_predictor_mux.input1[26]
.sym 45938 processor.cont_mux.select
.sym 45939 processor.branch_predictor_mux.select
.sym 45942 $abc$16389$processor.mistake_trigger_new_
.sym 45943 processor.id_ex_reg.data_out[24]
.sym 45944 $false
.sym 45945 $false
.sym 45948 processor.PC.outAddr[26]
.sym 45949 $false
.sym 45950 $false
.sym 45951 $false
.sym 45954 processor.PC.outAddr[24]
.sym 45955 $false
.sym 45956 $false
.sym 45957 $false
.sym 45960 processor.if_id_reg.data_out[26]
.sym 45961 $false
.sym 45962 $false
.sym 45963 $false
.sym 45966 processor.PC.outAddr[29]
.sym 45967 $false
.sym 45968 $false
.sym 45969 $false
.sym 45972 processor.PC.outAddr[30]
.sym 45973 $false
.sym 45974 $false
.sym 45975 $false
.sym 45976 $true
.sym 45977 processor.ControlAndStatus_registers.clk$2
.sym 45978 $false
.sym 45979 $abc$16389$new_n2916_
.sym 45980 $abc$16389$new_n2928_
.sym 45981 $abc$16389$new_n2931_
.sym 45982 $abc$16389$new_n2927_
.sym 45983 $abc$16389$new_n2915_
.sym 45984 processor.PC.outAddr[28]
.sym 45985 processor.PC.outAddr[6]
.sym 45986 processor.PC.outAddr[24]
.sym 46053 processor.branch_predictor_mux.input0[31]
.sym 46054 processor.branch_predictor_mux.input1[31]
.sym 46055 processor.cont_mux.select
.sym 46056 processor.branch_predictor_mux.select
.sym 46059 $abc$16389$processor.mistake_trigger_new_
.sym 46060 processor.id_ex_reg.data_out[38]
.sym 46061 $false
.sym 46062 $false
.sym 46065 processor.ex_mem_reg.data_out[67]
.sym 46066 $abc$16389$new_n2922_
.sym 46067 $abc$16389$new_n2921_
.sym 46068 processor.ex_cont_mux.select
.sym 46071 processor.ex_mem_reg.data_out[57]
.sym 46072 $abc$16389$new_n2892_
.sym 46073 $abc$16389$new_n2891_
.sym 46074 processor.ex_cont_mux.select
.sym 46077 processor.ex_mem_reg.data_out[72]
.sym 46078 $abc$16389$new_n2937_
.sym 46079 $abc$16389$new_n2936_
.sym 46080 processor.ex_cont_mux.select
.sym 46083 processor.ex_mem_reg.data_out[70]
.sym 46084 $abc$16389$new_n2931_
.sym 46085 $abc$16389$new_n2930_
.sym 46086 processor.ex_cont_mux.select
.sym 46089 processor.ex_mem_reg.data_out[68]
.sym 46090 $abc$16389$new_n2925_
.sym 46091 $abc$16389$new_n2924_
.sym 46092 processor.ex_cont_mux.select
.sym 46095 processor.ex_mem_reg.data_out[62]
.sym 46096 $abc$16389$new_n2907_
.sym 46097 $abc$16389$new_n2906_
.sym 46098 processor.ex_cont_mux.select
.sym 46099 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15206
.sym 46100 processor.ControlAndStatus_registers.clk$2
.sym 46101 $false
.sym 46102 processor.id_ex_reg.data_out[39]
.sym 46103 processor.id_ex_reg.data_out[114]
.sym 46104 processor.id_ex_reg.data_out[119]
.sym 46105 processor.id_ex_reg.data_out[111]
.sym 46106 processor.id_ex_reg.data_out[130]
.sym 46107 processor.id_ex_reg.data_out[122]
.sym 46108 processor.id_ex_reg.data_out[43]
.sym 46109 processor.id_ex_reg.data_out[33]
.sym 46176 $abc$16389$processor.mistake_trigger_new_
.sym 46177 processor.id_ex_reg.data_out[28]
.sym 46178 $false
.sym 46179 $false
.sym 46182 $abc$16389$processor.mistake_trigger_new_
.sym 46183 processor.id_ex_reg.data_out[33]
.sym 46184 $false
.sym 46185 $false
.sym 46188 $abc$16389$processor.mistake_trigger_new_
.sym 46189 processor.id_ex_reg.data_out[43]
.sym 46190 $false
.sym 46191 $false
.sym 46194 processor.if_id_reg.data_out[16]
.sym 46195 $false
.sym 46196 $false
.sym 46197 $false
.sym 46200 processor.branch_predictor_FSM.offset[2]
.sym 46201 $false
.sym 46202 $false
.sym 46203 $false
.sym 46206 processor.PC.outAddr[21]
.sym 46207 $false
.sym 46208 $false
.sym 46209 $false
.sym 46212 processor.branch_predictor_FSM.offset[15]
.sym 46213 $false
.sym 46214 $false
.sym 46215 $false
.sym 46218 processor.branch_predictor_FSM.offset[1]
.sym 46219 $false
.sym 46220 $false
.sym 46221 $false
.sym 46222 $true
.sym 46223 processor.ControlAndStatus_registers.clk$2
.sym 46224 $false
.sym 46225 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[3]
.sym 46226 $abc$16389$processor.wb_fwd1_mux.input0[3]_new_inv_
.sym 46227 processor.id_ex_reg.data_out[131]
.sym 46229 processor.id_ex_reg.data_out[124]
.sym 46230 processor.id_ex_reg.data_out[128]
.sym 46231 processor.id_ex_reg.data_out[113]
.sym 46232 processor.id_ex_reg.data_out[125]
.sym 46299 data_mem_inst.read_data[3]
.sym 46300 processor.mem_regwb_mux.input0[3]
.sym 46301 processor.dataMemOut_fwd_mux.select
.sym 46302 $false
.sym 46305 processor.id_ex_reg.data_out[14]
.sym 46306 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[2]
.sym 46307 processor.addr_adder_mux.select
.sym 46308 $false
.sym 46311 processor.mem_wb_reg.data_out[39]
.sym 46312 processor.mem_wb_reg.data_out[71]
.sym 46313 processor.wb_mux.select
.sym 46314 $false
.sym 46317 processor.ControlAndStatus_registers.rdVal_CSR[15]
.sym 46318 $abc$16389$processor.RegB_mux.input0[15]_new_inv_
.sym 46319 processor.CSRR_signal
.sym 46320 $false
.sym 46323 data_mem_inst.read_data[3]
.sym 46324 $false
.sym 46325 $false
.sym 46326 $false
.sym 46329 processor.ControlAndStatus_registers.rdVal_CSR[12]
.sym 46330 $abc$16389$processor.RegB_mux.input0[12]_new_inv_
.sym 46331 processor.CSRR_signal
.sym 46332 $false
.sym 46335 processor.mem_regwb_mux.input0[3]
.sym 46336 $false
.sym 46337 $false
.sym 46338 $false
.sym 46341 processor.ex_mem_reg.data_out[86]
.sym 46342 $false
.sym 46343 $false
.sym 46344 $false
.sym 46345 $true
.sym 46346 processor.ControlAndStatus_registers.clk$2
.sym 46347 $false
.sym 46348 $abc$16389$processor.mem_csrr_mux.input0[13]_new_inv_
.sym 46349 processor.register_files.wrData[13]
.sym 46350 processor.addr_adder.input1[6]
.sym 46352 processor.id_ex_reg.data_out[121]
.sym 46353 processor.id_ex_reg.data_out[126]
.sym 46354 processor.id_ex_reg.data_out[129]
.sym 46355 processor.id_ex_reg.data_out[120]
.sym 46422 processor.id_ex_reg.data_out[22]
.sym 46423 $abc$16389$processor.reg_dat_mux.input0[10]_new_inv_
.sym 46424 processor.branch_decide.Jump
.sym 46425 $false
.sym 46428 processor.id_ex_reg.data_out[26]
.sym 46429 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[14]
.sym 46430 processor.addr_adder_mux.select
.sym 46431 $false
.sym 46434 processor.id_ex_reg.data_out[53]
.sym 46435 $abc$16389$processor.mem_fwd1_mux.input1[9]_new_inv_
.sym 46436 $abc$16389$new_n1538_
.sym 46437 $false
.sym 46440 processor.id_ex_reg.data_out[25]
.sym 46441 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[13]
.sym 46442 processor.addr_adder_mux.select
.sym 46443 $false
.sym 46446 processor.id_ex_reg.data_out[27]
.sym 46447 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[15]
.sym 46448 processor.addr_adder_mux.select
.sym 46449 $false
.sym 46452 processor.id_ex_reg.data_out[24]
.sym 46453 $abc$16389$processor.reg_dat_mux.input0[12]_new_inv_
.sym 46454 processor.branch_decide.Jump
.sym 46455 $false
.sym 46458 $abc$16389$processor.wb_fwd1_mux.input0[9]_new_inv_
.sym 46459 $abc$16389$processor.wb_fwd1_mux.input1[9]_new_inv_
.sym 46460 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 46461 $false
.sym 46464 processor.id_ex_reg.data_out[24]
.sym 46465 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[12]
.sym 46466 processor.addr_adder_mux.select
.sym 46467 $false
.sym 46471 $abc$16389$processor.mem_fwd1_mux.input1[13]_new_inv_
.sym 46472 $abc$16389$processor.reg_dat_mux.input0[13]_new_inv_
.sym 46473 $abc$16389$processor.wb_fwd1_mux.input1[13]_new_inv_
.sym 46474 processor.mem_regwb_mux.input0[13]
.sym 46475 processor.mem_wb_reg.data_out[49]
.sym 46476 processor.ex_mem_reg.data_out[119]
.sym 46477 processor.id_ex_reg.data_out[127]
.sym 46478 processor.mem_wb_reg.data_out[81]
.sym 46551 processor.id_ex_reg.data_out[88]
.sym 46552 $abc$16389$processor.mem_fwd1_mux.input1[12]_new_inv_
.sym 46553 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 46554 $abc$16389$new_n3246_
.sym 46557 processor.id_ex_reg.data_out[56]
.sym 46558 $abc$16389$processor.mem_fwd1_mux.input1[12]_new_inv_
.sym 46559 $abc$16389$new_n1538_
.sym 46560 $false
.sym 46563 $abc$16389$processor.wb_fwd1_mux.input0[12]_new_inv_
.sym 46564 $abc$16389$processor.wb_fwd1_mux.input1[12]_new_inv_
.sym 46565 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 46566 $false
.sym 46569 data_mem_inst.read_data[12]
.sym 46570 processor.mem_regwb_mux.input0[12]
.sym 46571 processor.dataMemOut_fwd_mux.select
.sym 46572 $false
.sym 46575 data_mem_inst.read_data[12]
.sym 46576 processor.ex_mem_reg.data_out[86]
.sym 46577 processor.dataMemOut_fwd_mux.select
.sym 46578 $false
.sym 46581 $abc$16389$processor.wb_fwd1_mux.input1[12]_new_inv_
.sym 46582 $abc$16389$processor.wb_fwd2_mux.input0[12]_new_
.sym 46583 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 46584 $false
.sym 46587 processor.mem_regwb_mux.input0[12]
.sym 46588 $false
.sym 46589 $false
.sym 46590 $false
.sym 46591 $true
.sym 46592 processor.ControlAndStatus_registers.clk$2
.sym 46593 $false
.sym 46596 processor.id_ex_reg.data_out[137]
.sym 46597 processor.id_ex_reg.data_out[133]
.sym 46598 processor.ex_mem_reg.data_out[87]
.sym 46600 processor.id_ex_reg.data_out[134]
.sym 46668 processor.id_ex_reg.data_out[38]
.sym 46669 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[26]
.sym 46670 processor.addr_adder_mux.select
.sym 46671 $false
.sym 46680 processor.ex_mem_reg.data_out[90]
.sym 46681 processor.ex_mem_reg.data_out[57]
.sym 46682 processor.auipc_mux.select
.sym 46683 $false
.sym 46692 processor.id_ex_reg.data_out[42]
.sym 46693 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[30]
.sym 46694 processor.addr_adder_mux.select
.sym 46695 $false
.sym 46698 processor.ex_mem_reg.data_out[103]
.sym 46699 processor.ex_mem_reg.data_out[70]
.sym 46700 processor.auipc_mux.select
.sym 46701 $false
.sym 46704 processor.ex_mem_reg.data_out[95]
.sym 46705 processor.ex_mem_reg.data_out[62]
.sym 46706 processor.auipc_mux.select
.sym 46707 $false
.sym 46717 $abc$16389$processor.reg_dat_mux.input0[21]_new_inv_
.sym 46718 processor.addr_adder.input1[28]
.sym 46719 processor.mem_regwb_mux.input0[21]
.sym 46720 processor.register_files.wrData[21]
.sym 46721 processor.addr_adder.input1[29]
.sym 46722 processor.mem_wb_reg.data_out[57]
.sym 46791 processor.id_ex_reg.data_out[32]
.sym 46792 $abc$16389$processor.reg_dat_mux.input0[20]_new_inv_
.sym 46793 processor.branch_decide.Jump
.sym 46794 $false
.sym 46797 processor.id_ex_reg.data_out[30]
.sym 46798 $abc$16389$processor.reg_dat_mux.input0[18]_new_inv_
.sym 46799 processor.branch_decide.Jump
.sym 46800 $false
.sym 46803 processor.id_ex_reg.data_out[43]
.sym 46804 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[31]
.sym 46805 processor.addr_adder_mux.select
.sym 46806 $false
.sym 46809 processor.id_ex_reg.data_out[28]
.sym 46810 $abc$16389$processor.reg_dat_mux.input0[16]_new_inv_
.sym 46811 processor.branch_decide.Jump
.sym 46812 $false
.sym 46815 processor.id_ex_reg.data_out[39]
.sym 46816 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[27]
.sym 46817 processor.addr_adder_mux.select
.sym 46818 $false
.sym 46821 processor.id_ex_reg.data_out[33]
.sym 46822 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[21]
.sym 46823 processor.addr_adder_mux.select
.sym 46824 $false
.sym 46833 processor.id_ex_reg.data_out[28]
.sym 46834 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[16]
.sym 46835 processor.addr_adder_mux.select
.sym 46836 $false
.sym 46840 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[16]
.sym 46841 $abc$16389$processor.wb_fwd1_mux.input0[16]_new_inv_
.sym 46842 $abc$16389$processor.mem_fwd1_mux.input1[16]_new_inv_
.sym 46843 $abc$16389$processor.wb_fwd2_mux.input0[16]_new_
.sym 46844 processor.ex_mem_reg.data_out[90]
.sym 46845 processor.ex_mem_reg.data_out[127]
.sym 46846 processor.ex_mem_reg.data_out[100]
.sym 46847 processor.id_ex_reg.data_out[97]
.sym 46914 $abc$16389$processor.wb_fwd1_mux.input1[16]_new_inv_
.sym 46915 $abc$16389$processor.wb_fwd2_mux.input0[16]_new_
.sym 46916 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 46917 $false
.sym 46920 processor.ex_mem_reg.data_out[122]
.sym 46921 $abc$16389$processor.mem_csrr_mux.input0[16]_new_inv_
.sym 46922 processor.forwarding_unit.MEM_CSRR
.sym 46923 $false
.sym 46926 data_mem_inst.read_data[16]
.sym 46927 processor.mem_regwb_mux.input0[16]
.sym 46928 processor.dataMemOut_fwd_mux.select
.sym 46929 $false
.sym 46932 processor.ex_mem_reg.data_out[92]
.sym 46933 processor.ex_mem_reg.data_out[59]
.sym 46934 processor.auipc_mux.select
.sym 46935 $false
.sym 46938 processor.mem_wb_reg.data_out[52]
.sym 46939 processor.mem_wb_reg.data_out[84]
.sym 46940 processor.wb_mux.select
.sym 46941 $false
.sym 46944 data_mem_inst.write_data[16]
.sym 46945 $false
.sym 46946 $false
.sym 46947 $false
.sym 46950 processor.mem_regwb_mux.input0[16]
.sym 46951 $false
.sym 46952 $false
.sym 46953 $false
.sym 46956 data_mem_inst.read_data[16]
.sym 46957 $false
.sym 46958 $false
.sym 46959 $false
.sym 46960 $true
.sym 46961 processor.ControlAndStatus_registers.clk$2
.sym 46962 $false
.sym 46963 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[21]
.sym 46964 $abc$16389$processor.wb_fwd1_mux.input0[21]_new_inv_
.sym 46965 $abc$16389$processor.wb_fwd2_mux.input0[21]_new_
.sym 46966 $abc$16389$processor.wb_fwd1_mux.input1[21]_new_inv_
.sym 46967 $abc$16389$processor.mem_fwd1_mux.input1[18]_new_inv_
.sym 46968 data_mem_inst.write_data[21]
.sym 46969 $abc$16389$processor.mem_fwd1_mux.input1[21]_new_inv_
.sym 46970 processor.mem_wb_reg.data_out[89]
.sym 47043 processor.ex_mem_reg.data_out[124]
.sym 47044 $abc$16389$processor.mem_csrr_mux.input0[18]_new_inv_
.sym 47045 processor.forwarding_unit.MEM_CSRR
.sym 47046 $false
.sym 47049 processor.mem_wb_reg.data_out[54]
.sym 47050 processor.mem_wb_reg.data_out[86]
.sym 47051 processor.wb_mux.select
.sym 47052 $false
.sym 47055 data_mem_inst.read_data[18]
.sym 47056 processor.mem_regwb_mux.input0[18]
.sym 47057 processor.dataMemOut_fwd_mux.select
.sym 47058 $false
.sym 47061 $abc$16389$processor.wb_fwd1_mux.input1[18]_new_inv_
.sym 47062 $abc$16389$processor.wb_fwd2_mux.input0[18]_new_
.sym 47063 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 47064 $false
.sym 47067 processor.mem_regwb_mux.input0[18]
.sym 47068 $false
.sym 47069 $false
.sym 47070 $false
.sym 47073 data_mem_inst.write_data[18]
.sym 47074 $false
.sym 47075 $false
.sym 47076 $false
.sym 47079 data_mem_inst.read_data[18]
.sym 47080 $false
.sym 47081 $false
.sym 47082 $false
.sym 47083 $true
.sym 47084 processor.ControlAndStatus_registers.clk$2
.sym 47085 $false
.sym 47086 $abc$16389$new_n3359_
.sym 47087 $abc$16389$new_n3361_
.sym 47088 $abc$16389$new_n3360_
.sym 47089 $abc$16389$new_n3362_
.sym 47090 $abc$16389$new_n2390_
.sym 47091 processor.ex_mem_reg.data_out[95]
.sym 47092 processor.ex_mem_reg.data_out[88]
.sym 47093 processor.ex_mem_reg.data_out[92]
.sym 47160 data_mem_inst.addr[0]
.sym 47161 data_mem_inst.addr[1]
.sym 47162 data_mem_inst.addr[2]
.sym 47163 data_mem_inst.addr[3]
.sym 47166 processor.id_ex_reg.data_out[137]
.sym 47167 $abc$16389$processor.alu_main.ALUOut[29]_new_inv_
.sym 47168 data_mem_inst.addr[31]
.sym 47169 processor.lui_mux.select
.sym 47172 data_mem_inst.addr[15]
.sym 47173 $abc$16389$new_n3356_
.sym 47174 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$7028[0]_new_inv_
.sym 47175 $false
.sym 47178 processor.id_ex_reg.data_out[108]
.sym 47179 processor.alu_mux.select
.sym 47180 $false
.sym 47181 $false
.sym 47184 processor.id_ex_reg.data_out[108]
.sym 47185 $abc$16389$processor.alu_main.ALUOut[0]_new_inv_
.sym 47186 processor.lui_mux.select
.sym 47187 $false
.sym 47190 data_mem_inst.addr[20]
.sym 47191 data_mem_inst.addr[28]
.sym 47192 $abc$16389$new_n2397_
.sym 47193 $false
.sym 47196 $abc$16389$new_n3357_
.sym 47197 $abc$16389$new_n3362_
.sym 47198 $abc$16389$new_n2396_
.sym 47199 $abc$16389$new_n2404_
.sym 47202 processor.id_ex_reg.data_out[137]
.sym 47203 $abc$16389$processor.alu_main.ALUOut[29]_new_inv_
.sym 47204 processor.lui_mux.select
.sym 47205 $false
.sym 47206 $true
.sym 47207 processor.ControlAndStatus_registers.clk$2
.sym 47208 $false
.sym 47209 data_mem_inst.addr[18]
.sym 47210 data_mem_inst.addr[23]
.sym 47212 data_mem_inst.addr[26]
.sym 47213 data_mem_inst.addr[22]
.sym 47214 data_mem_inst.addr[17]
.sym 47216 data_mem_inst.addr[13]
.sym 47283 processor.id_ex_reg.data_out[111]
.sym 47284 data_mem_inst.write_data[3]
.sym 47285 processor.alu_mux.select
.sym 47286 $false
.sym 47289 processor.id_ex_reg.data_out[111]
.sym 47290 $abc$16389$processor.alu_main.ALUOut[3]_new_inv_
.sym 47291 processor.lui_mux.select
.sym 47292 $false
.sym 47295 processor.id_ex_reg.data_out[110]
.sym 47296 data_mem_inst.write_data[2]
.sym 47297 processor.alu_mux.select
.sym 47298 $false
.sym 47301 data_mem_inst.write_data[1]
.sym 47302 processor.id_ex_reg.data_out[109]
.sym 47303 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[1]
.sym 47304 processor.alu_mux.select
.sym 47307 processor.id_ex_reg.data_out[110]
.sym 47308 $abc$16389$processor.alu_main.ALUOut[2]_new_inv_
.sym 47309 processor.lui_mux.select
.sym 47310 $false
.sym 47313 processor.id_ex_reg.data_out[118]
.sym 47314 $abc$16389$processor.alu_main.ALUOut[10]_new_inv_
.sym 47315 processor.lui_mux.select
.sym 47316 $false
.sym 47319 data_mem_inst.write_data[2]
.sym 47320 processor.id_ex_reg.data_out[110]
.sym 47321 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[2]
.sym 47322 processor.alu_mux.select
.sym 47325 processor.id_ex_reg.data_out[109]
.sym 47326 $abc$16389$processor.alu_main.ALUOut[1]_new_inv_
.sym 47327 processor.lui_mux.select
.sym 47328 $false
.sym 47332 $abc$16389$new_n2186_
.sym 47333 data_mem_inst.addr[16]
.sym 47334 $abc$16389$new_n2157_
.sym 47335 $abc$16389$new_n2291_
.sym 47336 $abc$16389$processor.alu_main.ALUOut[16]_new_inv_
.sym 47337 data_mem_inst.addr[25]
.sym 47338 $abc$16389$techmap\processor.alu_main.$eq$verilog/alu.v:149$33_Y_new_
.sym 47339 $abc$16389$new_n2240_
.sym 47406 $abc$16389$processor.alu_main.ALUOut[29]_new_inv_
.sym 47407 $abc$16389$processor.alu_main.ALUOut[20]_new_inv_
.sym 47408 $abc$16389$processor.alu_main.ALUOut[15]_new_inv_
.sym 47409 $false
.sym 47412 processor.id_ex_reg.data_out[114]
.sym 47413 data_mem_inst.write_data[6]
.sym 47414 processor.alu_mux.select
.sym 47415 $false
.sym 47418 $abc$16389$auto$rtlil.cc:1527:operator()$6025[7]_new_
.sym 47419 $abc$16389$auto$rtlil.cc:1527:operator()$6025[6]_new_
.sym 47420 $abc$16389$auto$rtlil.cc:1527:operator()$6025[8]_new_
.sym 47421 $abc$16389$auto$rtlil.cc:1527:operator()$6025[21]_new_
.sym 47430 data_mem_inst.write_data[3]
.sym 47431 processor.id_ex_reg.data_out[111]
.sym 47432 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[3]
.sym 47433 processor.alu_mux.select
.sym 47436 data_mem_inst.write_data[21]
.sym 47437 processor.id_ex_reg.data_out[129]
.sym 47438 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[21]
.sym 47439 processor.alu_mux.select
.sym 47442 data_mem_inst.write_data[6]
.sym 47443 processor.id_ex_reg.data_out[114]
.sym 47444 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[6]
.sym 47445 processor.alu_mux.select
.sym 47448 data_mem_inst.write_data[17]
.sym 47449 processor.id_ex_reg.data_out[125]
.sym 47450 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[17]
.sym 47451 processor.alu_mux.select
.sym 47455 $abc$16389$new_n2008_
.sym 47456 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[13]
.sym 47457 $abc$16389$new_n1917_
.sym 47459 $abc$16389$new_n1465_
.sym 47460 $abc$16389$new_n1466_
.sym 47461 $abc$16389$processor.alu_main.ALUOut[9]_new_inv_
.sym 47462 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[17]_new_
.sym 47529 $abc$16389$auto$rtlil.cc:1527:operator()$6025[21]_new_
.sym 47530 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 47531 $false
.sym 47532 $false
.sym 47535 data_mem_inst.write_data[12]
.sym 47536 processor.id_ex_reg.data_out[120]
.sym 47537 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[12]
.sym 47538 processor.alu_mux.select
.sym 47541 $abc$16389$auto$rtlil.cc:1527:operator()$6025[17]_new_
.sym 47542 $abc$16389$auto$rtlil.cc:1527:operator()$6025[5]_new_
.sym 47543 $abc$16389$auto$rtlil.cc:1527:operator()$6025[28]_new_
.sym 47544 $abc$16389$auto$rtlil.cc:1527:operator()$6025[31]_new_
.sym 47547 data_mem_inst.write_data[31]
.sym 47548 processor.id_ex_reg.data_out[139]
.sym 47549 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[31]
.sym 47550 processor.alu_mux.select
.sym 47553 data_mem_inst.write_data[24]
.sym 47554 processor.id_ex_reg.data_out[132]
.sym 47555 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[24]
.sym 47556 processor.alu_mux.select
.sym 47559 $abc$16389$auto$rtlil.cc:1527:operator()$6025[24]_new_
.sym 47560 $abc$16389$auto$rtlil.cc:1527:operator()$6025[30]_new_
.sym 47561 $abc$16389$auto$rtlil.cc:1527:operator()$6025[12]_new_
.sym 47562 $abc$16389$auto$rtlil.cc:1527:operator()$6025[1]_new_
.sym 47565 processor.id_ex_reg.data_out[132]
.sym 47566 data_mem_inst.write_data[24]
.sym 47567 processor.alu_mux.select
.sym 47568 $false
.sym 47571 $abc$16389$new_n1640_
.sym 47572 $abc$16389$new_n1657_
.sym 47573 $abc$16389$new_n1668_
.sym 47574 $abc$16389$new_n1679_
.sym 47578 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 47579 $abc$16389$processor.alu_main.ALUOut[1]_new_inv_
.sym 47580 $abc$16389$new_n3322_
.sym 47581 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 47582 $abc$16389$new_n1857_
.sym 47583 $abc$16389$new_n2321_
.sym 47584 $abc$16389$processor.alu_main.ALUOut[17]_new_inv_
.sym 47585 $abc$16389$new_n3349_
.sym 47652 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 47653 $abc$16389$auto$rtlil.cc:1527:operator()$6025[3]_new_
.sym 47654 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13939[0]_new_
.sym 47655 $abc$16389$new_n2082_
.sym 47658 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 47659 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 47660 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 47661 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[3]
.sym 47664 $abc$16389$new_n1527_
.sym 47665 $abc$16389$new_n1531_
.sym 47666 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[0]
.sym 47667 $false
.sym 47670 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 47671 $abc$16389$auto$rtlil.cc:1527:operator()$6025[31]_new_
.sym 47672 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13547[0]_new_
.sym 47673 $abc$16389$new_n2183_
.sym 47676 $abc$16389$new_n2117_
.sym 47677 $abc$16389$new_n2124_
.sym 47678 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13575[4]_new_inv_
.sym 47679 $abc$16389$new_n3298_
.sym 47682 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 47683 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 47684 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[31]
.sym 47685 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[31]
.sym 47688 processor.id_ex_reg.data_out[139]
.sym 47689 data_mem_inst.write_data[31]
.sym 47690 processor.alu_mux.select
.sym 47691 $false
.sym 47694 $abc$16389$auto$rtlil.cc:1527:operator()$6025[0]_new_
.sym 47695 $abc$16389$auto$rtlil.cc:1527:operator()$6025[3]_new_
.sym 47696 $abc$16389$auto$rtlil.cc:1527:operator()$6025[2]_new_
.sym 47697 $abc$16389$auto$rtlil.cc:1527:operator()$6025[27]_new_
.sym 47701 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 47702 $abc$16389$auto$rtlil.cc:1790:Not$673_new_
.sym 47703 $abc$16389$auto$rtlil.cc:1793:ReduceAnd$667_new_
.sym 47704 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10850_Y[0]_new_
.sym 47705 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 47706 $abc$16389$auto$rtlil.cc:1790:Not$688_new_
.sym 47707 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8486_new_
.sym 47708 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 47775 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[31]
.sym 47776 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[31]
.sym 47777 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 47778 $abc$16389$new_n2184_
.sym 47781 $abc$16389$auto$rtlil.cc:1527:operator()$6025[1]_new_
.sym 47782 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 47783 $false
.sym 47784 $false
.sym 47793 data_mem_inst.write_data[28]
.sym 47794 processor.id_ex_reg.data_out[138]
.sym 47795 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[28]
.sym 47796 processor.alu_mux.select
.sym 47799 $abc$16389$auto$rtlil.cc:1527:operator()$6025[22]_new_
.sym 47800 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 47801 $false
.sym 47802 $false
.sym 47805 data_mem_inst.write_data[30]
.sym 47806 processor.id_ex_reg.data_out[138]
.sym 47807 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[30]
.sym 47808 processor.alu_mux.select
.sym 47811 data_mem_inst.write_data[27]
.sym 47812 processor.id_ex_reg.data_out[138]
.sym 47813 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[27]
.sym 47814 processor.alu_mux.select
.sym 47817 $abc$16389$auto$rtlil.cc:1527:operator()$6025[28]_new_
.sym 47818 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 47819 $false
.sym 47820 $false
.sym 47825 $abc$16389$new_n3264_
.sym 47826 $abc$16389$new_n3337_
.sym 47828 $abc$16389$new_n1953_
.sym 47829 $abc$16389$processor.alu_main.ALUOut[10]_new_inv_
.sym 47830 $abc$16389$new_n3265_
.sym 47831 $abc$16389$new_n1955_
.sym 47898 $abc$16389$auto$rtlil.cc:1527:operator()$6025[8]_new_
.sym 47899 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 47900 $false
.sym 47901 $false
.sym 47904 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13967[0]_new_
.sym 47905 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[1]_new_
.sym 47906 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13967[4]_new_inv_
.sym 47907 $abc$16389$new_n3247_
.sym 47910 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[27]
.sym 47911 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 47912 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 47913 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[27]
.sym 47916 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 47917 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 47918 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 47919 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[1]
.sym 47922 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 47923 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 47924 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[27]
.sym 47925 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[27]
.sym 47928 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 47929 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 47930 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 47931 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[1]
.sym 47934 $abc$16389$auto$rtlil.cc:1527:operator()$6025[27]_new_
.sym 47935 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 47936 $false
.sym 47937 $false
.sym 47940 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[27]_new_
.sym 47941 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13603[0]_new_
.sym 47942 $abc$16389$new_n3287_
.sym 47943 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13603[4]_new_inv_
.sym 47947 $abc$16389$new_n2002_
.sym 47948 $abc$16389$new_n2188_
.sym 47949 $abc$16389$new_n2264_
.sym 47950 $abc$16389$new_n2263_
.sym 47951 $abc$16389$processor.alu_main.ALUOut[18]_new_inv_
.sym 47952 $abc$16389$new_n1990_
.sym 47953 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10853_Y[2]_new_
.sym 47954 $abc$16389$processor.alu_main.ALUOut[2]_new_inv_
.sym 48027 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 48028 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[2]
.sym 48029 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[2]
.sym 48030 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 48033 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 48034 $abc$16389$auto$rtlil.cc:1527:operator()$6025[2]_new_
.sym 48035 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13953[0]_new_
.sym 48036 $abc$16389$new_n2007_
.sym 48039 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 48040 $abc$16389$new_n2047_
.sym 48041 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[8]
.sym 48042 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[8]
.sym 48045 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 48046 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[31]
.sym 48047 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13547[4]_new_inv_
.sym 48048 $false
.sym 48051 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[6]
.sym 48052 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[6]
.sym 48053 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 48054 $abc$16389$new_n2261_
.sym 48057 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 48058 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 48059 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 48060 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[2]
.sym 48063 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 48064 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 48065 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[8]
.sym 48066 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 48070 $abc$16389$new_n2258_
.sym 48071 $abc$16389$processor.alu_main.ALUOut[0]_new_inv_
.sym 48072 $abc$16389$new_n1622_
.sym 48073 $abc$16389$new_n2257_
.sym 48074 $abc$16389$new_n1801_
.sym 48075 $abc$16389$new_n2279_
.sym 48076 $abc$16389$processor.alu_main.ALUOut[6]_new_inv_
.sym 48077 $abc$16389$new_n3278_
.sym 48144 $false
.sym 48145 processor.alu_main.B[0]
.sym 48146 processor.addr_adder_mux.input1[0]
.sym 48147 $false
.sym 48150 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 48151 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[0]
.sym 48152 $false
.sym 48153 $false
.sym 48156 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 48157 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 48158 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[0]
.sym 48159 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[0]
.sym 48162 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 48163 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[0]
.sym 48164 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[0]
.sym 48165 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 48168 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[0]
.sym 48169 $false
.sym 48170 $false
.sym 48171 $false
.sym 48174 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13981[0]_new_
.sym 48175 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10852_Y[0]_new_
.sym 48176 $abc$16389$new_n1630_
.sym 48177 $abc$16389$new_n1627_
.sym 48180 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 48181 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 48182 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[0]
.sym 48183 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[0]
.sym 48186 $false
.sym 48187 processor.addr_adder_mux.input1[0]
.sym 48188 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[0]
.sym 48189 $false
.sym 48193 $abc$16389$new_n2013_
.sym 48194 $abc$16389$new_n1919_
.sym 48195 $abc$16389$new_n3259_
.sym 48196 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][14]_new_inv_
.sym 48197 $abc$16389$new_n2010_
.sym 48198 $abc$16389$processor.alu_main.ALUOut[14]_new_inv_
.sym 48199 $abc$16389$processor.alu_main.ALUOut[22]_new_inv_
.sym 48200 $abc$16389$new_n2255_
.sym 48267 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 48268 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 48269 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[22]
.sym 48270 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[22]
.sym 48273 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[22]
.sym 48274 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 48275 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 48276 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[22]
.sym 48279 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][18]_new_inv_
.sym 48280 $abc$16389$new_n1821_
.sym 48281 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 48282 $abc$16389$new_n3327_
.sym 48285 $abc$16389$auto$rtlil.cc:1527:operator()$6025[24]_new_
.sym 48286 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 48287 $false
.sym 48288 $false
.sym 48291 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][26]_new_inv_
.sym 48292 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][30]_new_
.sym 48293 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 48294 $false
.sym 48297 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[0]
.sym 48298 $false
.sym 48299 $false
.sym 48300 $false
.sym 48303 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][30]_new_
.sym 48304 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 48305 $false
.sym 48306 $false
.sym 48309 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[22]_new_
.sym 48310 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13673[0]_new_
.sym 48311 $abc$16389$new_n3257_
.sym 48312 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13673[4]_new_inv_
.sym 48316 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$10\buffer[31:0][10]_new_
.sym 48317 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][6]_new_inv_
.sym 48318 $abc$16389$new_n3295_
.sym 48319 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][18]_new_inv_
.sym 48320 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][20]_new_inv_
.sym 48321 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][18]_new_inv_
.sym 48322 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][10]_new_inv_
.sym 48323 $abc$16389$new_n3332_
.sym 48390 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[24]
.sym 48391 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 48392 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 48393 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[24]
.sym 48396 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 48397 $abc$16389$auto$rtlil.cc:1527:operator()$6025[30]_new_
.sym 48398 $abc$16389$new_n1819_
.sym 48399 $abc$16389$new_n1822_
.sym 48402 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 48403 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[28]
.sym 48404 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[28]_new_
.sym 48405 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10851_Y[28]_new_
.sym 48408 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_
.sym 48409 $abc$16389$techmap\processor.alu_main.$sub$verilog/alu.v:98$22_Y[28]
.sym 48410 $false
.sym 48411 $false
.sym 48414 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][30]_new_
.sym 48415 $abc$16389$new_n1821_
.sym 48416 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 48417 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 48420 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[24]_new_
.sym 48421 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13645[0]_new_
.sym 48422 $abc$16389$new_n3293_
.sym 48423 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13645[4]_new_inv_
.sym 48426 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 48427 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 48428 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[24]
.sym 48429 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[24]
.sym 48432 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[20]
.sym 48433 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[21]
.sym 48434 $abc$16389$new_n1527_
.sym 48435 $abc$16389$new_n1531_
.sym 48439 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][22]_new_inv_
.sym 48440 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][16]_new_inv_
.sym 48441 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][24]_new_inv_
.sym 48442 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][26]_new_inv_
.sym 48443 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[0]
.sym 48445 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][24]_new_inv_
.sym 48446 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][22]_new_inv_
.sym 48513 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][30]_new_inv_
.sym 48514 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 48515 $false
.sym 48516 $false
.sym 48519 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][28]_new_inv_
.sym 48520 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][26]_new_inv_
.sym 48521 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 48522 $false
.sym 48525 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[30]
.sym 48526 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[31]
.sym 48527 $abc$16389$new_n1527_
.sym 48528 $abc$16389$new_n1531_
.sym 48531 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[28]
.sym 48532 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[29]
.sym 48533 $abc$16389$new_n1527_
.sym 48534 $abc$16389$new_n1531_
.sym 48543 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[26]
.sym 48544 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[27]
.sym 48545 $abc$16389$new_n1527_
.sym 48546 $abc$16389$new_n1531_
.sym 48549 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][30]_new_inv_
.sym 48550 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][28]_new_inv_
.sym 48551 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 48552 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 48555 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][30]_new_inv_
.sym 48556 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][28]_new_inv_
.sym 48557 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 48558 $false
.sym 49037 processor.branch_predictor_FSM.s[0]
.sym 49038 processor.branch_predictor_FSM.s[1]
.sym 49164 data_mem_inst.write_data[2]
.sym 49165 $false
.sym 49166 $false
.sym 49167 $false
.sym 49192 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14666
.sym 49193 clk6$2
.sym 49194 $false
.sym 49195 processor.branch_predictor_mux.select
.sym 49196 processor.cont_mux.select
.sym 49197 processor.ex_cont_mux.select
.sym 49200 $abc$16389$processor.mistake_trigger_new_
.sym 49202 processor.branch_decide.Predicted
.sym 49269 processor.branch_predictor_mux.input0[6]
.sym 49270 processor.branch_predictor_mux.input1[6]
.sym 49271 processor.cont_mux.select
.sym 49272 processor.branch_predictor_mux.select
.sym 49287 processor.branch_predictor_mux.input0[7]
.sym 49288 processor.branch_predictor_mux.input1[7]
.sym 49289 processor.cont_mux.select
.sym 49290 processor.branch_predictor_mux.select
.sym 49318 processor.id_ex_reg.data_out[7]
.sym 49319 processor.if_id_reg.data_out[7]
.sym 49320 processor.id_ex_reg.data_out[13]
.sym 49321 processor.if_id_reg.data_out[2]
.sym 49322 processor.id_ex_reg.data_out[19]
.sym 49323 processor.if_id_reg.data_out[1]
.sym 49324 processor.if_id_reg.data_out[17]
.sym 49325 processor.id_ex_reg.data_out[14]
.sym 49354 $false
.sym 49391 $auto$alumacc.cc:474:replace_alu$695.C[1]
.sym 49393 processor.if_id_reg.data_out[0]
.sym 49394 processor.branch_predictor_FSM.offset[0]
.sym 49397 $auto$alumacc.cc:474:replace_alu$695.C[2]
.sym 49398 $false
.sym 49399 processor.if_id_reg.data_out[1]
.sym 49400 processor.branch_predictor_FSM.offset[1]
.sym 49401 $auto$alumacc.cc:474:replace_alu$695.C[1]
.sym 49403 $auto$alumacc.cc:474:replace_alu$695.C[3]
.sym 49404 $false
.sym 49405 processor.if_id_reg.data_out[2]
.sym 49406 processor.branch_predictor_FSM.offset[2]
.sym 49407 $auto$alumacc.cc:474:replace_alu$695.C[2]
.sym 49409 $auto$alumacc.cc:474:replace_alu$695.C[4]
.sym 49410 $false
.sym 49411 processor.if_id_reg.data_out[3]
.sym 49412 processor.branch_predictor_FSM.offset[3]
.sym 49413 $auto$alumacc.cc:474:replace_alu$695.C[3]
.sym 49415 $auto$alumacc.cc:474:replace_alu$695.C[5]
.sym 49416 $false
.sym 49417 processor.if_id_reg.data_out[4]
.sym 49418 processor.branch_predictor_FSM.offset[4]
.sym 49419 $auto$alumacc.cc:474:replace_alu$695.C[4]
.sym 49421 $auto$alumacc.cc:474:replace_alu$695.C[6]
.sym 49422 $false
.sym 49423 processor.if_id_reg.data_out[5]
.sym 49424 processor.branch_predictor_FSM.offset[5]
.sym 49425 $auto$alumacc.cc:474:replace_alu$695.C[5]
.sym 49427 $auto$alumacc.cc:474:replace_alu$695.C[7]
.sym 49428 $false
.sym 49429 processor.if_id_reg.data_out[6]
.sym 49430 processor.branch_predictor_FSM.offset[6]
.sym 49431 $auto$alumacc.cc:474:replace_alu$695.C[6]
.sym 49433 $auto$alumacc.cc:474:replace_alu$695.C[8]
.sym 49434 $false
.sym 49435 processor.if_id_reg.data_out[7]
.sym 49436 processor.branch_predictor_FSM.offset[10]
.sym 49437 $auto$alumacc.cc:474:replace_alu$695.C[7]
.sym 49441 $abc$16389$new_n2865_
.sym 49444 $abc$16389$new_n2894_
.sym 49447 processor.PC.outAddr[17]
.sym 49448 processor.PC.outAddr[7]
.sym 49477 $auto$alumacc.cc:474:replace_alu$695.C[8]
.sym 49514 $auto$alumacc.cc:474:replace_alu$695.C[9]
.sym 49515 $false
.sym 49516 processor.if_id_reg.data_out[8]
.sym 49517 processor.branch_predictor_FSM.offset[10]
.sym 49518 $auto$alumacc.cc:474:replace_alu$695.C[8]
.sym 49520 $auto$alumacc.cc:474:replace_alu$695.C[10]
.sym 49521 $false
.sym 49522 processor.if_id_reg.data_out[9]
.sym 49523 processor.branch_predictor_FSM.offset[9]
.sym 49524 $auto$alumacc.cc:474:replace_alu$695.C[9]
.sym 49526 $auto$alumacc.cc:474:replace_alu$695.C[11]
.sym 49527 $false
.sym 49528 processor.if_id_reg.data_out[10]
.sym 49529 processor.branch_predictor_FSM.offset[10]
.sym 49530 $auto$alumacc.cc:474:replace_alu$695.C[10]
.sym 49532 $auto$alumacc.cc:474:replace_alu$695.C[12]
.sym 49533 $false
.sym 49534 processor.if_id_reg.data_out[11]
.sym 49535 processor.branch_predictor_FSM.offset[11]
.sym 49536 $auto$alumacc.cc:474:replace_alu$695.C[11]
.sym 49538 $auto$alumacc.cc:474:replace_alu$695.C[13]
.sym 49539 $false
.sym 49540 processor.if_id_reg.data_out[12]
.sym 49541 processor.branch_predictor_FSM.offset[12]
.sym 49542 $auto$alumacc.cc:474:replace_alu$695.C[12]
.sym 49544 $auto$alumacc.cc:474:replace_alu$695.C[14]
.sym 49545 $false
.sym 49546 processor.if_id_reg.data_out[13]
.sym 49547 processor.branch_predictor_FSM.offset[13]
.sym 49548 $auto$alumacc.cc:474:replace_alu$695.C[13]
.sym 49550 $auto$alumacc.cc:474:replace_alu$695.C[15]
.sym 49551 $false
.sym 49552 processor.if_id_reg.data_out[14]
.sym 49553 processor.branch_predictor_FSM.offset[14]
.sym 49554 $auto$alumacc.cc:474:replace_alu$695.C[14]
.sym 49556 $auto$alumacc.cc:474:replace_alu$695.C[16]
.sym 49557 $false
.sym 49558 processor.if_id_reg.data_out[15]
.sym 49559 processor.branch_predictor_FSM.offset[15]
.sym 49560 $auto$alumacc.cc:474:replace_alu$695.C[15]
.sym 49564 $abc$16389$processor.pc_mux.input0[1]_new_inv_
.sym 49566 $abc$16389$new_n2895_
.sym 49568 $abc$16389$new_n2903_
.sym 49570 processor.PC.outAddr[1]
.sym 49600 $auto$alumacc.cc:474:replace_alu$695.C[16]
.sym 49637 $auto$alumacc.cc:474:replace_alu$695.C[17]
.sym 49638 $false
.sym 49639 processor.if_id_reg.data_out[16]
.sym 49640 processor.branch_predictor_FSM.offset[16]
.sym 49641 $auto$alumacc.cc:474:replace_alu$695.C[16]
.sym 49643 $auto$alumacc.cc:474:replace_alu$695.C[18]
.sym 49644 $false
.sym 49645 processor.if_id_reg.data_out[17]
.sym 49646 processor.branch_predictor_FSM.offset[17]
.sym 49647 $auto$alumacc.cc:474:replace_alu$695.C[17]
.sym 49649 $auto$alumacc.cc:474:replace_alu$695.C[19]
.sym 49650 $false
.sym 49651 processor.if_id_reg.data_out[18]
.sym 49652 processor.branch_predictor_FSM.offset[18]
.sym 49653 $auto$alumacc.cc:474:replace_alu$695.C[18]
.sym 49655 $auto$alumacc.cc:474:replace_alu$695.C[20]
.sym 49656 $false
.sym 49657 processor.if_id_reg.data_out[19]
.sym 49658 processor.branch_predictor_FSM.offset[19]
.sym 49659 $auto$alumacc.cc:474:replace_alu$695.C[19]
.sym 49661 $auto$alumacc.cc:474:replace_alu$695.C[21]
.sym 49662 $false
.sym 49663 processor.if_id_reg.data_out[20]
.sym 49664 processor.branch_predictor_FSM.offset[20]
.sym 49665 $auto$alumacc.cc:474:replace_alu$695.C[20]
.sym 49667 $auto$alumacc.cc:474:replace_alu$695.C[22]
.sym 49668 $false
.sym 49669 processor.if_id_reg.data_out[21]
.sym 49670 processor.branch_predictor_FSM.offset[21]
.sym 49671 $auto$alumacc.cc:474:replace_alu$695.C[21]
.sym 49673 $auto$alumacc.cc:474:replace_alu$695.C[23]
.sym 49674 $false
.sym 49675 processor.if_id_reg.data_out[22]
.sym 49676 processor.branch_predictor_FSM.offset[22]
.sym 49677 $auto$alumacc.cc:474:replace_alu$695.C[22]
.sym 49679 $auto$alumacc.cc:474:replace_alu$695.C[24]
.sym 49680 $false
.sym 49681 processor.if_id_reg.data_out[23]
.sym 49682 processor.branch_predictor_FSM.offset[23]
.sym 49683 $auto$alumacc.cc:474:replace_alu$695.C[23]
.sym 49687 processor.id_ex_reg.data_out[42]
.sym 49688 processor.if_id_reg.data_out[28]
.sym 49689 processor.id_ex_reg.data_out[15]
.sym 49690 processor.id_ex_reg.data_out[41]
.sym 49691 processor.id_ex_reg.data_out[36]
.sym 49693 processor.id_ex_reg.data_out[26]
.sym 49694 processor.id_ex_reg.data_out[40]
.sym 49723 $auto$alumacc.cc:474:replace_alu$695.C[24]
.sym 49760 $auto$alumacc.cc:474:replace_alu$695.C[25]
.sym 49761 $false
.sym 49762 processor.if_id_reg.data_out[24]
.sym 49763 processor.branch_predictor_FSM.offset[24]
.sym 49764 $auto$alumacc.cc:474:replace_alu$695.C[24]
.sym 49766 $auto$alumacc.cc:474:replace_alu$695.C[26]
.sym 49767 $false
.sym 49768 processor.if_id_reg.data_out[25]
.sym 49769 processor.branch_predictor_FSM.offset[25]
.sym 49770 $auto$alumacc.cc:474:replace_alu$695.C[25]
.sym 49772 $auto$alumacc.cc:474:replace_alu$695.C[27]
.sym 49773 $false
.sym 49774 processor.if_id_reg.data_out[26]
.sym 49775 processor.branch_predictor_FSM.offset[26]
.sym 49776 $auto$alumacc.cc:474:replace_alu$695.C[26]
.sym 49778 $auto$alumacc.cc:474:replace_alu$695.C[28]
.sym 49779 $false
.sym 49780 processor.if_id_reg.data_out[27]
.sym 49781 processor.branch_predictor_FSM.offset[30]
.sym 49782 $auto$alumacc.cc:474:replace_alu$695.C[27]
.sym 49784 $auto$alumacc.cc:474:replace_alu$695.C[29]
.sym 49785 $false
.sym 49786 processor.if_id_reg.data_out[28]
.sym 49787 processor.branch_predictor_FSM.offset[30]
.sym 49788 $auto$alumacc.cc:474:replace_alu$695.C[28]
.sym 49790 $auto$alumacc.cc:474:replace_alu$695.C[30]
.sym 49791 $false
.sym 49792 processor.if_id_reg.data_out[29]
.sym 49793 processor.branch_predictor_FSM.offset[29]
.sym 49794 $auto$alumacc.cc:474:replace_alu$695.C[29]
.sym 49796 $auto$alumacc.cc:474:replace_alu$695.C[31]
.sym 49797 $false
.sym 49798 processor.if_id_reg.data_out[30]
.sym 49799 processor.branch_predictor_FSM.offset[30]
.sym 49800 $auto$alumacc.cc:474:replace_alu$695.C[30]
.sym 49803 $false
.sym 49804 processor.if_id_reg.data_out[31]
.sym 49805 processor.if_id_reg.data_out[63]
.sym 49806 $auto$alumacc.cc:474:replace_alu$695.C[31]
.sym 49810 $abc$16389$new_n2862_
.sym 49811 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15220
.sym 49813 $abc$16389$auto$dff2dffe.cc:175:make_patterns_logic$15277
.sym 49814 $abc$16389$new_n2853_
.sym 49815 $abc$16389$new_n2925_
.sym 49816 $abc$16389$new_n2852_
.sym 49817 processor.PC.outAddr[3]
.sym 49884 $abc$16389$processor.mistake_trigger_new_
.sym 49885 processor.id_ex_reg.data_out[36]
.sym 49886 $false
.sym 49887 $false
.sym 49890 $abc$16389$processor.mistake_trigger_new_
.sym 49891 processor.id_ex_reg.data_out[40]
.sym 49892 $false
.sym 49893 $false
.sym 49896 $abc$16389$processor.mistake_trigger_new_
.sym 49897 processor.id_ex_reg.data_out[41]
.sym 49898 $false
.sym 49899 $false
.sym 49902 processor.branch_predictor_mux.input0[28]
.sym 49903 processor.branch_predictor_mux.input1[28]
.sym 49904 processor.cont_mux.select
.sym 49905 processor.branch_predictor_mux.select
.sym 49908 processor.branch_predictor_mux.input0[24]
.sym 49909 processor.branch_predictor_mux.input1[24]
.sym 49910 processor.cont_mux.select
.sym 49911 processor.branch_predictor_mux.select
.sym 49914 processor.ex_mem_reg.data_out[69]
.sym 49915 $abc$16389$new_n2928_
.sym 49916 $abc$16389$new_n2927_
.sym 49917 processor.ex_cont_mux.select
.sym 49920 processor.ex_mem_reg.data_out[47]
.sym 49921 $abc$16389$new_n2862_
.sym 49922 $abc$16389$new_n2861_
.sym 49923 processor.ex_cont_mux.select
.sym 49926 processor.ex_mem_reg.data_out[65]
.sym 49927 $abc$16389$new_n2916_
.sym 49928 $abc$16389$new_n2915_
.sym 49929 processor.ex_cont_mux.select
.sym 49930 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15206
.sym 49931 processor.ControlAndStatus_registers.clk$2
.sym 49932 $false
.sym 49934 processor.addr_adder.input1[1]
.sym 49937 processor.register_files.wrData[1]
.sym 49940 processor.register_files.wrData[7]
.sym 50007 processor.if_id_reg.data_out[27]
.sym 50008 $false
.sym 50009 $false
.sym 50010 $false
.sym 50013 processor.branch_predictor_FSM.offset[6]
.sym 50014 $false
.sym 50015 $false
.sym 50016 $false
.sym 50019 processor.branch_predictor_FSM.offset[11]
.sym 50020 $false
.sym 50021 $false
.sym 50022 $false
.sym 50025 processor.branch_predictor_FSM.offset[3]
.sym 50026 $false
.sym 50027 $false
.sym 50028 $false
.sym 50031 processor.branch_predictor_FSM.offset[22]
.sym 50032 $false
.sym 50033 $false
.sym 50034 $false
.sym 50037 processor.branch_predictor_FSM.offset[14]
.sym 50038 $false
.sym 50039 $false
.sym 50040 $false
.sym 50043 processor.if_id_reg.data_out[31]
.sym 50044 $false
.sym 50045 $false
.sym 50046 $false
.sym 50049 processor.if_id_reg.data_out[21]
.sym 50050 $false
.sym 50051 $false
.sym 50052 $false
.sym 50053 $true
.sym 50054 processor.ControlAndStatus_registers.clk$2
.sym 50055 $false
.sym 50056 processor.register_files.wrData[3]
.sym 50057 processor.addr_adder.input1[3]
.sym 50058 $abc$16389$processor.mem_csrr_mux.input0[6]_new_inv_
.sym 50059 $abc$16389$processor.mem_fwd1_mux.input1[2]_new_inv_
.sym 50060 processor.addr_adder.input1[7]
.sym 50062 processor.id_ex_reg.data_out[82]
.sym 50063 processor.id_ex_reg.data_out[89]
.sym 50130 $abc$16389$processor.wb_fwd1_mux.input0[3]_new_inv_
.sym 50131 $abc$16389$processor.wb_fwd1_mux.input1[3]_new_inv_
.sym 50132 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 50133 $false
.sym 50136 processor.id_ex_reg.data_out[47]
.sym 50137 $abc$16389$processor.mem_fwd1_mux.input1[3]_new_inv_
.sym 50138 $abc$16389$new_n1538_
.sym 50139 $false
.sym 50142 processor.branch_predictor_FSM.offset[23]
.sym 50143 $false
.sym 50144 $false
.sym 50145 $false
.sym 50154 processor.branch_predictor_FSM.offset[16]
.sym 50155 $false
.sym 50156 $false
.sym 50157 $false
.sym 50160 processor.branch_predictor_FSM.offset[20]
.sym 50161 $false
.sym 50162 $false
.sym 50163 $false
.sym 50166 processor.branch_predictor_FSM.offset[5]
.sym 50167 $false
.sym 50168 $false
.sym 50169 $false
.sym 50172 processor.branch_predictor_FSM.offset[17]
.sym 50173 $false
.sym 50174 $false
.sym 50175 $false
.sym 50176 $true
.sym 50177 processor.ControlAndStatus_registers.clk$2
.sym 50178 $false
.sym 50179 processor.register_files.wrData[14]
.sym 50180 $abc$16389$processor.reg_dat_mux.input0[14]_new_inv_
.sym 50181 $abc$16389$processor.mem_fwd1_mux.input1[14]_new_inv_
.sym 50182 $abc$16389$processor.wb_fwd1_mux.input1[14]_new_inv_
.sym 50183 processor.mem_wb_reg.data_out[82]
.sym 50184 processor.mem_wb_reg.data_out[50]
.sym 50185 processor.id_ex_reg.data_out[132]
.sym 50186 processor.id_ex_reg.data_out[138]
.sym 50253 processor.ex_mem_reg.data_out[87]
.sym 50254 processor.ex_mem_reg.data_out[54]
.sym 50255 processor.auipc_mux.select
.sym 50256 $false
.sym 50259 processor.id_ex_reg.data_out[25]
.sym 50260 $abc$16389$processor.reg_dat_mux.input0[13]_new_inv_
.sym 50261 processor.branch_decide.Jump
.sym 50262 $false
.sym 50265 processor.id_ex_reg.data_out[18]
.sym 50266 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[6]
.sym 50267 processor.addr_adder_mux.select
.sym 50268 $false
.sym 50277 processor.branch_predictor_FSM.offset[13]
.sym 50278 $false
.sym 50279 $false
.sym 50280 $false
.sym 50283 processor.branch_predictor_FSM.offset[18]
.sym 50284 $false
.sym 50285 $false
.sym 50286 $false
.sym 50289 processor.branch_predictor_FSM.offset[21]
.sym 50290 $false
.sym 50291 $false
.sym 50292 $false
.sym 50295 processor.branch_predictor_FSM.offset[12]
.sym 50296 $false
.sym 50297 $false
.sym 50298 $false
.sym 50299 $true
.sym 50300 processor.ControlAndStatus_registers.clk$2
.sym 50301 $false
.sym 50302 $abc$16389$processor.wb_fwd1_mux.input0[13]_new_inv_
.sym 50303 $abc$16389$processor.mem_fwd1_mux.input1[6]_new_inv_
.sym 50304 data_mem_inst.write_data[13]
.sym 50305 $abc$16389$processor.mem_csrr_mux.input0[19]_new_inv_
.sym 50306 $abc$16389$processor.wb_fwd2_mux.input0[6]_new_
.sym 50307 $abc$16389$processor.wb_fwd2_mux.input0[13]_new_
.sym 50308 data_mem_inst.write_data[6]
.sym 50309 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[13]
.sym 50376 data_mem_inst.read_data[13]
.sym 50377 processor.ex_mem_reg.data_out[87]
.sym 50378 processor.dataMemOut_fwd_mux.select
.sym 50379 $false
.sym 50382 data_mem_inst.read_data[13]
.sym 50383 processor.mem_regwb_mux.input0[13]
.sym 50384 processor.dataMemOut_fwd_mux.select
.sym 50385 $false
.sym 50388 processor.mem_wb_reg.data_out[49]
.sym 50389 processor.mem_wb_reg.data_out[81]
.sym 50390 processor.wb_mux.select
.sym 50391 $false
.sym 50394 processor.ex_mem_reg.data_out[119]
.sym 50395 $abc$16389$processor.mem_csrr_mux.input0[13]_new_inv_
.sym 50396 processor.forwarding_unit.MEM_CSRR
.sym 50397 $false
.sym 50400 processor.mem_regwb_mux.input0[13]
.sym 50401 $false
.sym 50402 $false
.sym 50403 $false
.sym 50406 data_mem_inst.write_data[13]
.sym 50407 $false
.sym 50408 $false
.sym 50409 $false
.sym 50412 processor.branch_predictor_FSM.offset[19]
.sym 50413 $false
.sym 50414 $false
.sym 50415 $false
.sym 50418 data_mem_inst.read_data[13]
.sym 50419 $false
.sym 50420 $false
.sym 50421 $false
.sym 50422 $true
.sym 50423 processor.ControlAndStatus_registers.clk$2
.sym 50424 $false
.sym 50425 $abc$16389$processor.mem_csrr_mux.input0[24]_new_inv_
.sym 50426 processor.mem_regwb_mux.input0[6]
.sym 50427 $abc$16389$processor.mem_csrr_mux.input0[17]_new_inv_
.sym 50428 processor.addr_adder.input1[17]
.sym 50431 processor.ex_mem_reg.data_out[112]
.sym 50511 processor.branch_predictor_FSM.offset[29]
.sym 50512 $false
.sym 50513 $false
.sym 50514 $false
.sym 50517 processor.branch_predictor_FSM.offset[25]
.sym 50518 $false
.sym 50519 $false
.sym 50520 $false
.sym 50523 data_mem_inst.addr[13]
.sym 50524 $false
.sym 50525 $false
.sym 50526 $false
.sym 50535 processor.branch_predictor_FSM.offset[26]
.sym 50536 $false
.sym 50537 $false
.sym 50538 $false
.sym 50545 $true
.sym 50546 processor.ControlAndStatus_registers.clk$2
.sym 50547 $false
.sym 50548 processor.register_files.wrData[29]
.sym 50550 $abc$16389$processor.mem_csrr_mux.input0[26]_new_inv_
.sym 50551 $abc$16389$processor.reg_dat_mux.input0[29]_new_inv_
.sym 50552 $abc$16389$processor.mem_csrr_mux.input0[27]_new_inv_
.sym 50553 $abc$16389$processor.mem_csrr_mux.input0[28]_new_inv_
.sym 50554 processor.mem_regwb_mux.input0[29]
.sym 50555 processor.register_files.wrData[28]
.sym 50622 data_mem_inst.read_data[21]
.sym 50623 processor.mem_regwb_mux.input0[21]
.sym 50624 processor.dataMemOut_fwd_mux.select
.sym 50625 $false
.sym 50628 processor.id_ex_reg.data_out[40]
.sym 50629 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[28]
.sym 50630 processor.addr_adder_mux.select
.sym 50631 $false
.sym 50634 processor.ex_mem_reg.data_out[127]
.sym 50635 $abc$16389$processor.mem_csrr_mux.input0[21]_new_inv_
.sym 50636 processor.forwarding_unit.MEM_CSRR
.sym 50637 $false
.sym 50640 processor.id_ex_reg.data_out[33]
.sym 50641 $abc$16389$processor.reg_dat_mux.input0[21]_new_inv_
.sym 50642 processor.branch_decide.Jump
.sym 50643 $false
.sym 50646 processor.id_ex_reg.data_out[41]
.sym 50647 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[29]
.sym 50648 processor.addr_adder_mux.select
.sym 50649 $false
.sym 50652 processor.mem_regwb_mux.input0[21]
.sym 50653 $false
.sym 50654 $false
.sym 50655 $false
.sym 50668 $true
.sym 50669 processor.ControlAndStatus_registers.clk$2
.sym 50670 $false
.sym 50672 processor.mem_regwb_mux.input0[26]
.sym 50673 processor.mem_regwb_mux.input0[17]
.sym 50674 processor.ex_mem_reg.data_out[135]
.sym 50675 processor.ex_mem_reg.data_out[132]
.sym 50678 processor.ex_mem_reg.data_out[123]
.sym 50745 $abc$16389$processor.wb_fwd1_mux.input0[16]_new_inv_
.sym 50746 $abc$16389$processor.wb_fwd1_mux.input1[16]_new_inv_
.sym 50747 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 50748 $false
.sym 50751 processor.id_ex_reg.data_out[60]
.sym 50752 $abc$16389$processor.mem_fwd1_mux.input1[16]_new_inv_
.sym 50753 $abc$16389$new_n1538_
.sym 50754 $false
.sym 50757 data_mem_inst.read_data[16]
.sym 50758 processor.ex_mem_reg.data_out[90]
.sym 50759 processor.dataMemOut_fwd_mux.select
.sym 50760 $false
.sym 50763 processor.id_ex_reg.data_out[92]
.sym 50764 $abc$16389$processor.mem_fwd1_mux.input1[16]_new_inv_
.sym 50765 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 50766 $abc$16389$new_n3246_
.sym 50769 data_mem_inst.addr[16]
.sym 50770 $false
.sym 50771 $false
.sym 50772 $false
.sym 50775 data_mem_inst.write_data[21]
.sym 50776 $false
.sym 50777 $false
.sym 50778 $false
.sym 50781 data_mem_inst.addr[26]
.sym 50782 $false
.sym 50783 $false
.sym 50784 $false
.sym 50787 processor.ControlAndStatus_registers.rdVal_CSR[21]
.sym 50788 $abc$16389$processor.RegB_mux.input0[21]_new_inv_
.sym 50789 processor.CSRR_signal
.sym 50790 $false
.sym 50791 $true
.sym 50792 processor.ControlAndStatus_registers.clk$2
.sym 50793 $false
.sym 50794 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[18]
.sym 50795 $abc$16389$processor.reg_dat_mux.input0[28]_new_inv_
.sym 50796 $abc$16389$processor.wb_fwd2_mux.input0[18]_new_
.sym 50797 processor.mem_regwb_mux.input0[28]
.sym 50798 $abc$16389$processor.wb_fwd1_mux.input0[18]_new_inv_
.sym 50799 processor.mem_wb_reg.data_out[64]
.sym 50800 processor.ex_mem_reg.data_out[134]
.sym 50801 processor.ex_mem_reg.data_out[99]
.sym 50868 $abc$16389$processor.wb_fwd1_mux.input0[21]_new_inv_
.sym 50869 $abc$16389$processor.wb_fwd1_mux.input1[21]_new_inv_
.sym 50870 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 50871 $false
.sym 50874 processor.id_ex_reg.data_out[65]
.sym 50875 $abc$16389$processor.mem_fwd1_mux.input1[21]_new_inv_
.sym 50876 $abc$16389$new_n1538_
.sym 50877 $false
.sym 50880 processor.id_ex_reg.data_out[97]
.sym 50881 $abc$16389$processor.mem_fwd1_mux.input1[21]_new_inv_
.sym 50882 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 50883 $abc$16389$new_n3246_
.sym 50886 processor.mem_wb_reg.data_out[57]
.sym 50887 processor.mem_wb_reg.data_out[89]
.sym 50888 processor.wb_mux.select
.sym 50889 $false
.sym 50892 data_mem_inst.read_data[18]
.sym 50893 processor.ex_mem_reg.data_out[92]
.sym 50894 processor.dataMemOut_fwd_mux.select
.sym 50895 $false
.sym 50898 $abc$16389$processor.wb_fwd1_mux.input1[21]_new_inv_
.sym 50899 $abc$16389$processor.wb_fwd2_mux.input0[21]_new_
.sym 50900 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 50901 $false
.sym 50904 data_mem_inst.read_data[21]
.sym 50905 processor.ex_mem_reg.data_out[95]
.sym 50906 processor.dataMemOut_fwd_mux.select
.sym 50907 $false
.sym 50910 data_mem_inst.read_data[21]
.sym 50911 $false
.sym 50912 $false
.sym 50913 $false
.sym 50914 $true
.sym 50915 processor.ControlAndStatus_registers.clk$2
.sym 50916 $false
.sym 50917 $abc$16389$new_n3356_
.sym 50918 $abc$16389$new_n2403_
.sym 50919 processor.ex_mem_reg.data_out[93]
.sym 50920 processor.ex_mem_reg.data_out[98]
.sym 50921 processor.ex_mem_reg.data_out[101]
.sym 50922 processor.ex_mem_reg.data_out[102]
.sym 50923 processor.ex_mem_reg.data_out[91]
.sym 50924 processor.ex_mem_reg.data_out[104]
.sym 50991 $abc$16389$processor.alu_main.ALUOut[14]_new_inv_
.sym 50992 processor.lui_mux.select
.sym 50993 data_mem_inst.addr[16]
.sym 50994 data_mem_inst.addr[17]
.sym 50997 data_mem_inst.addr[18]
.sym 50998 data_mem_inst.addr[19]
.sym 50999 data_mem_inst.addr[22]
.sym 51000 data_mem_inst.addr[23]
.sym 51003 processor.id_ex_reg.data_out[122]
.sym 51004 processor.id_ex_reg.data_out[129]
.sym 51005 $abc$16389$processor.alu_main.ALUOut[21]_new_inv_
.sym 51006 processor.lui_mux.select
.sym 51009 $abc$16389$new_n3359_
.sym 51010 $abc$16389$new_n3360_
.sym 51011 $abc$16389$new_n3361_
.sym 51012 $abc$16389$new_n2390_
.sym 51015 data_mem_inst.addr[24]
.sym 51016 data_mem_inst.addr[25]
.sym 51017 data_mem_inst.addr[26]
.sym 51018 data_mem_inst.addr[13]
.sym 51021 processor.id_ex_reg.data_out[129]
.sym 51022 $abc$16389$processor.alu_main.ALUOut[21]_new_inv_
.sym 51023 processor.lui_mux.select
.sym 51024 $false
.sym 51027 processor.id_ex_reg.data_out[122]
.sym 51028 $abc$16389$processor.alu_main.ALUOut[14]_new_inv_
.sym 51029 processor.lui_mux.select
.sym 51030 $false
.sym 51033 data_mem_inst.addr[18]
.sym 51034 $false
.sym 51035 $false
.sym 51036 $false
.sym 51037 $true
.sym 51038 processor.ControlAndStatus_registers.clk$2
.sym 51039 $false
.sym 51040 data_mem_inst.addr[28]
.sym 51042 data_mem_inst.addr[19]
.sym 51045 data_mem_inst.addr[31]
.sym 51046 data_mem_inst.addr[24]
.sym 51114 processor.id_ex_reg.data_out[126]
.sym 51115 $abc$16389$processor.alu_main.ALUOut[18]_new_inv_
.sym 51116 processor.lui_mux.select
.sym 51117 $false
.sym 51120 processor.id_ex_reg.data_out[131]
.sym 51121 $abc$16389$processor.alu_main.ALUOut[23]_new_inv_
.sym 51122 processor.lui_mux.select
.sym 51123 $false
.sym 51132 processor.id_ex_reg.data_out[134]
.sym 51133 $abc$16389$processor.alu_main.ALUOut[26]_new_inv_
.sym 51134 processor.lui_mux.select
.sym 51135 $false
.sym 51138 processor.id_ex_reg.data_out[130]
.sym 51139 $abc$16389$processor.alu_main.ALUOut[22]_new_inv_
.sym 51140 processor.lui_mux.select
.sym 51141 $false
.sym 51144 processor.id_ex_reg.data_out[125]
.sym 51145 $abc$16389$processor.alu_main.ALUOut[17]_new_inv_
.sym 51146 processor.lui_mux.select
.sym 51147 $false
.sym 51156 processor.id_ex_reg.data_out[121]
.sym 51157 $abc$16389$processor.alu_main.ALUOut[13]_new_inv_
.sym 51158 processor.lui_mux.select
.sym 51159 $false
.sym 51163 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$14393[1]_new_inv_
.sym 51164 $abc$16389$processor.alu_main.ALUOut[19]_new_inv_
.sym 51165 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$14397_new_inv_
.sym 51166 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$14393[0]_new_
.sym 51167 $abc$16389$auto$rtlil.cc:1927:NotGate$16367
.sym 51168 $abc$16389$new_n2158_
.sym 51169 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$14408[2]_new_
.sym 51170 processor.branch_decide.Branch_Enable
.sym 51237 $abc$16389$processor.alu_main.ALUOut[18]_new_inv_
.sym 51238 $abc$16389$processor.alu_main.ALUOut[4]_new_inv_
.sym 51239 $abc$16389$processor.alu_main.ALUOut[25]_new_inv_
.sym 51240 $abc$16389$processor.alu_main.ALUOut[26]_new_inv_
.sym 51243 $abc$16389$new_n2279_
.sym 51244 $abc$16389$new_n3340_
.sym 51245 processor.id_ex_reg.data_out[124]
.sym 51246 processor.lui_mux.select
.sym 51249 $abc$16389$new_n2158_
.sym 51250 $abc$16389$new_n2186_
.sym 51251 $abc$16389$new_n2240_
.sym 51252 $abc$16389$new_n2291_
.sym 51255 $abc$16389$processor.alu_main.ALUOut[5]_new_inv_
.sym 51256 $abc$16389$processor.alu_main.ALUOut[9]_new_inv_
.sym 51257 $abc$16389$processor.alu_main.ALUOut[17]_new_inv_
.sym 51258 $abc$16389$processor.alu_main.ALUOut[7]_new_inv_
.sym 51261 $abc$16389$new_n2279_
.sym 51262 $abc$16389$new_n3340_
.sym 51263 $false
.sym 51264 $false
.sym 51267 processor.id_ex_reg.data_out[133]
.sym 51268 $abc$16389$processor.alu_main.ALUOut[25]_new_inv_
.sym 51269 processor.lui_mux.select
.sym 51270 $false
.sym 51273 $abc$16389$new_n1465_
.sym 51274 $abc$16389$new_n2115_
.sym 51275 $abc$16389$new_n2157_
.sym 51276 $false
.sym 51279 $abc$16389$processor.alu_main.ALUOut[19]_new_inv_
.sym 51280 $abc$16389$processor.alu_main.ALUOut[6]_new_inv_
.sym 51281 $abc$16389$processor.alu_main.ALUOut[10]_new_inv_
.sym 51282 $abc$16389$processor.alu_main.ALUOut[16]_new_inv_
.sym 51286 $abc$16389$new_n2242_
.sym 51287 $abc$16389$processor.alu_main.ALUOut[5]_new_inv_
.sym 51288 $abc$16389$processor.alu_main.ALUOut[3]_new_inv_
.sym 51289 $abc$16389$new_n2053_
.sym 51290 $abc$16389$new_n2306_
.sym 51291 $abc$16389$new_n3253_
.sym 51292 $abc$16389$new_n2075_
.sym 51293 $abc$16389$processor.alu_main.ALUOut[21]_new_inv_
.sym 51360 $abc$16389$processor.alu_main.ALUOut[14]_new_inv_
.sym 51361 $abc$16389$processor.alu_main.ALUOut[11]_new_inv_
.sym 51362 $abc$16389$processor.alu_main.ALUOut[8]_new_inv_
.sym 51363 $false
.sym 51366 processor.id_ex_reg.data_out[121]
.sym 51367 data_mem_inst.write_data[13]
.sym 51368 processor.alu_mux.select
.sym 51369 $false
.sym 51372 $abc$16389$processor.alu_main.ALUOut[22]_new_inv_
.sym 51373 $abc$16389$processor.alu_main.ALUOut[13]_new_inv_
.sym 51374 $abc$16389$processor.alu_main.ALUOut[23]_new_inv_
.sym 51375 $abc$16389$processor.alu_main.ALUOut[2]_new_inv_
.sym 51384 $abc$16389$new_n1466_
.sym 51385 $abc$16389$new_n1917_
.sym 51386 $abc$16389$new_n2008_
.sym 51387 $abc$16389$new_n2053_
.sym 51390 $abc$16389$processor.alu_main.ALUOut[0]_new_inv_
.sym 51391 $abc$16389$processor.alu_main.ALUOut[30]_new_inv_
.sym 51392 $abc$16389$processor.alu_main.ALUOut[1]_new_inv_
.sym 51393 $abc$16389$processor.alu_main.ALUOut[12]_new_inv_
.sym 51396 $abc$16389$new_n2306_
.sym 51397 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[9]_new_
.sym 51398 $abc$16389$new_n3349_
.sym 51399 $false
.sym 51402 $abc$16389$auto$rtlil.cc:1527:operator()$6025[17]_new_
.sym 51403 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 51404 $false
.sym 51405 $false
.sym 51409 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[9]_new_
.sym 51410 $abc$16389$new_n3346_
.sym 51411 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[1]_new_
.sym 51412 $abc$16389$processor.alu_main.ALUOut[31]_new_inv_
.sym 51413 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][1]_new_
.sym 51414 $abc$16389$processor.alu_main.ALUOut[25]_new_inv_
.sym 51415 $abc$16389$new_n2222_
.sym 51416 $abc$16389$new_n3282_
.sym 51483 processor.id_ex_reg.data_out[142]
.sym 51484 processor.id_ex_reg.data_out[141]
.sym 51485 processor.id_ex_reg.data_out[140]
.sym 51486 processor.id_ex_reg.data_out[143]
.sym 51489 $abc$16389$new_n1857_
.sym 51490 $abc$16389$new_n3253_
.sym 51491 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[1]_new_
.sym 51492 $abc$16389$new_n3248_
.sym 51495 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][17]_new_inv_
.sym 51496 $abc$16389$new_n1821_
.sym 51497 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 51498 $abc$16389$new_n3321_
.sym 51501 processor.id_ex_reg.data_out[142]
.sym 51502 processor.id_ex_reg.data_out[140]
.sym 51503 processor.id_ex_reg.data_out[141]
.sym 51504 processor.id_ex_reg.data_out[143]
.sym 51507 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][17]_new_inv_
.sym 51508 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][9]_new_inv_
.sym 51509 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 51510 $abc$16389$new_n1816_
.sym 51513 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][17]_new_inv_
.sym 51514 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][9]_new_inv_
.sym 51515 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 51516 $abc$16389$new_n1617_
.sym 51519 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[17]_new_
.sym 51520 $abc$16389$new_n2321_
.sym 51521 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[17]_new_
.sym 51522 $abc$16389$new_n2322_
.sym 51525 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 51526 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][17]_new_inv_
.sym 51527 $abc$16389$new_n1821_
.sym 51528 $abc$16389$new_n3348_
.sym 51532 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10853_Y[3]_new_
.sym 51533 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 51534 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 51535 $abc$16389$new_n2077_
.sym 51536 $abc$16389$new_n3276_
.sym 51537 $abc$16389$new_n2078_
.sym 51538 $abc$16389$processor.alu_main.ALUOut[11]_new_inv_
.sym 51606 processor.id_ex_reg.data_out[141]
.sym 51607 processor.id_ex_reg.data_out[142]
.sym 51608 processor.id_ex_reg.data_out[140]
.sym 51609 processor.id_ex_reg.data_out[143]
.sym 51612 $abc$16389$auto$rtlil.cc:1793:ReduceAnd$667_new_
.sym 51613 $abc$16389$auto$alumacc.cc:491:replace_alu$663[31]
.sym 51614 $false
.sym 51615 $false
.sym 51618 $abc$16389$new_n1639_
.sym 51619 $abc$16389$new_n1698_
.sym 51620 $false
.sym 51621 $false
.sym 51624 $abc$16389$new_n1698_
.sym 51625 $abc$16389$new_n1639_
.sym 51626 $abc$16389$auto$rtlil.cc:1822:Xor$680_new_
.sym 51627 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8486_new_
.sym 51630 processor.id_ex_reg.data_out[140]
.sym 51631 processor.id_ex_reg.data_out[143]
.sym 51632 processor.id_ex_reg.data_out[142]
.sym 51633 processor.id_ex_reg.data_out[141]
.sym 51636 $abc$16389$auto$rtlil.cc:1793:ReduceAnd$667_new_
.sym 51637 $abc$16389$auto$rtlil.cc:1822:Xor$680_new_
.sym 51638 $false
.sym 51639 $false
.sym 51642 processor.id_ex_reg.data_out[143]
.sym 51643 processor.id_ex_reg.data_out[141]
.sym 51644 processor.id_ex_reg.data_out[142]
.sym 51645 processor.id_ex_reg.data_out[140]
.sym 51648 processor.id_ex_reg.data_out[140]
.sym 51649 processor.id_ex_reg.data_out[141]
.sym 51650 processor.id_ex_reg.data_out[142]
.sym 51651 processor.id_ex_reg.data_out[143]
.sym 51655 $abc$16389$new_n2246_
.sym 51656 $abc$16389$new_n1933_
.sym 51657 $abc$16389$new_n2098_
.sym 51658 $abc$16389$new_n3289_
.sym 51659 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[11]_new_
.sym 51660 $abc$16389$new_n3331_
.sym 51661 $abc$16389$processor.alu_main.ALUOut[27]_new_inv_
.sym 51735 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[13]
.sym 51736 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 51737 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_
.sym 51738 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[13]
.sym 51741 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 51742 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][18]_new_inv_
.sym 51743 $abc$16389$new_n1821_
.sym 51744 $abc$16389$new_n3336_
.sym 51753 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 51754 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[13]
.sym 51755 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[13]
.sym 51756 $abc$16389$new_n1955_
.sym 51759 $abc$16389$new_n1617_
.sym 51760 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$10\buffer[31:0][10]_new_
.sym 51761 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[10]_new_
.sym 51762 $abc$16389$new_n3337_
.sym 51765 $abc$16389$new_n1953_
.sym 51766 $abc$16389$new_n3264_
.sym 51767 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13799[4]_new_inv_
.sym 51768 $false
.sym 51771 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 51772 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[13]
.sym 51773 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 51774 $false
.sym 51778 $abc$16389$processor.alu_main.ALUOut[24]_new_inv_
.sym 51779 $abc$16389$processor.alu_main.ALUOut[4]_new_inv_
.sym 51780 $abc$16389$new_n2114_
.sym 51781 $abc$16389$new_n3340_
.sym 51782 $abc$16389$new_n2283_
.sym 51783 $abc$16389$processor.alu_main.ALUOut[8]_new_inv_
.sym 51784 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[8]_new_
.sym 51785 $abc$16389$new_n2204_
.sym 51852 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[2]
.sym 51853 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 51854 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[2]_new_
.sym 51855 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10853_Y[2]_new_
.sym 51858 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][18]_new_inv_
.sym 51859 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][10]_new_inv_
.sym 51860 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 51861 $abc$16389$new_n1617_
.sym 51864 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_
.sym 51865 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[6]
.sym 51866 $abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_
.sym 51867 $false
.sym 51870 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_
.sym 51871 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[6]
.sym 51872 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[6]
.sym 51873 $abc$16389$new_n2264_
.sym 51876 $abc$16389$new_n2188_
.sym 51877 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[18]_new_
.sym 51878 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13729[4]_new_inv_
.sym 51879 $abc$16389$new_n3315_
.sym 51882 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][18]_new_inv_
.sym 51883 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][10]_new_inv_
.sym 51884 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 51885 $abc$16389$new_n1816_
.sym 51888 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 51889 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[2]
.sym 51890 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 51891 $false
.sym 51894 $abc$16389$new_n1990_
.sym 51895 $abc$16389$new_n1994_
.sym 51896 $abc$16389$new_n2002_
.sym 51897 $abc$16389$new_n2005_
.sym 51901 $abc$16389$new_n2203_
.sym 51902 $abc$16389$new_n2049_
.sym 51903 $abc$16389$processor.alu_main.ALUOut[12]_new_inv_
.sym 51904 $abc$16389$new_n1908_
.sym 51905 $abc$16389$new_n2165_
.sym 51906 $abc$16389$new_n2133_
.sym 51907 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[12]_new_
.sym 51908 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][0]_new_
.sym 51975 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][6]_new_inv_
.sym 51976 $abc$16389$new_n1635_
.sym 51977 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 51978 $abc$16389$new_n2259_
.sym 51981 $abc$16389$new_n1468_
.sym 51982 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10850_Y[0]_new_
.sym 51983 $abc$16389$new_n1801_
.sym 51984 $abc$16389$new_n1622_
.sym 51987 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 51988 $abc$16389$new_n1635_
.sym 51989 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][0]_new_
.sym 51990 $abc$16389$new_n1623_
.sym 51993 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][14]_new_inv_
.sym 51994 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][22]_new_
.sym 51995 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 51996 $abc$16389$new_n1816_
.sym 51999 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][16]_new_inv_
.sym 52000 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][8]_new_inv_
.sym 52001 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 52002 $abc$16389$new_n1816_
.sym 52005 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][16]_new_inv_
.sym 52006 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][8]_new_inv_
.sym 52007 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 52008 $abc$16389$new_n1617_
.sym 52011 $abc$16389$new_n2255_
.sym 52012 $abc$16389$new_n2257_
.sym 52013 $abc$16389$new_n2263_
.sym 52014 $abc$16389$new_n2258_
.sym 52017 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][16]_new_inv_
.sym 52018 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 52019 $abc$16389$new_n1821_
.sym 52020 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13869[4]_new_inv_
.sym 52024 $abc$16389$new_n3254_
.sym 52025 $abc$16389$new_n1635_
.sym 52026 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][8]_new_inv_
.sym 52027 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[14]_new_
.sym 52028 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$10\buffer[31:0][12]_new_
.sym 52029 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][12]_new_inv_
.sym 52030 $abc$16389$new_n2050_
.sym 52031 $abc$16389$new_n1924_
.sym 52098 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 52099 $abc$16389$new_n1821_
.sym 52100 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][22]_new_
.sym 52101 $false
.sym 52104 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][14]_new_inv_
.sym 52105 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][22]_new_
.sym 52106 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 52107 $abc$16389$new_n1617_
.sym 52110 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][6]_new_inv_
.sym 52111 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 52112 $abc$16389$new_n1933_
.sym 52113 $abc$16389$new_n3258_
.sym 52116 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][26]_new_inv_
.sym 52117 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][22]_new_inv_
.sym 52118 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 52119 $false
.sym 52122 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][6]_new_inv_
.sym 52123 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][14]_new_inv_
.sym 52124 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 52125 $abc$16389$new_n1617_
.sym 52128 $abc$16389$new_n2010_
.sym 52129 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[14]_new_
.sym 52130 $abc$16389$new_n2013_
.sym 52131 $abc$16389$new_n2014_
.sym 52134 $abc$16389$new_n1919_
.sym 52135 $abc$16389$new_n1924_
.sym 52136 $abc$16389$new_n3259_
.sym 52137 $false
.sym 52140 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$7\buffer[31:0][6]_new_inv_
.sym 52141 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][6]_new_inv_
.sym 52142 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 52143 $abc$16389$new_n1617_
.sym 52147 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][16]_new_inv_
.sym 52148 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][16]_new_inv_
.sym 52149 $abc$16389$processor.alu_main.ALUOut[28]_new_inv_
.sym 52150 $abc$16389$new_n1842_
.sym 52151 $abc$16389$new_n1827_
.sym 52152 $abc$16389$processor.alu_main.ALUOut[30]_new_inv_
.sym 52153 $abc$16389$new_n2160_
.sym 52154 $abc$16389$new_n1909_
.sym 52221 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][22]_new_inv_
.sym 52222 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][14]_new_inv_
.sym 52223 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 52224 $abc$16389$new_n3332_
.sym 52227 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][14]_new_inv_
.sym 52228 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][18]_new_inv_
.sym 52229 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 52230 $false
.sym 52233 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][16]_new_inv_
.sym 52234 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 52235 $abc$16389$new_n1821_
.sym 52236 $abc$16389$new_n3294_
.sym 52239 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][20]_new_inv_
.sym 52240 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][18]_new_inv_
.sym 52241 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 52242 $false
.sym 52245 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][22]_new_inv_
.sym 52246 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][20]_new_inv_
.sym 52247 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 52248 $false
.sym 52251 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[18]
.sym 52252 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[19]
.sym 52253 $abc$16389$new_n1527_
.sym 52254 $abc$16389$new_n1531_
.sym 52257 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][18]_new_inv_
.sym 52258 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][22]_new_inv_
.sym 52259 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 52260 $false
.sym 52263 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][18]_new_inv_
.sym 52264 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][10]_new_inv_
.sym 52265 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 52266 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 52270 $abc$16389$new_n1836_
.sym 52271 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][28]_new_inv_
.sym 52272 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][30]_new_inv_
.sym 52273 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][26]_new_inv_
.sym 52274 $abc$16389$new_n2163_
.sym 52275 $abc$16389$new_n1838_
.sym 52276 $abc$16389$new_n2162_
.sym 52277 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][24]_new_inv_
.sym 52344 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[22]
.sym 52345 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[23]
.sym 52346 $abc$16389$new_n1527_
.sym 52347 $abc$16389$new_n1531_
.sym 52350 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][28]_new_inv_
.sym 52351 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][24]_new_inv_
.sym 52352 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 52353 $false
.sym 52356 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[24]
.sym 52357 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[25]
.sym 52358 $abc$16389$new_n1527_
.sym 52359 $abc$16389$new_n1531_
.sym 52362 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[26]
.sym 52363 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[25]
.sym 52364 $abc$16389$new_n1527_
.sym 52365 $abc$16389$new_n1531_
.sym 52368 $abc$16389$new_n1527_
.sym 52369 $abc$16389$new_n1531_
.sym 52370 $false
.sym 52371 $false
.sym 52380 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][26]_new_inv_
.sym 52381 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][24]_new_inv_
.sym 52382 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 52383 $false
.sym 52386 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][24]_new_inv_
.sym 52387 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][22]_new_inv_
.sym 52388 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 52389 $false
.sym 52713 processor.inst_mux.select
.sym 52714 data_mem_inst.led_reg[0]
.sym 52872 processor.branch_predictor_FSM.branch_mem_sig_reg
.sym 52983 processor.branch_predictor_FSM.s[0]
.sym 52984 processor.branch_predictor_FSM.s[1]
.sym 52985 processor.branch_decide.Branch_Enable
.sym 52986 processor.branch_decide.Branch
.sym 52989 processor.branch_predictor_FSM.s[0]
.sym 52990 processor.branch_predictor_FSM.s[1]
.sym 52991 processor.branch_decide.Branch_Enable
.sym 52992 processor.branch_decide.Branch
.sym 53023 processor.branch_predictor_FSM.branch_mem_sig_reg
.sym 53024 processor.ControlAndStatus_registers.clk$2
.sym 53025 $false
.sym 53031 processor.id_ex_reg.data_out[6]
.sym 53100 processor.cont_mux.select
.sym 53101 processor.Branch1
.sym 53102 processor.branch_predictor_FSM.s[1]
.sym 53103 $false
.sym 53106 processor.ex_cont_mux.select
.sym 53107 $abc$16389$processor.mistake_trigger_new_
.sym 53108 $false
.sym 53109 $false
.sym 53112 processor.branch_decide.Predicted
.sym 53113 processor.branch_decide.Branch
.sym 53114 processor.branch_decide.Branch_Enable
.sym 53115 processor.branch_decide.Jump
.sym 53130 processor.branch_decide.Branch_Enable
.sym 53131 processor.branch_decide.Branch
.sym 53132 processor.branch_decide.Predicted
.sym 53133 $false
.sym 53142 processor.id_ex_reg.data_out[7]
.sym 53143 $false
.sym 53144 $false
.sym 53145 $false
.sym 53146 $true
.sym 53147 processor.ControlAndStatus_registers.clk$2
.sym 53148 processor.ex_cont_mux.select
.sym 53150 processor.if_id_reg.data_out[6]
.sym 53151 processor.id_ex_reg.data_out[175]
.sym 53152 processor.mem_wb_reg.data_out[20]
.sym 53223 processor.branch_predictor_mux.select
.sym 53224 $false
.sym 53225 $false
.sym 53226 $false
.sym 53229 processor.PC.outAddr[7]
.sym 53230 $false
.sym 53231 $false
.sym 53232 $false
.sym 53235 processor.if_id_reg.data_out[1]
.sym 53236 $false
.sym 53237 $false
.sym 53238 $false
.sym 53241 processor.PC.outAddr[2]
.sym 53242 $false
.sym 53243 $false
.sym 53244 $false
.sym 53247 processor.if_id_reg.data_out[7]
.sym 53248 $false
.sym 53249 $false
.sym 53250 $false
.sym 53253 processor.PC.outAddr[1]
.sym 53254 $false
.sym 53255 $false
.sym 53256 $false
.sym 53259 processor.PC.outAddr[17]
.sym 53260 $false
.sym 53261 $false
.sym 53262 $false
.sym 53265 processor.if_id_reg.data_out[2]
.sym 53266 $false
.sym 53267 $false
.sym 53268 $false
.sym 53269 $true
.sym 53270 processor.ControlAndStatus_registers.clk$2
.sym 53271 $false
.sym 53272 processor.branch_predictor_FSM.offset[10]
.sym 53274 processor.branch_predictor_FSM.offset[6]
.sym 53276 processor.branch_predictor_FSM.offset[9]
.sym 53277 processor.if_id_reg.data_out[61]
.sym 53346 $abc$16389$processor.mistake_trigger_new_
.sym 53347 processor.id_ex_reg.data_out[19]
.sym 53348 $false
.sym 53349 $false
.sym 53364 processor.branch_predictor_mux.input0[17]
.sym 53365 processor.branch_predictor_mux.input1[17]
.sym 53366 processor.cont_mux.select
.sym 53367 processor.branch_predictor_mux.select
.sym 53382 processor.ex_mem_reg.data_out[58]
.sym 53383 $abc$16389$new_n2895_
.sym 53384 $abc$16389$new_n2894_
.sym 53385 processor.ex_cont_mux.select
.sym 53388 processor.ex_mem_reg.data_out[48]
.sym 53389 $abc$16389$new_n2865_
.sym 53390 $abc$16389$new_n2864_
.sym 53391 processor.ex_cont_mux.select
.sym 53392 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15206
.sym 53393 processor.ControlAndStatus_registers.clk$2
.sym 53394 $false
.sym 53397 processor.branch_predictor_FSM.offset[5]
.sym 53398 processor.id_ex_reg.data_out[29]
.sym 53399 processor.mem_wb_reg.data_out[29]
.sym 53400 processor.id_ex_reg.data_out[18]
.sym 53469 processor.branch_predictor_mux.input1[1]
.sym 53470 processor.id_ex_reg.data_out[13]
.sym 53471 $abc$16389$processor.mistake_trigger_new_
.sym 53472 $false
.sym 53481 $abc$16389$processor.mistake_trigger_new_
.sym 53482 processor.id_ex_reg.data_out[29]
.sym 53483 $false
.sym 53484 $false
.sym 53493 processor.branch_predictor_mux.input0[20]
.sym 53494 processor.branch_predictor_mux.input1[20]
.sym 53495 processor.cont_mux.select
.sym 53496 processor.branch_predictor_mux.select
.sym 53505 processor.ex_mem_reg.data_out[42]
.sym 53506 $abc$16389$processor.pc_mux.input0[1]_new_inv_
.sym 53507 processor.ex_cont_mux.select
.sym 53508 $false
.sym 53515 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15220
.sym 53516 processor.ControlAndStatus_registers.clk$2
.sym 53517 $false
.sym 53518 processor.branch_predictor_FSM.offset[21]
.sym 53519 processor.branch_predictor_FSM.offset[22]
.sym 53520 processor.inst_mux.select
.sym 53522 processor.branch_predictor_FSM.offset[26]
.sym 53523 processor.branch_predictor_FSM.offset[25]
.sym 53524 processor.branch_predictor_FSM.offset[29]
.sym 53592 processor.if_id_reg.data_out[30]
.sym 53593 $false
.sym 53594 $false
.sym 53595 $false
.sym 53598 processor.PC.outAddr[28]
.sym 53599 $false
.sym 53600 $false
.sym 53601 $false
.sym 53604 processor.if_id_reg.data_out[3]
.sym 53605 $false
.sym 53606 $false
.sym 53607 $false
.sym 53610 processor.if_id_reg.data_out[29]
.sym 53611 $false
.sym 53612 $false
.sym 53613 $false
.sym 53616 processor.if_id_reg.data_out[24]
.sym 53617 $false
.sym 53618 $false
.sym 53619 $false
.sym 53628 processor.if_id_reg.data_out[14]
.sym 53629 $false
.sym 53630 $false
.sym 53631 $false
.sym 53634 processor.if_id_reg.data_out[28]
.sym 53635 $false
.sym 53636 $false
.sym 53637 $false
.sym 53638 $true
.sym 53639 processor.ControlAndStatus_registers.clk$2
.sym 53640 $false
.sym 53642 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15206
.sym 53643 processor.branch_predictor_FSM.offset[30]
.sym 53645 processor.Branch1
.sym 53646 processor.id_ex_reg.data_out[78]
.sym 53648 processor.id_ex_reg.data_out[139]
.sym 53715 $abc$16389$processor.mistake_trigger_new_
.sym 53716 processor.id_ex_reg.data_out[18]
.sym 53717 $false
.sym 53718 $false
.sym 53721 processor.branch_predictor_mux.select
.sym 53722 processor.cont_mux.select
.sym 53723 $false
.sym 53724 $false
.sym 53733 processor.PC.outAddr[2]
.sym 53734 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15220
.sym 53735 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15206
.sym 53736 $false
.sym 53739 $abc$16389$processor.mistake_trigger_new_
.sym 53740 processor.id_ex_reg.data_out[15]
.sym 53741 processor.ex_mem_reg.data_out[44]
.sym 53742 processor.ex_cont_mux.select
.sym 53745 $abc$16389$processor.mistake_trigger_new_
.sym 53746 processor.id_ex_reg.data_out[39]
.sym 53747 $false
.sym 53748 $false
.sym 53751 processor.PC.outAddr[3]
.sym 53752 processor.branch_predictor_mux.input1[3]
.sym 53753 processor.cont_mux.select
.sym 53754 processor.branch_predictor_mux.select
.sym 53757 $abc$16389$new_n2852_
.sym 53758 $abc$16389$new_n2853_
.sym 53759 $false
.sym 53760 $false
.sym 53761 $abc$16389$auto$dff2dffe.cc:175:make_patterns_logic$15277
.sym 53762 processor.ControlAndStatus_registers.clk$2
.sym 53763 $false
.sym 53764 processor.branch_predictor_FSM.offset[16]
.sym 53765 processor.branch_predictor_FSM.offset[19]
.sym 53766 processor.register_files.wrData[2]
.sym 53767 processor.branch_predictor_FSM.offset[15]
.sym 53768 $abc$16389$processor.reg_dat_mux.input0[2]_new_inv_
.sym 53769 processor.branch_predictor_FSM.offset[13]
.sym 53770 processor.branch_predictor_FSM.offset[14]
.sym 53771 processor.mem_wb_reg.data_out[38]
.sym 53844 processor.id_ex_reg.data_out[13]
.sym 53845 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[1]
.sym 53846 processor.addr_adder_mux.select
.sym 53847 $false
.sym 53862 processor.id_ex_reg.data_out[13]
.sym 53863 $abc$16389$processor.reg_dat_mux.input0[1]_new_inv_
.sym 53864 processor.branch_decide.Jump
.sym 53865 $false
.sym 53880 processor.id_ex_reg.data_out[19]
.sym 53881 $abc$16389$processor.reg_dat_mux.input0[7]_new_inv_
.sym 53882 processor.branch_decide.Jump
.sym 53883 $false
.sym 53887 data_mem_inst.write_data[2]
.sym 53888 $abc$16389$processor.wb_fwd2_mux.input0[2]_new_
.sym 53890 $abc$16389$processor.wb_fwd1_mux.input1[2]_new_inv_
.sym 53891 $abc$16389$processor.wb_fwd1_mux.input0[2]_new_inv_
.sym 53892 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[2]
.sym 53893 processor.id_ex_reg.data_out[90]
.sym 53894 processor.mem_wb_reg.data_out[70]
.sym 53961 processor.id_ex_reg.data_out[15]
.sym 53962 $abc$16389$processor.reg_dat_mux.input0[3]_new_inv_
.sym 53963 processor.branch_decide.Jump
.sym 53964 $false
.sym 53967 processor.id_ex_reg.data_out[15]
.sym 53968 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[3]
.sym 53969 processor.addr_adder_mux.select
.sym 53970 $false
.sym 53973 processor.ex_mem_reg.data_out[80]
.sym 53974 processor.ex_mem_reg.data_out[47]
.sym 53975 processor.auipc_mux.select
.sym 53976 $false
.sym 53979 data_mem_inst.read_data[2]
.sym 53980 processor.ex_mem_reg.data_out[76]
.sym 53981 processor.dataMemOut_fwd_mux.select
.sym 53982 $false
.sym 53985 processor.id_ex_reg.data_out[19]
.sym 53986 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[7]
.sym 53987 processor.addr_adder_mux.select
.sym 53988 $false
.sym 53997 processor.ControlAndStatus_registers.rdVal_CSR[6]
.sym 53998 $abc$16389$processor.RegB_mux.input0[6]_new_inv_
.sym 53999 processor.CSRR_signal
.sym 54000 $false
.sym 54003 processor.ControlAndStatus_registers.rdVal_CSR[13]
.sym 54004 $abc$16389$processor.RegB_mux.input0[13]_new_inv_
.sym 54005 processor.CSRR_signal
.sym 54006 $false
.sym 54007 $true
.sym 54008 processor.ControlAndStatus_registers.clk$2
.sym 54009 $false
.sym 54011 processor.register_files.wrData[6]
.sym 54012 $abc$16389$processor.wb_fwd2_mux.input0[14]_new_
.sym 54013 data_mem_inst.write_data[14]
.sym 54014 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[14]
.sym 54017 $abc$16389$processor.wb_fwd1_mux.input0[14]_new_inv_
.sym 54084 processor.id_ex_reg.data_out[26]
.sym 54085 $abc$16389$processor.reg_dat_mux.input0[14]_new_inv_
.sym 54086 processor.branch_decide.Jump
.sym 54087 $false
.sym 54090 data_mem_inst.read_data[14]
.sym 54091 processor.mem_regwb_mux.input0[14]
.sym 54092 processor.dataMemOut_fwd_mux.select
.sym 54093 $false
.sym 54096 data_mem_inst.read_data[14]
.sym 54097 processor.ex_mem_reg.data_out[88]
.sym 54098 processor.dataMemOut_fwd_mux.select
.sym 54099 $false
.sym 54102 processor.mem_wb_reg.data_out[50]
.sym 54103 processor.mem_wb_reg.data_out[82]
.sym 54104 processor.wb_mux.select
.sym 54105 $false
.sym 54108 data_mem_inst.read_data[14]
.sym 54109 $false
.sym 54110 $false
.sym 54111 $false
.sym 54114 processor.mem_regwb_mux.input0[14]
.sym 54115 $false
.sym 54116 $false
.sym 54117 $false
.sym 54120 processor.branch_predictor_FSM.offset[24]
.sym 54121 $false
.sym 54122 $false
.sym 54123 $false
.sym 54126 processor.branch_predictor_FSM.offset[30]
.sym 54127 $false
.sym 54128 $false
.sym 54129 $false
.sym 54130 $true
.sym 54131 processor.ControlAndStatus_registers.clk$2
.sym 54132 $false
.sym 54133 $abc$16389$processor.reg_dat_mux.input0[6]_new_inv_
.sym 54135 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[6]
.sym 54139 $abc$16389$processor.wb_fwd1_mux.input0[6]_new_inv_
.sym 54140 processor.alu_mux.select
.sym 54207 processor.id_ex_reg.data_out[57]
.sym 54208 $abc$16389$processor.mem_fwd1_mux.input1[13]_new_inv_
.sym 54209 $abc$16389$new_n1538_
.sym 54210 $false
.sym 54213 data_mem_inst.read_data[6]
.sym 54214 processor.ex_mem_reg.data_out[80]
.sym 54215 processor.dataMemOut_fwd_mux.select
.sym 54216 $false
.sym 54219 $abc$16389$processor.wb_fwd1_mux.input1[13]_new_inv_
.sym 54220 $abc$16389$processor.wb_fwd2_mux.input0[13]_new_
.sym 54221 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 54222 $false
.sym 54225 processor.ex_mem_reg.data_out[93]
.sym 54226 processor.ex_mem_reg.data_out[60]
.sym 54227 processor.auipc_mux.select
.sym 54228 $false
.sym 54231 processor.id_ex_reg.data_out[82]
.sym 54232 $abc$16389$processor.mem_fwd1_mux.input1[6]_new_inv_
.sym 54233 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 54234 $abc$16389$new_n3246_
.sym 54237 processor.id_ex_reg.data_out[89]
.sym 54238 $abc$16389$processor.mem_fwd1_mux.input1[13]_new_inv_
.sym 54239 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 54240 $abc$16389$new_n3246_
.sym 54243 $abc$16389$processor.wb_fwd1_mux.input1[6]_new_inv_
.sym 54244 $abc$16389$processor.wb_fwd2_mux.input0[6]_new_
.sym 54245 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 54246 $false
.sym 54249 $abc$16389$processor.wb_fwd1_mux.input0[13]_new_inv_
.sym 54250 $abc$16389$processor.wb_fwd1_mux.input1[13]_new_inv_
.sym 54251 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 54252 $false
.sym 54256 processor.mem_regwb_mux.input0[30]
.sym 54257 $abc$16389$processor.mem_csrr_mux.input0[30]_new_inv_
.sym 54258 $abc$16389$processor.wb_fwd1_mux.input1[6]_new_inv_
.sym 54259 processor.register_files.wrData[30]
.sym 54260 $abc$16389$processor.reg_dat_mux.input0[30]_new_inv_
.sym 54261 processor.ex_mem_reg.data_out[136]
.sym 54262 processor.mem_wb_reg.data_out[42]
.sym 54263 processor.mem_wb_reg.data_out[74]
.sym 54330 processor.ex_mem_reg.data_out[98]
.sym 54331 processor.ex_mem_reg.data_out[65]
.sym 54332 processor.auipc_mux.select
.sym 54333 $false
.sym 54336 processor.ex_mem_reg.data_out[112]
.sym 54337 $abc$16389$processor.mem_csrr_mux.input0[6]_new_inv_
.sym 54338 processor.forwarding_unit.MEM_CSRR
.sym 54339 $false
.sym 54342 processor.ex_mem_reg.data_out[91]
.sym 54343 processor.ex_mem_reg.data_out[58]
.sym 54344 processor.auipc_mux.select
.sym 54345 $false
.sym 54348 processor.id_ex_reg.data_out[29]
.sym 54349 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[17]
.sym 54350 processor.addr_adder_mux.select
.sym 54351 $false
.sym 54366 data_mem_inst.write_data[6]
.sym 54367 $false
.sym 54368 $false
.sym 54369 $false
.sym 54376 $true
.sym 54377 processor.ControlAndStatus_registers.clk$2
.sym 54378 $false
.sym 54379 $abc$16389$processor.mem_csrr_mux.input0[31]_new_inv_
.sym 54380 processor.mem_regwb_mux.input0[31]
.sym 54381 processor.register_files.wrData[17]
.sym 54382 processor.register_files.wrData[26]
.sym 54383 processor.ex_mem_reg.data_out[137]
.sym 54385 processor.mem_wb_reg.data_out[65]
.sym 54453 processor.id_ex_reg.data_out[41]
.sym 54454 $abc$16389$processor.reg_dat_mux.input0[29]_new_inv_
.sym 54455 processor.branch_decide.Jump
.sym 54456 $false
.sym 54465 processor.ex_mem_reg.data_out[100]
.sym 54466 processor.ex_mem_reg.data_out[67]
.sym 54467 processor.auipc_mux.select
.sym 54468 $false
.sym 54471 data_mem_inst.read_data[29]
.sym 54472 processor.mem_regwb_mux.input0[29]
.sym 54473 processor.dataMemOut_fwd_mux.select
.sym 54474 $false
.sym 54477 processor.ex_mem_reg.data_out[101]
.sym 54478 processor.ex_mem_reg.data_out[68]
.sym 54479 processor.auipc_mux.select
.sym 54480 $false
.sym 54483 processor.ex_mem_reg.data_out[102]
.sym 54484 processor.ex_mem_reg.data_out[69]
.sym 54485 processor.auipc_mux.select
.sym 54486 $false
.sym 54489 processor.ex_mem_reg.data_out[135]
.sym 54490 $abc$16389$processor.mem_csrr_mux.input0[29]_new_inv_
.sym 54491 processor.forwarding_unit.MEM_CSRR
.sym 54492 $false
.sym 54495 processor.id_ex_reg.data_out[40]
.sym 54496 $abc$16389$processor.reg_dat_mux.input0[28]_new_inv_
.sym 54497 processor.branch_decide.Jump
.sym 54498 $false
.sym 54502 $abc$16389$processor.wb_fwd1_mux.input1[26]_new_inv_
.sym 54503 $abc$16389$processor.mem_fwd1_mux.input1[17]_new_inv_
.sym 54504 $abc$16389$processor.mem_fwd1_mux.input1[26]_new_inv_
.sym 54505 data_mem_inst.write_data[17]
.sym 54506 $abc$16389$processor.reg_dat_mux.input0[26]_new_inv_
.sym 54507 $abc$16389$processor.reg_dat_mux.input0[17]_new_inv_
.sym 54508 processor.mem_wb_reg.data_out[94]
.sym 54509 processor.mem_wb_reg.data_out[62]
.sym 54582 processor.ex_mem_reg.data_out[132]
.sym 54583 $abc$16389$processor.mem_csrr_mux.input0[26]_new_inv_
.sym 54584 processor.forwarding_unit.MEM_CSRR
.sym 54585 $false
.sym 54588 processor.ex_mem_reg.data_out[123]
.sym 54589 $abc$16389$processor.mem_csrr_mux.input0[17]_new_inv_
.sym 54590 processor.forwarding_unit.MEM_CSRR
.sym 54591 $false
.sym 54594 data_mem_inst.write_data[29]
.sym 54595 $false
.sym 54596 $false
.sym 54597 $false
.sym 54600 data_mem_inst.write_data[26]
.sym 54601 $false
.sym 54602 $false
.sym 54603 $false
.sym 54618 data_mem_inst.write_data[17]
.sym 54619 $false
.sym 54620 $false
.sym 54621 $false
.sym 54622 $true
.sym 54623 processor.ControlAndStatus_registers.clk$2
.sym 54624 $false
.sym 54625 data_mem_inst.write_data[28]
.sym 54627 $abc$16389$processor.wb_fwd1_mux.input1[28]_new_inv_
.sym 54628 $abc$16389$processor.mem_fwd1_mux.input1[28]_new_inv_
.sym 54629 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[28]
.sym 54630 $abc$16389$processor.wb_fwd1_mux.input0[28]_new_inv_
.sym 54631 $abc$16389$processor.wb_fwd2_mux.input0[28]_new_
.sym 54632 processor.lui_mux.select
.sym 54699 $abc$16389$processor.wb_fwd1_mux.input0[18]_new_inv_
.sym 54700 $abc$16389$processor.wb_fwd1_mux.input1[18]_new_inv_
.sym 54701 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 54702 $false
.sym 54705 data_mem_inst.read_data[28]
.sym 54706 processor.mem_regwb_mux.input0[28]
.sym 54707 processor.dataMemOut_fwd_mux.select
.sym 54708 $false
.sym 54711 processor.id_ex_reg.data_out[94]
.sym 54712 $abc$16389$processor.mem_fwd1_mux.input1[18]_new_inv_
.sym 54713 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 54714 $abc$16389$new_n3246_
.sym 54717 processor.ex_mem_reg.data_out[134]
.sym 54718 $abc$16389$processor.mem_csrr_mux.input0[28]_new_inv_
.sym 54719 processor.forwarding_unit.MEM_CSRR
.sym 54720 $false
.sym 54723 processor.id_ex_reg.data_out[62]
.sym 54724 $abc$16389$processor.mem_fwd1_mux.input1[18]_new_inv_
.sym 54725 $abc$16389$new_n1538_
.sym 54726 $false
.sym 54729 processor.mem_regwb_mux.input0[28]
.sym 54730 $false
.sym 54731 $false
.sym 54732 $false
.sym 54735 data_mem_inst.write_data[28]
.sym 54736 $false
.sym 54737 $false
.sym 54738 $false
.sym 54741 data_mem_inst.addr[25]
.sym 54742 $false
.sym 54743 $false
.sym 54744 $false
.sym 54745 $true
.sym 54746 processor.ControlAndStatus_registers.clk$2
.sym 54747 $false
.sym 54748 $abc$16389$processor.wb_fwd1_mux.input1[17]_new_inv_
.sym 54750 processor.mem_wb_reg.data_out[85]
.sym 54751 processor.mem_wb_reg.data_out[96]
.sym 54752 processor.ex_mem_reg.data_out[105]
.sym 54755 processor.mem_wb_reg.data_out[53]
.sym 54822 $abc$16389$processor.alu_main.ALUOut[30]_new_inv_
.sym 54823 $abc$16389$processor.alu_main.ALUOut[27]_new_inv_
.sym 54824 processor.lui_mux.select
.sym 54825 $abc$16389$new_n2403_
.sym 54828 processor.lui_mux.select
.sym 54829 $abc$16389$processor.alu_main.ALUOut[8]_new_inv_
.sym 54830 processor.ex_cont_mux.select
.sym 54831 processor.id_ex_reg.data_out[4]
.sym 54834 data_mem_inst.addr[19]
.sym 54835 $false
.sym 54836 $false
.sym 54837 $false
.sym 54840 data_mem_inst.addr[24]
.sym 54841 $false
.sym 54842 $false
.sym 54843 $false
.sym 54846 processor.id_ex_reg.data_out[138]
.sym 54847 $abc$16389$processor.alu_main.ALUOut[27]_new_inv_
.sym 54848 processor.lui_mux.select
.sym 54849 $false
.sym 54852 data_mem_inst.addr[28]
.sym 54853 $false
.sym 54854 $false
.sym 54855 $false
.sym 54858 data_mem_inst.addr[17]
.sym 54859 $false
.sym 54860 $false
.sym 54861 $false
.sym 54864 processor.id_ex_reg.data_out[138]
.sym 54865 $abc$16389$processor.alu_main.ALUOut[30]_new_inv_
.sym 54866 processor.lui_mux.select
.sym 54867 $false
.sym 54868 $true
.sym 54869 processor.ControlAndStatus_registers.clk$2
.sym 54870 $false
.sym 54871 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][19]_new_inv_
.sym 54872 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][1]_new_inv_
.sym 54873 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$7\buffer[31:0][1]_new_inv_
.sym 54874 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$10\buffer[31:0][5]_new_
.sym 54875 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][17]_new_inv_
.sym 54876 $abc$16389$new_n3341_
.sym 54877 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][17]_new_inv_
.sym 54878 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][1]_new_inv_
.sym 54945 processor.id_ex_reg.data_out[138]
.sym 54946 $abc$16389$processor.alu_main.ALUOut[28]_new_inv_
.sym 54947 processor.lui_mux.select
.sym 54948 $false
.sym 54957 $abc$16389$new_n2242_
.sym 54958 $abc$16389$new_n3331_
.sym 54959 processor.id_ex_reg.data_out[127]
.sym 54960 processor.lui_mux.select
.sym 54975 processor.id_ex_reg.data_out[139]
.sym 54976 $abc$16389$processor.alu_main.ALUOut[31]_new_inv_
.sym 54977 processor.lui_mux.select
.sym 54978 $false
.sym 54981 processor.id_ex_reg.data_out[132]
.sym 54982 $abc$16389$processor.alu_main.ALUOut[24]_new_inv_
.sym 54983 processor.lui_mux.select
.sym 54984 $false
.sym 54994 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][23]_new_inv_
.sym 54995 $abc$16389$new_n3261_
.sym 54996 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][21]_new_inv_
.sym 54997 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][21]_new_inv_
.sym 54998 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][9]_new_inv_
.sym 54999 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$10\buffer[31:0][13]_new_
.sym 55000 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][19]_new_inv_
.sym 55001 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][1]_new_inv_
.sym 55068 processor.id_ex_reg.data_out[145]
.sym 55069 processor.id_ex_reg.data_out[144]
.sym 55070 $abc$16389$auto$rtlil.cc:1790:Not$688_new_
.sym 55071 processor.id_ex_reg.data_out[146]
.sym 55074 $abc$16389$new_n2242_
.sym 55075 $abc$16389$new_n3331_
.sym 55076 $false
.sym 55077 $false
.sym 55080 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$14393[0]_new_
.sym 55081 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$14393[1]_new_inv_
.sym 55082 $false
.sym 55083 $false
.sym 55086 $abc$16389$auto$rtlil.cc:1790:Not$673_new_
.sym 55087 processor.id_ex_reg.data_out[144]
.sym 55088 processor.id_ex_reg.data_out[145]
.sym 55089 processor.id_ex_reg.data_out[146]
.sym 55092 processor.id_ex_reg.data_out[145]
.sym 55093 processor.id_ex_reg.data_out[144]
.sym 55094 processor.id_ex_reg.data_out[146]
.sym 55095 $false
.sym 55098 $abc$16389$processor.alu_main.ALUOut[28]_new_inv_
.sym 55099 $abc$16389$processor.alu_main.ALUOut[31]_new_inv_
.sym 55100 $false
.sym 55101 $false
.sym 55104 processor.id_ex_reg.data_out[146]
.sym 55105 processor.id_ex_reg.data_out[145]
.sym 55106 processor.id_ex_reg.data_out[144]
.sym 55107 $false
.sym 55110 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$14397_new_inv_
.sym 55111 processor.id_ex_reg.data_out[145]
.sym 55112 $abc$16389$techmap\processor.alu_main.$eq$verilog/alu.v:149$33_Y_new_
.sym 55113 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$14408[2]_new_
.sym 55114 $true
.sym 55115 processor.ControlAndStatus_registers.clk$2
.sym 55116 $abc$16389$auto$rtlil.cc:1927:NotGate$16367
.sym 55117 $abc$16389$processor.alu_main.ALUOut[13]_new_inv_
.sym 55118 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][21]_new_
.sym 55119 $abc$16389$processor.alu_main.ALUOut[7]_new_inv_
.sym 55120 $abc$16389$new_n2296_
.sym 55121 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][13]_new_inv_
.sym 55122 $abc$16389$new_n2055_
.sym 55123 $abc$16389$processor.alu_main.ALUOut[23]_new_inv_
.sym 55124 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][17]_new_inv_
.sym 55191 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][19]_new_inv_
.sym 55192 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][11]_new_inv_
.sym 55193 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 55194 $abc$16389$new_n1617_
.sym 55197 $abc$16389$new_n1617_
.sym 55198 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$10\buffer[31:0][5]_new_
.sym 55199 $abc$16389$new_n2296_
.sym 55200 $abc$16389$new_n3346_
.sym 55203 $abc$16389$new_n2070_
.sym 55204 $abc$16389$new_n2075_
.sym 55205 $abc$16389$new_n2077_
.sym 55206 $abc$16389$new_n2080_
.sym 55209 $abc$16389$processor.alu_main.ALUOut[21]_new_inv_
.sym 55210 $abc$16389$processor.alu_main.ALUOut[3]_new_inv_
.sym 55211 $abc$16389$processor.alu_main.ALUOut[27]_new_inv_
.sym 55212 $abc$16389$processor.alu_main.ALUOut[24]_new_inv_
.sym 55215 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][1]_new_inv_
.sym 55216 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][9]_new_inv_
.sym 55217 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 55218 $abc$16389$new_n1617_
.sym 55221 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][1]_new_inv_
.sym 55222 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$7\buffer[31:0][1]_new_inv_
.sym 55223 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 55224 $abc$16389$new_n1617_
.sym 55227 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][19]_new_inv_
.sym 55228 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][11]_new_inv_
.sym 55229 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 55230 $abc$16389$new_n1816_
.sym 55233 $abc$16389$new_n2055_
.sym 55234 $abc$16389$new_n2057_
.sym 55235 $abc$16389$new_n3282_
.sym 55236 $false
.sym 55240 $abc$16389$new_n3266_
.sym 55241 $abc$16389$new_n2124_
.sym 55242 $abc$16389$new_n2320_
.sym 55243 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[7]_new_
.sym 55244 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][5]_new_inv_
.sym 55245 $abc$16389$new_n2117_
.sym 55246 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[13]_new_
.sym 55247 $abc$16389$new_n2057_
.sym 55314 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][9]_new_inv_
.sym 55315 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][1]_new_
.sym 55316 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 55317 $abc$16389$new_n1635_
.sym 55320 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][5]_new_inv_
.sym 55321 $abc$16389$new_n1635_
.sym 55322 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 55323 $abc$16389$new_n3345_
.sym 55326 $abc$16389$new_n1635_
.sym 55327 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][1]_new_
.sym 55328 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 55329 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 55332 $abc$16389$new_n2145_
.sym 55333 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 55334 $abc$16389$new_n2174_
.sym 55335 $abc$16389$new_n2180_
.sym 55338 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][1]_new_
.sym 55339 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 55340 $false
.sym 55341 $false
.sym 55344 $abc$16389$new_n1635_
.sym 55345 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$7\buffer[31:0][25]_new_
.sym 55346 $abc$16389$new_n2222_
.sym 55347 $abc$16389$new_n3322_
.sym 55350 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][9]_new_inv_
.sym 55351 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][1]_new_
.sym 55352 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 55353 $abc$16389$new_n1933_
.sym 55356 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][5]_new_inv_
.sym 55357 $abc$16389$new_n1933_
.sym 55358 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 55359 $abc$16389$new_n3281_
.sym 55363 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][1]_new_
.sym 55364 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][3]_new_
.sym 55365 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][3]_new_inv_
.sym 55366 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][7]_new_inv_
.sym 55367 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][1]_new_inv_
.sym 55368 $abc$16389$new_n3269_
.sym 55369 $abc$16389$new_n1966_
.sym 55370 $abc$16389$new_n2145_
.sym 55437 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 55438 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[3]
.sym 55439 $abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_
.sym 55440 $false
.sym 55443 processor.id_ex_reg.data_out[140]
.sym 55444 processor.id_ex_reg.data_out[142]
.sym 55445 processor.id_ex_reg.data_out[143]
.sym 55446 processor.id_ex_reg.data_out[141]
.sym 55449 processor.id_ex_reg.data_out[140]
.sym 55450 processor.id_ex_reg.data_out[141]
.sym 55451 processor.id_ex_reg.data_out[142]
.sym 55452 processor.id_ex_reg.data_out[143]
.sym 55455 $abc$16389$techmap\processor.alu_main.$add$verilog/alu.v:93$21_Y[3]
.sym 55456 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_
.sym 55457 $abc$16389$new_n2078_
.sym 55458 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10853_Y[3]_new_
.sym 55461 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 55462 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][19]_new_inv_
.sym 55463 $abc$16389$new_n1821_
.sym 55464 $abc$16389$new_n3275_
.sym 55467 $abc$16389$new_n1635_
.sym 55468 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][3]_new_
.sym 55469 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 55470 $false
.sym 55473 $abc$16389$new_n1617_
.sym 55474 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$10\buffer[31:0][11]_new_
.sym 55475 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[11]_new_
.sym 55476 $abc$16389$new_n3276_
.sym 55486 $abc$16389$new_n2245_
.sym 55487 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][23]_new_inv_
.sym 55488 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][21]_new_inv_
.sym 55489 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][15]_new_inv_
.sym 55490 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][23]_new_inv_
.sym 55491 $abc$16389$new_n2244_
.sym 55492 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][11]_new_inv_
.sym 55493 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$7\buffer[31:0][27]_new_
.sym 55560 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][3]_new_
.sym 55561 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 55562 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 55563 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8429_new_
.sym 55566 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 55567 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8429_new_
.sym 55568 $false
.sym 55569 $false
.sym 55572 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][3]_new_
.sym 55573 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][11]_new_inv_
.sym 55574 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 55575 $abc$16389$new_n1933_
.sym 55578 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][19]_new_inv_
.sym 55579 $abc$16389$new_n1821_
.sym 55580 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 55581 $abc$16389$new_n3288_
.sym 55584 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][3]_new_
.sym 55585 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][11]_new_inv_
.sym 55586 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 55587 $abc$16389$new_n1635_
.sym 55590 $abc$16389$new_n2244_
.sym 55591 $abc$16389$new_n2245_
.sym 55592 $abc$16389$new_n2246_
.sym 55593 $abc$16389$new_n3330_
.sym 55596 $abc$16389$new_n1635_
.sym 55597 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$7\buffer[31:0][27]_new_
.sym 55598 $abc$16389$new_n2098_
.sym 55599 $abc$16389$new_n3289_
.sym 55609 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][2]_new_
.sym 55610 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][8]_new_inv_
.sym 55611 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][4]_new_inv_
.sym 55612 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[10]_new_
.sym 55613 $abc$16389$new_n2281_
.sym 55614 $abc$16389$new_n2237_
.sym 55615 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][0]_new_
.sym 55616 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[2]_new_
.sym 55683 $abc$16389$new_n1635_
.sym 55684 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$7\buffer[31:0][24]_new_
.sym 55685 $abc$16389$new_n2114_
.sym 55686 $abc$16389$new_n3295_
.sym 55689 $abc$16389$new_n2200_
.sym 55690 $abc$16389$new_n2203_
.sym 55691 $abc$16389$new_n2204_
.sym 55692 $abc$16389$new_n2205_
.sym 55695 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][0]_new_
.sym 55696 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][8]_new_inv_
.sym 55697 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 55698 $abc$16389$new_n1933_
.sym 55701 $abc$16389$new_n2281_
.sym 55702 $abc$16389$new_n2282_
.sym 55703 $abc$16389$new_n2283_
.sym 55704 $abc$16389$new_n3339_
.sym 55707 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][0]_new_
.sym 55708 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 55709 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 55710 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8429_new_
.sym 55713 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[8]_new_
.sym 55714 $abc$16389$new_n3278_
.sym 55715 $abc$16389$new_n3277_
.sym 55716 $abc$16389$new_n2049_
.sym 55719 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][0]_new_
.sym 55720 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][8]_new_inv_
.sym 55721 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 55722 $abc$16389$new_n1635_
.sym 55725 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][4]_new_inv_
.sym 55726 $abc$16389$new_n1635_
.sym 55727 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 55728 $false
.sym 55732 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13707[1]_new_
.sym 55733 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][12]_new_inv_
.sym 55734 $abc$16389$processor.alu_main.ALUOut[26]_new_inv_
.sym 55735 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][10]_new_inv_
.sym 55736 $abc$16389$new_n2135_
.sym 55738 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][6]_new_inv_
.sym 55739 $abc$16389$new_n2132_
.sym 55806 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][20]_new_
.sym 55807 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][12]_new_inv_
.sym 55808 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 55809 $abc$16389$new_n1816_
.sym 55812 $abc$16389$new_n2051_
.sym 55813 $abc$16389$new_n2050_
.sym 55814 $abc$16389$new_n1617_
.sym 55815 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[8]_new_
.sym 55818 $abc$16389$new_n1617_
.sym 55819 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$10\buffer[31:0][12]_new_
.sym 55820 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[12]_new_
.sym 55821 $abc$16389$new_n1908_
.sym 55824 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 55825 $abc$16389$new_n1909_
.sym 55826 $abc$16389$new_n1911_
.sym 55827 $false
.sym 55830 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][4]_new_inv_
.sym 55831 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][12]_new_inv_
.sym 55832 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 55833 $abc$16389$new_n1933_
.sym 55836 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][20]_new_
.sym 55837 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][12]_new_inv_
.sym 55838 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 55839 $abc$16389$new_n1617_
.sym 55842 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][4]_new_inv_
.sym 55843 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][12]_new_inv_
.sym 55844 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 55845 $abc$16389$new_n1635_
.sym 55848 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[0]
.sym 55849 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 55850 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[0]
.sym 55851 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 55855 $abc$16389$new_n1996_
.sym 55856 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][4]_new_inv_
.sym 55857 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][4]_new_inv_
.sym 55858 $abc$16389$new_n1994_
.sym 55859 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$7\buffer[31:0][2]_new_inv_
.sym 55860 $abc$16389$new_n2200_
.sym 55861 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$7\buffer[31:0][6]_new_inv_
.sym 55862 $abc$16389$new_n1997_
.sym 55929 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][20]_new_inv_
.sym 55930 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][12]_new_inv_
.sym 55931 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 55932 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 55935 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 55936 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8429_new_
.sym 55937 $false
.sym 55938 $false
.sym 55941 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][20]_new_inv_
.sym 55942 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][16]_new_inv_
.sym 55943 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 55944 $false
.sym 55947 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][6]_new_inv_
.sym 55948 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][14]_new_inv_
.sym 55949 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 55950 $abc$16389$new_n1635_
.sym 55953 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][24]_new_inv_
.sym 55954 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][16]_new_inv_
.sym 55955 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 55956 $abc$16389$new_n3254_
.sym 55959 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][24]_new_inv_
.sym 55960 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][20]_new_inv_
.sym 55961 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 55962 $false
.sym 55965 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][20]_new_inv_
.sym 55966 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][16]_new_inv_
.sym 55967 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 55968 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 55971 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][22]_new_inv_
.sym 55972 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][14]_new_inv_
.sym 55973 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 55974 $abc$16389$new_n1635_
.sym 55978 $abc$16389$new_n2161_
.sym 55979 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][14]_new_inv_
.sym 55980 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$7\buffer[31:0][24]_new_
.sym 55981 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][14]_new_inv_
.sym 55982 $abc$16389$new_n3290_
.sym 55983 $abc$16389$new_n2136_
.sym 55984 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][2]_new_inv_
.sym 55985 $abc$16389$new_n2282_
.sym 56052 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][18]_new_inv_
.sym 56053 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][16]_new_inv_
.sym 56054 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 56055 $false
.sym 56058 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[16]
.sym 56059 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[17]
.sym 56060 $abc$16389$new_n1527_
.sym 56061 $abc$16389$new_n1531_
.sym 56064 $abc$16389$new_n2160_
.sym 56065 $abc$16389$new_n2165_
.sym 56066 $abc$16389$new_n3309_
.sym 56067 $abc$16389$new_n3311_
.sym 56070 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][6]_new_inv_
.sym 56071 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][14]_new_inv_
.sym 56072 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 56073 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 56076 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][30]_new_inv_
.sym 56077 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][22]_new_inv_
.sym 56078 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 56079 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 56082 $abc$16389$new_n1842_
.sym 56083 $abc$16389$new_n1827_
.sym 56084 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8429_new_
.sym 56085 $abc$16389$new_n1818_
.sym 56088 $abc$16389$new_n2161_
.sym 56089 $abc$16389$new_n2162_
.sym 56090 $abc$16389$new_n1909_
.sym 56091 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 56094 $abc$16389$new_n1821_
.sym 56095 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][20]_new_
.sym 56096 $false
.sym 56097 $false
.sym 56101 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][24]_new_inv_
.sym 56102 $abc$16389$new_n2164_
.sym 56103 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][20]_new_inv_
.sym 56104 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][22]_new_inv_
.sym 56105 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][22]_new_inv_
.sym 56106 $abc$16389$new_n3323_
.sym 56107 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$7\buffer[31:0][26]_new_
.sym 56108 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][22]_new_inv_
.sym 56175 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 56176 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][28]_new_inv_
.sym 56177 $false
.sym 56178 $false
.sym 56181 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[28]
.sym 56182 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[27]
.sym 56183 $abc$16389$new_n1527_
.sym 56184 $abc$16389$new_n1531_
.sym 56187 $abc$16389$new_n1838_
.sym 56188 $abc$16389$new_n1836_
.sym 56189 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][26]_new_inv_
.sym 56190 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 56193 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][24]_new_inv_
.sym 56194 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][26]_new_inv_
.sym 56195 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 56196 $false
.sym 56199 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][26]_new_inv_
.sym 56200 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][28]_new_inv_
.sym 56201 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 56202 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 56205 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[29]
.sym 56206 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[30]
.sym 56207 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[0]
.sym 56208 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 56211 $abc$16389$new_n2164_
.sym 56212 $abc$16389$new_n2163_
.sym 56213 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 56214 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8429_new_
.sym 56217 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[24]
.sym 56218 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[23]
.sym 56219 $abc$16389$new_n1527_
.sym 56220 $abc$16389$new_n1531_
.sym 56514 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14474
.sym 56837 processor.branch_decide.Branch
.sym 56838 $false
.sym 56839 $false
.sym 56840 $false
.sym 56853 $true
.sym 56854 processor.ControlAndStatus_registers.clk$2
.sym 56855 $false
.sym 56859 processor.branch_decide.Branch
.sym 56960 processor.Branch1
.sym 56961 $false
.sym 56962 $false
.sym 56963 $false
.sym 56976 $true
.sym 56977 processor.ControlAndStatus_registers.clk$2
.sym 56978 processor.cont_mux.select
.sym 56980 processor.mem_wb_reg.data_out[108]
.sym 56981 processor.ex_mem_reg.data_out[147]
.sym 56982 processor.mem_wb_reg.data_out[109]
.sym 56983 processor.mem_wb_reg.data_out[110]
.sym 56984 processor.ex_mem_reg.data_out[148]
.sym 56985 processor.ex_mem_reg.data_out[152]
.sym 56986 processor.mem_wb_reg.data_out[114]
.sym 57059 processor.PC.outAddr[6]
.sym 57060 $false
.sym 57061 $false
.sym 57062 $false
.sym 57065 processor.if_id_reg.data_out[61]
.sym 57066 $false
.sym 57067 $false
.sym 57068 $false
.sym 57071 processor.ex_mem_reg.data_out[90]
.sym 57072 $false
.sym 57073 $false
.sym 57074 $false
.sym 57099 $true
.sym 57100 processor.ControlAndStatus_registers.clk$2
.sym 57101 $false
.sym 57104 processor.id_ex_reg.data_out[169]
.sym 57107 processor.ex_mem_reg.data_out[149]
.sym 57108 processor.ex_mem_reg.data_out[146]
.sym 57109 processor.id_ex_reg.data_out[172]
.sym 57176 $abc$16389$auto$opt_reduce.cc:132:opt_mux$579_new_
.sym 57177 processor.if_id_reg.data_out[62]
.sym 57178 $false
.sym 57179 $false
.sym 57188 $abc$16389$auto$opt_reduce.cc:132:opt_mux$579_new_
.sym 57189 processor.if_id_reg.data_out[58]
.sym 57190 $false
.sym 57191 $false
.sym 57200 $abc$16389$auto$opt_reduce.cc:132:opt_mux$579_new_
.sym 57201 processor.if_id_reg.data_out[61]
.sym 57202 $false
.sym 57203 $false
.sym 57206 processor.inst_mux.input0[29]
.sym 57207 $false
.sym 57208 $false
.sym 57209 $false
.sym 57222 $true
.sym 57223 processor.ControlAndStatus_registers.clk$2
.sym 57224 processor.inst_mux.select$2
.sym 57228 processor.id_ex_reg.data_out[170]
.sym 57231 processor.id_ex_reg.data_out[171]
.sym 57232 processor.mem_wb_reg.data_out[111]
.sym 57311 $abc$16389$auto$opt_reduce.cc:132:opt_mux$579_new_
.sym 57312 processor.if_id_reg.data_out[57]
.sym 57313 $false
.sym 57314 $false
.sym 57317 processor.if_id_reg.data_out[17]
.sym 57318 $false
.sym 57319 $false
.sym 57320 $false
.sym 57323 processor.ex_mem_reg.data_out[99]
.sym 57324 $false
.sym 57325 $false
.sym 57326 $false
.sym 57329 processor.if_id_reg.data_out[6]
.sym 57330 $false
.sym 57331 $false
.sym 57332 $false
.sym 57345 $true
.sym 57346 processor.ControlAndStatus_registers.clk$2
.sym 57347 $false
.sym 57348 processor.branch_predictor_FSM.offset[23]
.sym 57352 processor.branch_predictor_FSM.offset[20]
.sym 57353 processor.branch_predictor_FSM.offset[4]
.sym 57354 processor.branch_predictor_FSM.offset[24]
.sym 57355 $abc$16389$auto$simplemap.cc:309:simplemap_lut$6130[1]_new_
.sym 57422 $abc$16389$auto$opt_reduce.cc:132:opt_mux$579_new_
.sym 57423 processor.if_id_reg.data_out[53]
.sym 57424 $abc$16389$new_n2633_
.sym 57425 $false
.sym 57428 $abc$16389$auto$opt_reduce.cc:132:opt_mux$579_new_
.sym 57429 processor.if_id_reg.data_out[54]
.sym 57430 $abc$16389$new_n2633_
.sym 57431 $false
.sym 57434 processor.if_id_reg.data_out[37]
.sym 57435 processor.if_id_reg.data_out[35]
.sym 57436 processor.if_id_reg.data_out[34]
.sym 57437 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15220
.sym 57446 $abc$16389$auto$opt_reduce.cc:132:opt_mux$579_new_
.sym 57447 processor.if_id_reg.data_out[58]
.sym 57448 $abc$16389$new_n2633_
.sym 57449 $false
.sym 57452 $abc$16389$auto$opt_reduce.cc:132:opt_mux$579_new_
.sym 57453 processor.if_id_reg.data_out[57]
.sym 57454 $abc$16389$new_n2633_
.sym 57455 $false
.sym 57458 $abc$16389$auto$opt_reduce.cc:132:opt_mux$579_new_
.sym 57459 processor.if_id_reg.data_out[61]
.sym 57460 $abc$16389$new_n2633_
.sym 57461 $false
.sym 57471 $abc$16389$processor.RegB_mux.input0[7]_new_inv_
.sym 57472 $abc$16389$techmap$techmap\processor.immediate_generator.$procmux$369.$and$/usr/local/bin/../share/yosys/techmap.v:434$7874_Y[30]_new_
.sym 57473 $abc$16389$new_n2621_
.sym 57474 $abc$16389$new_n2623_
.sym 57475 $abc$16389$new_n2617_
.sym 57476 processor.branch_predictor_FSM.offset[11]
.sym 57477 $abc$16389$new_n2633_
.sym 57478 processor.register_files.wrData_buf[7]
.sym 57551 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15220
.sym 57552 processor.if_id_reg.data_out[37]
.sym 57553 processor.if_id_reg.data_out[35]
.sym 57554 processor.if_id_reg.data_out[34]
.sym 57557 $abc$16389$auto$opt_reduce.cc:132:opt_mux$579_new_
.sym 57558 processor.if_id_reg.data_out[62]
.sym 57559 $abc$16389$new_n2633_
.sym 57560 $false
.sym 57569 processor.if_id_reg.data_out[36]
.sym 57570 processor.if_id_reg.data_out[34]
.sym 57571 processor.if_id_reg.data_out[38]
.sym 57572 $false
.sym 57575 processor.ControlAndStatus_registers.rdVal_CSR[2]
.sym 57576 $abc$16389$processor.RegB_mux.input0[2]_new_inv_
.sym 57577 processor.CSRR_signal
.sym 57578 $false
.sym 57587 processor.if_id_reg.data_out[63]
.sym 57588 $false
.sym 57589 $false
.sym 57590 $false
.sym 57591 $true
.sym 57592 processor.ControlAndStatus_registers.clk$2
.sym 57593 $false
.sym 57594 $abc$16389$new_n2624_
.sym 57595 processor.branch_predictor_FSM.offset[18]
.sym 57596 $abc$16389$auto$simplemap.cc:309:simplemap_lut$6152_new_
.sym 57597 $abc$16389$processor.RegB_mux.input0[3]_new_inv_
.sym 57598 processor.branch_predictor_FSM.offset[17]
.sym 57599 processor.branch_predictor_FSM.offset[12]
.sym 57600 processor.id_ex_reg.data_out[51]
.sym 57668 $abc$16389$new_n2624_
.sym 57669 processor.if_id_reg.data_out[48]
.sym 57670 $abc$16389$new_n2623_
.sym 57671 $false
.sym 57674 $abc$16389$new_n2624_
.sym 57675 processor.if_id_reg.data_out[51]
.sym 57676 $abc$16389$new_n2623_
.sym 57677 $false
.sym 57680 processor.id_ex_reg.data_out[14]
.sym 57681 $abc$16389$processor.reg_dat_mux.input0[2]_new_inv_
.sym 57682 processor.branch_decide.Jump
.sym 57683 $false
.sym 57686 $abc$16389$new_n2624_
.sym 57687 processor.if_id_reg.data_out[47]
.sym 57688 $abc$16389$new_n2623_
.sym 57689 $false
.sym 57692 data_mem_inst.read_data[2]
.sym 57693 processor.mem_regwb_mux.input0[2]
.sym 57694 processor.dataMemOut_fwd_mux.select
.sym 57695 $false
.sym 57698 $abc$16389$new_n2624_
.sym 57699 processor.if_id_reg.data_out[45]
.sym 57700 $abc$16389$new_n2623_
.sym 57701 $false
.sym 57704 $abc$16389$new_n2624_
.sym 57705 processor.if_id_reg.data_out[46]
.sym 57706 $abc$16389$new_n2623_
.sym 57707 $false
.sym 57710 processor.mem_regwb_mux.input0[2]
.sym 57711 $false
.sym 57712 $false
.sym 57713 $false
.sym 57714 $true
.sym 57715 processor.ControlAndStatus_registers.clk$2
.sym 57716 $false
.sym 57718 $abc$16389$processor.RegA_mux.input0[3]_new_inv_
.sym 57719 processor.register_files.wrData_buf[3]
.sym 57720 processor.id_ex_reg.data_out[44]
.sym 57721 processor.id_ex_reg.data_out[46]
.sym 57722 processor.id_ex_reg.data_out[47]
.sym 57724 processor.id_ex_reg.data_out[48]
.sym 57791 $abc$16389$processor.wb_fwd1_mux.input1[2]_new_inv_
.sym 57792 $abc$16389$processor.wb_fwd2_mux.input0[2]_new_
.sym 57793 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 57794 $false
.sym 57797 processor.id_ex_reg.data_out[78]
.sym 57798 $abc$16389$processor.mem_fwd1_mux.input1[2]_new_inv_
.sym 57799 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 57800 $abc$16389$new_n3246_
.sym 57809 processor.mem_wb_reg.data_out[38]
.sym 57810 processor.mem_wb_reg.data_out[70]
.sym 57811 processor.wb_mux.select
.sym 57812 $false
.sym 57815 processor.id_ex_reg.data_out[46]
.sym 57816 $abc$16389$processor.mem_fwd1_mux.input1[2]_new_inv_
.sym 57817 $abc$16389$new_n1538_
.sym 57818 $false
.sym 57821 $abc$16389$processor.wb_fwd1_mux.input0[2]_new_inv_
.sym 57822 $abc$16389$processor.wb_fwd1_mux.input1[2]_new_inv_
.sym 57823 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 57824 $false
.sym 57827 processor.ControlAndStatus_registers.rdVal_CSR[14]
.sym 57828 $abc$16389$processor.RegB_mux.input0[14]_new_inv_
.sym 57829 processor.CSRR_signal
.sym 57830 $false
.sym 57833 data_mem_inst.read_data[2]
.sym 57834 $false
.sym 57835 $false
.sym 57836 $false
.sym 57837 $true
.sym 57838 processor.ControlAndStatus_registers.clk$2
.sym 57839 $false
.sym 57846 processor.mem_wb_reg.data_out[30]
.sym 57920 processor.id_ex_reg.data_out[18]
.sym 57921 $abc$16389$processor.reg_dat_mux.input0[6]_new_inv_
.sym 57922 processor.branch_decide.Jump
.sym 57923 $false
.sym 57926 processor.id_ex_reg.data_out[90]
.sym 57927 $abc$16389$processor.mem_fwd1_mux.input1[14]_new_inv_
.sym 57928 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 57929 $abc$16389$new_n3246_
.sym 57932 $abc$16389$processor.wb_fwd1_mux.input1[14]_new_inv_
.sym 57933 $abc$16389$processor.wb_fwd2_mux.input0[14]_new_
.sym 57934 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 57935 $false
.sym 57938 $abc$16389$processor.wb_fwd1_mux.input0[14]_new_inv_
.sym 57939 $abc$16389$processor.wb_fwd1_mux.input1[14]_new_inv_
.sym 57940 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 57941 $false
.sym 57956 processor.id_ex_reg.data_out[58]
.sym 57957 $abc$16389$processor.mem_fwd1_mux.input1[14]_new_inv_
.sym 57958 $abc$16389$new_n1538_
.sym 57959 $false
.sym 57969 processor.wb_mux.select
.sym 57970 processor.mem_wb_reg.data_out[34]
.sym 58037 data_mem_inst.read_data[6]
.sym 58038 processor.mem_regwb_mux.input0[6]
.sym 58039 processor.dataMemOut_fwd_mux.select
.sym 58040 $false
.sym 58049 $abc$16389$processor.wb_fwd1_mux.input0[6]_new_inv_
.sym 58050 $abc$16389$processor.wb_fwd1_mux.input1[6]_new_inv_
.sym 58051 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 58052 $false
.sym 58073 processor.id_ex_reg.data_out[50]
.sym 58074 $abc$16389$processor.mem_fwd1_mux.input1[6]_new_inv_
.sym 58075 $abc$16389$new_n1538_
.sym 58076 $false
.sym 58079 processor.if_id_reg.data_out[36]
.sym 58080 processor.if_id_reg.data_out[38]
.sym 58081 processor.if_id_reg.data_out[37]
.sym 58082 $false
.sym 58083 $true
.sym 58084 processor.ControlAndStatus_registers.clk$2
.sym 58085 processor.cont_mux.select
.sym 58086 $abc$16389$processor.wb_fwd1_mux.input1[30]_new_inv_
.sym 58087 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[30]
.sym 58090 $abc$16389$processor.mem_fwd1_mux.input1[30]_new_inv_
.sym 58091 data_mem_inst.write_data[30]
.sym 58092 processor.mem_wb_reg.data_out[98]
.sym 58093 processor.mem_wb_reg.data_out[66]
.sym 58160 processor.ex_mem_reg.data_out[136]
.sym 58161 $abc$16389$processor.mem_csrr_mux.input0[30]_new_inv_
.sym 58162 processor.forwarding_unit.MEM_CSRR
.sym 58163 $false
.sym 58166 processor.ex_mem_reg.data_out[104]
.sym 58167 processor.ex_mem_reg.data_out[71]
.sym 58168 processor.auipc_mux.select
.sym 58169 $false
.sym 58172 processor.mem_wb_reg.data_out[42]
.sym 58173 processor.mem_wb_reg.data_out[74]
.sym 58174 processor.wb_mux.select
.sym 58175 $false
.sym 58178 processor.id_ex_reg.data_out[42]
.sym 58179 $abc$16389$processor.reg_dat_mux.input0[30]_new_inv_
.sym 58180 processor.branch_decide.Jump
.sym 58181 $false
.sym 58184 data_mem_inst.read_data[30]
.sym 58185 processor.mem_regwb_mux.input0[30]
.sym 58186 processor.dataMemOut_fwd_mux.select
.sym 58187 $false
.sym 58190 data_mem_inst.write_data[30]
.sym 58191 $false
.sym 58192 $false
.sym 58193 $false
.sym 58196 processor.mem_regwb_mux.input0[6]
.sym 58197 $false
.sym 58198 $false
.sym 58199 $false
.sym 58202 data_mem_inst.read_data[6]
.sym 58203 $false
.sym 58204 $false
.sym 58205 $false
.sym 58206 $true
.sym 58207 processor.ControlAndStatus_registers.clk$2
.sym 58208 $false
.sym 58209 $abc$16389$processor.reg_dat_mux.input0[31]_new_inv_
.sym 58210 $abc$16389$processor.wb_fwd1_mux.input1[31]_new_inv_
.sym 58211 $abc$16389$processor.wb_fwd1_mux.input1[29]_new_inv_
.sym 58213 processor.register_files.wrData[31]
.sym 58214 processor.mem_wb_reg.data_out[99]
.sym 58215 processor.mem_wb_reg.data_out[97]
.sym 58216 processor.mem_wb_reg.data_out[67]
.sym 58283 processor.ex_mem_reg.data_out[105]
.sym 58284 processor.ex_mem_reg.data_out[72]
.sym 58285 processor.auipc_mux.select
.sym 58286 $false
.sym 58289 processor.ex_mem_reg.data_out[137]
.sym 58290 $abc$16389$processor.mem_csrr_mux.input0[31]_new_inv_
.sym 58291 processor.forwarding_unit.MEM_CSRR
.sym 58292 $false
.sym 58295 processor.id_ex_reg.data_out[29]
.sym 58296 $abc$16389$processor.reg_dat_mux.input0[17]_new_inv_
.sym 58297 processor.branch_decide.Jump
.sym 58298 $false
.sym 58301 processor.id_ex_reg.data_out[38]
.sym 58302 $abc$16389$processor.reg_dat_mux.input0[26]_new_inv_
.sym 58303 processor.branch_decide.Jump
.sym 58304 $false
.sym 58307 data_mem_inst.write_data[31]
.sym 58308 $false
.sym 58309 $false
.sym 58310 $false
.sym 58319 processor.mem_regwb_mux.input0[29]
.sym 58320 $false
.sym 58321 $false
.sym 58322 $false
.sym 58329 $true
.sym 58330 processor.ControlAndStatus_registers.clk$2
.sym 58331 $false
.sym 58332 $abc$16389$processor.wb_fwd2_mux.input0[17]_new_
.sym 58333 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[29]
.sym 58334 $abc$16389$processor.wb_fwd1_mux.input0[17]_new_inv_
.sym 58335 data_mem_inst.write_data[29]
.sym 58336 processor.register_files.wrData[24]
.sym 58337 processor.register_files.wrData[19]
.sym 58338 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[17]
.sym 58339 data_mem_inst.write_data[26]
.sym 58406 processor.mem_wb_reg.data_out[62]
.sym 58407 processor.mem_wb_reg.data_out[94]
.sym 58408 processor.wb_mux.select
.sym 58409 $false
.sym 58412 data_mem_inst.read_data[17]
.sym 58413 processor.ex_mem_reg.data_out[91]
.sym 58414 processor.dataMemOut_fwd_mux.select
.sym 58415 $false
.sym 58418 data_mem_inst.read_data[26]
.sym 58419 processor.ex_mem_reg.data_out[100]
.sym 58420 processor.dataMemOut_fwd_mux.select
.sym 58421 $false
.sym 58424 $abc$16389$processor.wb_fwd1_mux.input1[17]_new_inv_
.sym 58425 $abc$16389$processor.wb_fwd2_mux.input0[17]_new_
.sym 58426 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 58427 $false
.sym 58430 data_mem_inst.read_data[26]
.sym 58431 processor.mem_regwb_mux.input0[26]
.sym 58432 processor.dataMemOut_fwd_mux.select
.sym 58433 $false
.sym 58436 data_mem_inst.read_data[17]
.sym 58437 processor.mem_regwb_mux.input0[17]
.sym 58438 processor.dataMemOut_fwd_mux.select
.sym 58439 $false
.sym 58442 data_mem_inst.read_data[26]
.sym 58443 $false
.sym 58444 $false
.sym 58445 $false
.sym 58448 processor.mem_regwb_mux.input0[26]
.sym 58449 $false
.sym 58450 $false
.sym 58451 $false
.sym 58452 $true
.sym 58453 processor.ControlAndStatus_registers.clk$2
.sym 58454 $false
.sym 58455 data_mem_inst.write_data[24]
.sym 58456 $abc$16389$processor.reg_dat_mux.input0[19]_new_inv_
.sym 58457 processor.mem_regwb_mux.input0[19]
.sym 58458 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[24]
.sym 58459 $abc$16389$processor.wb_fwd2_mux.input0[24]_new_
.sym 58460 $abc$16389$processor.wb_fwd1_mux.input0[24]_new_inv_
.sym 58461 processor.mem_wb_reg.data_out[55]
.sym 58462 processor.ex_mem_reg.data_out[125]
.sym 58529 $abc$16389$processor.wb_fwd1_mux.input1[28]_new_inv_
.sym 58530 $abc$16389$processor.wb_fwd2_mux.input0[28]_new_
.sym 58531 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 58532 $false
.sym 58541 processor.mem_wb_reg.data_out[64]
.sym 58542 processor.mem_wb_reg.data_out[96]
.sym 58543 processor.wb_mux.select
.sym 58544 $false
.sym 58547 data_mem_inst.read_data[28]
.sym 58548 processor.ex_mem_reg.data_out[102]
.sym 58549 processor.dataMemOut_fwd_mux.select
.sym 58550 $false
.sym 58553 $abc$16389$processor.wb_fwd1_mux.input0[28]_new_inv_
.sym 58554 $abc$16389$processor.wb_fwd1_mux.input1[28]_new_inv_
.sym 58555 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 58556 $false
.sym 58559 processor.id_ex_reg.data_out[72]
.sym 58560 $abc$16389$processor.mem_fwd1_mux.input1[28]_new_inv_
.sym 58561 $abc$16389$new_n1538_
.sym 58562 $false
.sym 58565 processor.id_ex_reg.data_out[104]
.sym 58566 $abc$16389$processor.mem_fwd1_mux.input1[28]_new_inv_
.sym 58567 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 58568 $abc$16389$new_n3246_
.sym 58571 $abc$16389$auto$opt_reduce.cc:132:opt_mux$579_new_
.sym 58572 processor.if_id_reg.data_out[36]
.sym 58573 processor.if_id_reg.data_out[37]
.sym 58574 $false
.sym 58575 $true
.sym 58576 processor.ControlAndStatus_registers.clk$2
.sym 58577 processor.cont_mux.select
.sym 58578 $abc$16389$processor.reg_dat_mux.input0[24]_new_inv_
.sym 58579 processor.mem_regwb_mux.input0[24]
.sym 58580 $abc$16389$processor.wb_fwd1_mux.input1[24]_new_inv_
.sym 58581 $abc$16389$processor.mem_fwd1_mux.input1[24]_new_inv_
.sym 58583 processor.mem_wb_reg.data_out[60]
.sym 58584 processor.ex_mem_reg.data_out[130]
.sym 58585 processor.mem_wb_reg.data_out[92]
.sym 58652 processor.mem_wb_reg.data_out[53]
.sym 58653 processor.mem_wb_reg.data_out[85]
.sym 58654 processor.wb_mux.select
.sym 58655 $false
.sym 58664 data_mem_inst.read_data[17]
.sym 58665 $false
.sym 58666 $false
.sym 58667 $false
.sym 58670 data_mem_inst.read_data[28]
.sym 58671 $false
.sym 58672 $false
.sym 58673 $false
.sym 58676 data_mem_inst.addr[31]
.sym 58677 $false
.sym 58678 $false
.sym 58679 $false
.sym 58694 processor.mem_regwb_mux.input0[17]
.sym 58695 $false
.sym 58696 $false
.sym 58697 $false
.sym 58698 $true
.sym 58699 processor.ControlAndStatus_registers.clk$2
.sym 58700 $false
.sym 58701 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][5]_new_inv_
.sym 58702 $abc$16389$new_n2074_
.sym 58703 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][5]_new_inv_
.sym 58704 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][7]_new_inv_
.sym 58705 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][15]_new_inv_
.sym 58706 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][3]_new_inv_
.sym 58707 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][13]_new_inv_
.sym 58708 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][15]_new_inv_
.sym 58775 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[19]
.sym 58776 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[20]
.sym 58777 $abc$16389$new_n1527_
.sym 58778 $abc$16389$new_n1531_
.sym 58781 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][3]_new_inv_
.sym 58782 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][1]_new_inv_
.sym 58783 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 58784 $false
.sym 58787 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][5]_new_inv_
.sym 58788 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][1]_new_inv_
.sym 58789 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 58790 $false
.sym 58793 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][17]_new_inv_
.sym 58794 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][9]_new_inv_
.sym 58795 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 58796 $abc$16389$new_n3341_
.sym 58799 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][19]_new_inv_
.sym 58800 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][17]_new_inv_
.sym 58801 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 58802 $false
.sym 58805 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][13]_new_inv_
.sym 58806 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][5]_new_inv_
.sym 58807 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 58808 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 58811 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[17]
.sym 58812 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[18]
.sym 58813 $abc$16389$new_n1527_
.sym 58814 $abc$16389$new_n1531_
.sym 58817 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[1]
.sym 58818 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[2]
.sym 58819 $abc$16389$new_n1527_
.sym 58820 $abc$16389$new_n1531_
.sym 58824 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][25]_new_inv_
.sym 58825 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][7]_new_inv_
.sym 58826 $abc$16389$new_n2330_
.sym 58827 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][23]_new_inv_
.sym 58828 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][11]_new_inv_
.sym 58829 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$10\buffer[31:0][11]_new_
.sym 58830 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][25]_new_inv_
.sym 58831 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][27]_new_inv_
.sym 58898 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[23]
.sym 58899 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[24]
.sym 58900 $abc$16389$new_n1527_
.sym 58901 $abc$16389$new_n1531_
.sym 58904 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][21]_new_inv_
.sym 58905 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][13]_new_inv_
.sym 58906 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 58907 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 58910 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[21]
.sym 58911 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[22]
.sym 58912 $abc$16389$new_n1527_
.sym 58913 $abc$16389$new_n1531_
.sym 58916 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][23]_new_inv_
.sym 58917 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][21]_new_inv_
.sym 58918 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 58919 $false
.sym 58922 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][21]_new_inv_
.sym 58923 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][17]_new_inv_
.sym 58924 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 58925 $false
.sym 58928 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][25]_new_inv_
.sym 58929 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][17]_new_inv_
.sym 58930 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 58931 $abc$16389$new_n3261_
.sym 58934 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][21]_new_inv_
.sym 58935 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][19]_new_inv_
.sym 58936 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 58937 $false
.sym 58940 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][13]_new_inv_
.sym 58941 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][9]_new_inv_
.sym 58942 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 58943 $false
.sym 58947 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][15]_new_inv_
.sym 58948 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][27]_new_inv_
.sym 58949 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][19]_new_inv_
.sym 58950 $abc$16389$new_n2146_
.sym 58951 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$10\buffer[31:0][23]_new_inv_
.sym 58952 $abc$16389$new_n2329_
.sym 58953 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][23]_new_
.sym 58954 $abc$16389$new_n1617_
.sym 59021 $abc$16389$new_n1617_
.sym 59022 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$10\buffer[31:0][13]_new_
.sym 59023 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[13]_new_
.sym 59024 $abc$16389$new_n3266_
.sym 59027 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][29]_new_inv_
.sym 59028 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59029 $false
.sym 59030 $false
.sym 59033 $abc$16389$new_n2329_
.sym 59034 $abc$16389$new_n2330_
.sym 59035 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[7]_new_
.sym 59036 $abc$16389$new_n3352_
.sym 59039 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][21]_new_
.sym 59040 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][13]_new_inv_
.sym 59041 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 59042 $abc$16389$new_n1816_
.sym 59045 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][25]_new_inv_
.sym 59046 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][21]_new_inv_
.sym 59047 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59048 $false
.sym 59051 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][21]_new_
.sym 59052 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][13]_new_inv_
.sym 59053 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 59054 $abc$16389$new_n1617_
.sym 59057 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$10\buffer[31:0][23]_new_inv_
.sym 59058 $abc$16389$new_n1617_
.sym 59059 $abc$16389$new_n1966_
.sym 59060 $abc$16389$new_n3269_
.sym 59063 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][29]_new_inv_
.sym 59064 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][25]_new_inv_
.sym 59065 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59066 $false
.sym 59070 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][9]_new_inv_
.sym 59071 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[17]_new_
.sym 59072 $abc$16389$new_n2174_
.sym 59073 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13777[1]_new_inv_
.sym 59074 $abc$16389$new_n2149_
.sym 59075 $abc$16389$new_n1821_
.sym 59076 $abc$16389$new_n2319_
.sym 59077 $abc$16389$new_n1816_
.sym 59144 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 59145 $abc$16389$new_n1821_
.sym 59146 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][21]_new_
.sym 59147 $abc$16389$new_n3265_
.sym 59150 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][5]_new_inv_
.sym 59151 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][13]_new_inv_
.sym 59152 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 59153 $abc$16389$new_n1933_
.sym 59156 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59157 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][1]_new_
.sym 59158 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 59159 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 59162 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][7]_new_inv_
.sym 59163 $abc$16389$new_n1635_
.sym 59164 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 59165 $false
.sym 59168 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][5]_new_inv_
.sym 59169 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][1]_new_
.sym 59170 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59171 $false
.sym 59174 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][21]_new_
.sym 59175 $abc$16389$new_n1821_
.sym 59176 $abc$16389$new_n2118_
.sym 59177 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 59180 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][5]_new_inv_
.sym 59181 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][13]_new_inv_
.sym 59182 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 59183 $abc$16389$new_n1635_
.sym 59186 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][21]_new_inv_
.sym 59187 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][13]_new_inv_
.sym 59188 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 59189 $abc$16389$new_n1635_
.sym 59193 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][5]_new_inv_
.sym 59194 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][13]_new_inv_
.sym 59195 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][7]_new_inv_
.sym 59196 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][5]_new_inv_
.sym 59197 $abc$16389$new_n2318_
.sym 59198 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][7]_new_inv_
.sym 59199 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][3]_new_inv_
.sym 59200 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][9]_new_inv_
.sym 59267 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][1]_new_inv_
.sym 59268 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 59269 $false
.sym 59270 $false
.sym 59273 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][1]_new_inv_
.sym 59274 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][3]_new_inv_
.sym 59275 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 59276 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59279 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][1]_new_inv_
.sym 59280 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][3]_new_inv_
.sym 59281 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 59282 $false
.sym 59285 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][3]_new_inv_
.sym 59286 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][7]_new_inv_
.sym 59287 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59288 $false
.sym 59291 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[1]
.sym 59292 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[0]
.sym 59293 $abc$16389$new_n1527_
.sym 59294 $abc$16389$new_n1531_
.sym 59297 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][7]_new_inv_
.sym 59298 $abc$16389$new_n1933_
.sym 59299 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 59300 $abc$16389$new_n3268_
.sym 59303 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][15]_new_inv_
.sym 59304 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][23]_new_inv_
.sym 59305 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 59306 $abc$16389$new_n1635_
.sym 59309 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][7]_new_inv_
.sym 59310 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][15]_new_inv_
.sym 59311 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 59312 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8429_new_
.sym 59316 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][23]_new_inv_
.sym 59317 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][11]_new_inv_
.sym 59318 $abc$16389$new_n2175_
.sym 59319 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][25]_new_inv_
.sym 59320 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][19]_new_inv_
.sym 59321 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][17]_new_inv_
.sym 59322 $abc$16389$new_n2177_
.sym 59323 $abc$16389$new_n3284_
.sym 59390 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][15]_new_inv_
.sym 59391 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][19]_new_inv_
.sym 59392 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59393 $abc$16389$new_n2137_
.sym 59396 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][19]_new_inv_
.sym 59397 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][23]_new_inv_
.sym 59398 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59399 $false
.sym 59402 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[21]
.sym 59403 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[20]
.sym 59404 $abc$16389$new_n1527_
.sym 59405 $abc$16389$new_n1531_
.sym 59408 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][11]_new_inv_
.sym 59409 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][15]_new_inv_
.sym 59410 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59411 $false
.sym 59414 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[23]
.sym 59415 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[22]
.sym 59416 $abc$16389$new_n1527_
.sym 59417 $abc$16389$new_n1531_
.sym 59420 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][7]_new_inv_
.sym 59421 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][11]_new_inv_
.sym 59422 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59423 $abc$16389$new_n2176_
.sym 59426 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][7]_new_inv_
.sym 59427 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][11]_new_inv_
.sym 59428 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59429 $false
.sym 59432 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][15]_new_inv_
.sym 59433 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][23]_new_inv_
.sym 59434 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59435 $abc$16389$new_n3284_
.sym 59439 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][4]_new_inv_
.sym 59440 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][4]_new_inv_
.sym 59441 $abc$16389$new_n2176_
.sym 59442 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][2]_new_inv_
.sym 59443 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][2]_new_inv_
.sym 59444 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][9]_new_inv_
.sym 59445 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][27]_new_inv_
.sym 59446 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][25]_new_inv_
.sym 59513 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][2]_new_inv_
.sym 59514 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59515 $false
.sym 59516 $false
.sym 59519 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][4]_new_inv_
.sym 59520 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][8]_new_inv_
.sym 59521 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59522 $false
.sym 59525 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][4]_new_inv_
.sym 59526 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][0]_new_
.sym 59527 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59528 $false
.sym 59531 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][10]_new_inv_
.sym 59532 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][2]_new_
.sym 59533 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 59534 $abc$16389$new_n1635_
.sym 59537 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][4]_new_inv_
.sym 59538 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][8]_new_inv_
.sym 59539 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59540 $abc$16389$new_n2176_
.sym 59543 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][10]_new_inv_
.sym 59544 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][2]_new_
.sym 59545 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 59546 $abc$16389$new_n1933_
.sym 59549 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[0]
.sym 59550 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[0]
.sym 59551 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 59552 $false
.sym 59555 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][2]_new_inv_
.sym 59556 $abc$16389$new_n1635_
.sym 59557 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 59558 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59562 $abc$16389$new_n2190_
.sym 59563 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][6]_new_inv_
.sym 59564 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][8]_new_inv_
.sym 59565 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][8]_new_inv_
.sym 59566 $abc$16389$new_n2192_
.sym 59567 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][6]_new_inv_
.sym 59568 $abc$16389$techmap$techmap\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[18]_new_
.sym 59569 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][6]_new_inv_
.sym 59636 $abc$16389$new_n2136_
.sym 59637 $abc$16389$new_n2135_
.sym 59638 $abc$16389$new_n2133_
.sym 59639 $abc$16389$new_n2132_
.sym 59642 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][8]_new_inv_
.sym 59643 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][12]_new_inv_
.sym 59644 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59645 $false
.sym 59648 $abc$16389$new_n1635_
.sym 59649 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$7\buffer[31:0][26]_new_
.sym 59650 $abc$16389$new_n2237_
.sym 59651 $abc$16389$new_n3328_
.sym 59654 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][6]_new_inv_
.sym 59655 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][10]_new_inv_
.sym 59656 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59657 $false
.sym 59660 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 59661 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][12]_new_inv_
.sym 59662 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8429_new_
.sym 59663 $false
.sym 59672 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][2]_new_inv_
.sym 59673 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][6]_new_inv_
.sym 59674 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59675 $false
.sym 59678 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 59679 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][4]_new_inv_
.sym 59680 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 59681 $false
.sym 59685 $abc$16389$new_n1470_
.sym 59686 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$7\buffer[31:0][0]_new_inv_
.sym 59687 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$7\buffer[31:0][4]_new_inv_
.sym 59688 $abc$16389$new_n1468_
.sym 59689 $abc$16389$new_n1544_
.sym 59690 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][8]_new_inv_
.sym 59691 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][6]_new_inv_
.sym 59692 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][4]_new_inv_
.sym 59759 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[3]
.sym 59760 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[2]
.sym 59761 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[0]
.sym 59762 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 59765 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[4]
.sym 59766 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[5]
.sym 59767 $abc$16389$new_n1527_
.sym 59768 $abc$16389$new_n1531_
.sym 59771 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][16]_new_inv_
.sym 59772 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][12]_new_inv_
.sym 59773 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59774 $false
.sym 59777 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][2]_new_inv_
.sym 59778 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$7\buffer[31:0][2]_new_inv_
.sym 59779 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 59780 $abc$16389$new_n1617_
.sym 59783 $abc$16389$new_n1997_
.sym 59784 $abc$16389$new_n1996_
.sym 59785 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][6]_new_inv_
.sym 59786 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59789 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$7\buffer[31:0][4]_new_inv_
.sym 59790 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][4]_new_inv_
.sym 59791 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 59792 $abc$16389$new_n1617_
.sym 59795 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][10]_new_inv_
.sym 59796 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][6]_new_inv_
.sym 59797 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59798 $false
.sym 59801 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 59802 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][4]_new_inv_
.sym 59803 $false
.sym 59804 $false
.sym 59808 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][16]_new_inv_
.sym 59809 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][12]_new_inv_
.sym 59810 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][16]_new_inv_
.sym 59811 $abc$16389$new_n2137_
.sym 59812 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][12]_new_inv_
.sym 59813 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][10]_new_inv_
.sym 59814 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][14]_new_inv_
.sym 59815 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][10]_new_inv_
.sym 59882 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][20]_new_inv_
.sym 59883 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][16]_new_inv_
.sym 59884 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 59885 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59888 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][16]_new_inv_
.sym 59889 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][14]_new_inv_
.sym 59890 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 59891 $false
.sym 59894 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][12]_new_inv_
.sym 59895 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][20]_new_inv_
.sym 59896 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59897 $abc$16389$new_n3290_
.sym 59900 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][10]_new_inv_
.sym 59901 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][14]_new_inv_
.sym 59902 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59903 $false
.sym 59906 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][16]_new_inv_
.sym 59907 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][24]_new_inv_
.sym 59908 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59909 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 59912 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][20]_new_inv_
.sym 59913 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][16]_new_inv_
.sym 59914 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59915 $abc$16389$new_n2137_
.sym 59918 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][14]_new_inv_
.sym 59919 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][10]_new_inv_
.sym 59920 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59921 $false
.sym 59924 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][16]_new_inv_
.sym 59925 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][12]_new_inv_
.sym 59926 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 59927 $abc$16389$new_n2137_
.sym 59931 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][18]_new_inv_
.sym 59933 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][18]_new_inv_
.sym 59935 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][20]_new_inv_
.sym 59938 $abc$16389$new_n2191_
.sym 60005 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][22]_new_inv_
.sym 60006 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][24]_new_inv_
.sym 60007 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 60008 $false
.sym 60011 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][22]_new_inv_
.sym 60012 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][24]_new_inv_
.sym 60013 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 60014 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 60017 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[20]
.sym 60018 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[19]
.sym 60019 $abc$16389$new_n1527_
.sym 60020 $abc$16389$new_n1531_
.sym 60023 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[22]
.sym 60024 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[21]
.sym 60025 $abc$16389$new_n1527_
.sym 60026 $abc$16389$new_n1531_
.sym 60029 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][20]_new_inv_
.sym 60030 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][22]_new_inv_
.sym 60031 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 60032 $false
.sym 60035 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][18]_new_inv_
.sym 60036 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][26]_new_inv_
.sym 60037 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 60038 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 60041 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][14]_new_inv_
.sym 60042 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][22]_new_inv_
.sym 60043 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 60044 $abc$16389$new_n3323_
.sym 60047 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][18]_new_inv_
.sym 60048 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][22]_new_inv_
.sym 60049 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 60050 $false
.sym 60778 processor.id_ex_reg.data_out[6]
.sym 60779 $false
.sym 60780 $false
.sym 60781 $false
.sym 60806 $true
.sym 60807 processor.ControlAndStatus_registers.clk$2
.sym 60808 processor.ex_cont_mux.select
.sym 60809 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$9075[4]_new_inv_
.sym 60810 $abc$16389$new_n3245_
.sym 60811 $abc$16389$new_n1493_
.sym 60812 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$8976[4]_new_inv_
.sym 60813 $abc$16389$new_n1494_
.sym 60814 $abc$16389$new_n1516_
.sym 60815 $abc$16389$new_n3243_
.sym 60816 processor.ex_mem_reg.data_out[145]
.sym 60889 processor.ex_mem_reg.data_out[146]
.sym 60890 $false
.sym 60891 $false
.sym 60892 $false
.sym 60895 processor.id_ex_reg.data_out[170]
.sym 60896 $false
.sym 60897 $false
.sym 60898 $false
.sym 60901 processor.ex_mem_reg.data_out[147]
.sym 60902 $false
.sym 60903 $false
.sym 60904 $false
.sym 60907 processor.ex_mem_reg.data_out[148]
.sym 60908 $false
.sym 60909 $false
.sym 60910 $false
.sym 60913 processor.id_ex_reg.data_out[171]
.sym 60914 $false
.sym 60915 $false
.sym 60916 $false
.sym 60919 processor.id_ex_reg.data_out[175]
.sym 60920 $false
.sym 60921 $false
.sym 60922 $false
.sym 60925 processor.ex_mem_reg.data_out[152]
.sym 60926 $false
.sym 60927 $false
.sym 60928 $false
.sym 60929 $true
.sym 60930 processor.ControlAndStatus_registers.clk$2
.sym 60931 $false
.sym 60932 $abc$16389$new_n3246_
.sym 60933 $abc$16389$new_n3397_
.sym 60934 $abc$16389$new_n1500_
.sym 60935 $abc$16389$new_n3385_
.sym 60936 $abc$16389$new_n1522_
.sym 60937 $abc$16389$new_n1521_
.sym 60938 $abc$16389$new_n3396_
.sym 60939 processor.ex_mem_reg.data_out[143]
.sym 61018 processor.if_id_reg.data_out[55]
.sym 61019 $false
.sym 61020 $false
.sym 61021 $false
.sym 61036 processor.id_ex_reg.data_out[172]
.sym 61037 $false
.sym 61038 $false
.sym 61039 $false
.sym 61042 processor.id_ex_reg.data_out[169]
.sym 61043 $false
.sym 61044 $false
.sym 61045 $false
.sym 61048 processor.if_id_reg.data_out[58]
.sym 61049 $false
.sym 61050 $false
.sym 61051 $false
.sym 61052 $true
.sym 61053 processor.ControlAndStatus_registers.clk$2
.sym 61054 $false
.sym 61055 $abc$16389$new_n3395_
.sym 61056 $abc$16389$new_n3398_
.sym 61057 $abc$16389$new_n1490_
.sym 61058 $abc$16389$auto$simplemap.cc:250:simplemap_eqne$9059[11]_new_inv_
.sym 61059 processor.ex_mem_reg.data_out[154]
.sym 61060 processor.mem_wb_reg.data_out[116]
.sym 61061 processor.id_ex_reg.data_out[168]
.sym 61062 processor.id_ex_reg.data_out[166]
.sym 61147 processor.if_id_reg.data_out[56]
.sym 61148 $false
.sym 61149 $false
.sym 61150 $false
.sym 61165 processor.if_id_reg.data_out[57]
.sym 61166 $false
.sym 61167 $false
.sym 61168 $false
.sym 61171 processor.ex_mem_reg.data_out[149]
.sym 61172 $false
.sym 61173 $false
.sym 61174 $false
.sym 61175 $true
.sym 61176 processor.ControlAndStatus_registers.clk$2
.sym 61177 $false
.sym 61178 processor.branch_predictor_FSM.offset[3]
.sym 61179 processor.branch_predictor_FSM.offset[1]
.sym 61182 processor.branch_predictor_FSM.offset[2]
.sym 61183 processor.ex_mem_reg.data_out[142]
.sym 61185 processor.id_ex_reg.data_out[155]
.sym 61252 $abc$16389$auto$opt_reduce.cc:132:opt_mux$579_new_
.sym 61253 processor.if_id_reg.data_out[55]
.sym 61254 $abc$16389$new_n2633_
.sym 61255 $false
.sym 61276 processor.if_id_reg.data_out[52]
.sym 61277 $abc$16389$auto$opt_reduce.cc:132:opt_mux$579_new_
.sym 61278 $abc$16389$new_n2633_
.sym 61279 $false
.sym 61282 $abc$16389$auto$opt_reduce.cc:132:opt_mux$579_new_
.sym 61283 processor.if_id_reg.data_out[56]
.sym 61284 processor.if_id_reg.data_out[43]
.sym 61285 $abc$16389$auto$simplemap.cc:309:simplemap_lut$6130[1]_new_
.sym 61288 $abc$16389$auto$opt_reduce.cc:132:opt_mux$579_new_
.sym 61289 processor.if_id_reg.data_out[56]
.sym 61290 $abc$16389$new_n2633_
.sym 61291 $false
.sym 61294 processor.if_id_reg.data_out[35]
.sym 61295 processor.if_id_reg.data_out[34]
.sym 61296 processor.if_id_reg.data_out[37]
.sym 61297 $false
.sym 61301 $abc$16389$new_n2616_
.sym 61302 $abc$16389$new_n2604_
.sym 61303 $abc$16389$techmap$techmap\processor.immediate_generator.$procmux$369.$and$/usr/local/bin/../share/yosys/techmap.v:434$7870_Y[11]_new_
.sym 61304 processor.branch_predictor_FSM.offset[0]
.sym 61305 $abc$16389$processor.RegB_mux.input0[0]_new_inv_
.sym 61307 $abc$16389$processor.RegB_mux.input0[2]_new_inv_
.sym 61308 $abc$16389$new_n2605_
.sym 61375 processor.register_files.regDatB[7]
.sym 61376 processor.register_files.wrData_buf[7]
.sym 61377 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 61378 $false
.sym 61381 processor.if_id_reg.data_out[35]
.sym 61382 $abc$16389$techmap\processor.control_unit.$and$verilog/control_unit.v:67$133_Y_new_
.sym 61383 processor.if_id_reg.data_out[34]
.sym 61384 processor.if_id_reg.data_out[63]
.sym 61387 $abc$16389$auto$simplemap.cc:309:simplemap_lut$6130[1]_new_
.sym 61388 processor.if_id_reg.data_out[63]
.sym 61389 $false
.sym 61390 $false
.sym 61393 $abc$16389$new_n2616_
.sym 61394 $abc$16389$new_n2621_
.sym 61395 $abc$16389$techmap$techmap\processor.immediate_generator.$procmux$369.$and$/usr/local/bin/../share/yosys/techmap.v:434$7874_Y[30]_new_
.sym 61396 $false
.sym 61399 processor.if_id_reg.data_out[52]
.sym 61400 $abc$16389$auto$simplemap.cc:309:simplemap_lut$6152_new_
.sym 61401 $abc$16389$techmap$techmap\processor.immediate_generator.$procmux$369.$and$/usr/local/bin/../share/yosys/techmap.v:434$7874_Y[30]_new_
.sym 61402 $abc$16389$techmap$techmap\processor.immediate_generator.$procmux$369.$and$/usr/local/bin/../share/yosys/techmap.v:434$7870_Y[11]_new_
.sym 61405 processor.if_id_reg.data_out[38]
.sym 61406 $abc$16389$new_n2621_
.sym 61407 $abc$16389$new_n2616_
.sym 61408 $abc$16389$new_n2617_
.sym 61411 processor.if_id_reg.data_out[38]
.sym 61412 processor.if_id_reg.data_out[63]
.sym 61413 $abc$16389$new_n2616_
.sym 61414 $abc$16389$new_n2621_
.sym 61417 processor.register_files.wrData[7]
.sym 61418 $false
.sym 61419 $false
.sym 61420 $false
.sym 61421 $true
.sym 61422 processor.ControlAndStatus_registers.clk$2
.sym 61423 $false
.sym 61424 $abc$16389$processor.RegB_mux.input0[9]_new_inv_
.sym 61425 processor.register_files.wrData_buf[0]
.sym 61426 processor.id_ex_reg.data_out[45]
.sym 61428 processor.register_files.wrData_buf[2]
.sym 61430 processor.register_files.wrData_buf[9]
.sym 61498 $abc$16389$auto$simplemap.cc:309:simplemap_lut$6152_new_
.sym 61499 $abc$16389$auto$opt_reduce.cc:132:opt_mux$579_new_
.sym 61500 $false
.sym 61501 $false
.sym 61504 $abc$16389$new_n2624_
.sym 61505 processor.if_id_reg.data_out[50]
.sym 61506 $abc$16389$new_n2623_
.sym 61507 $false
.sym 61510 $abc$16389$techmap\processor.control_unit.$and$verilog/control_unit.v:67$133_Y_new_
.sym 61511 processor.if_id_reg.data_out[35]
.sym 61512 processor.if_id_reg.data_out[34]
.sym 61513 $false
.sym 61516 processor.register_files.regDatB[3]
.sym 61517 processor.register_files.wrData_buf[3]
.sym 61518 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 61519 $false
.sym 61522 $abc$16389$new_n2624_
.sym 61523 processor.if_id_reg.data_out[49]
.sym 61524 $abc$16389$new_n2623_
.sym 61525 $false
.sym 61528 $abc$16389$new_n2624_
.sym 61529 processor.if_id_reg.data_out[44]
.sym 61530 $abc$16389$new_n2623_
.sym 61531 $false
.sym 61534 processor.register_files.regDatA[7]
.sym 61535 processor.register_files.wrData_buf[7]
.sym 61536 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 61537 $false
.sym 61544 $true
.sym 61545 processor.ControlAndStatus_registers.clk$2
.sym 61546 processor.RegA_AddrFwdFlush_mux.select$2
.sym 61547 $abc$16389$processor.RegB_mux.input0[13]_new_inv_
.sym 61549 $abc$16389$processor.RegA_mux.input0[0]_new_inv_
.sym 61550 $abc$16389$processor.RegB_mux.input0[15]_new_inv_
.sym 61551 $abc$16389$processor.RegA_mux.input0[2]_new_inv_
.sym 61552 processor.register_files.wrData_buf[15]
.sym 61553 processor.register_files.wrData_buf[13]
.sym 61627 processor.register_files.regDatA[3]
.sym 61628 processor.register_files.wrData_buf[3]
.sym 61629 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 61630 $false
.sym 61633 processor.register_files.wrData[3]
.sym 61634 $false
.sym 61635 $false
.sym 61636 $false
.sym 61639 processor.if_id_reg.data_out[47]
.sym 61640 $abc$16389$processor.RegA_mux.input0[0]_new_inv_
.sym 61641 processor.RegA_AddrFwdFlush_mux.select$2
.sym 61642 $false
.sym 61645 processor.if_id_reg.data_out[49]
.sym 61646 $abc$16389$processor.RegA_mux.input0[2]_new_inv_
.sym 61647 processor.RegA_AddrFwdFlush_mux.select$2
.sym 61648 $false
.sym 61651 processor.if_id_reg.data_out[50]
.sym 61652 $abc$16389$processor.RegA_mux.input0[3]_new_inv_
.sym 61653 processor.RegA_AddrFwdFlush_mux.select$2
.sym 61654 $false
.sym 61663 processor.if_id_reg.data_out[51]
.sym 61664 $abc$16389$processor.RegA_mux.input0[4]_new_inv_
.sym 61665 processor.RegA_AddrFwdFlush_mux.select$2
.sym 61666 $false
.sym 61667 $true
.sym 61668 processor.ControlAndStatus_registers.clk$2
.sym 61669 $false
.sym 61671 processor.id_ex_reg.data_out[53]
.sym 61674 processor.id_ex_reg.data_out[57]
.sym 61676 processor.id_ex_reg.data_out[59]
.sym 61780 processor.ex_mem_reg.data_out[100]
.sym 61781 $false
.sym 61782 $false
.sym 61783 $false
.sym 61790 $true
.sym 61791 processor.ControlAndStatus_registers.clk$2
.sym 61792 $false
.sym 61903 processor.dataMemOut_fwd_mux.select
.sym 61904 $false
.sym 61905 $false
.sym 61906 $false
.sym 61909 processor.ex_mem_reg.data_out[104]
.sym 61910 $false
.sym 61911 $false
.sym 61912 $false
.sym 61913 $true
.sym 61914 processor.ControlAndStatus_registers.clk$2
.sym 61915 $false
.sym 61916 $abc$16389$processor.wb_fwd1_mux.input0[30]_new_inv_
.sym 61918 $abc$16389$processor.wb_fwd2_mux.input0[30]_new_
.sym 61990 processor.mem_wb_reg.data_out[66]
.sym 61991 processor.mem_wb_reg.data_out[98]
.sym 61992 processor.wb_mux.select
.sym 61993 $false
.sym 61996 $abc$16389$processor.wb_fwd1_mux.input0[30]_new_inv_
.sym 61997 $abc$16389$processor.wb_fwd1_mux.input1[30]_new_inv_
.sym 61998 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 61999 $false
.sym 62014 data_mem_inst.read_data[30]
.sym 62015 processor.ex_mem_reg.data_out[104]
.sym 62016 processor.dataMemOut_fwd_mux.select
.sym 62017 $false
.sym 62020 $abc$16389$processor.wb_fwd1_mux.input1[30]_new_inv_
.sym 62021 $abc$16389$processor.wb_fwd2_mux.input0[30]_new_
.sym 62022 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 62023 $false
.sym 62026 data_mem_inst.read_data[30]
.sym 62027 $false
.sym 62028 $false
.sym 62029 $false
.sym 62032 processor.mem_regwb_mux.input0[30]
.sym 62033 $false
.sym 62034 $false
.sym 62035 $false
.sym 62036 $true
.sym 62037 processor.ControlAndStatus_registers.clk$2
.sym 62038 $false
.sym 62039 $abc$16389$processor.RegB_mux.input0[23]_new_inv_
.sym 62040 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[31]
.sym 62041 $abc$16389$processor.wb_fwd2_mux.input0[31]_new_
.sym 62042 processor.register_files.wrData[27]
.sym 62043 data_mem_inst.write_data[31]
.sym 62044 $abc$16389$processor.wb_fwd1_mux.input0[31]_new_inv_
.sym 62045 $abc$16389$processor.mem_fwd1_mux.input1[31]_new_inv_
.sym 62046 processor.register_files.wrData_buf[23]
.sym 62113 data_mem_inst.read_data[31]
.sym 62114 processor.mem_regwb_mux.input0[31]
.sym 62115 processor.dataMemOut_fwd_mux.select
.sym 62116 $false
.sym 62119 processor.mem_wb_reg.data_out[67]
.sym 62120 processor.mem_wb_reg.data_out[99]
.sym 62121 processor.wb_mux.select
.sym 62122 $false
.sym 62125 processor.mem_wb_reg.data_out[65]
.sym 62126 processor.mem_wb_reg.data_out[97]
.sym 62127 processor.wb_mux.select
.sym 62128 $false
.sym 62137 processor.id_ex_reg.data_out[43]
.sym 62138 $abc$16389$processor.reg_dat_mux.input0[31]_new_inv_
.sym 62139 processor.branch_decide.Jump
.sym 62140 $false
.sym 62143 data_mem_inst.read_data[31]
.sym 62144 $false
.sym 62145 $false
.sym 62146 $false
.sym 62149 data_mem_inst.read_data[29]
.sym 62150 $false
.sym 62151 $false
.sym 62152 $false
.sym 62155 processor.mem_regwb_mux.input0[31]
.sym 62156 $false
.sym 62157 $false
.sym 62158 $false
.sym 62159 $true
.sym 62160 processor.ControlAndStatus_registers.clk$2
.sym 62161 $false
.sym 62162 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[26]
.sym 62163 $abc$16389$processor.wb_fwd2_mux.input0[26]_new_
.sym 62164 $abc$16389$processor.wb_fwd1_mux.input0[29]_new_inv_
.sym 62165 $abc$16389$processor.wb_fwd2_mux.input0[29]_new_
.sym 62166 $abc$16389$processor.mem_fwd1_mux.input1[29]_new_inv_
.sym 62167 $abc$16389$processor.wb_fwd1_mux.input0[26]_new_inv_
.sym 62168 processor.id_ex_reg.data_out[67]
.sym 62236 processor.id_ex_reg.data_out[93]
.sym 62237 $abc$16389$processor.mem_fwd1_mux.input1[17]_new_inv_
.sym 62238 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 62239 $abc$16389$new_n3246_
.sym 62242 $abc$16389$processor.wb_fwd1_mux.input0[29]_new_inv_
.sym 62243 $abc$16389$processor.wb_fwd1_mux.input1[29]_new_inv_
.sym 62244 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 62245 $false
.sym 62248 processor.id_ex_reg.data_out[61]
.sym 62249 $abc$16389$processor.mem_fwd1_mux.input1[17]_new_inv_
.sym 62250 $abc$16389$new_n1538_
.sym 62251 $false
.sym 62254 $abc$16389$processor.wb_fwd1_mux.input1[29]_new_inv_
.sym 62255 $abc$16389$processor.wb_fwd2_mux.input0[29]_new_
.sym 62256 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 62257 $false
.sym 62260 processor.id_ex_reg.data_out[36]
.sym 62261 $abc$16389$processor.reg_dat_mux.input0[24]_new_inv_
.sym 62262 processor.branch_decide.Jump
.sym 62263 $false
.sym 62266 processor.id_ex_reg.data_out[31]
.sym 62267 $abc$16389$processor.reg_dat_mux.input0[19]_new_inv_
.sym 62268 processor.branch_decide.Jump
.sym 62269 $false
.sym 62272 $abc$16389$processor.wb_fwd1_mux.input0[17]_new_inv_
.sym 62273 $abc$16389$processor.wb_fwd1_mux.input1[17]_new_inv_
.sym 62274 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 62275 $false
.sym 62278 $abc$16389$processor.wb_fwd1_mux.input1[26]_new_inv_
.sym 62279 $abc$16389$processor.wb_fwd2_mux.input0[26]_new_
.sym 62280 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 62281 $false
.sym 62285 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[27]
.sym 62286 $abc$16389$processor.reg_dat_mux.input0[27]_new_inv_
.sym 62287 processor.mem_regwb_mux.input0[27]
.sym 62288 $abc$16389$processor.wb_fwd1_mux.input1[19]_new_inv_
.sym 62289 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[19]
.sym 62290 data_mem_inst.write_data[19]
.sym 62291 processor.mem_wb_reg.data_out[87]
.sym 62292 processor.ex_mem_reg.data_out[133]
.sym 62359 $abc$16389$processor.wb_fwd1_mux.input1[24]_new_inv_
.sym 62360 $abc$16389$processor.wb_fwd2_mux.input0[24]_new_
.sym 62361 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 62362 $false
.sym 62365 data_mem_inst.read_data[19]
.sym 62366 processor.mem_regwb_mux.input0[19]
.sym 62367 processor.dataMemOut_fwd_mux.select
.sym 62368 $false
.sym 62371 processor.ex_mem_reg.data_out[125]
.sym 62372 $abc$16389$processor.mem_csrr_mux.input0[19]_new_inv_
.sym 62373 processor.forwarding_unit.MEM_CSRR
.sym 62374 $false
.sym 62377 $abc$16389$processor.wb_fwd1_mux.input0[24]_new_inv_
.sym 62378 $abc$16389$processor.wb_fwd1_mux.input1[24]_new_inv_
.sym 62379 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 62380 $false
.sym 62383 processor.id_ex_reg.data_out[100]
.sym 62384 $abc$16389$processor.mem_fwd1_mux.input1[24]_new_inv_
.sym 62385 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 62386 $abc$16389$new_n3246_
.sym 62389 processor.id_ex_reg.data_out[68]
.sym 62390 $abc$16389$processor.mem_fwd1_mux.input1[24]_new_inv_
.sym 62391 $abc$16389$new_n1538_
.sym 62392 $false
.sym 62395 processor.mem_regwb_mux.input0[19]
.sym 62396 $false
.sym 62397 $false
.sym 62398 $false
.sym 62401 data_mem_inst.write_data[19]
.sym 62402 $false
.sym 62403 $false
.sym 62404 $false
.sym 62405 $true
.sym 62406 processor.ControlAndStatus_registers.clk$2
.sym 62407 $false
.sym 62408 $abc$16389$processor.wb_fwd1_mux.input1[27]_new_inv_
.sym 62411 processor.mem_wb_reg.data_out[95]
.sym 62414 processor.mem_wb_reg.data_out[63]
.sym 62482 data_mem_inst.read_data[24]
.sym 62483 processor.mem_regwb_mux.input0[24]
.sym 62484 processor.dataMemOut_fwd_mux.select
.sym 62485 $false
.sym 62488 processor.ex_mem_reg.data_out[130]
.sym 62489 $abc$16389$processor.mem_csrr_mux.input0[24]_new_inv_
.sym 62490 processor.forwarding_unit.MEM_CSRR
.sym 62491 $false
.sym 62494 processor.mem_wb_reg.data_out[60]
.sym 62495 processor.mem_wb_reg.data_out[92]
.sym 62496 processor.wb_mux.select
.sym 62497 $false
.sym 62500 data_mem_inst.read_data[24]
.sym 62501 processor.ex_mem_reg.data_out[98]
.sym 62502 processor.dataMemOut_fwd_mux.select
.sym 62503 $false
.sym 62512 processor.mem_regwb_mux.input0[24]
.sym 62513 $false
.sym 62514 $false
.sym 62515 $false
.sym 62518 data_mem_inst.write_data[24]
.sym 62519 $false
.sym 62520 $false
.sym 62521 $false
.sym 62524 data_mem_inst.read_data[24]
.sym 62525 $false
.sym 62526 $false
.sym 62527 $false
.sym 62528 $true
.sym 62529 processor.ControlAndStatus_registers.clk$2
.sym 62530 $false
.sym 62531 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][7]_new_inv_
.sym 62532 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][11]_new_inv_
.sym 62533 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][9]_new_inv_
.sym 62534 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][13]_new_inv_
.sym 62535 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][9]_new_inv_
.sym 62537 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][11]_new_inv_
.sym 62605 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[5]
.sym 62606 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[6]
.sym 62607 $abc$16389$new_n1527_
.sym 62608 $abc$16389$new_n1531_
.sym 62611 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][5]_new_inv_
.sym 62612 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][3]_new_inv_
.sym 62613 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 62614 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 62617 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][7]_new_inv_
.sym 62618 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][5]_new_inv_
.sym 62619 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 62620 $false
.sym 62623 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[7]
.sym 62624 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[8]
.sym 62625 $abc$16389$new_n1527_
.sym 62626 $abc$16389$new_n1531_
.sym 62629 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][17]_new_inv_
.sym 62630 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][15]_new_inv_
.sym 62631 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 62632 $false
.sym 62635 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[3]
.sym 62636 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[4]
.sym 62637 $abc$16389$new_n1527_
.sym 62638 $abc$16389$new_n1531_
.sym 62641 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][15]_new_inv_
.sym 62642 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][13]_new_inv_
.sym 62643 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 62644 $false
.sym 62647 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[15]
.sym 62648 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[16]
.sym 62649 $abc$16389$new_n1527_
.sym 62650 $abc$16389$new_n1531_
.sym 62655 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][3]_new_inv_
.sym 62656 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$7\buffer[31:0][3]_new_
.sym 62658 $abc$16389$new_n3271_
.sym 62659 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$7\buffer[31:0][7]_new_inv_
.sym 62661 $abc$16389$new_n2070_
.sym 62728 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[25]
.sym 62729 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[26]
.sym 62730 $abc$16389$new_n1527_
.sym 62731 $abc$16389$new_n1531_
.sym 62734 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][15]_new_inv_
.sym 62735 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][19]_new_inv_
.sym 62736 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 62737 $false
.sym 62740 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$7\buffer[31:0][7]_new_inv_
.sym 62741 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][7]_new_inv_
.sym 62742 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 62743 $abc$16389$new_n1617_
.sym 62746 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][25]_new_inv_
.sym 62747 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][23]_new_inv_
.sym 62748 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 62749 $false
.sym 62752 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][19]_new_inv_
.sym 62753 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][23]_new_inv_
.sym 62754 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 62755 $false
.sym 62758 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][23]_new_inv_
.sym 62759 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][15]_new_inv_
.sym 62760 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 62761 $abc$16389$new_n3271_
.sym 62764 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][27]_new_inv_
.sym 62765 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][25]_new_inv_
.sym 62766 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 62767 $false
.sym 62770 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[27]
.sym 62771 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[28]
.sym 62772 $abc$16389$new_n1527_
.sym 62773 $abc$16389$new_n1531_
.sym 62778 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][29]_new_inv_
.sym 62779 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][29]_new_inv_
.sym 62851 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][27]_new_inv_
.sym 62852 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][23]_new_inv_
.sym 62853 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 62854 $false
.sym 62857 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][29]_new_inv_
.sym 62858 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][27]_new_inv_
.sym 62859 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 62860 $false
.sym 62863 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][31]_new_
.sym 62864 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][27]_new_inv_
.sym 62865 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 62866 $false
.sym 62869 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][7]_new_inv_
.sym 62870 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][15]_new_inv_
.sym 62871 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 62872 $abc$16389$new_n1621_
.sym 62875 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][23]_new_
.sym 62876 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][15]_new_inv_
.sym 62877 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 62878 $false
.sym 62881 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][23]_new_
.sym 62882 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][15]_new_inv_
.sym 62883 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 62884 $abc$16389$new_n1816_
.sym 62887 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][31]_new_
.sym 62888 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 62889 $false
.sym 62890 $false
.sym 62893 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 62894 $abc$16389$new_n1621_
.sym 62895 $false
.sym 62896 $false
.sym 62902 $abc$16389$new_n2118_
.sym 62903 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8429_new_
.sym 62904 $abc$16389$new_n1621_
.sym 62907 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][31]_new_
.sym 62974 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][5]_new_inv_
.sym 62975 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][9]_new_inv_
.sym 62976 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 62977 $false
.sym 62980 $abc$16389$new_n2318_
.sym 62981 $abc$16389$new_n2319_
.sym 62982 $abc$16389$new_n2320_
.sym 62983 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8429_new_
.sym 62986 $abc$16389$new_n2175_
.sym 62987 $abc$16389$new_n2177_
.sym 62988 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8429_new_
.sym 62989 $abc$16389$new_n2149_
.sym 62992 $abc$16389$new_n2145_
.sym 62993 $abc$16389$new_n2146_
.sym 62994 $abc$16389$new_n2149_
.sym 62995 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 62998 $abc$16389$new_n1821_
.sym 62999 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][31]_new_
.sym 63000 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 63001 $false
.sym 63004 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 63005 $abc$16389$new_n1621_
.sym 63006 $false
.sym 63007 $false
.sym 63010 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][5]_new_inv_
.sym 63011 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][9]_new_inv_
.sym 63012 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 63013 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 63016 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 63017 $abc$16389$new_n1621_
.sym 63018 $false
.sym 63019 $false
.sym 63023 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][13]_new_inv_
.sym 63024 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][13]_new_inv_
.sym 63025 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][21]_new_inv_
.sym 63026 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][15]_new_inv_
.sym 63027 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][15]_new_inv_
.sym 63028 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][17]_new_inv_
.sym 63029 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$7\buffer[31:0][25]_new_
.sym 63030 $abc$16389$new_n3317_
.sym 63097 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][3]_new_inv_
.sym 63098 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][5]_new_inv_
.sym 63099 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 63100 $false
.sym 63103 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][9]_new_inv_
.sym 63104 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][13]_new_inv_
.sym 63105 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 63106 $false
.sym 63109 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][5]_new_inv_
.sym 63110 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][7]_new_inv_
.sym 63111 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 63112 $false
.sym 63115 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[5]
.sym 63116 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[4]
.sym 63117 $abc$16389$new_n1527_
.sym 63118 $abc$16389$new_n1531_
.sym 63121 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][17]_new_inv_
.sym 63122 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][13]_new_inv_
.sym 63123 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 63124 $abc$16389$new_n2137_
.sym 63127 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[7]
.sym 63128 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[6]
.sym 63129 $abc$16389$new_n1527_
.sym 63130 $abc$16389$new_n1531_
.sym 63133 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[3]
.sym 63134 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[2]
.sym 63135 $abc$16389$new_n1527_
.sym 63136 $abc$16389$new_n1531_
.sym 63139 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][7]_new_inv_
.sym 63140 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][9]_new_inv_
.sym 63141 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 63142 $false
.sym 63146 $abc$16389$new_n2120_
.sym 63147 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][29]_new_inv_
.sym 63148 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][29]_new_inv_
.sym 63149 $abc$16389$new_n2179_
.sym 63150 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][11]_new_inv_
.sym 63151 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][19]_new_inv_
.sym 63152 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][21]_new_inv_
.sym 63153 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][31]_new_
.sym 63220 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][21]_new_inv_
.sym 63221 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][23]_new_inv_
.sym 63222 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 63223 $false
.sym 63226 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][9]_new_inv_
.sym 63227 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][11]_new_inv_
.sym 63228 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 63229 $false
.sym 63232 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][19]_new_inv_
.sym 63233 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][23]_new_inv_
.sym 63234 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 63235 $abc$16389$new_n2176_
.sym 63238 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][23]_new_inv_
.sym 63239 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][25]_new_inv_
.sym 63240 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 63241 $false
.sym 63244 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][17]_new_inv_
.sym 63245 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][19]_new_inv_
.sym 63246 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 63247 $false
.sym 63250 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[17]
.sym 63251 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[16]
.sym 63252 $abc$16389$new_n1527_
.sym 63253 $abc$16389$new_n1531_
.sym 63256 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][31]_new_
.sym 63257 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][27]_new_inv_
.sym 63258 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 63259 $abc$16389$new_n2137_
.sym 63262 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][19]_new_inv_
.sym 63263 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][27]_new_inv_
.sym 63264 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 63265 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 63272 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14822
.sym 63274 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][27]_new_inv_
.sym 63343 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[4]
.sym 63344 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[3]
.sym 63345 $abc$16389$new_n1527_
.sym 63346 $abc$16389$new_n1531_
.sym 63349 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][2]_new_inv_
.sym 63350 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][4]_new_inv_
.sym 63351 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 63352 $false
.sym 63355 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 63356 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 63357 $false
.sym 63358 $false
.sym 63361 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[2]
.sym 63362 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[1]
.sym 63363 $abc$16389$new_n1527_
.sym 63364 $abc$16389$new_n1531_
.sym 63367 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[0]
.sym 63368 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[0]
.sym 63369 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][2]_new_inv_
.sym 63370 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 63373 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[9]
.sym 63374 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[8]
.sym 63375 $abc$16389$new_n1527_
.sym 63376 $abc$16389$new_n1531_
.sym 63379 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][25]_new_inv_
.sym 63380 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][27]_new_inv_
.sym 63381 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 63382 $false
.sym 63385 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[25]
.sym 63386 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[24]
.sym 63387 $abc$16389$new_n1527_
.sym 63388 $abc$16389$new_n1531_
.sym 63396 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14474
.sym 63466 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][6]_new_inv_
.sym 63467 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][10]_new_inv_
.sym 63468 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 63469 $abc$16389$new_n2176_
.sym 63472 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][4]_new_inv_
.sym 63473 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][6]_new_inv_
.sym 63474 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 63475 $false
.sym 63478 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][6]_new_inv_
.sym 63479 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][8]_new_inv_
.sym 63480 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 63481 $false
.sym 63484 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[8]
.sym 63485 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[7]
.sym 63486 $abc$16389$new_n1527_
.sym 63487 $abc$16389$new_n1531_
.sym 63490 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][2]_new_inv_
.sym 63491 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 63492 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 63493 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 63496 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[6]
.sym 63497 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[5]
.sym 63498 $abc$16389$new_n1527_
.sym 63499 $abc$16389$new_n1531_
.sym 63502 $abc$16389$new_n2190_
.sym 63503 $abc$16389$new_n2191_
.sym 63504 $abc$16389$new_n2192_
.sym 63505 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8429_new_
.sym 63508 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[6]
.sym 63509 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[7]
.sym 63510 $abc$16389$new_n1527_
.sym 63511 $abc$16389$new_n1531_
.sym 63515 $abc$16389$new_n2051_
.sym 63516 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][10]_new_inv_
.sym 63517 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][8]_new_inv_
.sym 63518 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][10]_new_inv_
.sym 63519 $abc$16389$new_n1575_
.sym 63520 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][12]_new_inv_
.sym 63522 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][12]_new_inv_
.sym 63589 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[1]
.sym 63590 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[0]
.sym 63591 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[0]
.sym 63592 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 63595 $abc$16389$new_n1544_
.sym 63596 $abc$16389$new_n1470_
.sym 63597 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][4]_new_inv_
.sym 63598 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 63601 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][8]_new_inv_
.sym 63602 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][4]_new_inv_
.sym 63603 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 63604 $false
.sym 63607 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$7\buffer[31:0][0]_new_inv_
.sym 63608 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 63609 $abc$16389$new_n1575_
.sym 63610 $abc$16389$new_n1617_
.sym 63613 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[3]
.sym 63614 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[2]
.sym 63615 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 63616 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[0]
.sym 63619 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[8]
.sym 63620 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[9]
.sym 63621 $abc$16389$new_n1527_
.sym 63622 $abc$16389$new_n1531_
.sym 63625 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][8]_new_inv_
.sym 63626 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][6]_new_inv_
.sym 63627 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 63628 $false
.sym 63631 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][6]_new_inv_
.sym 63632 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][4]_new_inv_
.sym 63633 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 63634 $false
.sym 63640 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][14]_new_inv_
.sym 63645 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][14]_new_inv_
.sym 63712 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[16]
.sym 63713 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[15]
.sym 63714 $abc$16389$new_n1527_
.sym 63715 $abc$16389$new_n1531_
.sym 63718 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][10]_new_inv_
.sym 63719 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][12]_new_inv_
.sym 63720 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 63721 $false
.sym 63724 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][14]_new_inv_
.sym 63725 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][16]_new_inv_
.sym 63726 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 63727 $false
.sym 63730 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]
.sym 63731 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 63732 $false
.sym 63733 $false
.sym 63736 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[12]
.sym 63737 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[11]
.sym 63738 $abc$16389$new_n1527_
.sym 63739 $abc$16389$new_n1531_
.sym 63742 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][8]_new_inv_
.sym 63743 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][10]_new_inv_
.sym 63744 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 63745 $false
.sym 63748 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][12]_new_inv_
.sym 63749 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][14]_new_inv_
.sym 63750 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 63751 $false
.sym 63754 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[10]
.sym 63755 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[9]
.sym 63756 $abc$16389$new_n1527_
.sym 63757 $abc$16389$new_n1531_
.sym 63835 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][16]_new_inv_
.sym 63836 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][18]_new_inv_
.sym 63837 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 63838 $false
.sym 63847 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[18]
.sym 63848 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[17]
.sym 63849 $abc$16389$new_n1527_
.sym 63850 $abc$16389$new_n1531_
.sym 63859 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][18]_new_inv_
.sym 63860 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][20]_new_inv_
.sym 63861 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 63862 $false
.sym 63877 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][18]_new_inv_
.sym 63878 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][14]_new_inv_
.sym 63879 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 63880 $abc$16389$new_n2137_
.sym 64640 $abc$16389$new_n1489_
.sym 64641 $abc$16389$new_n1492_
.sym 64642 $abc$16389$techmap\processor.forwarding_unit.$ne$verilog/forwarding_unit.v:73$81_Y_new_inv_
.sym 64643 processor.id_ex_reg.data_out[176]
.sym 64645 processor.mem_wb_reg.data_out[107]
.sym 64714 processor.ex_mem_reg.data_out[152]
.sym 64715 processor.id_ex_reg.data_out[175]
.sym 64716 processor.ex_mem_reg.data_out[153]
.sym 64717 processor.id_ex_reg.data_out[176]
.sym 64720 $abc$16389$new_n3243_
.sym 64721 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$9075[4]_new_inv_
.sym 64722 $abc$16389$new_n1516_
.sym 64723 $abc$16389$auto$simplemap.cc:250:simplemap_eqne$9059[11]_new_inv_
.sym 64726 processor.ex_mem_reg.data_out[146]
.sym 64727 processor.mem_wb_reg.data_out[108]
.sym 64728 processor.ex_mem_reg.data_out[147]
.sym 64729 processor.mem_wb_reg.data_out[109]
.sym 64732 processor.mem_wb_reg.data_out[114]
.sym 64733 processor.id_ex_reg.data_out[175]
.sym 64734 processor.mem_wb_reg.data_out[115]
.sym 64735 processor.id_ex_reg.data_out[176]
.sym 64738 processor.ex_mem_reg.data_out[148]
.sym 64739 processor.mem_wb_reg.data_out[110]
.sym 64740 processor.ex_mem_reg.data_out[152]
.sym 64741 processor.mem_wb_reg.data_out[114]
.sym 64744 processor.id_ex_reg.data_out[171]
.sym 64745 processor.ex_mem_reg.data_out[148]
.sym 64746 processor.ex_mem_reg.data_out[147]
.sym 64747 processor.id_ex_reg.data_out[170]
.sym 64750 processor.ex_mem_reg.data_out[148]
.sym 64751 processor.id_ex_reg.data_out[171]
.sym 64752 processor.ex_mem_reg.data_out[145]
.sym 64753 processor.id_ex_reg.data_out[168]
.sym 64756 processor.id_ex_reg.data_out[168]
.sym 64757 $false
.sym 64758 $false
.sym 64759 $false
.sym 64760 $true
.sym 64761 processor.ControlAndStatus_registers.clk$2
.sym 64762 $false
.sym 64763 processor.id_ex_reg.data_out[167]
.sym 64765 processor.ex_mem_reg.data_out[144]
.sym 64767 processor.mem_wb_reg.data_out[106]
.sym 64837 processor.ex_mem_reg.data_out[144]
.sym 64838 processor.id_ex_reg.data_out[167]
.sym 64839 $abc$16389$new_n3245_
.sym 64840 $abc$16389$new_n1521_
.sym 64843 $abc$16389$new_n3396_
.sym 64844 $abc$16389$new_n1500_
.sym 64845 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$8976[4]_new_inv_
.sym 64846 $abc$16389$new_n3385_
.sym 64849 processor.mem_wb_reg.data_out[108]
.sym 64850 processor.id_ex_reg.data_out[169]
.sym 64851 processor.mem_wb_reg.data_out[110]
.sym 64852 processor.id_ex_reg.data_out[171]
.sym 64855 processor.mem_wb_reg.data_out[105]
.sym 64856 processor.id_ex_reg.data_out[166]
.sym 64857 processor.mem_wb_reg.data_out[111]
.sym 64858 processor.id_ex_reg.data_out[172]
.sym 64861 processor.ex_mem_reg.data_out[143]
.sym 64862 processor.id_ex_reg.data_out[166]
.sym 64863 processor.ex_mem_reg.data_out[146]
.sym 64864 processor.id_ex_reg.data_out[169]
.sym 64867 processor.ex_mem_reg.data_out[149]
.sym 64868 processor.id_ex_reg.data_out[172]
.sym 64869 $abc$16389$new_n1522_
.sym 64870 processor.forwarding_unit.MEM_CSRR
.sym 64873 processor.mem_wb_reg.data_out[107]
.sym 64874 processor.id_ex_reg.data_out[168]
.sym 64875 processor.mem_wb_reg.data_out[109]
.sym 64876 processor.id_ex_reg.data_out[170]
.sym 64879 processor.id_ex_reg.data_out[166]
.sym 64880 $false
.sym 64881 $false
.sym 64882 $false
.sym 64883 $true
.sym 64884 processor.ControlAndStatus_registers.clk$2
.sym 64885 $false
.sym 64889 processor.if_id_reg.data_out[56]
.sym 64891 processor.if_id_reg.data_out[52]
.sym 64893 processor.if_id_reg.data_out[57]
.sym 64960 processor.id_ex_reg.data_out[139]
.sym 64961 processor.mem_wb_reg.data_out[116]
.sym 64962 processor.mem_wb_reg.data_out[106]
.sym 64963 processor.id_ex_reg.data_out[167]
.sym 64966 processor.ControlAndStatus_registers.write
.sym 64967 $abc$16389$new_n3395_
.sym 64968 $abc$16389$new_n3397_
.sym 64969 $false
.sym 64972 processor.ex_mem_reg.data_out[149]
.sym 64973 processor.mem_wb_reg.data_out[111]
.sym 64974 processor.ex_mem_reg.data_out[154]
.sym 64975 processor.mem_wb_reg.data_out[116]
.sym 64978 processor.id_ex_reg.data_out[139]
.sym 64979 processor.ex_mem_reg.data_out[154]
.sym 64980 $false
.sym 64981 $false
.sym 64984 processor.id_ex_reg.data_out[139]
.sym 64985 $false
.sym 64986 $false
.sym 64987 $false
.sym 64990 processor.ex_mem_reg.data_out[154]
.sym 64991 $false
.sym 64992 $false
.sym 64993 $false
.sym 64996 processor.if_id_reg.data_out[54]
.sym 64997 $false
.sym 64998 $false
.sym 64999 $false
.sym 65002 processor.if_id_reg.data_out[52]
.sym 65003 $false
.sym 65004 $false
.sym 65005 $false
.sym 65006 $true
.sym 65007 processor.ControlAndStatus_registers.clk$2
.sym 65008 $false
.sym 65009 processor.inst_mux.out[20]
.sym 65011 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 65012 processor.id_ex_reg.data_out[165]
.sym 65083 $abc$16389$auto$opt_reduce.cc:132:opt_mux$579_new_
.sym 65084 processor.if_id_reg.data_out[55]
.sym 65085 processor.if_id_reg.data_out[42]
.sym 65086 $abc$16389$auto$simplemap.cc:309:simplemap_lut$6130[1]_new_
.sym 65089 $abc$16389$auto$opt_reduce.cc:132:opt_mux$579_new_
.sym 65090 processor.if_id_reg.data_out[53]
.sym 65091 processor.if_id_reg.data_out[40]
.sym 65092 $abc$16389$auto$simplemap.cc:309:simplemap_lut$6130[1]_new_
.sym 65107 $abc$16389$auto$opt_reduce.cc:132:opt_mux$579_new_
.sym 65108 processor.if_id_reg.data_out[54]
.sym 65109 processor.if_id_reg.data_out[41]
.sym 65110 $abc$16389$auto$simplemap.cc:309:simplemap_lut$6130[1]_new_
.sym 65113 processor.id_ex_reg.data_out[155]
.sym 65114 $false
.sym 65115 $false
.sym 65116 $false
.sym 65125 processor.if_id_reg.data_out[43]
.sym 65126 $false
.sym 65127 $false
.sym 65128 $false
.sym 65129 $true
.sym 65130 processor.ControlAndStatus_registers.clk$2
.sym 65131 $false
.sym 65132 $abc$16389$processor.RegB_mux.input0[8]_new_inv_
.sym 65133 $abc$16389$processor.RegB_mux.input0[1]_new_inv_
.sym 65134 $abc$16389$processor.RegB_mux.input0[4]_new_inv_
.sym 65135 $abc$16389$techmap\processor.control_unit.$and$verilog/control_unit.v:67$133_Y_new_
.sym 65136 $abc$16389$processor.RegB_mux.input0[11]_new_inv_
.sym 65137 $abc$16389$processor.RegB_mux.input0[10]_new_inv_
.sym 65138 processor.register_files.wrData_buf[4]
.sym 65139 processor.register_files.wrData_buf[1]
.sym 65206 processor.if_id_reg.data_out[34]
.sym 65207 $abc$16389$techmap\processor.control_unit.$and$verilog/control_unit.v:67$133_Y_new_
.sym 65208 $abc$16389$new_n2605_
.sym 65209 processor.if_id_reg.data_out[63]
.sym 65212 processor.if_id_reg.data_out[34]
.sym 65213 $abc$16389$techmap\processor.control_unit.$and$verilog/control_unit.v:67$133_Y_new_
.sym 65214 $abc$16389$new_n2605_
.sym 65215 processor.if_id_reg.data_out[52]
.sym 65218 $abc$16389$auto$simplemap.cc:309:simplemap_lut$6130[1]_new_
.sym 65219 processor.if_id_reg.data_out[38]
.sym 65220 processor.if_id_reg.data_out[39]
.sym 65221 $false
.sym 65224 processor.if_id_reg.data_out[38]
.sym 65225 $abc$16389$auto$simplemap.cc:309:simplemap_lut$6130[1]_new_
.sym 65226 processor.if_id_reg.data_out[39]
.sym 65227 $abc$16389$new_n2604_
.sym 65230 processor.register_files.regDatB[0]
.sym 65231 processor.register_files.wrData_buf[0]
.sym 65232 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 65233 $false
.sym 65242 processor.register_files.regDatB[2]
.sym 65243 processor.register_files.wrData_buf[2]
.sym 65244 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 65245 $false
.sym 65248 $abc$16389$auto$opt_reduce.cc:132:opt_mux$579_new_
.sym 65249 $abc$16389$auto$simplemap.cc:309:simplemap_lut$6130[1]_new_
.sym 65250 $false
.sym 65251 $false
.sym 65255 $abc$16389$processor.RegA_mux.input0[1]_new_inv_
.sym 65256 processor.register_files.wrData_buf[12]
.sym 65257 processor.register_files.wrData_buf[5]
.sym 65258 processor.register_files.wrData_buf[11]
.sym 65260 processor.register_files.wrData_buf[8]
.sym 65329 processor.register_files.regDatB[9]
.sym 65330 processor.register_files.wrData_buf[9]
.sym 65331 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 65332 $false
.sym 65335 processor.register_files.wrData[0]
.sym 65336 $false
.sym 65337 $false
.sym 65338 $false
.sym 65341 processor.if_id_reg.data_out[48]
.sym 65342 $abc$16389$processor.RegA_mux.input0[1]_new_inv_
.sym 65343 processor.RegA_AddrFwdFlush_mux.select$2
.sym 65344 $false
.sym 65353 processor.register_files.wrData[2]
.sym 65354 $false
.sym 65355 $false
.sym 65356 $false
.sym 65365 processor.register_files.wrData[9]
.sym 65366 $false
.sym 65367 $false
.sym 65368 $false
.sym 65375 $true
.sym 65376 processor.ControlAndStatus_registers.clk$2
.sym 65377 $false
.sym 65379 $abc$16389$processor.RegB_mux.input0[12]_new_inv_
.sym 65381 $abc$16389$processor.RegA_mux.input0[4]_new_inv_
.sym 65382 processor.id_ex_reg.data_out[55]
.sym 65383 processor.id_ex_reg.data_out[54]
.sym 65384 processor.id_ex_reg.data_out[56]
.sym 65385 processor.id_ex_reg.data_out[52]
.sym 65452 processor.register_files.regDatB[13]
.sym 65453 processor.register_files.wrData_buf[13]
.sym 65454 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 65455 $false
.sym 65464 processor.register_files.regDatA[0]
.sym 65465 processor.register_files.wrData_buf[0]
.sym 65466 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 65467 $false
.sym 65470 processor.register_files.regDatB[15]
.sym 65471 processor.register_files.wrData_buf[15]
.sym 65472 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 65473 $false
.sym 65476 processor.register_files.regDatA[2]
.sym 65477 processor.register_files.wrData_buf[2]
.sym 65478 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 65479 $false
.sym 65482 processor.register_files.wrData[15]
.sym 65483 $false
.sym 65484 $false
.sym 65485 $false
.sym 65488 processor.register_files.wrData[13]
.sym 65489 $false
.sym 65490 $false
.sym 65491 $false
.sym 65498 $true
.sym 65499 processor.ControlAndStatus_registers.clk$2
.sym 65500 $false
.sym 65506 processor.mem_wb_reg.data_out[21]
.sym 65508 processor.register_files.wrData_buf[10]
.sym 65581 processor.register_files.regDatA[9]
.sym 65582 processor.register_files.wrData_buf[9]
.sym 65583 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 65584 $false
.sym 65599 processor.register_files.regDatA[13]
.sym 65600 processor.register_files.wrData_buf[13]
.sym 65601 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 65602 $false
.sym 65611 processor.register_files.regDatA[15]
.sym 65612 processor.register_files.wrData_buf[15]
.sym 65613 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 65614 $false
.sym 65621 $true
.sym 65622 processor.ControlAndStatus_registers.clk$2
.sym 65623 processor.RegA_AddrFwdFlush_mux.select$2
.sym 65625 processor.mem_wb_reg.data_out[33]
.sym 65629 processor.mem_wb_reg.data_out[23]
.sym 65754 processor.mem_wb_reg.data_out[28]
.sym 65821 processor.id_ex_reg.data_out[74]
.sym 65822 $abc$16389$processor.mem_fwd1_mux.input1[30]_new_inv_
.sym 65823 $abc$16389$new_n1538_
.sym 65824 $false
.sym 65833 processor.id_ex_reg.data_out[106]
.sym 65834 $abc$16389$processor.mem_fwd1_mux.input1[30]_new_inv_
.sym 65835 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 65836 $abc$16389$new_n3246_
.sym 65870 $abc$16389$processor.RegB_mux.input0[31]_new_inv_
.sym 65871 $abc$16389$processor.RegB_mux.input0[22]_new_inv_
.sym 65873 $abc$16389$processor.RegB_mux.input0[24]_new_inv_
.sym 65874 processor.register_files.wrData_buf[31]
.sym 65875 processor.id_ex_reg.data_out[107]
.sym 65876 processor.id_ex_reg.data_out[100]
.sym 65877 processor.id_ex_reg.data_out[104]
.sym 65944 processor.register_files.regDatB[23]
.sym 65945 processor.register_files.wrData_buf[23]
.sym 65946 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 65947 $false
.sym 65950 $abc$16389$processor.wb_fwd1_mux.input0[31]_new_inv_
.sym 65951 $abc$16389$processor.wb_fwd1_mux.input1[31]_new_inv_
.sym 65952 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 65953 $false
.sym 65956 processor.id_ex_reg.data_out[107]
.sym 65957 $abc$16389$processor.mem_fwd1_mux.input1[31]_new_inv_
.sym 65958 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 65959 $abc$16389$new_n3246_
.sym 65962 processor.id_ex_reg.data_out[39]
.sym 65963 $abc$16389$processor.reg_dat_mux.input0[27]_new_inv_
.sym 65964 processor.branch_decide.Jump
.sym 65965 $false
.sym 65968 $abc$16389$processor.wb_fwd1_mux.input1[31]_new_inv_
.sym 65969 $abc$16389$processor.wb_fwd2_mux.input0[31]_new_
.sym 65970 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 65971 $false
.sym 65974 processor.id_ex_reg.data_out[75]
.sym 65975 $abc$16389$processor.mem_fwd1_mux.input1[31]_new_inv_
.sym 65976 $abc$16389$new_n1538_
.sym 65977 $false
.sym 65980 data_mem_inst.read_data[31]
.sym 65981 processor.ex_mem_reg.data_out[105]
.sym 65982 processor.dataMemOut_fwd_mux.select
.sym 65983 $false
.sym 65986 processor.register_files.wrData[23]
.sym 65987 $false
.sym 65988 $false
.sym 65989 $false
.sym 65990 $true
.sym 65991 processor.ControlAndStatus_registers.clk$2
.sym 65992 $false
.sym 65994 processor.register_files.wrData_buf[26]
.sym 65995 processor.register_files.wrData_buf[21]
.sym 65996 processor.id_ex_reg.data_out[92]
.sym 65997 processor.id_ex_reg.data_out[101]
.sym 65998 processor.register_files.wrData_buf[24]
.sym 66000 processor.register_files.wrData_buf[22]
.sym 66067 $abc$16389$processor.wb_fwd1_mux.input0[26]_new_inv_
.sym 66068 $abc$16389$processor.wb_fwd1_mux.input1[26]_new_inv_
.sym 66069 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 66070 $false
.sym 66073 processor.id_ex_reg.data_out[102]
.sym 66074 $abc$16389$processor.mem_fwd1_mux.input1[26]_new_inv_
.sym 66075 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 66076 $abc$16389$new_n3246_
.sym 66079 processor.id_ex_reg.data_out[73]
.sym 66080 $abc$16389$processor.mem_fwd1_mux.input1[29]_new_inv_
.sym 66081 $abc$16389$new_n1538_
.sym 66082 $false
.sym 66085 processor.id_ex_reg.data_out[105]
.sym 66086 $abc$16389$processor.mem_fwd1_mux.input1[29]_new_inv_
.sym 66087 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 66088 $abc$16389$new_n3246_
.sym 66091 data_mem_inst.read_data[29]
.sym 66092 processor.ex_mem_reg.data_out[103]
.sym 66093 processor.dataMemOut_fwd_mux.select
.sym 66094 $false
.sym 66097 processor.id_ex_reg.data_out[70]
.sym 66098 $abc$16389$processor.mem_fwd1_mux.input1[26]_new_inv_
.sym 66099 $abc$16389$new_n1538_
.sym 66100 $false
.sym 66103 processor.register_files.regDatA[23]
.sym 66104 processor.register_files.wrData_buf[23]
.sym 66105 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 66106 $false
.sym 66113 $true
.sym 66114 processor.ControlAndStatus_registers.clk$2
.sym 66115 processor.RegA_AddrFwdFlush_mux.select$2
.sym 66116 $abc$16389$processor.wb_fwd1_mux.input0[19]_new_inv_
.sym 66117 data_mem_inst.write_data[27]
.sym 66118 $abc$16389$processor.mem_fwd1_mux.input1[19]_new_inv_
.sym 66119 $abc$16389$processor.mem_fwd1_mux.input1[27]_new_inv_
.sym 66120 $abc$16389$processor.wb_fwd2_mux.input0[27]_new_
.sym 66121 $abc$16389$processor.wb_fwd2_mux.input0[19]_new_
.sym 66122 processor.id_ex_reg.data_out[68]
.sym 66123 processor.id_ex_reg.data_out[66]
.sym 66190 $abc$16389$processor.wb_fwd1_mux.input0[27]_new_inv_
.sym 66191 $abc$16389$processor.wb_fwd1_mux.input1[27]_new_inv_
.sym 66192 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 66193 $false
.sym 66196 data_mem_inst.read_data[27]
.sym 66197 processor.mem_regwb_mux.input0[27]
.sym 66198 processor.dataMemOut_fwd_mux.select
.sym 66199 $false
.sym 66202 processor.ex_mem_reg.data_out[133]
.sym 66203 $abc$16389$processor.mem_csrr_mux.input0[27]_new_inv_
.sym 66204 processor.forwarding_unit.MEM_CSRR
.sym 66205 $false
.sym 66208 processor.mem_wb_reg.data_out[55]
.sym 66209 processor.mem_wb_reg.data_out[87]
.sym 66210 processor.wb_mux.select
.sym 66211 $false
.sym 66214 $abc$16389$processor.wb_fwd1_mux.input0[19]_new_inv_
.sym 66215 $abc$16389$processor.wb_fwd1_mux.input1[19]_new_inv_
.sym 66216 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 66217 $false
.sym 66220 $abc$16389$processor.wb_fwd1_mux.input1[19]_new_inv_
.sym 66221 $abc$16389$processor.wb_fwd2_mux.input0[19]_new_
.sym 66222 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 66223 $false
.sym 66226 data_mem_inst.read_data[19]
.sym 66227 $false
.sym 66228 $false
.sym 66229 $false
.sym 66232 data_mem_inst.write_data[27]
.sym 66233 $false
.sym 66234 $false
.sym 66235 $false
.sym 66236 $true
.sym 66237 processor.ControlAndStatus_registers.clk$2
.sym 66238 $false
.sym 66313 processor.mem_wb_reg.data_out[63]
.sym 66314 processor.mem_wb_reg.data_out[95]
.sym 66315 processor.wb_mux.select
.sym 66316 $false
.sym 66331 data_mem_inst.read_data[27]
.sym 66332 $false
.sym 66333 $false
.sym 66334 $false
.sym 66349 processor.mem_regwb_mux.input0[27]
.sym 66350 $false
.sym 66351 $false
.sym 66352 $false
.sym 66359 $true
.sym 66360 processor.ControlAndStatus_registers.clk$2
.sym 66361 $false
.sym 66436 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][9]_new_inv_
.sym 66437 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][7]_new_inv_
.sym 66438 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 66439 $false
.sym 66442 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[11]
.sym 66443 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[12]
.sym 66444 $abc$16389$new_n1527_
.sym 66445 $abc$16389$new_n1531_
.sym 66448 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][11]_new_inv_
.sym 66449 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][9]_new_inv_
.sym 66450 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 66451 $false
.sym 66454 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[13]
.sym 66455 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[14]
.sym 66456 $abc$16389$new_n1527_
.sym 66457 $abc$16389$new_n1531_
.sym 66460 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[9]
.sym 66461 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[10]
.sym 66462 $abc$16389$new_n1527_
.sym 66463 $abc$16389$new_n1531_
.sym 66472 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][13]_new_inv_
.sym 66473 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][11]_new_inv_
.sym 66474 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 66475 $false
.sym 66488 processor.id_ex_reg.data_out[144]
.sym 66490 processor.id_ex_reg.data_out[146]
.sym 66565 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][15]_new_inv_
.sym 66566 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][11]_new_inv_
.sym 66567 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 66568 $false
.sym 66571 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 66572 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][7]_new_inv_
.sym 66573 $abc$16389$new_n2074_
.sym 66574 $false
.sym 66583 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][19]_new_inv_
.sym 66584 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][11]_new_inv_
.sym 66585 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 66586 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 66589 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][7]_new_inv_
.sym 66590 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][11]_new_inv_
.sym 66591 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 66592 $false
.sym 66601 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$7\buffer[31:0][3]_new_
.sym 66602 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$11\buffer[31:0][3]_new_inv_
.sym 66603 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 66604 $abc$16389$new_n1617_
.sym 66688 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[29]
.sym 66689 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[30]
.sym 66690 $abc$16389$new_n1527_
.sym 66691 $abc$16389$new_n1531_
.sym 66694 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][31]_new_
.sym 66695 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][29]_new_inv_
.sym 66696 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 66697 $false
.sym 66817 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][29]_new_inv_
.sym 66818 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$5\buffer[31:0][21]_new_inv_
.sym 66819 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 66820 $abc$16389$auto$simplemap.cc:309:simplemap_lut$8429_new_
.sym 66823 processor.id_ex_reg.data_out[141]
.sym 66824 processor.id_ex_reg.data_out[143]
.sym 66825 processor.id_ex_reg.data_out[142]
.sym 66826 processor.id_ex_reg.data_out[140]
.sym 66829 processor.id_ex_reg.data_out[143]
.sym 66830 processor.id_ex_reg.data_out[141]
.sym 66831 processor.id_ex_reg.data_out[140]
.sym 66832 processor.id_ex_reg.data_out[142]
.sym 66847 $abc$16389$new_n1527_
.sym 66848 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[31]
.sym 66849 $abc$16389$new_n1531_
.sym 66850 $false
.sym 66858 $abc$16389$techmap\data_mem_inst.$procmux$363_Y[0]_new_inv_
.sym 66859 data_mem_inst.memread_buf
.sym 66860 data_mem_inst.memwrite_buf
.sym 66928 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[13]
.sym 66929 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[12]
.sym 66930 $abc$16389$new_n1527_
.sym 66931 $abc$16389$new_n1531_
.sym 66934 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][11]_new_inv_
.sym 66935 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][13]_new_inv_
.sym 66936 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 66937 $false
.sym 66940 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][17]_new_inv_
.sym 66941 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][21]_new_inv_
.sym 66942 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 66943 $false
.sym 66946 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[15]
.sym 66947 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[14]
.sym 66948 $abc$16389$new_n1527_
.sym 66949 $abc$16389$new_n1531_
.sym 66952 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][13]_new_inv_
.sym 66953 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][15]_new_inv_
.sym 66954 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 66955 $false
.sym 66958 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][15]_new_inv_
.sym 66959 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][17]_new_inv_
.sym 66960 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 66961 $false
.sym 66964 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][13]_new_inv_
.sym 66965 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][21]_new_inv_
.sym 66966 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 66967 $abc$16389$new_n3317_
.sym 66970 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][17]_new_inv_
.sym 66971 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][25]_new_inv_
.sym 66972 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 66973 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 66978 $abc$16389$techmap$techmap\data_mem_inst.$procmux$341.$and$/usr/local/bin/../share/yosys/techmap.v:434$6790_Y
.sym 66979 $abc$16389$new_n1443_
.sym 66980 data_mem_inst.state[1]
.sym 66982 data_mem_inst.state[0]
.sym 67051 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][27]_new_inv_
.sym 67052 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][29]_new_inv_
.sym 67053 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 67054 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 67057 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[29]
.sym 67058 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[28]
.sym 67059 $abc$16389$new_n1527_
.sym 67060 $abc$16389$new_n1531_
.sym 67063 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 67064 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$3\buffer[31:0][25]_new_inv_
.sym 67065 $abc$16389$new_n2120_
.sym 67066 $false
.sym 67069 $abc$16389$new_n1531_
.sym 67070 $abc$16389$new_n1527_
.sym 67071 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[30]
.sym 67072 $false
.sym 67075 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[11]
.sym 67076 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[10]
.sym 67077 $abc$16389$new_n1527_
.sym 67078 $abc$16389$new_n1531_
.sym 67081 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[19]
.sym 67082 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[18]
.sym 67083 $abc$16389$new_n1527_
.sym 67084 $abc$16389$new_n1531_
.sym 67087 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][19]_new_inv_
.sym 67088 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][21]_new_inv_
.sym 67089 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 67090 $false
.sym 67093 $abc$16389$new_n2179_
.sym 67094 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][31]_new_
.sym 67095 $abc$16389$techmap$techmap\processor.alu_main.$shl$verilog/alu.v:118$27.$1\buffer[31:0][29]_new_inv_
.sym 67096 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 67106 $abc$16389$techmap$techmap810\data_mem_inst.data_block.1.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$809_Y
.sym 67107 $abc$16389$techmap\data_mem_inst.$procmux$353_CMP
.sym 67192 $abc$16389$new_n1440_
.sym 67193 data_mem_inst.state[1]
.sym 67194 $false
.sym 67195 $false
.sym 67204 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[27]
.sym 67205 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[26]
.sym 67206 $abc$16389$new_n1527_
.sym 67207 $abc$16389$new_n1531_
.sym 67230 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14816
.sym 67321 data_mem_inst.state[1]
.sym 67322 $abc$16389$new_n1440_
.sym 67323 $false
.sym 67324 $false
.sym 67420 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][12]_new_inv_
.sym 67421 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][8]_new_inv_
.sym 67422 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 67423 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 67426 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][12]_new_inv_
.sym 67427 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][10]_new_inv_
.sym 67428 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 67429 $false
.sym 67432 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][10]_new_inv_
.sym 67433 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][8]_new_inv_
.sym 67434 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 67435 $false
.sym 67438 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[10]
.sym 67439 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[11]
.sym 67440 $abc$16389$new_n1527_
.sym 67441 $abc$16389$new_n1531_
.sym 67444 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][12]_new_inv_
.sym 67445 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][8]_new_inv_
.sym 67446 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]
.sym 67447 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]
.sym 67450 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[12]
.sym 67451 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[13]
.sym 67452 $abc$16389$new_n1527_
.sym 67453 $abc$16389$new_n1531_
.sym 67462 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][14]_new_inv_
.sym 67463 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][12]_new_inv_
.sym 67464 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 67465 $false
.sym 67473 data_mem_inst.clk_stall
.sym 67555 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[14]
.sym 67556 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[13]
.sym 67557 $abc$16389$new_n1527_
.sym 67558 $abc$16389$new_n1531_
.sym 67585 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[14]
.sym 67586 $abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[15]
.sym 67587 $abc$16389$new_n1527_
.sym 67588 $abc$16389$new_n1531_
.sym 68195 clk24
.sym 68355 processor.forwarding_unit.MEM_CSRR
.sym 68472 processor.mem_wb_reg.data_out[22]
.sym 68477 processor.mem_wb_reg.data_out[105]
.sym 68478 processor.mem_wb_reg.data_out[115]
.sym 68545 $abc$16389$auto$simplemap.cc:250:simplemap_eqne$8929[0]_new_
.sym 68546 processor.ex_mem_reg.data_out[153]
.sym 68547 processor.mem_wb_reg.data_out[115]
.sym 68548 $abc$16389$new_n1490_
.sym 68551 processor.ex_mem_reg.data_out[144]
.sym 68552 processor.mem_wb_reg.data_out[106]
.sym 68553 processor.ex_mem_reg.data_out[145]
.sym 68554 processor.mem_wb_reg.data_out[107]
.sym 68557 $abc$16389$new_n1489_
.sym 68558 $abc$16389$new_n1492_
.sym 68559 $abc$16389$new_n1493_
.sym 68560 $abc$16389$new_n1494_
.sym 68563 processor.if_id_reg.data_out[62]
.sym 68564 $false
.sym 68565 $false
.sym 68566 $false
.sym 68575 processor.ex_mem_reg.data_out[145]
.sym 68576 $false
.sym 68577 $false
.sym 68578 $false
.sym 68591 $true
.sym 68592 processor.ControlAndStatus_registers.clk$2
.sym 68593 $false
.sym 68594 processor.inst_mux.out[26]
.sym 68595 processor.inst_mux.out[21]
.sym 68596 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[30]_new_inv_
.sym 68597 processor.inst_mux.out[29]
.sym 68598 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[22]_new_inv_
.sym 68599 processor.inst_mux.input0[26]
.sym 68600 processor.inst_mux.input0[29]
.sym 68601 processor.if_id_reg.data_out[58]
.sym 68668 processor.if_id_reg.data_out[53]
.sym 68669 $false
.sym 68670 $false
.sym 68671 $false
.sym 68680 processor.id_ex_reg.data_out[167]
.sym 68681 $false
.sym 68682 $false
.sym 68683 $false
.sym 68692 processor.ex_mem_reg.data_out[144]
.sym 68693 $false
.sym 68694 $false
.sym 68695 $false
.sym 68714 $true
.sym 68715 processor.ControlAndStatus_registers.clk$2
.sym 68716 $false
.sym 68717 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$3113[18]_new_inv_
.sym 68718 processor.inst_mux.input0[19]
.sym 68720 $abc$16389$new_n2508_
.sym 68721 processor.inst_mux.out[22]
.sym 68722 $abc$16389$new_n2504_
.sym 68723 processor.id_ex_reg.data_out[164]
.sym 68809 processor.inst_mux.input0[24]
.sym 68810 $false
.sym 68811 $false
.sym 68812 $false
.sym 68821 processor.inst_mux.input0[20]
.sym 68822 $false
.sym 68823 $false
.sym 68824 $false
.sym 68833 processor.inst_mux.input0[25]
.sym 68834 $false
.sym 68835 $false
.sym 68836 $false
.sym 68837 $true
.sym 68838 processor.ControlAndStatus_registers.clk$2
.sym 68839 processor.inst_mux.select$2
.sym 68840 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 68841 $abc$16389$auto$simplemap.cc:250:simplemap_eqne$9094[0]_new_
.sym 68842 $abc$16389$new_n3235_
.sym 68843 $abc$16389$new_n3234_
.sym 68844 $abc$16389$new_n1512_
.sym 68845 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$9106_new_inv_
.sym 68846 processor.id_ex_reg.data_out[163]
.sym 68847 processor.id_ex_reg.data_out[161]
.sym 68914 processor.inst_mux.select$2
.sym 68915 processor.inst_mux.input0[20]
.sym 68916 $false
.sym 68917 $false
.sym 68926 $abc$16389$techmap\processor.forwarding_unit.$ne$verilog/forwarding_unit.v:73$81_Y_new_inv_
.sym 68927 $abc$16389$new_n3398_
.sym 68928 $abc$16389$new_n3235_
.sym 68929 $abc$16389$new_n3239_
.sym 68932 processor.if_id_reg.data_out[56]
.sym 68933 $false
.sym 68934 $false
.sym 68935 $false
.sym 68960 $true
.sym 68961 processor.ControlAndStatus_registers.clk$2
.sym 68962 processor.CSRR_signal
.sym 68963 $abc$16389$new_n3239_
.sym 68964 $abc$16389$new_n1480_
.sym 68966 $abc$16389$new_n1479_
.sym 68967 $abc$16389$new_n3237_
.sym 68968 $abc$16389$new_n3238_
.sym 68969 $abc$16389$processor.RegB_mux.input0[5]_new_inv_
.sym 68970 processor.mem_wb_reg.data_out[103]
.sym 69037 processor.register_files.regDatB[8]
.sym 69038 processor.register_files.wrData_buf[8]
.sym 69039 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 69040 $false
.sym 69043 processor.register_files.regDatB[1]
.sym 69044 processor.register_files.wrData_buf[1]
.sym 69045 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 69046 $false
.sym 69049 processor.register_files.regDatB[4]
.sym 69050 processor.register_files.wrData_buf[4]
.sym 69051 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 69052 $false
.sym 69055 processor.if_id_reg.data_out[37]
.sym 69056 processor.if_id_reg.data_out[38]
.sym 69057 $false
.sym 69058 $false
.sym 69061 processor.register_files.regDatB[11]
.sym 69062 processor.register_files.wrData_buf[11]
.sym 69063 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 69064 $false
.sym 69067 processor.register_files.regDatB[10]
.sym 69068 processor.register_files.wrData_buf[10]
.sym 69069 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 69070 $false
.sym 69073 processor.register_files.wrData[4]
.sym 69074 $false
.sym 69075 $false
.sym 69076 $false
.sym 69079 processor.register_files.wrData[1]
.sym 69080 $false
.sym 69081 $false
.sym 69082 $false
.sym 69083 $true
.sym 69084 processor.ControlAndStatus_registers.clk$2
.sym 69085 $false
.sym 69086 $abc$16389$new_n1534_
.sym 69088 $abc$16389$processor.wb_fwd1_mux.select_new_
.sym 69089 $abc$16389$new_n1535_
.sym 69090 processor.id_ex_reg.data_out[157]
.sym 69091 processor.id_ex_reg.data_out[160]
.sym 69093 processor.id_ex_reg.data_out[49]
.sym 69160 processor.register_files.regDatA[1]
.sym 69161 processor.register_files.wrData_buf[1]
.sym 69162 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 69163 $false
.sym 69166 processor.register_files.wrData[12]
.sym 69167 $false
.sym 69168 $false
.sym 69169 $false
.sym 69172 processor.register_files.wrData[5]
.sym 69173 $false
.sym 69174 $false
.sym 69175 $false
.sym 69178 processor.register_files.wrData[11]
.sym 69179 $false
.sym 69180 $false
.sym 69181 $false
.sym 69190 processor.register_files.wrData[8]
.sym 69191 $false
.sym 69192 $false
.sym 69193 $false
.sym 69206 $true
.sym 69207 processor.ControlAndStatus_registers.clk$2
.sym 69208 $false
.sym 69209 $abc$16389$processor.RegB_mux.input0[6]_new_inv_
.sym 69210 processor.inst_mux.out[15]
.sym 69213 $abc$16389$processor.RegB_mux.input0[14]_new_inv_
.sym 69215 processor.id_ex_reg.data_out[58]
.sym 69289 processor.register_files.regDatB[12]
.sym 69290 processor.register_files.wrData_buf[12]
.sym 69291 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 69292 $false
.sym 69301 processor.register_files.regDatA[4]
.sym 69302 processor.register_files.wrData_buf[4]
.sym 69303 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 69304 $false
.sym 69307 processor.register_files.regDatA[11]
.sym 69308 processor.register_files.wrData_buf[11]
.sym 69309 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 69310 $false
.sym 69313 processor.register_files.regDatA[10]
.sym 69314 processor.register_files.wrData_buf[10]
.sym 69315 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 69316 $false
.sym 69319 processor.register_files.regDatA[12]
.sym 69320 processor.register_files.wrData_buf[12]
.sym 69321 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 69322 $false
.sym 69325 processor.register_files.regDatA[8]
.sym 69326 processor.register_files.wrData_buf[8]
.sym 69327 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 69328 $false
.sym 69329 $true
.sym 69330 processor.ControlAndStatus_registers.clk$2
.sym 69331 processor.RegA_AddrFwdFlush_mux.select$2
.sym 69332 processor.register_files.wrData_buf[14]
.sym 69333 processor.mem_wb_reg.data_out[100]
.sym 69334 processor.register_files.wrData_buf[6]
.sym 69336 processor.ex_mem_reg.data_out[141]
.sym 69337 processor.ex_mem_reg.data_out[139]
.sym 69338 processor.id_ex_reg.data_out[154]
.sym 69339 processor.id_ex_reg.data_out[152]
.sym 69436 processor.ex_mem_reg.data_out[91]
.sym 69437 $false
.sym 69438 $false
.sym 69439 $false
.sym 69448 processor.register_files.wrData[10]
.sym 69449 $false
.sym 69450 $false
.sym 69451 $false
.sym 69452 $true
.sym 69453 processor.ControlAndStatus_registers.clk$2
.sym 69454 $false
.sym 69457 processor.mem_wb_reg.data_out[32]
.sym 69458 processor.forwarding_unit.WB_RegWrite
.sym 69535 processor.ex_mem_reg.data_out[103]
.sym 69536 $false
.sym 69537 $false
.sym 69538 $false
.sym 69559 processor.ex_mem_reg.data_out[93]
.sym 69560 $false
.sym 69561 $false
.sym 69562 $false
.sym 69575 $true
.sym 69576 processor.ControlAndStatus_registers.clk$2
.sym 69577 $false
.sym 69578 $abc$16389$processor.RegB_mux.input0[20]_new_inv_
.sym 69579 $abc$16389$processor.RegB_mux.input0[19]_new_inv_
.sym 69580 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 69581 processor.id_ex_reg.data_out[103]
.sym 69582 processor.id_ex_reg.data_out[106]
.sym 69583 processor.id_ex_reg.data_out[95]
.sym 69585 processor.id_ex_reg.data_out[93]
.sym 69694 processor.ex_mem_reg.data_out[98]
.sym 69695 $false
.sym 69696 $false
.sym 69697 $false
.sym 69698 $true
.sym 69699 processor.ControlAndStatus_registers.clk$2
.sym 69700 $false
.sym 69701 $abc$16389$processor.RegB_mux.input0[28]_new_inv_
.sym 69702 $abc$16389$processor.RegB_mux.input0[29]_new_inv_
.sym 69703 processor.Jump1
.sym 69704 processor.register_files.wrData_buf[18]
.sym 69705 processor.register_files.wrData_buf[17]
.sym 69706 processor.id_ex_reg.data_out[105]
.sym 69707 processor.register_files.wrData_buf[20]
.sym 69708 processor.register_files.wrData_buf[28]
.sym 69775 processor.register_files.regDatB[31]
.sym 69776 processor.register_files.wrData_buf[31]
.sym 69777 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 69778 $false
.sym 69781 processor.register_files.regDatB[22]
.sym 69782 processor.register_files.wrData_buf[22]
.sym 69783 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 69784 $false
.sym 69793 processor.register_files.regDatB[24]
.sym 69794 processor.register_files.wrData_buf[24]
.sym 69795 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 69796 $false
.sym 69799 processor.register_files.wrData[31]
.sym 69800 $false
.sym 69801 $false
.sym 69802 $false
.sym 69805 processor.ControlAndStatus_registers.rdVal_CSR[31]
.sym 69806 $abc$16389$processor.RegB_mux.input0[31]_new_inv_
.sym 69807 processor.CSRR_signal
.sym 69808 $false
.sym 69811 processor.ControlAndStatus_registers.rdVal_CSR[24]
.sym 69812 $abc$16389$processor.RegB_mux.input0[24]_new_inv_
.sym 69813 processor.CSRR_signal
.sym 69814 $false
.sym 69817 processor.ControlAndStatus_registers.rdVal_CSR[28]
.sym 69818 $abc$16389$processor.RegB_mux.input0[28]_new_inv_
.sym 69819 processor.CSRR_signal
.sym 69820 $false
.sym 69821 $true
.sym 69822 processor.ControlAndStatus_registers.clk$2
.sym 69823 $false
.sym 69824 $abc$16389$processor.RegB_mux.input0[25]_new_inv_
.sym 69825 $abc$16389$processor.RegB_mux.input0[21]_new_inv_
.sym 69826 $abc$16389$processor.RegB_mux.input0[16]_new_inv_
.sym 69827 processor.id_ex_reg.data_out[61]
.sym 69828 processor.id_ex_reg.data_out[73]
.sym 69829 processor.id_ex_reg.data_out[60]
.sym 69830 processor.id_ex_reg.data_out[70]
.sym 69904 processor.register_files.wrData[26]
.sym 69905 $false
.sym 69906 $false
.sym 69907 $false
.sym 69910 processor.register_files.wrData[21]
.sym 69911 $false
.sym 69912 $false
.sym 69913 $false
.sym 69916 processor.ControlAndStatus_registers.rdVal_CSR[16]
.sym 69917 $abc$16389$processor.RegB_mux.input0[16]_new_inv_
.sym 69918 processor.CSRR_signal
.sym 69919 $false
.sym 69922 processor.ControlAndStatus_registers.rdVal_CSR[25]
.sym 69923 $abc$16389$processor.RegB_mux.input0[25]_new_inv_
.sym 69924 processor.CSRR_signal
.sym 69925 $false
.sym 69928 processor.register_files.wrData[24]
.sym 69929 $false
.sym 69930 $false
.sym 69931 $false
.sym 69940 processor.register_files.wrData[22]
.sym 69941 $false
.sym 69942 $false
.sym 69943 $false
.sym 69944 $true
.sym 69945 processor.ControlAndStatus_registers.clk$2
.sym 69946 $false
.sym 69950 processor.id_ex_reg.data_out[62]
.sym 69953 processor.id_ex_reg.data_out[63]
.sym 69954 processor.id_ex_reg.data_out[69]
.sym 70021 processor.id_ex_reg.data_out[63]
.sym 70022 $abc$16389$processor.mem_fwd1_mux.input1[19]_new_inv_
.sym 70023 $abc$16389$new_n1538_
.sym 70024 $false
.sym 70027 $abc$16389$processor.wb_fwd1_mux.input1[27]_new_inv_
.sym 70028 $abc$16389$processor.wb_fwd2_mux.input0[27]_new_
.sym 70029 $abc$16389$processor.wb_fwd2_mux.select_new_inv_
.sym 70030 $false
.sym 70033 data_mem_inst.read_data[19]
.sym 70034 processor.ex_mem_reg.data_out[93]
.sym 70035 processor.dataMemOut_fwd_mux.select
.sym 70036 $false
.sym 70039 data_mem_inst.read_data[27]
.sym 70040 processor.ex_mem_reg.data_out[101]
.sym 70041 processor.dataMemOut_fwd_mux.select
.sym 70042 $false
.sym 70045 processor.id_ex_reg.data_out[103]
.sym 70046 $abc$16389$processor.mem_fwd1_mux.input1[27]_new_inv_
.sym 70047 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 70048 $abc$16389$new_n3246_
.sym 70051 processor.id_ex_reg.data_out[95]
.sym 70052 $abc$16389$processor.mem_fwd1_mux.input1[19]_new_inv_
.sym 70053 $abc$16389$techmap\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_
.sym 70054 $abc$16389$new_n3246_
.sym 70057 processor.register_files.regDatA[24]
.sym 70058 processor.register_files.wrData_buf[24]
.sym 70059 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 70060 $false
.sym 70063 processor.register_files.regDatA[22]
.sym 70064 processor.register_files.wrData_buf[22]
.sym 70065 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 70066 $false
.sym 70067 $true
.sym 70068 processor.ControlAndStatus_registers.clk$2
.sym 70069 processor.RegA_AddrFwdFlush_mux.select$2
.sym 70408 processor.if_id_reg.data_out[46]
.sym 70409 processor.if_id_reg.data_out[45]
.sym 70410 processor.if_id_reg.data_out[44]
.sym 70411 $abc$16389$auto$simplemap.cc:256:simplemap_eqne$8569_new_inv_
.sym 70420 processor.if_id_reg.data_out[45]
.sym 70421 processor.if_id_reg.data_out[44]
.sym 70422 $abc$16389$auto$simplemap.cc:256:simplemap_eqne$8569_new_inv_
.sym 70423 processor.if_id_reg.data_out[46]
.sym 70436 $true
.sym 70437 processor.ControlAndStatus_registers.clk$2
.sym 70438 $abc$16389$auto$rtlil.cc:1927:NotGate$16369
.sym 70783 processor.id_ex_reg.data_out[4]
.sym 70784 processor.id_ex_reg.data_out[5]
.sym 70785 processor.ex_cont_mux.select
.sym 70786 data_mem_inst.state[0]
.sym 70789 processor.id_ex_reg.data_out[5]
.sym 70790 $false
.sym 70791 $false
.sym 70792 $false
.sym 70795 processor.id_ex_reg.data_out[4]
.sym 70796 $false
.sym 70797 $false
.sym 70798 $false
.sym 70805 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14474$2
.sym 70806 clk6$2
.sym 70807 processor.ex_cont_mux.select
.sym 70813 data_mem_inst.state[4]
.sym 70888 $abc$16389$techmap\data_mem_inst.$procmux$363_Y[0]_new_inv_
.sym 70889 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14474$2
.sym 70890 $false
.sym 70891 $false
.sym 70894 data_mem_inst.memread_buf
.sym 70895 $abc$16389$techmap\data_mem_inst.$procmux$353_CMP
.sym 70896 $false
.sym 70897 $false
.sym 70900 data_mem_inst.memwrite_buf
.sym 70901 data_mem_inst.memread_buf
.sym 70902 $abc$16389$techmap\data_mem_inst.$procmux$353_CMP
.sym 70903 $false
.sym 70912 $abc$16389$techmap$techmap\data_mem_inst.$procmux$341.$and$/usr/local/bin/../share/yosys/techmap.v:434$6790_Y
.sym 70913 $abc$16389$new_n1443_
.sym 70914 $false
.sym 70915 $false
.sym 70928 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15014$2
.sym 70929 clk6$2
.sym 70930 $false
.sym 70931 $abc$16389$new_n1426_
.sym 70936 $abc$16389$new_n1440_
.sym 71041 $abc$16389$new_n1426_
.sym 71042 data_mem_inst.state[1]
.sym 71043 $false
.sym 71044 $false
.sym 71047 data_mem_inst.state[1]
.sym 71048 $abc$16389$new_n1426_
.sym 71049 $false
.sym 71050 $false
.sym 71170 $abc$16389$techmap$techmap810\data_mem_inst.data_block.1.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$809_Y
.sym 71171 $abc$16389$new_n1440_
.sym 71172 $false
.sym 71173 $false
.sym 71184 data_mem_inst.state[14]
.sym 71398 $abc$16389$techmap$techmap\data_mem_inst.$procmux$341.$and$/usr/local/bin/../share/yosys/techmap.v:434$6790_Y
.sym 71399 $false
.sym 71400 $false
.sym 71401 $false
.sym 71420 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14816
.sym 71421 clk6$2
.sym 71422 $false
.sym 72166 clk24
.sym 72167 $false
.sym 72168 $false
.sym 72169 $false
.sym 72176 $true
.sym 72177 clk48
.sym 72178 $false
.sym 72181 processor.ControlAndStatus_registers.rdVal_CSR[19]
.sym 72185 processor.ControlAndStatus_registers.rdVal_CSR[18]
.sym 72295 processor.id_ex_reg.data_out[3]
.sym 72296 $false
.sym 72297 $false
.sym 72298 $false
.sym 72299 $true
.sym 72300 processor.ControlAndStatus_registers.clk$2
.sym 72301 processor.ex_cont_mux.select
.sym 72304 processor.ControlAndStatus_registers.rdVal_CSR[17]
.sym 72308 processor.ControlAndStatus_registers.rdVal_CSR[16]
.sym 72382 processor.ex_mem_reg.data_out[92]
.sym 72383 $false
.sym 72384 $false
.sym 72385 $false
.sym 72412 processor.ex_mem_reg.data_out[143]
.sym 72413 $false
.sym 72414 $false
.sym 72415 $false
.sym 72418 processor.ex_mem_reg.data_out[153]
.sym 72419 $false
.sym 72420 $false
.sym 72421 $false
.sym 72422 $true
.sym 72423 processor.ControlAndStatus_registers.clk$2
.sym 72424 $false
.sym 72427 processor.ControlAndStatus_registers.rdVal_CSR[27]
.sym 72431 processor.ControlAndStatus_registers.rdVal_CSR[26]
.sym 72499 processor.inst_mux.select$2
.sym 72500 processor.inst_mux.input0[26]
.sym 72501 $false
.sym 72502 $false
.sym 72505 processor.inst_mux.select$2
.sym 72506 processor.inst_mux.input0[21]
.sym 72507 $false
.sym 72508 $false
.sym 72511 processor.PC.outAddr[2]
.sym 72512 processor.PC.outAddr[3]
.sym 72513 processor.PC.outAddr[5]
.sym 72514 processor.PC.outAddr[4]
.sym 72517 processor.inst_mux.select$2
.sym 72518 processor.inst_mux.input0[29]
.sym 72519 $false
.sym 72520 $false
.sym 72523 processor.PC.outAddr[2]
.sym 72524 processor.PC.outAddr[5]
.sym 72525 processor.PC.outAddr[4]
.sym 72526 processor.PC.outAddr[3]
.sym 72529 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[30]_new_inv_
.sym 72530 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[31]_new_inv_
.sym 72531 processor.PC.outAddr[6]
.sym 72532 $abc$16389$new_n2504_
.sym 72535 processor.inst_mux.input0[26]
.sym 72536 processor.inst_mux.input0[19]
.sym 72537 $false
.sym 72538 $false
.sym 72541 processor.inst_mux.input0[26]
.sym 72542 $false
.sym 72543 $false
.sym 72544 $false
.sym 72545 $true
.sym 72546 processor.ControlAndStatus_registers.clk$2
.sym 72547 processor.inst_mux.select$2
.sym 72550 processor.ControlAndStatus_registers.rdVal_CSR[25]
.sym 72554 processor.ControlAndStatus_registers.rdVal_CSR[24]
.sym 72622 processor.PC.outAddr[2]
.sym 72623 processor.PC.outAddr[4]
.sym 72624 processor.PC.outAddr[3]
.sym 72625 $false
.sym 72628 $abc$16389$new_n2505_
.sym 72629 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$3113[18]_new_inv_
.sym 72630 $abc$16389$new_n2508_
.sym 72631 processor.PC.outAddr[7]
.sym 72640 processor.PC.outAddr[6]
.sym 72641 processor.PC.outAddr[5]
.sym 72642 $false
.sym 72643 $false
.sym 72646 processor.inst_mux.select$2
.sym 72647 processor.inst_mux.input0[22]
.sym 72648 $false
.sym 72649 $false
.sym 72652 processor.PC.outAddr[7]
.sym 72653 $abc$16389$new_n2505_
.sym 72654 $false
.sym 72655 $false
.sym 72658 processor.if_id_reg.data_out[55]
.sym 72659 $false
.sym 72660 $false
.sym 72661 $false
.sym 72668 $true
.sym 72669 processor.ControlAndStatus_registers.clk$2
.sym 72670 processor.CSRR_signal
.sym 72671 processor.register_files.regDatB[15]
.sym 72672 processor.register_files.regDatB[14]
.sym 72673 processor.register_files.regDatB[13]
.sym 72674 processor.register_files.regDatB[12]
.sym 72675 processor.register_files.regDatB[11]
.sym 72676 processor.register_files.regDatB[10]
.sym 72677 processor.register_files.regDatB[9]
.sym 72678 processor.register_files.regDatB[8]
.sym 72745 processor.ex_mem_reg.data_out[142]
.sym 72746 processor.id_ex_reg.data_out[165]
.sym 72747 $abc$16389$techmap$techmap819\processor.register_files.regfile.1.0.1.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$818_Y
.sym 72748 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$9106_new_inv_
.sym 72751 processor.ex_mem_reg.data_out[138]
.sym 72752 processor.id_ex_reg.data_out[161]
.sym 72753 $false
.sym 72754 $false
.sym 72757 $abc$16389$auto$simplemap.cc:250:simplemap_eqne$8996[1]_new_
.sym 72758 $abc$16389$new_n3234_
.sym 72759 processor.forwarding_unit.WB_RegWrite
.sym 72760 $abc$16389$new_n3233_
.sym 72763 processor.mem_wb_reg.data_out[103]
.sym 72764 processor.id_ex_reg.data_out[164]
.sym 72765 processor.mem_wb_reg.data_out[104]
.sym 72766 processor.id_ex_reg.data_out[165]
.sym 72769 processor.ex_mem_reg.data_out[139]
.sym 72770 processor.id_ex_reg.data_out[162]
.sym 72771 processor.ex_mem_reg.data_out[140]
.sym 72772 processor.id_ex_reg.data_out[163]
.sym 72775 $abc$16389$auto$simplemap.cc:250:simplemap_eqne$9094[0]_new_
.sym 72776 processor.ex_mem_reg.data_out[141]
.sym 72777 processor.id_ex_reg.data_out[164]
.sym 72778 $abc$16389$new_n1512_
.sym 72781 processor.if_id_reg.data_out[54]
.sym 72782 $false
.sym 72783 $false
.sym 72784 $false
.sym 72787 processor.if_id_reg.data_out[52]
.sym 72788 $false
.sym 72789 $false
.sym 72790 $false
.sym 72791 $true
.sym 72792 processor.ControlAndStatus_registers.clk$2
.sym 72793 processor.CSRR_signal
.sym 72794 processor.register_files.regDatB[7]
.sym 72795 processor.register_files.regDatB[6]
.sym 72796 processor.register_files.regDatB[5]
.sym 72797 processor.register_files.regDatB[4]
.sym 72798 processor.register_files.regDatB[3]
.sym 72799 processor.register_files.regDatB[2]
.sym 72800 processor.register_files.regDatB[1]
.sym 72801 processor.register_files.regDatB[0]
.sym 72868 $abc$16389$new_n1479_
.sym 72869 processor.ex_mem_reg.data_out[141]
.sym 72870 $abc$16389$new_n3238_
.sym 72871 processor.mem_wb_reg.data_out[103]
.sym 72874 processor.ex_mem_reg.data_out[142]
.sym 72875 processor.mem_wb_reg.data_out[104]
.sym 72876 processor.mem_wb_reg.data_out[101]
.sym 72877 processor.ex_mem_reg.data_out[139]
.sym 72886 processor.mem_wb_reg.data_out[100]
.sym 72887 processor.mem_wb_reg.data_out[101]
.sym 72888 processor.mem_wb_reg.data_out[102]
.sym 72889 processor.mem_wb_reg.data_out[104]
.sym 72892 processor.mem_wb_reg.data_out[104]
.sym 72893 processor.ex_mem_reg.data_out[142]
.sym 72894 processor.mem_wb_reg.data_out[102]
.sym 72895 processor.ex_mem_reg.data_out[140]
.sym 72898 processor.mem_wb_reg.data_out[100]
.sym 72899 processor.ex_mem_reg.data_out[138]
.sym 72900 $abc$16389$new_n3237_
.sym 72901 $abc$16389$new_n1480_
.sym 72904 processor.register_files.regDatB[5]
.sym 72905 processor.register_files.wrData_buf[5]
.sym 72906 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 72907 $false
.sym 72910 processor.ex_mem_reg.data_out[141]
.sym 72911 $false
.sym 72912 $false
.sym 72913 $false
.sym 72914 $true
.sym 72915 processor.ControlAndStatus_registers.clk$2
.sym 72916 $false
.sym 72917 processor.register_files.regDatA[15]
.sym 72918 processor.register_files.regDatA[14]
.sym 72919 processor.register_files.regDatA[13]
.sym 72920 processor.register_files.regDatA[12]
.sym 72921 processor.register_files.regDatA[11]
.sym 72922 processor.register_files.regDatA[10]
.sym 72923 processor.register_files.regDatA[9]
.sym 72924 processor.register_files.regDatA[8]
.sym 72991 processor.mem_wb_reg.data_out[101]
.sym 72992 processor.id_ex_reg.data_out[157]
.sym 72993 processor.forwarding_unit.WB_RegWrite
.sym 72994 $false
.sym 73003 $abc$16389$new_n3239_
.sym 73004 $abc$16389$new_n1534_
.sym 73005 $abc$16389$new_n1535_
.sym 73006 $abc$16389$new_n1536_
.sym 73009 processor.mem_wb_reg.data_out[103]
.sym 73010 processor.id_ex_reg.data_out[159]
.sym 73011 processor.mem_wb_reg.data_out[104]
.sym 73012 processor.id_ex_reg.data_out[160]
.sym 73015 processor.if_id_reg.data_out[48]
.sym 73016 $false
.sym 73017 $false
.sym 73018 $false
.sym 73021 processor.if_id_reg.data_out[51]
.sym 73022 $false
.sym 73023 $false
.sym 73024 $false
.sym 73033 processor.register_files.regDatA[5]
.sym 73034 processor.register_files.wrData_buf[5]
.sym 73035 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 73036 $false
.sym 73037 $true
.sym 73038 processor.ControlAndStatus_registers.clk$2
.sym 73039 processor.RegA_AddrFwdFlush_mux.select$2
.sym 73040 processor.register_files.regDatA[7]
.sym 73041 processor.register_files.regDatA[6]
.sym 73042 processor.register_files.regDatA[5]
.sym 73043 processor.register_files.regDatA[4]
.sym 73044 processor.register_files.regDatA[3]
.sym 73045 processor.register_files.regDatA[2]
.sym 73046 processor.register_files.regDatA[1]
.sym 73047 processor.register_files.regDatA[0]
.sym 73114 processor.register_files.regDatB[6]
.sym 73115 processor.register_files.wrData_buf[6]
.sym 73116 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 73117 $false
.sym 73120 processor.inst_mux.select$2
.sym 73121 processor.inst_mux.input0[15]
.sym 73122 $false
.sym 73123 $false
.sym 73138 processor.register_files.regDatB[14]
.sym 73139 processor.register_files.wrData_buf[14]
.sym 73140 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 73141 $false
.sym 73150 processor.register_files.regDatA[14]
.sym 73151 processor.register_files.wrData_buf[14]
.sym 73152 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 73153 $false
.sym 73160 $true
.sym 73161 processor.ControlAndStatus_registers.clk$2
.sym 73162 processor.RegA_AddrFwdFlush_mux.select$2
.sym 73165 processor.ControlAndStatus_registers.rdVal_CSR[31]
.sym 73169 processor.ControlAndStatus_registers.rdVal_CSR[30]
.sym 73237 processor.register_files.wrData[14]
.sym 73238 $false
.sym 73239 $false
.sym 73240 $false
.sym 73243 processor.ex_mem_reg.data_out[138]
.sym 73244 $false
.sym 73245 $false
.sym 73246 $false
.sym 73249 processor.register_files.wrData[6]
.sym 73250 $false
.sym 73251 $false
.sym 73252 $false
.sym 73261 processor.id_ex_reg.data_out[154]
.sym 73262 $false
.sym 73263 $false
.sym 73264 $false
.sym 73267 processor.id_ex_reg.data_out[152]
.sym 73268 $false
.sym 73269 $false
.sym 73270 $false
.sym 73273 processor.if_id_reg.data_out[42]
.sym 73274 $false
.sym 73275 $false
.sym 73276 $false
.sym 73279 processor.if_id_reg.data_out[40]
.sym 73280 $false
.sym 73281 $false
.sym 73282 $false
.sym 73283 $true
.sym 73284 processor.ControlAndStatus_registers.clk$2
.sym 73285 $false
.sym 73288 processor.ControlAndStatus_registers.rdVal_CSR[29]
.sym 73292 processor.ControlAndStatus_registers.rdVal_CSR[28]
.sym 73372 processor.ex_mem_reg.data_out[102]
.sym 73373 $false
.sym 73374 $false
.sym 73375 $false
.sym 73378 processor.forwarding_unit.MEM_RegWrite
.sym 73379 $false
.sym 73380 $false
.sym 73381 $false
.sym 73406 $true
.sym 73407 processor.ControlAndStatus_registers.clk$2
.sym 73408 $false
.sym 73409 processor.register_files.regDatB[31]
.sym 73410 processor.register_files.regDatB[30]
.sym 73411 processor.register_files.regDatB[29]
.sym 73412 processor.register_files.regDatB[28]
.sym 73413 processor.register_files.regDatB[27]
.sym 73414 processor.register_files.regDatB[26]
.sym 73415 processor.register_files.regDatB[25]
.sym 73416 processor.register_files.regDatB[24]
.sym 73483 processor.register_files.regDatB[20]
.sym 73484 processor.register_files.wrData_buf[20]
.sym 73485 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 73486 $false
.sym 73489 processor.register_files.regDatB[19]
.sym 73490 processor.register_files.wrData_buf[19]
.sym 73491 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 73492 $false
.sym 73495 $abc$16389$techmap$techmap819\processor.register_files.regfile.1.0.1.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$818_Y
.sym 73496 $false
.sym 73497 $false
.sym 73498 $false
.sym 73501 processor.ControlAndStatus_registers.rdVal_CSR[27]
.sym 73502 $abc$16389$processor.RegB_mux.input0[27]_new_inv_
.sym 73503 processor.CSRR_signal
.sym 73504 $false
.sym 73507 processor.ControlAndStatus_registers.rdVal_CSR[30]
.sym 73508 $abc$16389$processor.RegB_mux.input0[30]_new_inv_
.sym 73509 processor.CSRR_signal
.sym 73510 $false
.sym 73513 processor.ControlAndStatus_registers.rdVal_CSR[19]
.sym 73514 $abc$16389$processor.RegB_mux.input0[19]_new_inv_
.sym 73515 processor.CSRR_signal
.sym 73516 $false
.sym 73525 processor.ControlAndStatus_registers.rdVal_CSR[17]
.sym 73526 $abc$16389$processor.RegB_mux.input0[17]_new_inv_
.sym 73527 processor.CSRR_signal
.sym 73528 $false
.sym 73529 $true
.sym 73530 processor.ControlAndStatus_registers.clk$2
.sym 73531 $false
.sym 73532 processor.register_files.regDatB[23]
.sym 73533 processor.register_files.regDatB[22]
.sym 73534 processor.register_files.regDatB[21]
.sym 73535 processor.register_files.regDatB[20]
.sym 73536 processor.register_files.regDatB[19]
.sym 73537 processor.register_files.regDatB[18]
.sym 73538 processor.register_files.regDatB[17]
.sym 73539 processor.register_files.regDatB[16]
.sym 73606 processor.register_files.regDatB[28]
.sym 73607 processor.register_files.wrData_buf[28]
.sym 73608 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 73609 $false
.sym 73612 processor.register_files.regDatB[29]
.sym 73613 processor.register_files.wrData_buf[29]
.sym 73614 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 73615 $false
.sym 73618 processor.if_id_reg.data_out[36]
.sym 73619 $abc$16389$techmap\processor.control_unit.$and$verilog/control_unit.v:67$133_Y_new_
.sym 73620 processor.if_id_reg.data_out[34]
.sym 73621 $false
.sym 73624 processor.register_files.wrData[18]
.sym 73625 $false
.sym 73626 $false
.sym 73627 $false
.sym 73630 processor.register_files.wrData[17]
.sym 73631 $false
.sym 73632 $false
.sym 73633 $false
.sym 73636 processor.ControlAndStatus_registers.rdVal_CSR[29]
.sym 73637 $abc$16389$processor.RegB_mux.input0[29]_new_inv_
.sym 73638 processor.CSRR_signal
.sym 73639 $false
.sym 73642 processor.register_files.wrData[20]
.sym 73643 $false
.sym 73644 $false
.sym 73645 $false
.sym 73648 processor.register_files.wrData[28]
.sym 73649 $false
.sym 73650 $false
.sym 73651 $false
.sym 73652 $true
.sym 73653 processor.ControlAndStatus_registers.clk$2
.sym 73654 $false
.sym 73655 processor.register_files.regDatA[31]
.sym 73656 processor.register_files.regDatA[30]
.sym 73657 processor.register_files.regDatA[29]
.sym 73658 processor.register_files.regDatA[28]
.sym 73659 processor.register_files.regDatA[27]
.sym 73660 processor.register_files.regDatA[26]
.sym 73661 processor.register_files.regDatA[25]
.sym 73662 processor.register_files.regDatA[24]
.sym 73729 processor.register_files.regDatB[25]
.sym 73730 processor.register_files.wrData_buf[25]
.sym 73731 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 73732 $false
.sym 73735 processor.register_files.regDatB[21]
.sym 73736 processor.register_files.wrData_buf[21]
.sym 73737 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 73738 $false
.sym 73741 processor.register_files.regDatB[16]
.sym 73742 processor.register_files.wrData_buf[16]
.sym 73743 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 73744 $false
.sym 73747 processor.register_files.regDatA[17]
.sym 73748 processor.register_files.wrData_buf[17]
.sym 73749 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 73750 $false
.sym 73753 processor.register_files.regDatA[29]
.sym 73754 processor.register_files.wrData_buf[29]
.sym 73755 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 73756 $false
.sym 73759 processor.register_files.regDatA[16]
.sym 73760 processor.register_files.wrData_buf[16]
.sym 73761 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 73762 $false
.sym 73765 processor.register_files.regDatA[26]
.sym 73766 processor.register_files.wrData_buf[26]
.sym 73767 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 73768 $false
.sym 73775 $true
.sym 73776 processor.ControlAndStatus_registers.clk$2
.sym 73777 processor.RegA_AddrFwdFlush_mux.select$2
.sym 73778 processor.register_files.regDatA[23]
.sym 73779 processor.register_files.regDatA[22]
.sym 73780 processor.register_files.regDatA[21]
.sym 73781 processor.register_files.regDatA[20]
.sym 73782 processor.register_files.regDatA[19]
.sym 73783 processor.register_files.regDatA[18]
.sym 73784 processor.register_files.regDatA[17]
.sym 73785 processor.register_files.regDatA[16]
.sym 73870 processor.register_files.regDatA[18]
.sym 73871 processor.register_files.wrData_buf[18]
.sym 73872 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 73873 $false
.sym 73888 processor.register_files.regDatA[19]
.sym 73889 processor.register_files.wrData_buf[19]
.sym 73890 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 73891 $false
.sym 73894 processor.register_files.regDatA[25]
.sym 73895 processor.register_files.wrData_buf[25]
.sym 73896 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 73897 $false
.sym 73898 $true
.sym 73899 processor.ControlAndStatus_registers.clk$2
.sym 73900 processor.RegA_AddrFwdFlush_mux.select$2
.sym 74743 $false
.sym 74744 $false
.sym 74745 $false
.sym 74746 $false
.sym 74759 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15014$2
.sym 74760 clk6$2
.sym 74761 $false
.sym 74836 $abc$16389$new_n1427_
.sym 74837 $abc$16389$new_n1435_
.sym 74838 data_mem_inst.state[0]
.sym 74839 $false
.sym 74866 data_mem_inst.state[0]
.sym 74867 $abc$16389$new_n1435_
.sym 74868 $abc$16389$new_n1427_
.sym 74869 $false
.sym 75124 $false
.sym 75125 $false
.sym 75126 $false
.sym 75127 $false
.sym 75128 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15014$2
.sym 75129 clk6$2
.sym 75130 $false
.sym 75697 clk6
.sym 75701 data_mem_inst.led_reg[2]
.sym 75723 clk6
.sym 75800 clk12
.sym 75944 processor.id_ex_reg.data_out[3]
.sym 76040 $abc$16389$auto$simplemap.cc:250:simplemap_eqne$8929[0]_new_
.sym 76042 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[8]_new_inv_
.sym 76043 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[8]_new_inv_
.sym 76044 processor.if_id_reg.data_out[62]
.sym 76046 processor.if_id_reg.data_out[40]
.sym 76047 $undef
.sym 76048 $undef
.sym 76049 $undef
.sym 76050 $undef
.sym 76051 $undef
.sym 76052 $undef
.sym 76053 $undef
.sym 76054 $undef
.sym 76055 processor.inst_mux.out[20]
.sym 76056 processor.inst_mux.out[21]
.sym 76057 $false
.sym 76058 processor.inst_mux.out[22]
.sym 76059 processor.inst_mux.out[23]
.sym 76060 processor.inst_mux.out[24]
.sym 76061 processor.inst_mux.out[25]
.sym 76062 processor.inst_mux.out[26]
.sym 76063 processor.inst_mux.out[30]
.sym 76064 processor.inst_mux.out[30]
.sym 76065 processor.inst_mux.out[29]
.sym 76066 processor.ControlAndStatus_registers.clk$2
.sym 76067 $true
.sym 76068 $true$2
.sym 76069 $undef
.sym 76070 $undef
.sym 76071 $undef
.sym 76072 processor.mem_wb_reg.data_out[23]
.sym 76073 $undef
.sym 76074 $undef
.sym 76075 $undef
.sym 76076 processor.mem_wb_reg.data_out[22]
.sym 76141 $abc$16389$new_n2598_
.sym 76142 $abc$16389$new_n2591_
.sym 76143 processor.inst_mux.out[30]
.sym 76144 processor.inst_mux.input0[27]
.sym 76145 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[31]_new_inv_
.sym 76147 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[30]_new_
.sym 76148 processor.id_ex_reg.data_out[162]
.sym 76149 $undef
.sym 76150 $undef
.sym 76151 $undef
.sym 76152 $undef
.sym 76153 $undef
.sym 76154 $undef
.sym 76155 $undef
.sym 76156 $undef
.sym 76157 processor.mem_wb_reg.data_out[105]
.sym 76158 processor.mem_wb_reg.data_out[106]
.sym 76159 $false
.sym 76160 processor.mem_wb_reg.data_out[107]
.sym 76161 processor.mem_wb_reg.data_out[108]
.sym 76162 processor.mem_wb_reg.data_out[109]
.sym 76163 processor.mem_wb_reg.data_out[110]
.sym 76164 processor.mem_wb_reg.data_out[111]
.sym 76165 processor.mem_wb_reg.data_out[115]
.sym 76166 processor.mem_wb_reg.data_out[115]
.sym 76167 processor.mem_wb_reg.data_out[114]
.sym 76168 processor.ControlAndStatus_registers.clk$2
.sym 76169 processor.ControlAndStatus_registers.write
.sym 76170 $undef
.sym 76171 processor.mem_wb_reg.data_out[20]
.sym 76172 $undef
.sym 76173 $undef
.sym 76174 $undef
.sym 76175 processor.mem_wb_reg.data_out[21]
.sym 76176 $undef
.sym 76177 $undef
.sym 76178 $true$2
.sym 76243 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[25]_new_inv_
.sym 76244 processor.inst_mux.input0[25]
.sym 76245 processor.inst_mux.out[25]
.sym 76246 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[31]_new_inv_
.sym 76247 $abc$16389$new_n2520_
.sym 76248 processor.if_id_reg.data_out[55]
.sym 76249 processor.if_id_reg.data_out[54]
.sym 76250 processor.if_id_reg.data_out[63]
.sym 76251 $undef
.sym 76252 $undef
.sym 76253 $undef
.sym 76254 $undef
.sym 76255 $undef
.sym 76256 $undef
.sym 76257 $undef
.sym 76258 $undef
.sym 76259 processor.inst_mux.out[20]
.sym 76260 processor.inst_mux.out[21]
.sym 76261 $false
.sym 76262 processor.inst_mux.out[22]
.sym 76263 processor.inst_mux.out[23]
.sym 76264 processor.inst_mux.out[24]
.sym 76265 processor.inst_mux.out[25]
.sym 76266 processor.inst_mux.out[26]
.sym 76267 processor.inst_mux.out[30]
.sym 76268 processor.inst_mux.out[30]
.sym 76269 processor.inst_mux.out[29]
.sym 76270 processor.ControlAndStatus_registers.clk$2
.sym 76271 $true
.sym 76272 $true$2
.sym 76273 $undef
.sym 76274 $undef
.sym 76275 $undef
.sym 76276 processor.mem_wb_reg.data_out[31]
.sym 76277 $undef
.sym 76278 $undef
.sym 76279 $undef
.sym 76280 processor.mem_wb_reg.data_out[30]
.sym 76345 processor.inst_mux.out[24]
.sym 76346 processor.inst_mux.input0[0]
.sym 76347 $abc$16389$new_n3233_
.sym 76348 $abc$16389$auto$simplemap.cc:250:simplemap_eqne$8996[1]_new_
.sym 76349 processor.id_ex_reg.data_out[153]
.sym 76350 processor.ex_mem_reg.data_out[140]
.sym 76351 processor.mem_wb_reg.data_out[102]
.sym 76353 $undef
.sym 76354 $undef
.sym 76355 $undef
.sym 76356 $undef
.sym 76357 $undef
.sym 76358 $undef
.sym 76359 $undef
.sym 76360 $undef
.sym 76361 processor.mem_wb_reg.data_out[105]
.sym 76362 processor.mem_wb_reg.data_out[106]
.sym 76363 $false
.sym 76364 processor.mem_wb_reg.data_out[107]
.sym 76365 processor.mem_wb_reg.data_out[108]
.sym 76366 processor.mem_wb_reg.data_out[109]
.sym 76367 processor.mem_wb_reg.data_out[110]
.sym 76368 processor.mem_wb_reg.data_out[111]
.sym 76369 processor.mem_wb_reg.data_out[115]
.sym 76370 processor.mem_wb_reg.data_out[115]
.sym 76371 processor.mem_wb_reg.data_out[114]
.sym 76372 processor.ControlAndStatus_registers.clk$2
.sym 76373 processor.ControlAndStatus_registers.write
.sym 76374 $undef
.sym 76375 processor.mem_wb_reg.data_out[28]
.sym 76376 $undef
.sym 76377 $undef
.sym 76378 $undef
.sym 76379 processor.mem_wb_reg.data_out[29]
.sym 76380 $undef
.sym 76381 $undef
.sym 76382 $true$2
.sym 76451 processor.inst_mux.out[23]
.sym 76452 processor.mem_wb_reg.data_out[104]
.sym 76454 processor.mem_wb_reg.data_out[101]
.sym 76455 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76456 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76457 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76458 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76459 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76460 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76461 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76462 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76463 processor.inst_mux.out[20]
.sym 76464 processor.inst_mux.out[21]
.sym 76465 $false
.sym 76466 processor.inst_mux.out[22]
.sym 76467 processor.inst_mux.out[23]
.sym 76468 processor.inst_mux.out[24]
.sym 76469 $false
.sym 76470 $false
.sym 76471 $false
.sym 76472 $false
.sym 76473 $false
.sym 76474 processor.ControlAndStatus_registers.clk$2
.sym 76475 $true
.sym 76476 $true$2
.sym 76477 processor.register_files.wrData[10]
.sym 76478 processor.register_files.wrData[11]
.sym 76479 processor.register_files.wrData[12]
.sym 76480 processor.register_files.wrData[13]
.sym 76481 processor.register_files.wrData[14]
.sym 76482 processor.register_files.wrData[15]
.sym 76483 processor.register_files.wrData[8]
.sym 76484 processor.register_files.wrData[9]
.sym 76549 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$9123[1]_new_inv_
.sym 76550 $abc$16389$new_n1541_
.sym 76551 $abc$16389$new_n1539_
.sym 76552 $abc$16389$new_n1536_
.sym 76553 $abc$16389$new_n1538_
.sym 76554 processor.id_ex_reg.data_out[156]
.sym 76555 processor.id_ex_reg.data_out[158]
.sym 76556 processor.id_ex_reg.data_out[159]
.sym 76557 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76558 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76559 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76560 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76561 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76562 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76563 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76564 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76565 processor.ex_mem_reg.data_out[138]
.sym 76566 processor.ex_mem_reg.data_out[139]
.sym 76567 $false
.sym 76568 processor.ex_mem_reg.data_out[140]
.sym 76569 processor.ex_mem_reg.data_out[141]
.sym 76570 processor.ex_mem_reg.data_out[142]
.sym 76571 $false
.sym 76572 $false
.sym 76573 $false
.sym 76574 $false
.sym 76575 $false
.sym 76576 processor.ControlAndStatus_registers.clk$2
.sym 76577 $abc$16389$techmap$techmap819\processor.register_files.regfile.1.0.1.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$818_Y
.sym 76578 processor.register_files.wrData[0]
.sym 76579 processor.register_files.wrData[1]
.sym 76580 processor.register_files.wrData[2]
.sym 76581 processor.register_files.wrData[3]
.sym 76582 processor.register_files.wrData[4]
.sym 76583 processor.register_files.wrData[5]
.sym 76584 processor.register_files.wrData[6]
.sym 76585 processor.register_files.wrData[7]
.sym 76586 $true$2
.sym 76651 processor.inst_mux.out[18]
.sym 76652 processor.inst_mux.out[16]
.sym 76653 processor.if_id_reg.data_out[50]
.sym 76654 processor.if_id_reg.data_out[48]
.sym 76656 processor.if_id_reg.data_out[47]
.sym 76657 processor.if_id_reg.data_out[49]
.sym 76658 processor.if_id_reg.data_out[51]
.sym 76659 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76660 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76661 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76662 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76663 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76664 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76665 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76666 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76667 processor.inst_mux.out[15]
.sym 76668 processor.inst_mux.out[16]
.sym 76669 $false
.sym 76670 processor.inst_mux.out[17]
.sym 76671 processor.inst_mux.out[18]
.sym 76672 processor.inst_mux.out[19]
.sym 76673 $false
.sym 76674 $false
.sym 76675 $false
.sym 76676 $false
.sym 76677 $false
.sym 76678 processor.ControlAndStatus_registers.clk$2
.sym 76679 $true
.sym 76680 $true$2
.sym 76681 processor.register_files.wrData[10]
.sym 76682 processor.register_files.wrData[11]
.sym 76683 processor.register_files.wrData[12]
.sym 76684 processor.register_files.wrData[13]
.sym 76685 processor.register_files.wrData[14]
.sym 76686 processor.register_files.wrData[15]
.sym 76687 processor.register_files.wrData[8]
.sym 76688 processor.register_files.wrData[9]
.sym 76753 processor.inst_mux.out[19]
.sym 76754 processor.inst_mux.out[17]
.sym 76755 processor.register_files.wrAddr_buf[3]
.sym 76756 processor.ex_mem_reg.data_out[138]
.sym 76757 processor.mem_wb_reg.data_out[31]
.sym 76758 processor.id_ex_reg.data_out[151]
.sym 76759 processor.register_files.wrAddr_buf[2]
.sym 76760 processor.register_files.wrAddr_buf[4]
.sym 76761 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76762 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76763 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76764 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76765 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76766 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76767 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76768 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 76769 processor.ex_mem_reg.data_out[138]
.sym 76770 processor.ex_mem_reg.data_out[139]
.sym 76771 $false
.sym 76772 processor.ex_mem_reg.data_out[140]
.sym 76773 processor.ex_mem_reg.data_out[141]
.sym 76774 processor.ex_mem_reg.data_out[142]
.sym 76775 $false
.sym 76776 $false
.sym 76777 $false
.sym 76778 $false
.sym 76779 $false
.sym 76780 processor.ControlAndStatus_registers.clk$2
.sym 76781 $abc$16389$techmap$techmap819\processor.register_files.regfile.1.0.1.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$818_Y
.sym 76782 processor.register_files.wrData[0]
.sym 76783 processor.register_files.wrData[1]
.sym 76784 processor.register_files.wrData[2]
.sym 76785 processor.register_files.wrData[3]
.sym 76786 processor.register_files.wrData[4]
.sym 76787 processor.register_files.wrData[5]
.sym 76788 processor.register_files.wrData[6]
.sym 76789 processor.register_files.wrData[7]
.sym 76790 $true$2
.sym 76857 processor.id_ex_reg.data_out[50]
.sym 76863 $undef
.sym 76864 $undef
.sym 76865 $undef
.sym 76866 $undef
.sym 76867 $undef
.sym 76868 $undef
.sym 76869 $undef
.sym 76870 $undef
.sym 76871 processor.inst_mux.out[20]
.sym 76872 processor.inst_mux.out[21]
.sym 76873 $false
.sym 76874 processor.inst_mux.out[22]
.sym 76875 processor.inst_mux.out[23]
.sym 76876 processor.inst_mux.out[24]
.sym 76877 processor.inst_mux.out[25]
.sym 76878 processor.inst_mux.out[26]
.sym 76879 processor.inst_mux.out[30]
.sym 76880 processor.inst_mux.out[30]
.sym 76881 processor.inst_mux.out[29]
.sym 76882 processor.ControlAndStatus_registers.clk$2
.sym 76883 $true
.sym 76884 $true$2
.sym 76885 $undef
.sym 76886 $undef
.sym 76887 $undef
.sym 76888 processor.mem_wb_reg.data_out[35]
.sym 76889 $undef
.sym 76890 $undef
.sym 76891 $undef
.sym 76892 processor.mem_wb_reg.data_out[34]
.sym 76957 processor.CSRR_signal
.sym 76958 $abc$16389$processor.RegB_mux.input0[30]_new_inv_
.sym 76959 processor.register_files.wrData_buf[30]
.sym 76961 processor.id_ex_reg.data_out[94]
.sym 76963 processor.mem_wb_reg.data_out[35]
.sym 76965 $undef
.sym 76966 $undef
.sym 76967 $undef
.sym 76968 $undef
.sym 76969 $undef
.sym 76970 $undef
.sym 76971 $undef
.sym 76972 $undef
.sym 76973 processor.mem_wb_reg.data_out[105]
.sym 76974 processor.mem_wb_reg.data_out[106]
.sym 76975 $false
.sym 76976 processor.mem_wb_reg.data_out[107]
.sym 76977 processor.mem_wb_reg.data_out[108]
.sym 76978 processor.mem_wb_reg.data_out[109]
.sym 76979 processor.mem_wb_reg.data_out[110]
.sym 76980 processor.mem_wb_reg.data_out[111]
.sym 76981 processor.mem_wb_reg.data_out[115]
.sym 76982 processor.mem_wb_reg.data_out[115]
.sym 76983 processor.mem_wb_reg.data_out[114]
.sym 76984 processor.ControlAndStatus_registers.clk$2
.sym 76985 processor.ControlAndStatus_registers.write
.sym 76986 $undef
.sym 76987 processor.mem_wb_reg.data_out[32]
.sym 76988 $undef
.sym 76989 $undef
.sym 76990 $undef
.sym 76991 processor.mem_wb_reg.data_out[33]
.sym 76992 $undef
.sym 76993 $undef
.sym 76994 $true$2
.sym 77059 $abc$16389$processor.RegB_mux.input0[18]_new_inv_
.sym 77060 $abc$16389$processor.RegB_mux.input0[17]_new_inv_
.sym 77062 $abc$16389$processor.RegB_mux.input0[27]_new_inv_
.sym 77063 processor.id_ex_reg.data_out[72]
.sym 77064 processor.id_ex_reg.data_out[64]
.sym 77065 processor.id_ex_reg.data_out[74]
.sym 77066 processor.id_ex_reg.data_out[75]
.sym 77067 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77068 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77069 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77070 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77071 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77072 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77073 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77074 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77075 processor.inst_mux.out[20]
.sym 77076 processor.inst_mux.out[21]
.sym 77077 $false
.sym 77078 processor.inst_mux.out[22]
.sym 77079 processor.inst_mux.out[23]
.sym 77080 processor.inst_mux.out[24]
.sym 77081 $false
.sym 77082 $false
.sym 77083 $false
.sym 77084 $false
.sym 77085 $false
.sym 77086 processor.ControlAndStatus_registers.clk$2
.sym 77087 $true
.sym 77088 $true$2
.sym 77089 processor.register_files.wrData[26]
.sym 77090 processor.register_files.wrData[27]
.sym 77091 processor.register_files.wrData[28]
.sym 77092 processor.register_files.wrData[29]
.sym 77093 processor.register_files.wrData[30]
.sym 77094 processor.register_files.wrData[31]
.sym 77095 processor.register_files.wrData[24]
.sym 77096 processor.register_files.wrData[25]
.sym 77161 $abc$16389$processor.RegB_mux.input0[26]_new_inv_
.sym 77162 processor.register_files.wrData_buf[29]
.sym 77164 processor.register_files.wrData_buf[27]
.sym 77165 processor.register_files.wrData_buf[16]
.sym 77166 processor.id_ex_reg.data_out[102]
.sym 77167 processor.register_files.wrData_buf[19]
.sym 77168 processor.register_files.wrData_buf[25]
.sym 77169 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77170 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77171 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77172 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77173 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77174 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77175 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77176 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77177 processor.ex_mem_reg.data_out[138]
.sym 77178 processor.ex_mem_reg.data_out[139]
.sym 77179 $false
.sym 77180 processor.ex_mem_reg.data_out[140]
.sym 77181 processor.ex_mem_reg.data_out[141]
.sym 77182 processor.ex_mem_reg.data_out[142]
.sym 77183 $false
.sym 77184 $false
.sym 77185 $false
.sym 77186 $false
.sym 77187 $false
.sym 77188 processor.ControlAndStatus_registers.clk$2
.sym 77189 $abc$16389$techmap$techmap819\processor.register_files.regfile.1.0.1.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$818_Y
.sym 77190 processor.register_files.wrData[16]
.sym 77191 processor.register_files.wrData[17]
.sym 77192 processor.register_files.wrData[18]
.sym 77193 processor.register_files.wrData[19]
.sym 77194 processor.register_files.wrData[20]
.sym 77195 processor.register_files.wrData[21]
.sym 77196 processor.register_files.wrData[22]
.sym 77197 processor.register_files.wrData[23]
.sym 77198 $true$2
.sym 77264 $abc$16389$new_n1510_
.sym 77265 $abc$16389$processor.wb_fwd1_mux.input0[27]_new_inv_
.sym 77266 $abc$16389$techmap$techmap819\processor.register_files.regfile.1.0.1.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$818_Y
.sym 77268 processor.id_ex_reg.data_out[71]
.sym 77270 processor.id_ex_reg.data_out[65]
.sym 77271 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77272 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77273 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77274 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77275 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77276 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77277 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77278 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77279 processor.inst_mux.out[15]
.sym 77280 processor.inst_mux.out[16]
.sym 77281 $false
.sym 77282 processor.inst_mux.out[17]
.sym 77283 processor.inst_mux.out[18]
.sym 77284 processor.inst_mux.out[19]
.sym 77285 $false
.sym 77286 $false
.sym 77287 $false
.sym 77288 $false
.sym 77289 $false
.sym 77290 processor.ControlAndStatus_registers.clk$2
.sym 77291 $true
.sym 77292 $true$2
.sym 77293 processor.register_files.wrData[26]
.sym 77294 processor.register_files.wrData[27]
.sym 77295 processor.register_files.wrData[28]
.sym 77296 processor.register_files.wrData[29]
.sym 77297 processor.register_files.wrData[30]
.sym 77298 processor.register_files.wrData[31]
.sym 77299 processor.register_files.wrData[24]
.sym 77300 processor.register_files.wrData[25]
.sym 77365 $abc$16389$new_n1420_
.sym 77366 $abc$16389$auto$simplemap.cc:256:simplemap_eqne$8704_new_inv_
.sym 77367 $abc$16389$auto$simplemap.cc:256:simplemap_eqne$8569_new_inv_
.sym 77368 processor.dataMemOut_fwd_mux.select
.sym 77373 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77374 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77375 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77376 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77377 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77378 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77379 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77380 $abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852
.sym 77381 processor.ex_mem_reg.data_out[138]
.sym 77382 processor.ex_mem_reg.data_out[139]
.sym 77383 $false
.sym 77384 processor.ex_mem_reg.data_out[140]
.sym 77385 processor.ex_mem_reg.data_out[141]
.sym 77386 processor.ex_mem_reg.data_out[142]
.sym 77387 $false
.sym 77388 $false
.sym 77389 $false
.sym 77390 $false
.sym 77391 $false
.sym 77392 processor.ControlAndStatus_registers.clk$2
.sym 77393 $abc$16389$techmap$techmap819\processor.register_files.regfile.1.0.1.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$818_Y
.sym 77394 processor.register_files.wrData[16]
.sym 77395 processor.register_files.wrData[17]
.sym 77396 processor.register_files.wrData[18]
.sym 77397 processor.register_files.wrData[19]
.sym 77398 processor.register_files.wrData[20]
.sym 77399 processor.register_files.wrData[21]
.sym 77400 processor.register_files.wrData[22]
.sym 77401 processor.register_files.wrData[23]
.sym 77402 $true$2
.sym 77470 data_mem_inst.select2
.sym 77569 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13150[2]_new_inv_
.sym 77570 $abc$16389$new_n1462_
.sym 77571 $abc$16389$new_n1460_
.sym 77572 processor.id_ex_reg.data_out[142]
.sym 77574 processor.id_ex_reg.data_out[145]
.sym 77575 processor.id_ex_reg.data_out[140]
.sym 77576 processor.id_ex_reg.data_out[143]
.sym 77776 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$4\buffer[31:0][31]_new_
.sym 77978 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$6660[1]_new_inv_
.sym 77979 data_mem_inst.state[7]
.sym 77983 data_mem_inst.state[6]
.sym 77984 data_mem_inst.state[5]
.sym 78080 $abc$16389$new_n1435_
.sym 78081 data_mem_inst.state[3]
.sym 78086 data_mem_inst.state[2]
.sym 78387 $true$2
.sym 78493 processor.ControlAndStatus_registers.clk
.sym 78867 processor.ControlAndStatus_registers.clk
.sym 78998 clk6$2
.sym 78999 $false
.sym 79000 $false
.sym 79001 $false
.sym 79044 $true
.sym 79045 clk12
.sym 79046 $false
.sym 79167 clk12
.sym 79168 $false
.sym 79169 $false
.sym 79170 $false
.sym 79207 $true
.sym 79208 clk24
.sym 79209 $false
.sym 79212 processor.if_id_reg.data_out[3]
.sym 79217 processor.ex_mem_reg.data_out[153]
.sym 79326 processor.CSRR_signal
.sym 79327 $false
.sym 79328 $false
.sym 79329 $false
.sym 79330 $true
.sym 79331 processor.ControlAndStatus_registers.clk$2
.sym 79332 processor.cont_mux.select
.sym 79334 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[9]_new_inv_
.sym 79336 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[9]_new_inv_
.sym 79340 processor.if_id_reg.data_out[41]
.sym 79413 processor.ex_mem_reg.data_out[143]
.sym 79414 processor.mem_wb_reg.data_out[105]
.sym 79415 $false
.sym 79416 $false
.sym 79425 processor.PC.outAddr[5]
.sym 79426 processor.PC.outAddr[2]
.sym 79427 processor.PC.outAddr[3]
.sym 79428 processor.PC.outAddr[4]
.sym 79431 processor.PC.outAddr[4]
.sym 79432 processor.PC.outAddr[5]
.sym 79433 processor.PC.outAddr[2]
.sym 79434 processor.PC.outAddr[3]
.sym 79437 processor.inst_mux.input0[27]
.sym 79438 $false
.sym 79439 $false
.sym 79440 $false
.sym 79449 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[8]_new_inv_
.sym 79450 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[8]_new_inv_
.sym 79451 processor.PC.outAddr[6]
.sym 79452 $abc$16389$new_n2504_
.sym 79453 $true
.sym 79454 processor.ControlAndStatus_registers.clk$2
.sym 79455 processor.inst_mux.select$2
.sym 79457 $abc$16389$new_n2581_
.sym 79458 processor.inst_mux.input0[22]
.sym 79459 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$3110[22]_new_
.sym 79460 $abc$16389$new_n2583_
.sym 79462 processor.register_files.rdAddrB_buf[1]
.sym 79463 processor.if_id_reg.data_out[53]
.sym 79530 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[30]_new_inv_
.sym 79531 $abc$16389$new_n2533_
.sym 79532 processor.inst_mux.input0[19]
.sym 79533 $false
.sym 79536 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[31]_new_inv_
.sym 79537 $abc$16389$new_n2504_
.sym 79538 processor.PC.outAddr[6]
.sym 79539 processor.inst_mux.input0[19]
.sym 79542 processor.inst_mux.select$2
.sym 79543 processor.inst_mux.input0[27]
.sym 79544 $false
.sym 79545 $false
.sym 79548 $abc$16389$new_n2529_
.sym 79549 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[30]_new_
.sym 79550 $abc$16389$new_n2598_
.sym 79551 $false
.sym 79554 processor.PC.outAddr[3]
.sym 79555 processor.PC.outAddr[4]
.sym 79556 processor.PC.outAddr[2]
.sym 79557 processor.PC.outAddr[5]
.sym 79566 processor.PC.outAddr[3]
.sym 79567 processor.PC.outAddr[2]
.sym 79568 processor.PC.outAddr[4]
.sym 79569 processor.PC.outAddr[5]
.sym 79572 processor.if_id_reg.data_out[53]
.sym 79573 $false
.sym 79574 $false
.sym 79575 $false
.sym 79576 $true
.sym 79577 processor.ControlAndStatus_registers.clk$2
.sym 79578 processor.CSRR_signal
.sym 79579 $abc$16389$new_n2517_
.sym 79580 processor.inst_mux.input0[24]
.sym 79581 processor.inst_mux.input0[20]
.sym 79582 $abc$16389$new_n2551_
.sym 79583 $abc$16389$new_n2572_
.sym 79584 processor.inst_mux.input0[18]
.sym 79585 $abc$16389$new_n2552_
.sym 79586 $abc$16389$new_n2519_
.sym 79653 processor.PC.outAddr[3]
.sym 79654 processor.PC.outAddr[5]
.sym 79655 processor.PC.outAddr[2]
.sym 79656 processor.PC.outAddr[4]
.sym 79659 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[25]_new_inv_
.sym 79660 $abc$16389$new_n2533_
.sym 79661 $abc$16389$new_n2591_
.sym 79662 $false
.sym 79665 processor.inst_mux.select$2
.sym 79666 processor.inst_mux.input0[25]
.sym 79667 $false
.sym 79668 $false
.sym 79671 processor.PC.outAddr[2]
.sym 79672 processor.PC.outAddr[5]
.sym 79673 processor.PC.outAddr[3]
.sym 79674 processor.PC.outAddr[4]
.sym 79677 processor.PC.outAddr[5]
.sym 79678 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$3113[18]_new_inv_
.sym 79679 processor.PC.outAddr[6]
.sym 79680 $false
.sym 79683 processor.inst_mux.input0[23]
.sym 79684 $false
.sym 79685 $false
.sym 79686 $false
.sym 79689 processor.inst_mux.input0[22]
.sym 79690 $false
.sym 79691 $false
.sym 79692 $false
.sym 79695 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[31]_new_inv_
.sym 79696 processor.PC.outAddr[6]
.sym 79697 processor.inst_mux.input0[0]
.sym 79698 $abc$16389$new_n2591_
.sym 79699 $true
.sym 79700 processor.ControlAndStatus_registers.clk$2
.sym 79701 processor.inst_mux.select$2
.sym 79702 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[5]_new_inv_
.sym 79703 $abc$16389$new_n2557_
.sym 79704 processor.register_files.rdAddrB_buf[2]
.sym 79705 processor.register_files.rdAddrB_buf[0]
.sym 79706 processor.if_id_reg.data_out[42]
.sym 79707 processor.if_id_reg.data_out[43]
.sym 79708 processor.register_files.rdAddrB_buf[4]
.sym 79709 processor.if_id_reg.data_out[37]
.sym 79776 processor.inst_mux.select$2
.sym 79777 processor.inst_mux.input0[24]
.sym 79778 $false
.sym 79779 $false
.sym 79782 $abc$16389$new_n2504_
.sym 79783 processor.inst_mux.input0[19]
.sym 79784 $false
.sym 79785 $false
.sym 79788 processor.mem_wb_reg.data_out[100]
.sym 79789 processor.id_ex_reg.data_out[161]
.sym 79790 processor.mem_wb_reg.data_out[102]
.sym 79791 processor.id_ex_reg.data_out[163]
.sym 79794 processor.mem_wb_reg.data_out[101]
.sym 79795 processor.id_ex_reg.data_out[162]
.sym 79796 $false
.sym 79797 $false
.sym 79800 processor.if_id_reg.data_out[41]
.sym 79801 $false
.sym 79802 $false
.sym 79803 $false
.sym 79806 processor.id_ex_reg.data_out[153]
.sym 79807 $false
.sym 79808 $false
.sym 79809 $false
.sym 79812 processor.ex_mem_reg.data_out[140]
.sym 79813 $false
.sym 79814 $false
.sym 79815 $false
.sym 79822 $true
.sym 79823 processor.ControlAndStatus_registers.clk$2
.sym 79824 $false
.sym 79825 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[7]_new_
.sym 79826 processor.if_id_reg.data_out[38]
.sym 79827 processor.if_id_reg.data_out[44]
.sym 79828 processor.if_id_reg.data_out[39]
.sym 79829 processor.if_id_reg.data_out[46]
.sym 79830 processor.if_id_reg.data_out[35]
.sym 79831 processor.if_id_reg.data_out[36]
.sym 79832 processor.register_files.rdAddrB_buf[3]
.sym 79923 processor.inst_mux.select$2
.sym 79924 processor.inst_mux.input0[23]
.sym 79925 $false
.sym 79926 $false
.sym 79929 processor.ex_mem_reg.data_out[142]
.sym 79930 $false
.sym 79931 $false
.sym 79932 $false
.sym 79941 processor.ex_mem_reg.data_out[139]
.sym 79942 $false
.sym 79943 $false
.sym 79944 $false
.sym 79945 $true
.sym 79946 processor.ControlAndStatus_registers.clk$2
.sym 79947 $false
.sym 79948 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 79949 $abc$16389$new_n3041_
.sym 79950 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[4]_new_inv_
.sym 79951 $abc$16389$new_n3043_
.sym 79952 $abc$16389$new_n3042_
.sym 79953 $abc$16389$new_n3044_
.sym 79954 processor.register_files.wrAddr_buf[1]
.sym 79955 processor.register_files.wrAddr_buf[0]
.sym 80022 processor.ex_mem_reg.data_out[140]
.sym 80023 processor.id_ex_reg.data_out[158]
.sym 80024 processor.ex_mem_reg.data_out[141]
.sym 80025 processor.id_ex_reg.data_out[159]
.sym 80028 processor.ex_mem_reg.data_out[138]
.sym 80029 processor.id_ex_reg.data_out[156]
.sym 80030 processor.ex_mem_reg.data_out[142]
.sym 80031 processor.id_ex_reg.data_out[160]
.sym 80034 processor.ex_mem_reg.data_out[139]
.sym 80035 processor.id_ex_reg.data_out[157]
.sym 80036 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$9123[1]_new_inv_
.sym 80037 $false
.sym 80040 processor.mem_wb_reg.data_out[100]
.sym 80041 processor.id_ex_reg.data_out[156]
.sym 80042 processor.mem_wb_reg.data_out[102]
.sym 80043 processor.id_ex_reg.data_out[158]
.sym 80046 $abc$16389$techmap$techmap819\processor.register_files.regfile.1.0.1.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$818_Y
.sym 80047 $abc$16389$new_n1539_
.sym 80048 $abc$16389$new_n1541_
.sym 80049 $false
.sym 80052 processor.if_id_reg.data_out[47]
.sym 80053 $false
.sym 80054 $false
.sym 80055 $false
.sym 80058 processor.if_id_reg.data_out[49]
.sym 80059 $false
.sym 80060 $false
.sym 80061 $false
.sym 80064 processor.if_id_reg.data_out[50]
.sym 80065 $false
.sym 80066 $false
.sym 80067 $false
.sym 80068 $true
.sym 80069 processor.ControlAndStatus_registers.clk$2
.sym 80070 processor.RegA_AddrFwdFlush_mux.select$2
.sym 80071 $abc$16389$new_n3392_
.sym 80072 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 80073 $abc$16389$techmap\processor.register_files.$ne$verilog/register_file.v:108$259_Y_new_inv_
.sym 80074 $abc$16389$new_n3393_
.sym 80075 $abc$16389$new_n3006_
.sym 80076 processor.register_files.rdAddrA_buf[3]
.sym 80077 processor.register_files.rdAddrA_buf[1]
.sym 80078 processor.register_files.rdAddrA_buf[0]
.sym 80145 processor.inst_mux.select$2
.sym 80146 processor.inst_mux.input0[18]
.sym 80147 $false
.sym 80148 $false
.sym 80151 processor.inst_mux.select$2
.sym 80152 processor.inst_mux.input0[16]
.sym 80153 $false
.sym 80154 $false
.sym 80157 processor.inst_mux.input0[18]
.sym 80158 $false
.sym 80159 $false
.sym 80160 $false
.sym 80163 processor.inst_mux.input0[16]
.sym 80164 $false
.sym 80165 $false
.sym 80166 $false
.sym 80175 processor.inst_mux.input0[15]
.sym 80176 $false
.sym 80177 $false
.sym 80178 $false
.sym 80181 processor.inst_mux.input0[17]
.sym 80182 $false
.sym 80183 $false
.sym 80184 $false
.sym 80187 processor.inst_mux.input0[19]
.sym 80188 $false
.sym 80189 $false
.sym 80190 $false
.sym 80191 $true
.sym 80192 processor.ControlAndStatus_registers.clk$2
.sym 80193 processor.inst_mux.select$2
.sym 80194 $abc$16389$new_n3382_
.sym 80195 processor.if_id_reg.data_out[45]
.sym 80198 processor.register_files.rdAddrA_buf[4]
.sym 80199 processor.if_id_reg.data_out[33]
.sym 80201 processor.register_files.rdAddrA_buf[2]
.sym 80268 processor.inst_mux.select$2
.sym 80269 processor.inst_mux.input0[19]
.sym 80270 $false
.sym 80271 $false
.sym 80274 processor.inst_mux.select$2
.sym 80275 processor.inst_mux.input0[17]
.sym 80276 $false
.sym 80277 $false
.sym 80280 processor.ex_mem_reg.data_out[141]
.sym 80281 $false
.sym 80282 $false
.sym 80283 $false
.sym 80286 processor.id_ex_reg.data_out[151]
.sym 80287 $false
.sym 80288 $false
.sym 80289 $false
.sym 80292 processor.ex_mem_reg.data_out[101]
.sym 80293 $false
.sym 80294 $false
.sym 80295 $false
.sym 80298 processor.if_id_reg.data_out[39]
.sym 80299 $false
.sym 80300 $false
.sym 80301 $false
.sym 80304 processor.ex_mem_reg.data_out[140]
.sym 80305 $false
.sym 80306 $false
.sym 80307 $false
.sym 80310 processor.ex_mem_reg.data_out[142]
.sym 80311 $false
.sym 80312 $false
.sym 80313 $false
.sym 80314 $true
.sym 80315 processor.ControlAndStatus_registers.clk$2
.sym 80316 $false
.sym 80320 $abc$16389$auto$opt_reduce.cc:132:opt_mux$579_new_
.sym 80324 processor.register_files.write_buf
.sym 80403 processor.register_files.regDatA[6]
.sym 80404 processor.register_files.wrData_buf[6]
.sym 80405 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 80406 $false
.sym 80437 $true
.sym 80438 processor.ControlAndStatus_registers.clk$2
.sym 80439 processor.RegA_AddrFwdFlush_mux.select$2
.sym 80514 processor.if_id_reg.data_out[36]
.sym 80515 processor.if_id_reg.data_out[38]
.sym 80516 $false
.sym 80517 $false
.sym 80520 processor.register_files.regDatB[30]
.sym 80521 processor.register_files.wrData_buf[30]
.sym 80522 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 80523 $false
.sym 80526 processor.register_files.wrData[30]
.sym 80527 $false
.sym 80528 $false
.sym 80529 $false
.sym 80538 processor.ControlAndStatus_registers.rdVal_CSR[18]
.sym 80539 $abc$16389$processor.RegB_mux.input0[18]_new_inv_
.sym 80540 processor.CSRR_signal
.sym 80541 $false
.sym 80550 processor.ex_mem_reg.data_out[105]
.sym 80551 $false
.sym 80552 $false
.sym 80553 $false
.sym 80560 $true
.sym 80561 processor.ControlAndStatus_registers.clk$2
.sym 80562 $false
.sym 80563 processor.id_ex_reg.data_out[2]
.sym 80564 processor.addr_adder_mux.select
.sym 80565 processor.id_ex_reg.data_out[8]
.sym 80567 processor.id_ex_reg.data_out[0]
.sym 80637 processor.register_files.regDatB[18]
.sym 80638 processor.register_files.wrData_buf[18]
.sym 80639 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 80640 $false
.sym 80643 processor.register_files.regDatB[17]
.sym 80644 processor.register_files.wrData_buf[17]
.sym 80645 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 80646 $false
.sym 80655 processor.register_files.regDatB[27]
.sym 80656 processor.register_files.wrData_buf[27]
.sym 80657 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 80658 $false
.sym 80661 processor.register_files.regDatA[28]
.sym 80662 processor.register_files.wrData_buf[28]
.sym 80663 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 80664 $false
.sym 80667 processor.register_files.regDatA[20]
.sym 80668 processor.register_files.wrData_buf[20]
.sym 80669 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 80670 $false
.sym 80673 processor.register_files.regDatA[30]
.sym 80674 processor.register_files.wrData_buf[30]
.sym 80675 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 80676 $false
.sym 80679 processor.register_files.regDatA[31]
.sym 80680 processor.register_files.wrData_buf[31]
.sym 80681 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 80682 $false
.sym 80683 $true
.sym 80684 processor.ControlAndStatus_registers.clk$2
.sym 80685 processor.RegA_AddrFwdFlush_mux.select$2
.sym 80688 processor.branch_decide.Jump
.sym 80690 processor.auipc_mux.select
.sym 80691 processor.forwarding_unit.MEM_RegWrite
.sym 80760 processor.register_files.regDatB[26]
.sym 80761 processor.register_files.wrData_buf[26]
.sym 80762 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_
.sym 80763 $false
.sym 80766 processor.register_files.wrData[29]
.sym 80767 $false
.sym 80768 $false
.sym 80769 $false
.sym 80778 processor.register_files.wrData[27]
.sym 80779 $false
.sym 80780 $false
.sym 80781 $false
.sym 80784 processor.register_files.wrData[16]
.sym 80785 $false
.sym 80786 $false
.sym 80787 $false
.sym 80790 processor.ControlAndStatus_registers.rdVal_CSR[26]
.sym 80791 $abc$16389$processor.RegB_mux.input0[26]_new_inv_
.sym 80792 processor.CSRR_signal
.sym 80793 $false
.sym 80796 processor.register_files.wrData[19]
.sym 80797 $false
.sym 80798 $false
.sym 80799 $false
.sym 80802 processor.register_files.wrData[25]
.sym 80803 $false
.sym 80804 $false
.sym 80805 $false
.sym 80806 $true
.sym 80807 processor.ControlAndStatus_registers.clk$2
.sym 80808 $false
.sym 80809 processor.MemRead1
.sym 80810 $abc$16389$auto$simplemap.cc:256:simplemap_eqne$8591_new_inv_
.sym 80811 $abc$16389$techmap$techmap\processor.alu_control.$procmux$516.$and$/usr/local/bin/../share/yosys/techmap.v:434$8550_Y[3]_new_
.sym 80814 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$8575[0]_new_inv_
.sym 80815 $abc$16389$new_n1410_
.sym 80889 processor.ex_mem_reg.data_out[138]
.sym 80890 processor.ex_mem_reg.data_out[139]
.sym 80891 processor.ex_mem_reg.data_out[140]
.sym 80892 processor.ex_mem_reg.data_out[142]
.sym 80895 processor.id_ex_reg.data_out[71]
.sym 80896 $abc$16389$processor.mem_fwd1_mux.input1[27]_new_inv_
.sym 80897 $abc$16389$new_n1538_
.sym 80898 $false
.sym 80901 processor.ex_mem_reg.data_out[141]
.sym 80902 $abc$16389$new_n1510_
.sym 80903 processor.forwarding_unit.MEM_RegWrite
.sym 80904 $false
.sym 80913 processor.register_files.regDatA[27]
.sym 80914 processor.register_files.wrData_buf[27]
.sym 80915 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 80916 $false
.sym 80925 processor.register_files.regDatA[21]
.sym 80926 processor.register_files.wrData_buf[21]
.sym 80927 $abc$16389$techmap\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_
.sym 80928 $false
.sym 80929 $true
.sym 80930 processor.ControlAndStatus_registers.clk$2
.sym 80931 processor.RegA_AddrFwdFlush_mux.select$2
.sym 80932 $abc$16389$auto$simplemap.cc:256:simplemap_eqne$8616_new_inv_
.sym 80933 $abc$16389$new_n1459_
.sym 80934 $abc$16389$new_n1409_
.sym 80935 processor.MemWrite1
.sym 80937 processor.id_ex_reg.data_out[4]
.sym 80939 processor.id_ex_reg.data_out[5]
.sym 81006 processor.if_id_reg.data_out[38]
.sym 81007 processor.if_id_reg.data_out[36]
.sym 81008 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$8575[0]_new_inv_
.sym 81009 $false
.sym 81012 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$8575[0]_new_inv_
.sym 81013 $abc$16389$techmap\processor.control_unit.$and$verilog/control_unit.v:67$133_Y_new_
.sym 81014 processor.if_id_reg.data_out[36]
.sym 81015 $false
.sym 81018 processor.if_id_reg.data_out[36]
.sym 81019 $abc$16389$techmap\processor.control_unit.$and$verilog/control_unit.v:67$133_Y_new_
.sym 81020 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$8575[0]_new_inv_
.sym 81021 $false
.sym 81024 processor.id_ex_reg.data_out[5]
.sym 81025 $false
.sym 81026 $false
.sym 81027 $false
.sym 81052 $true
.sym 81053 processor.ControlAndStatus_registers.clk$2
.sym 81054 processor.ex_cont_mux.select
.sym 81055 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13241[2]_new_
.sym 81057 $abc$16389$techmap$techmap\processor.alu_control.$procmux$516.$and$/usr/local/bin/../share/yosys/techmap.v:434$8549_Y[3]_new_
.sym 81058 $abc$16389$new_n1457_
.sym 81060 $abc$16389$auto$rtlil.cc:1927:NotGate$16383
.sym 81061 processor.id_ex_reg.data_out[148]
.sym 81147 processor.id_ex_reg.data_out[148]
.sym 81148 $false
.sym 81149 $false
.sym 81150 $false
.sym 81175 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14474$2
.sym 81176 clk6$2
.sym 81177 $false
.sym 81179 $abc$16389$auto$wreduce.cc:454:run$585[0]_new_inv_
.sym 81180 $abc$16389$auto$wreduce.cc:454:run$585[1]_new_inv_
.sym 81181 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$12220
.sym 81182 $abc$16389$new_n1454_
.sym 81183 $abc$16389$auto$rtlil.cc:1927:NotGate$16369
.sym 81184 $abc$16389$new_n1451_
.sym 81185 processor.id_ex_reg.data_out[141]
.sym 81252 processor.if_id_reg.data_out[46]
.sym 81253 processor.if_id_reg.data_out[45]
.sym 81254 $abc$16389$auto$simplemap.cc:256:simplemap_eqne$8569_new_inv_
.sym 81255 $abc$16389$techmap$techmap\processor.alu_control.$procmux$516.$and$/usr/local/bin/../share/yosys/techmap.v:434$8550_Y[3]_new_
.sym 81258 processor.if_id_reg.data_out[44]
.sym 81259 processor.if_id_reg.data_out[45]
.sym 81260 $abc$16389$new_n1420_
.sym 81261 processor.if_id_reg.data_out[46]
.sym 81264 processor.if_id_reg.data_out[44]
.sym 81265 processor.if_id_reg.data_out[45]
.sym 81266 $abc$16389$auto$simplemap.cc:256:simplemap_eqne$8704_new_inv_
.sym 81267 $abc$16389$auto$simplemap.cc:256:simplemap_eqne$8569_new_inv_
.sym 81270 $abc$16389$techmap$techmap\processor.alu_control.$procmux$516.$and$/usr/local/bin/../share/yosys/techmap.v:434$8550_Y[3]_new_
.sym 81271 $abc$16389$techmap$techmap\processor.alu_control.$procmux$516.$and$/usr/local/bin/../share/yosys/techmap.v:434$8549_Y[3]_new_
.sym 81272 $abc$16389$new_n1457_
.sym 81273 $abc$16389$new_n1460_
.sym 81282 processor.if_id_reg.data_out[45]
.sym 81283 processor.if_id_reg.data_out[44]
.sym 81284 processor.if_id_reg.data_out[46]
.sym 81285 $abc$16389$auto$simplemap.cc:256:simplemap_eqne$8569_new_inv_
.sym 81288 $abc$16389$techmap$techmap\processor.alu_control.$procmux$516.$and$/usr/local/bin/../share/yosys/techmap.v:434$8549_Y[3]_new_
.sym 81289 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13150[2]_new_inv_
.sym 81290 $abc$16389$new_n1451_
.sym 81291 $false
.sym 81294 $abc$16389$techmap$techmap\processor.alu_control.$procmux$516.$and$/usr/local/bin/../share/yosys/techmap.v:434$8549_Y[3]_new_
.sym 81295 $abc$16389$new_n1462_
.sym 81296 $abc$16389$auto$simplemap.cc:256:simplemap_eqne$8704_new_inv_
.sym 81297 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13150[2]_new_inv_
.sym 81298 $true
.sym 81299 processor.ControlAndStatus_registers.clk$2
.sym 81300 $abc$16389$auto$rtlil.cc:1927:NotGate$16369
.sym 81302 processor.id_ex_reg.data_out[149]
.sym 81516 $abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]
.sym 81517 $abc$16389$techmap$techmap\processor.alu_main.$shr$verilog/alu.v:108$25.$1\buffer[31:0][31]_new_
.sym 81518 $false
.sym 81519 $false
.sym 81670 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$6660[2]_new_inv_
.sym 81671 data_mem_inst.state[9]
.sym 81673 data_mem_inst.state[11]
.sym 81675 data_mem_inst.state[8]
.sym 81676 data_mem_inst.state[10]
.sym 81750 data_mem_inst.state[4]
.sym 81751 data_mem_inst.state[5]
.sym 81752 data_mem_inst.state[6]
.sym 81753 data_mem_inst.state[7]
.sym 81756 $false
.sym 81757 $false
.sym 81758 $false
.sym 81759 $false
.sym 81780 $false
.sym 81781 $false
.sym 81782 $false
.sym 81783 $false
.sym 81786 $false
.sym 81787 $false
.sym 81788 $false
.sym 81789 $false
.sym 81790 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15014$2
.sym 81791 clk6$2
.sym 81792 $false
.sym 81794 $abc$16389$new_n1427_
.sym 81873 data_mem_inst.state[2]
.sym 81874 data_mem_inst.state[3]
.sym 81875 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$6660[1]_new_inv_
.sym 81876 $false
.sym 81879 $false
.sym 81880 $false
.sym 81881 $false
.sym 81882 $false
.sym 81909 $false
.sym 81910 $false
.sym 81911 $false
.sym 81912 $false
.sym 81913 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15014$2
.sym 81914 clk6$2
.sym 81915 $false
.sym 82039 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$6660[3]_new_inv_
.sym 82042 data_mem_inst.state[13]
.sym 82044 data_mem_inst.state[15]
.sym 82046 data_mem_inst.state[12]
.sym 82248 $false
.sym 82249 $false
.sym 82250 $false
.sym 82251 $false
.sym 82395 clk6$2
.sym 82396 data_mem_inst.clk_stall
.sym 82397 $false
.sym 82398 $false
.sym 83127 processor.PC.outAddr[3]
.sym 83128 $false
.sym 83129 $false
.sym 83130 $false
.sym 83157 processor.id_ex_reg.data_out[176]
.sym 83158 $false
.sym 83159 $false
.sym 83160 $false
.sym 83161 $true
.sym 83162 processor.ControlAndStatus_registers.clk$2
.sym 83163 $false
.sym 83244 processor.PC.outAddr[3]
.sym 83245 processor.PC.outAddr[5]
.sym 83246 processor.PC.outAddr[4]
.sym 83247 processor.PC.outAddr[2]
.sym 83256 processor.PC.outAddr[2]
.sym 83257 processor.PC.outAddr[3]
.sym 83258 processor.PC.outAddr[4]
.sym 83259 processor.PC.outAddr[5]
.sym 83280 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[9]_new_inv_
.sym 83281 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[9]_new_inv_
.sym 83282 processor.PC.outAddr[6]
.sym 83283 $abc$16389$new_n2504_
.sym 83284 $true
.sym 83285 processor.ControlAndStatus_registers.clk$2
.sym 83286 processor.inst_mux.select$2
.sym 83287 $abc$16389$new_n2578_
.sym 83288 processor.inst_mux.input0[21]
.sym 83289 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$3110[21]_new_
.sym 83290 $abc$16389$new_n2579_
.sym 83292 $abc$16389$new_n2533_
.sym 83367 $abc$16389$new_n2504_
.sym 83368 $abc$16389$new_n2524_
.sym 83369 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$3110[22]_new_
.sym 83370 $false
.sym 83373 $abc$16389$new_n2581_
.sym 83374 processor.inst_mux.input0[19]
.sym 83375 $abc$16389$new_n2583_
.sym 83376 $false
.sym 83379 processor.PC.outAddr[2]
.sym 83380 processor.PC.outAddr[3]
.sym 83381 processor.PC.outAddr[4]
.sym 83382 $false
.sym 83385 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[22]_new_inv_
.sym 83386 $abc$16389$new_n2518_
.sym 83387 processor.PC.outAddr[6]
.sym 83388 $abc$16389$new_n2504_
.sym 83397 processor.inst_mux.input0[21]
.sym 83398 $false
.sym 83399 $false
.sym 83400 $false
.sym 83403 processor.inst_mux.input0[21]
.sym 83404 $false
.sym 83405 $false
.sym 83406 $false
.sym 83407 $true
.sym 83408 processor.ControlAndStatus_registers.clk$2
.sym 83409 processor.inst_mux.select$2
.sym 83410 $abc$16389$new_n2589_
.sym 83411 $abc$16389$new_n2530_
.sym 83412 $abc$16389$new_n2528_
.sym 83413 $abc$16389$new_n2511_
.sym 83414 $abc$16389$new_n2518_
.sym 83415 $abc$16389$new_n2512_
.sym 83416 $abc$16389$new_n2510_
.sym 83417 processor.if_id_reg.data_out[34]
.sym 83484 $abc$16389$new_n2519_
.sym 83485 $abc$16389$new_n2518_
.sym 83486 $abc$16389$new_n2520_
.sym 83487 $abc$16389$new_n2504_
.sym 83490 $abc$16389$new_n2589_
.sym 83491 $abc$16389$new_n2518_
.sym 83492 $abc$16389$new_n2519_
.sym 83493 $abc$16389$new_n2504_
.sym 83496 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2965[20]_new_inv_
.sym 83497 $abc$16389$new_n2504_
.sym 83498 processor.inst_mux.input0[19]
.sym 83499 $false
.sym 83502 processor.PC.outAddr[3]
.sym 83503 $abc$16389$new_n2552_
.sym 83504 $abc$16389$new_n2520_
.sym 83505 $false
.sym 83508 $abc$16389$new_n2524_
.sym 83509 processor.PC.outAddr[2]
.sym 83510 processor.PC.outAddr[4]
.sym 83511 processor.PC.outAddr[3]
.sym 83514 $abc$16389$new_n2520_
.sym 83515 $abc$16389$new_n2572_
.sym 83516 $abc$16389$new_n2504_
.sym 83517 processor.inst_mux.input0[19]
.sym 83520 processor.PC.outAddr[2]
.sym 83521 processor.PC.outAddr[5]
.sym 83522 processor.PC.outAddr[4]
.sym 83523 $false
.sym 83526 processor.PC.outAddr[3]
.sym 83527 processor.PC.outAddr[5]
.sym 83528 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$3109[13]_new_
.sym 83529 processor.PC.outAddr[6]
.sym 83533 $abc$16389$new_n2553_
.sym 83534 $abc$16389$new_n2554_
.sym 83535 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$3112[7]_new_inv_
.sym 83536 $abc$16389$new_n2532_
.sym 83537 $abc$16389$new_n2523_
.sym 83538 $abc$16389$new_n2529_
.sym 83539 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$3109[13]_new_
.sym 83540 $abc$16389$new_n2522_
.sym 83607 processor.PC.outAddr[4]
.sym 83608 processor.PC.outAddr[3]
.sym 83609 processor.PC.outAddr[2]
.sym 83610 processor.PC.outAddr[5]
.sym 83613 processor.PC.outAddr[4]
.sym 83614 processor.PC.outAddr[3]
.sym 83615 $abc$16389$new_n2508_
.sym 83616 processor.PC.outAddr[2]
.sym 83619 processor.inst_mux.input0[22]
.sym 83620 $false
.sym 83621 $false
.sym 83622 $false
.sym 83625 processor.inst_mux.input0[20]
.sym 83626 $false
.sym 83627 $false
.sym 83628 $false
.sym 83631 $abc$16389$new_n2554_
.sym 83632 $abc$16389$new_n2551_
.sym 83633 $abc$16389$new_n2553_
.sym 83634 $abc$16389$new_n2504_
.sym 83637 processor.PC.outAddr[5]
.sym 83638 processor.PC.outAddr[3]
.sym 83639 $abc$16389$new_n2533_
.sym 83640 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$3109[13]_new_
.sym 83643 processor.inst_mux.input0[24]
.sym 83644 $false
.sym 83645 $false
.sym 83646 $false
.sym 83649 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[5]_new_inv_
.sym 83650 $abc$16389$new_n2533_
.sym 83651 processor.inst_mux.input0[19]
.sym 83652 $abc$16389$new_n2528_
.sym 83653 $true
.sym 83654 processor.ControlAndStatus_registers.clk$2
.sym 83655 processor.inst_mux.select$2
.sym 83656 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[14]_new_inv_
.sym 83657 processor.inst_mux.input0[23]
.sym 83658 $abc$16389$new_n2565_
.sym 83659 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[23]_new_inv_
.sym 83660 processor.inst_mux.input0[14]
.sym 83661 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[23]_new_inv_
.sym 83662 $abc$16389$new_n2540_
.sym 83663 $abc$16389$new_n2539_
.sym 83730 processor.PC.outAddr[2]
.sym 83731 processor.PC.outAddr[5]
.sym 83732 processor.PC.outAddr[4]
.sym 83733 processor.PC.outAddr[3]
.sym 83736 processor.inst_mux.input0[14]
.sym 83737 $abc$16389$new_n2517_
.sym 83738 $false
.sym 83739 $false
.sym 83742 $abc$16389$new_n2504_
.sym 83743 $abc$16389$new_n2557_
.sym 83744 processor.inst_mux.input0[14]
.sym 83745 $false
.sym 83748 $abc$16389$new_n2533_
.sym 83749 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[7]_new_
.sym 83750 $abc$16389$new_n2539_
.sym 83751 $false
.sym 83754 processor.inst_mux.input0[14]
.sym 83755 $false
.sym 83756 $false
.sym 83757 $false
.sym 83760 $abc$16389$new_n2517_
.sym 83761 processor.inst_mux.input0[19]
.sym 83762 $false
.sym 83763 $false
.sym 83766 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[4]_new_inv_
.sym 83767 processor.PC.outAddr[6]
.sym 83768 $abc$16389$new_n2522_
.sym 83769 $abc$16389$new_n2504_
.sym 83772 processor.inst_mux.input0[23]
.sym 83773 $false
.sym 83774 $false
.sym 83775 $false
.sym 83776 $true
.sym 83777 processor.ControlAndStatus_registers.clk$2
.sym 83778 processor.inst_mux.select$2
.sym 83779 processor.inst_mux.input0[15]
.sym 83780 processor.inst_mux.input0[16]
.sym 83781 $abc$16389$new_n2563_
.sym 83782 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[17]_new_inv_
.sym 83783 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[16]_new_inv_
.sym 83784 processor.inst_mux.input0[17]
.sym 83785 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[16]_new_
.sym 83853 $abc$16389$new_n3041_
.sym 83854 $abc$16389$new_n3043_
.sym 83855 $abc$16389$new_n3044_
.sym 83856 processor.register_files.write_buf
.sym 83859 $abc$16389$techmap\processor.register_files.$ne$verilog/register_file.v:108$259_Y_new_inv_
.sym 83860 processor.register_files.wrAddr_buf[4]
.sym 83861 processor.register_files.rdAddrB_buf[4]
.sym 83862 $abc$16389$new_n3042_
.sym 83865 processor.PC.outAddr[2]
.sym 83866 processor.PC.outAddr[4]
.sym 83867 processor.PC.outAddr[3]
.sym 83868 processor.PC.outAddr[5]
.sym 83871 processor.register_files.rdAddrB_buf[2]
.sym 83872 processor.register_files.wrAddr_buf[2]
.sym 83873 processor.register_files.wrAddr_buf[1]
.sym 83874 processor.register_files.rdAddrB_buf[1]
.sym 83877 processor.register_files.rdAddrB_buf[1]
.sym 83878 processor.register_files.wrAddr_buf[1]
.sym 83879 processor.register_files.wrAddr_buf[3]
.sym 83880 processor.register_files.rdAddrB_buf[3]
.sym 83883 processor.register_files.wrAddr_buf[2]
.sym 83884 processor.register_files.rdAddrB_buf[2]
.sym 83885 processor.register_files.wrAddr_buf[0]
.sym 83886 processor.register_files.rdAddrB_buf[0]
.sym 83889 processor.ex_mem_reg.data_out[139]
.sym 83890 $false
.sym 83891 $false
.sym 83892 $false
.sym 83895 processor.ex_mem_reg.data_out[138]
.sym 83896 $false
.sym 83897 $false
.sym 83898 $false
.sym 83899 $true
.sym 83900 processor.ControlAndStatus_registers.clk$2
.sym 83901 $false
.sym 83976 processor.register_files.wrAddr_buf[0]
.sym 83977 processor.register_files.rdAddrA_buf[0]
.sym 83978 processor.register_files.write_buf
.sym 83979 $abc$16389$new_n3382_
.sym 83982 $abc$16389$techmap\processor.register_files.$ne$verilog/register_file.v:108$259_Y_new_inv_
.sym 83983 $abc$16389$new_n3393_
.sym 83984 $abc$16389$new_n3392_
.sym 83985 $false
.sym 83988 processor.register_files.wrAddr_buf[0]
.sym 83989 processor.register_files.wrAddr_buf[1]
.sym 83990 $abc$16389$new_n3006_
.sym 83991 $false
.sym 83994 processor.register_files.wrAddr_buf[1]
.sym 83995 processor.register_files.rdAddrA_buf[1]
.sym 83996 processor.register_files.wrAddr_buf[3]
.sym 83997 processor.register_files.rdAddrA_buf[3]
.sym 84000 processor.register_files.wrAddr_buf[2]
.sym 84001 processor.register_files.wrAddr_buf[3]
.sym 84002 processor.register_files.wrAddr_buf[4]
.sym 84003 $false
.sym 84006 processor.inst_mux.input0[18]
.sym 84007 $false
.sym 84008 $false
.sym 84009 $false
.sym 84012 processor.inst_mux.input0[16]
.sym 84013 $false
.sym 84014 $false
.sym 84015 $false
.sym 84018 processor.inst_mux.input0[15]
.sym 84019 $false
.sym 84020 $false
.sym 84021 $false
.sym 84022 $true
.sym 84023 processor.ControlAndStatus_registers.clk$2
.sym 84024 processor.inst_mux.select$2
.sym 84099 processor.register_files.wrAddr_buf[2]
.sym 84100 processor.register_files.rdAddrA_buf[2]
.sym 84101 processor.register_files.wrAddr_buf[4]
.sym 84102 processor.register_files.rdAddrA_buf[4]
.sym 84105 $abc$16389$new_n2559_
.sym 84106 processor.inst_mux.input0[0]
.sym 84107 $false
.sym 84108 $false
.sym 84123 processor.inst_mux.input0[19]
.sym 84124 $false
.sym 84125 $false
.sym 84126 $false
.sym 84129 processor.inst_mux.input0[0]
.sym 84130 $false
.sym 84131 $false
.sym 84132 $false
.sym 84141 processor.inst_mux.input0[17]
.sym 84142 $false
.sym 84143 $false
.sym 84144 $false
.sym 84145 $true
.sym 84146 processor.ControlAndStatus_registers.clk$2
.sym 84147 processor.inst_mux.select$2
.sym 84240 processor.if_id_reg.data_out[35]
.sym 84241 processor.if_id_reg.data_out[38]
.sym 84242 processor.if_id_reg.data_out[34]
.sym 84243 $false
.sym 84264 processor.forwarding_unit.MEM_RegWrite
.sym 84265 $false
.sym 84266 $false
.sym 84267 $false
.sym 84268 $true
.sym 84269 processor.ControlAndStatus_registers.clk$2
.sym 84270 $false
.sym 84468 processor.if_id_reg.data_out[34]
.sym 84469 processor.if_id_reg.data_out[36]
.sym 84470 processor.if_id_reg.data_out[37]
.sym 84471 processor.if_id_reg.data_out[33]
.sym 84474 processor.if_id_reg.data_out[35]
.sym 84475 processor.Jump1
.sym 84476 $false
.sym 84477 $false
.sym 84480 processor.if_id_reg.data_out[37]
.sym 84481 processor.if_id_reg.data_out[36]
.sym 84482 $abc$16389$auto$opt_reduce.cc:132:opt_mux$579_new_
.sym 84483 $false
.sym 84492 processor.Jump1
.sym 84493 $false
.sym 84494 $false
.sym 84495 $false
.sym 84514 $true
.sym 84515 processor.ControlAndStatus_registers.clk$2
.sym 84516 processor.cont_mux.select
.sym 84603 processor.id_ex_reg.data_out[0]
.sym 84604 $false
.sym 84605 $false
.sym 84606 $false
.sym 84615 processor.id_ex_reg.data_out[8]
.sym 84616 $false
.sym 84617 $false
.sym 84618 $false
.sym 84621 processor.id_ex_reg.data_out[2]
.sym 84622 $false
.sym 84623 $false
.sym 84624 $false
.sym 84637 $true
.sym 84638 processor.ControlAndStatus_registers.clk$2
.sym 84639 processor.ex_cont_mux.select
.sym 84714 processor.if_id_reg.data_out[35]
.sym 84715 processor.if_id_reg.data_out[36]
.sym 84716 processor.if_id_reg.data_out[37]
.sym 84717 processor.if_id_reg.data_out[33]
.sym 84720 processor.if_id_reg.data_out[38]
.sym 84721 processor.if_id_reg.data_out[34]
.sym 84722 processor.MemRead1
.sym 84723 $false
.sym 84726 processor.if_id_reg.data_out[46]
.sym 84727 processor.if_id_reg.data_out[44]
.sym 84728 processor.if_id_reg.data_out[45]
.sym 84729 $abc$16389$auto$simplemap.cc:256:simplemap_eqne$8591_new_inv_
.sym 84744 processor.if_id_reg.data_out[35]
.sym 84745 processor.if_id_reg.data_out[34]
.sym 84746 processor.if_id_reg.data_out[33]
.sym 84747 $false
.sym 84750 processor.if_id_reg.data_out[33]
.sym 84751 $abc$16389$auto$opt_reduce.cc:132:opt_mux$579_new_
.sym 84752 processor.if_id_reg.data_out[36]
.sym 84753 $abc$16389$auto$simplemap.cc:256:simplemap_eqne$8591_new_inv_
.sym 84837 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$8575[0]_new_inv_
.sym 84838 processor.MemWrite1
.sym 84839 $false
.sym 84840 $false
.sym 84843 processor.if_id_reg.data_out[37]
.sym 84844 processor.if_id_reg.data_out[45]
.sym 84845 processor.if_id_reg.data_out[44]
.sym 84846 processor.if_id_reg.data_out[46]
.sym 84849 $abc$16389$auto$simplemap.cc:256:simplemap_eqne$8616_new_inv_
.sym 84850 $abc$16389$auto$simplemap.cc:256:simplemap_eqne$8569_new_inv_
.sym 84851 $abc$16389$new_n1410_
.sym 84852 $false
.sym 84855 processor.if_id_reg.data_out[36]
.sym 84856 processor.if_id_reg.data_out[38]
.sym 84857 processor.if_id_reg.data_out[37]
.sym 84858 $false
.sym 84867 processor.MemWrite1
.sym 84868 $false
.sym 84869 $false
.sym 84870 $false
.sym 84879 processor.MemRead1
.sym 84880 $false
.sym 84881 $false
.sym 84882 $false
.sym 84883 $true
.sym 84884 processor.ControlAndStatus_registers.clk$2
.sym 84885 processor.cont_mux.select
.sym 84960 processor.if_id_reg.data_out[45]
.sym 84961 processor.if_id_reg.data_out[44]
.sym 84962 processor.if_id_reg.data_out[46]
.sym 84963 $false
.sym 84972 processor.if_id_reg.data_out[44]
.sym 84973 processor.if_id_reg.data_out[45]
.sym 84974 processor.if_id_reg.data_out[46]
.sym 84975 $abc$16389$auto$simplemap.cc:256:simplemap_eqne$8616_new_inv_
.sym 84978 $abc$16389$new_n1459_
.sym 84979 processor.if_id_reg.data_out[62]
.sym 84980 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$13241[2]_new_
.sym 84981 $abc$16389$new_n1420_
.sym 84990 processor.if_id_reg.data_out[44]
.sym 84991 processor.if_id_reg.data_out[45]
.sym 84992 $false
.sym 84993 $false
.sym 84996 processor.if_id_reg.data_out[44]
.sym 84997 processor.if_id_reg.data_out[45]
.sym 84998 $false
.sym 84999 $false
.sym 85006 $true
.sym 85007 processor.ControlAndStatus_registers.clk$2
.sym 85008 $abc$16389$auto$rtlil.cc:1927:NotGate$16383
.sym 85089 processor.if_id_reg.data_out[62]
.sym 85090 processor.if_id_reg.data_out[44]
.sym 85091 processor.if_id_reg.data_out[46]
.sym 85092 processor.if_id_reg.data_out[45]
.sym 85095 processor.if_id_reg.data_out[62]
.sym 85096 processor.if_id_reg.data_out[45]
.sym 85097 processor.if_id_reg.data_out[44]
.sym 85098 processor.if_id_reg.data_out[46]
.sym 85101 processor.if_id_reg.data_out[44]
.sym 85102 processor.if_id_reg.data_out[45]
.sym 85103 $false
.sym 85104 $false
.sym 85107 processor.if_id_reg.data_out[45]
.sym 85108 processor.if_id_reg.data_out[44]
.sym 85109 $abc$16389$auto$simplemap.cc:256:simplemap_eqne$8704_new_inv_
.sym 85110 $abc$16389$new_n1409_
.sym 85113 $abc$16389$auto$simplemap.cc:256:simplemap_eqne$8704_new_inv_
.sym 85114 $abc$16389$new_n1420_
.sym 85115 $abc$16389$new_n1409_
.sym 85116 $false
.sym 85119 $abc$16389$auto$wreduce.cc:454:run$585[0]_new_inv_
.sym 85120 $abc$16389$new_n1420_
.sym 85121 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$12220
.sym 85122 $abc$16389$auto$simplemap.cc:256:simplemap_eqne$8704_new_inv_
.sym 85125 $abc$16389$auto$wreduce.cc:454:run$585[1]_new_inv_
.sym 85126 $abc$16389$new_n1420_
.sym 85127 $abc$16389$new_n1454_
.sym 85128 $false
.sym 85129 $true
.sym 85130 processor.ControlAndStatus_registers.clk$2
.sym 85131 $abc$16389$auto$rtlil.cc:1927:NotGate$16369
.sym 85212 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$12220
.sym 85213 $false
.sym 85214 $false
.sym 85215 $false
.sym 85252 $true
.sym 85253 processor.ControlAndStatus_registers.clk$2
.sym 85254 $abc$16389$auto$rtlil.cc:1927:NotGate$16383
.sym 85575 data_mem_inst.state[8]
.sym 85576 data_mem_inst.state[9]
.sym 85577 data_mem_inst.state[10]
.sym 85578 data_mem_inst.state[11]
.sym 85581 $false
.sym 85582 $false
.sym 85583 $false
.sym 85584 $false
.sym 85593 $false
.sym 85594 $false
.sym 85595 $false
.sym 85596 $false
.sym 85605 $false
.sym 85606 $false
.sym 85607 $false
.sym 85608 $false
.sym 85611 $false
.sym 85612 $false
.sym 85613 $false
.sym 85614 $false
.sym 85621 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15014$2
.sym 85622 clk6$2
.sym 85623 $false
.sym 85625 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$6660[4]_new_inv_
.sym 85626 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$6674[1]_new_inv_
.sym 85627 data_mem_inst.state[17]
.sym 85628 data_mem_inst.state[18]
.sym 85629 data_mem_inst.state[19]
.sym 85630 data_mem_inst.state[16]
.sym 85704 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$6674[1]_new_inv_
.sym 85705 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$6660[3]_new_inv_
.sym 85706 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$6660[2]_new_inv_
.sym 85707 $false
.sym 85748 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$6660[5]_new_inv_
.sym 85749 data_mem_inst.state[21]
.sym 85750 data_mem_inst.state[22]
.sym 85752 data_mem_inst.state[20]
.sym 85754 data_mem_inst.state[23]
.sym 85944 data_mem_inst.state[12]
.sym 85945 data_mem_inst.state[13]
.sym 85946 data_mem_inst.state[14]
.sym 85947 data_mem_inst.state[15]
.sym 85962 $false
.sym 85963 $false
.sym 85964 $false
.sym 85965 $false
.sym 85974 $false
.sym 85975 $false
.sym 85976 $false
.sym 85977 $false
.sym 85986 $false
.sym 85987 $false
.sym 85988 $false
.sym 85989 $false
.sym 85990 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15014$2
.sym 85991 clk6$2
.sym 85992 $false
.sym 87192 processor.PC.outAddr[3]
.sym 87193 processor.PC.outAddr[2]
.sym 87194 $abc$16389$new_n2579_
.sym 87195 $abc$16389$new_n2529_
.sym 87198 processor.PC.outAddr[5]
.sym 87199 $abc$16389$new_n2533_
.sym 87200 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$3110[21]_new_
.sym 87201 $abc$16389$new_n2578_
.sym 87204 processor.PC.outAddr[4]
.sym 87205 processor.PC.outAddr[2]
.sym 87206 processor.PC.outAddr[3]
.sym 87207 $false
.sym 87210 processor.PC.outAddr[2]
.sym 87211 processor.PC.outAddr[5]
.sym 87212 processor.PC.outAddr[4]
.sym 87213 processor.PC.outAddr[3]
.sym 87222 processor.PC.outAddr[6]
.sym 87223 $abc$16389$new_n2504_
.sym 87224 $false
.sym 87225 $false
.sym 87241 $abc$16389$new_n2515_
.sym 87242 $abc$16389$new_n2514_
.sym 87243 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2965[20]_new_inv_
.sym 87245 $abc$16389$new_n2575_
.sym 87246 $abc$16389$new_n2524_
.sym 87248 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[20]_new_inv_
.sym 87315 processor.PC.outAddr[2]
.sym 87316 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$3112[7]_new_inv_
.sym 87317 processor.PC.outAddr[5]
.sym 87318 processor.PC.outAddr[6]
.sym 87321 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$3109[13]_new_
.sym 87322 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$3110[21]_new_
.sym 87323 processor.PC.outAddr[5]
.sym 87324 $false
.sym 87327 $abc$16389$new_n2532_
.sym 87328 $abc$16389$new_n2512_
.sym 87329 $abc$16389$new_n2530_
.sym 87330 $abc$16389$new_n2529_
.sym 87333 processor.PC.outAddr[3]
.sym 87334 processor.PC.outAddr[4]
.sym 87335 processor.PC.outAddr[6]
.sym 87336 $abc$16389$new_n2512_
.sym 87339 processor.PC.outAddr[4]
.sym 87340 $abc$16389$new_n2512_
.sym 87341 processor.PC.outAddr[3]
.sym 87342 $false
.sym 87345 processor.PC.outAddr[5]
.sym 87346 processor.PC.outAddr[2]
.sym 87347 $false
.sym 87348 $false
.sym 87351 processor.PC.outAddr[3]
.sym 87352 processor.PC.outAddr[5]
.sym 87353 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$3109[13]_new_
.sym 87354 $abc$16389$new_n2511_
.sym 87357 $abc$16389$new_n2514_
.sym 87358 $abc$16389$new_n2510_
.sym 87359 $abc$16389$new_n2504_
.sym 87360 processor.inst_mux.input0[19]
.sym 87361 $true
.sym 87362 processor.ControlAndStatus_registers.clk$2
.sym 87363 processor.inst_mux.select$2
.sym 87438 processor.PC.outAddr[4]
.sym 87439 processor.PC.outAddr[3]
.sym 87440 processor.PC.outAddr[2]
.sym 87441 $abc$16389$new_n2524_
.sym 87444 $abc$16389$new_n2532_
.sym 87445 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$3109[13]_new_
.sym 87446 $abc$16389$new_n2508_
.sym 87447 $false
.sym 87450 processor.PC.outAddr[4]
.sym 87451 processor.PC.outAddr[3]
.sym 87452 $false
.sym 87453 $false
.sym 87456 processor.PC.outAddr[4]
.sym 87457 processor.PC.outAddr[3]
.sym 87458 $false
.sym 87459 $false
.sym 87462 processor.PC.outAddr[2]
.sym 87463 processor.PC.outAddr[4]
.sym 87464 $abc$16389$new_n2524_
.sym 87465 processor.PC.outAddr[3]
.sym 87468 $abc$16389$new_n2504_
.sym 87469 processor.PC.outAddr[6]
.sym 87470 $false
.sym 87471 $false
.sym 87474 processor.PC.outAddr[2]
.sym 87475 processor.PC.outAddr[4]
.sym 87476 $false
.sym 87477 $false
.sym 87480 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$3112[7]_new_inv_
.sym 87481 processor.PC.outAddr[2]
.sym 87482 $abc$16389$new_n2508_
.sym 87483 $abc$16389$new_n2523_
.sym 87561 processor.PC.outAddr[2]
.sym 87562 processor.PC.outAddr[5]
.sym 87563 processor.PC.outAddr[3]
.sym 87564 processor.PC.outAddr[4]
.sym 87567 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[23]_new_inv_
.sym 87568 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[23]_new_inv_
.sym 87569 processor.PC.outAddr[6]
.sym 87570 $abc$16389$new_n2504_
.sym 87573 $abc$16389$new_n2504_
.sym 87574 $abc$16389$new_n2524_
.sym 87575 processor.PC.outAddr[2]
.sym 87576 processor.PC.outAddr[3]
.sym 87579 processor.PC.outAddr[2]
.sym 87580 processor.PC.outAddr[3]
.sym 87581 processor.PC.outAddr[4]
.sym 87582 processor.PC.outAddr[5]
.sym 87585 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[14]_new_inv_
.sym 87586 $abc$16389$new_n2529_
.sym 87587 processor.inst_mux.input0[19]
.sym 87588 $false
.sym 87591 processor.PC.outAddr[5]
.sym 87592 processor.PC.outAddr[2]
.sym 87593 processor.PC.outAddr[3]
.sym 87594 processor.PC.outAddr[4]
.sym 87597 processor.PC.outAddr[4]
.sym 87598 processor.PC.outAddr[2]
.sym 87599 processor.PC.outAddr[3]
.sym 87600 processor.PC.outAddr[5]
.sym 87603 processor.PC.outAddr[5]
.sym 87604 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$3112[7]_new_inv_
.sym 87605 $abc$16389$new_n2540_
.sym 87606 $abc$16389$new_n2529_
.sym 87610 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[13]_new_
.sym 87611 $abc$16389$new_n2559_
.sym 87613 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[13]_new_inv_
.sym 87684 $abc$16389$new_n2563_
.sym 87685 $abc$16389$new_n2565_
.sym 87686 processor.inst_mux.input0[19]
.sym 87687 $false
.sym 87690 $abc$16389$new_n2533_
.sym 87691 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[16]_new_
.sym 87692 processor.inst_mux.input0[19]
.sym 87693 $abc$16389$new_n2563_
.sym 87696 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[16]_new_inv_
.sym 87697 $abc$16389$new_n2529_
.sym 87698 $false
.sym 87699 $false
.sym 87702 processor.PC.outAddr[3]
.sym 87703 processor.PC.outAddr[4]
.sym 87704 processor.PC.outAddr[5]
.sym 87705 processor.PC.outAddr[2]
.sym 87708 processor.PC.outAddr[4]
.sym 87709 processor.PC.outAddr[2]
.sym 87710 processor.PC.outAddr[3]
.sym 87711 processor.PC.outAddr[5]
.sym 87714 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[17]_new_inv_
.sym 87715 $abc$16389$new_n2529_
.sym 87716 processor.inst_mux.input0[19]
.sym 87717 $abc$16389$new_n2565_
.sym 87720 processor.PC.outAddr[4]
.sym 87721 processor.PC.outAddr[2]
.sym 87722 processor.PC.outAddr[5]
.sym 87723 processor.PC.outAddr[3]
.sym 89455 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$6660[7]_new_inv_
.sym 89457 data_mem_inst.state[31]
.sym 89458 data_mem_inst.state[29]
.sym 89460 data_mem_inst.state[28]
.sym 89462 data_mem_inst.state[30]
.sym 89535 data_mem_inst.state[16]
.sym 89536 data_mem_inst.state[17]
.sym 89537 data_mem_inst.state[18]
.sym 89538 data_mem_inst.state[19]
.sym 89541 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$6660[5]_new_inv_
.sym 89542 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$6660[4]_new_inv_
.sym 89543 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$6660[7]_new_inv_
.sym 89544 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$6660[6]_new_inv_
.sym 89547 $false
.sym 89548 $false
.sym 89549 $false
.sym 89550 $false
.sym 89553 $false
.sym 89554 $false
.sym 89555 $false
.sym 89556 $false
.sym 89559 $false
.sym 89560 $false
.sym 89561 $false
.sym 89562 $false
.sym 89565 $false
.sym 89566 $false
.sym 89567 $false
.sym 89568 $false
.sym 89575 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15014$2
.sym 89576 clk6$2
.sym 89577 $false
.sym 89579 $abc$16389$auto$simplemap.cc:127:simplemap_reduce$6660[6]_new_inv_
.sym 89580 data_mem_inst.state[25]
.sym 89582 data_mem_inst.state[24]
.sym 89583 data_mem_inst.state[26]
.sym 89585 data_mem_inst.state[27]
.sym 89658 data_mem_inst.state[20]
.sym 89659 data_mem_inst.state[21]
.sym 89660 data_mem_inst.state[22]
.sym 89661 data_mem_inst.state[23]
.sym 89664 $false
.sym 89665 $false
.sym 89666 $false
.sym 89667 $false
.sym 89670 $false
.sym 89671 $false
.sym 89672 $false
.sym 89673 $false
.sym 89682 $false
.sym 89683 $false
.sym 89684 $false
.sym 89685 $false
.sym 89694 $false
.sym 89695 $false
.sym 89696 $false
.sym 89697 $false
.sym 89698 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15014$2
.sym 89699 clk6$2
.sym 89700 $false
.sym 91146 processor.PC.outAddr[2]
.sym 91147 processor.PC.outAddr[4]
.sym 91148 processor.PC.outAddr[5]
.sym 91149 processor.PC.outAddr[3]
.sym 91152 $abc$16389$new_n2515_
.sym 91153 processor.PC.outAddr[6]
.sym 91154 $false
.sym 91155 $false
.sym 91158 processor.PC.outAddr[6]
.sym 91159 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[20]_new_inv_
.sym 91160 $abc$16389$new_n2575_
.sym 91161 $false
.sym 91170 processor.PC.outAddr[3]
.sym 91171 processor.PC.outAddr[2]
.sym 91172 processor.PC.outAddr[4]
.sym 91173 $abc$16389$new_n2524_
.sym 91176 processor.PC.outAddr[6]
.sym 91177 processor.PC.outAddr[5]
.sym 91178 $false
.sym 91179 $false
.sym 91188 processor.PC.outAddr[4]
.sym 91189 processor.PC.outAddr[5]
.sym 91190 processor.PC.outAddr[2]
.sym 91191 processor.PC.outAddr[3]
.sym 91515 processor.PC.outAddr[2]
.sym 91516 processor.PC.outAddr[3]
.sym 91517 processor.PC.outAddr[5]
.sym 91518 processor.PC.outAddr[4]
.sym 91521 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[13]_new_inv_
.sym 91522 $abc$16389$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[13]_new_
.sym 91523 processor.inst_mux.input0[19]
.sym 91524 processor.PC.outAddr[6]
.sym 91533 processor.PC.outAddr[3]
.sym 91534 processor.PC.outAddr[5]
.sym 91535 processor.PC.outAddr[2]
.sym 91536 processor.PC.outAddr[4]
.sym 93360 data_mem_inst.state[28]
.sym 93361 data_mem_inst.state[29]
.sym 93362 data_mem_inst.state[30]
.sym 93363 data_mem_inst.state[31]
.sym 93372 $false
.sym 93373 $false
.sym 93374 $false
.sym 93375 $false
.sym 93378 $false
.sym 93379 $false
.sym 93380 $false
.sym 93381 $false
.sym 93390 $false
.sym 93391 $false
.sym 93392 $false
.sym 93393 $false
.sym 93402 $false
.sym 93403 $false
.sym 93404 $false
.sym 93405 $false
.sym 93406 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15014$2
.sym 93407 clk6$2
.sym 93408 $false
.sym 93489 data_mem_inst.state[24]
.sym 93490 data_mem_inst.state[25]
.sym 93491 data_mem_inst.state[26]
.sym 93492 data_mem_inst.state[27]
.sym 93495 $false
.sym 93496 $false
.sym 93497 $false
.sym 93498 $false
.sym 93507 $false
.sym 93508 $false
.sym 93509 $false
.sym 93510 $false
.sym 93513 $false
.sym 93514 $false
.sym 93515 $false
.sym 93516 $false
.sym 93525 $false
.sym 93526 $false
.sym 93527 $false
.sym 93528 $false
.sym 93529 $abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15014$2
.sym 93530 clk6$2
.sym 93531 $false
