library	ieee;
use	ieee.std_logic_1164.all;

package package1 is
component deco7seg is
	port (	en		: in std_logic;
			E 		: in   std_logic_vector(3 downto 0);
         	segment 	: out std_logic_vector(6 downto 0)
         );
end component;
end package1;