// Contributed by Jose Renau
//                Max Dunne
//                Shea Ellerson
//				        Luke Buschmann
//
// The ESESC/BSD License
//
// Copyright (c) 2005-2013, Regents of the University of California and
// the ESESC Project.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
//   - Redistributions of source code must retain the above copyright notice,
//   this list of conditions and the following disclaimer.
//
//   - Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the
//   documentation and/or other materials provided with the distribution.
//
//   - Neither the name of the University of California, Santa Cruz nor the
//   names of its contributors may be used to endorse or promote products
//   derived from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.

#include "MemController.h"
#include "MemorySystem.h"
#include "SescConf.h"
#include "stdlib.h"
#include <cmath>
#include <iostream>
#include <queue>
#include <vector>
/* }}} */

MemController::MemController(MemorySystem *current, const char *section, const char *name)
    /* constructor {{{1 */
    : MemObj(section, name)
    , delay(SescConf->getInt(section, "delay"))
    , PreChargeLatency(SescConf->getInt(section, "PreChargeLatency"))
    , RowAccessLatency(SescConf->getInt(section, "RowAccessLatency"))
    , ColumnAccessLatency(SescConf->getInt(section, "ColumnAccessLatency"))
    , nPrecharge("%s:nPrecharge", name)
    , nColumnAccess("%s:nColumnAccess", name)
    , nRowAccess("%s:nRowAccess", name)
    , avgMemLat("%s_avgMemLat", name)
    , readHit("%s:readHit", name)
    , memRequestBufferSize(SescConf->getInt(section, "memRequestBufferSize")) {
  MemObj *lower_level = NULL;
  SescConf->isInt(section, "numPorts");
  SescConf->isInt(section, "portOccp");
  SescConf->isInt(section, "delay");
  SescConf->isGT(section, "delay", 0);

  NumUnits_t  num = SescConf->getInt(section, "numPorts");
  TimeDelta_t occ = SescConf->getInt(section, "portOccp");

  char cadena[100];
  sprintf(cadena, "Cmd%s", name);
  cmdPort = PortGeneric::create(cadena, num, occ);

  SescConf->isPower2(section, "numRows", 0);
  SescConf->isPower2(section, "numColumns", 0);
  SescConf->isPower2(section, "numBanks", 0);
  SescConf->isGT(section, "ColumnAccessLatency", 4); // 1 cycle is not supported

  numBanks                = SescConf->getInt(section, "NumBanks");
  unsigned int numRows    = SescConf->getInt(section, "NumRows");
  unsigned int ColumnSize = SescConf->getInt(section, "ColumnSize");
  unsigned int numColumns = SescConf->getInt(section, "NumColumns");

  columnOffset = log2(ColumnSize);
  columnMask   = numColumns - 1;
  columnMask   = columnMask << columnOffset; // FIXME: Use AddrType

  rowOffset = columnOffset + log2(numColumns);
  rowMask   = numRows - 1;
  rowMask   = rowMask << rowOffset; // FIXME: use AddrType

  bankOffset = rowOffset + log2(numRows);
  bankMask   = numBanks - 1;
  bankMask   = bankMask << bankOffset;

  bankState = new BankStatus[numBanks];
  for(uint32_t curBank = 0; curBank < numBanks; curBank++) {
    bankState[curBank].activeRow = 0;
    bankState[curBank].state     = INIT; // Changed from ACTIVE (LNB)
    bankState[curBank].bankTime  = 0;    // added (LNB)
  }
  I(current);
  lower_level = current->declareMemoryObj(section, "lowerLevel");
  if(lower_level)
    addLowerLevel(lower_level);
}
/* }}} */

void MemController::doReq(MemRequest *mreq)
/* request reaches the memory controller {{{1 */
{
  readHit.inc(mreq->getStatsFlag());
  addMemRequest(mreq);
}
/* }}} */

void MemController::doReqAck(MemRequest *mreq)
/* push up {{{1 */
{
  I(0);
}
/* }}} */

void MemController::doDisp(MemRequest *mreq)
/* push down {{{1 */
{
  addMemRequest(mreq);
}
/* }}} */

void MemController::doSetState(MemRequest *mreq)
/* push up {{{1 */
{
  I(0);
}
/* }}} */

void MemController::doSetStateAck(MemRequest *mreq)
/* push up {{{1 */
{
  //  MSG("\nMemController SetStateAck for Addr %llx", mreq->getAddr());
  //  I(0);
}
/* }}} */

bool MemController::isBusy(AddrType addr) const
/* always can accept writes {{{1 */
{
  return false;
}
/* }}} */

void MemController::tryPrefetch(AddrType addr, bool doStats, int degree, AddrType pref_sign, AddrType pc, CallbackBase *cb)
/* try to prefetch to openpage {{{1 */
{
  if(cb)
    cb->destroy();
  // FIXME:
}
/* }}} */

TimeDelta_t MemController::ffread(AddrType addr)
/* fast forward reads {{{1 */
{
  return delay + RowAccessLatency;
}
/* }}} */

TimeDelta_t MemController::ffwrite(AddrType addr)
/* fast forward writes {{{1 */
{
  return delay + RowAccessLatency;
}
/* }}} */

void MemController::addMemRequest(MemRequest *mreq) {
  FCFSField *newEntry = new FCFSField;

  newEntry->Bank        = getBank(mreq);
  newEntry->Row         = getRow(mreq);
  newEntry->Column      = getColumn(mreq);
  newEntry->mreq        = mreq;
  newEntry->TimeEntered = globalClock;

  OverflowMemoryRequests.push(newEntry);

  manageRam();
}

// This function implements the FR-FCFS memory scheduling algorithm
void MemController::manageRam(void) {

  // First, we need to determine if any actions (precharging, activating, or accessing) have been completed
  for(uint32_t curBank = 0; curBank < numBanks; curBank++) {
    if((bankState[curBank].state == PRECHARGE) && (globalClock - bankState[curBank].bankTime >= PreChargeLatency)) {

      bankState[curBank].state = IDLE;

    } else if((bankState[curBank].state == ACTIVATING) && (globalClock - bankState[curBank].bankTime >= RowAccessLatency)) {

      bankState[curBank].state = ACTIVE;

    } else if((bankState[curBank].state == ACCESSING) && (globalClock - bankState[curBank].bankTime >= ColumnAccessLatency)) {

      bankState[curBank].state = ACTIVE;

      for(FCFSList::iterator it = curMemRequests.begin(); it != curMemRequests.end(); it++) {

        FCFSField *tempMem = *it;

        // If current memory request has completed, finish processing the request by sending the proper ACK
        if((curBank == tempMem->Bank) && (bankState[curBank].activeRow == tempMem->Row)) {

          I(tempMem->mreq);

          if(tempMem->mreq->isDisp())
            tempMem->mreq->ack(); // Fixed doDisp Acknowledge -- LNB 5/28/2014
          else {
            MemRequest *mreq = tempMem->mreq;
            I(mreq->isReq());

            if(mreq->getAction() == ma_setValid || mreq->getAction() == ma_setExclusive)
              mreq->convert2ReqAck(ma_setExclusive);
            else
              mreq->convert2ReqAck(ma_setDirty);

            Time_t delta = globalClock - tempMem->TimeEntered;

            router->scheduleReqAck(mreq, 1); //  Fixed doReq acknowledge -- LNB 5/28/2014
            avgMemLat.sample(delta, mreq->getStatsFlag());
          }
          IS(tempMem->mreq = 0);

          curMemRequests.erase(it);

          break;
        }
      }
    }
  }

  // Call function to replace any deleted address with a new one from queue
  transferOverflowMemory();
  // Call function to determine what the next action should begin
  scheduleNextAction();
}

// This function adds any pending references in the queue to the buffer if there is space available
void MemController::transferOverflowMemory(void) {
  while((curMemRequests.size() <= memRequestBufferSize) && (!OverflowMemoryRequests.empty())) {
    curMemRequests.push_back(OverflowMemoryRequests.front());
    OverflowMemoryRequests.pop();
  }
}

// This function determines what action can be performed next and schedules a callback for when that action completes
void MemController::scheduleNextAction(void) {
  uint32_t curBank, curRow;
  uint32_t oldestReadyColsBank = numBanks + 1;
  uint32_t oldestReadyRowsBank = numBanks + 1;
  uint32_t oldestReadyRow      = 0;
  uint32_t oldestbank          = 0;

  bool oldestColumnFound = false;
  bool oldestRowFound    = false;
  bool oldestBankFound   = false;

  // Go through memory references in buffer to determine what actions are ready to begin
  for(uint32_t curReference = 0; curReference < curMemRequests.size(); curReference++) {
    curBank = curMemRequests[curReference]->Bank;
    curRow  = curMemRequests[curReference]->Row;
    if(!oldestColumnFound) {
      if((bankState[curBank].state == ACTIVE) && (bankState[curBank].activeRow == curRow)) {
        bankState[curBank].cpend = true;
        oldestColumnFound        = true;
        //   if(bankState[oldestReadyColsBank].bankTime > bankState[curBank].bankTime){
        oldestReadyColsBank = curBank;
        //   }
      }
    }
    if((bankState[curBank].state == ACTIVE) && (bankState[curBank].activeRow != curRow)) {
      bankState[curBank].bpend = true;
    }
    if(!oldestRowFound) {
      if(bankState[curBank].state == IDLE) {
        oldestRowFound = true;
        //    if(bankState[oldestReadyRowsBank].bankTime > bankState[curBank].bankTime){
        oldestReadyRow      = curMemRequests[curReference]->Row;
        oldestReadyRowsBank = curBank;
        //    }
      }
    }
    if(bankState[curBank].state == INIT) {
      oldestBankFound = true;
      oldestbank      = curBank;
    }
  }

  //... and determine if a bank has no pending column references
  for(uint32_t curBank = 0; curBank < numBanks; curBank++) {
    if((bankState[curBank].bpend) && (!bankState[curBank].cpend)) {
      oldestBankFound = true;
      if(bankState[oldestbank].bankTime > bankState[curBank].bankTime) {
        oldestbank = curBank;
      }
    }
    bankState[curBank].bpend = false;
    bankState[curBank].cpend = false;
  }

  // Now determine which of the ready actions should be start and when the callback should occur
  if(oldestBankFound) {
    bankState[oldestbank].state    = PRECHARGE;
    bankState[oldestbank].bankTime = globalClock;

    nPrecharge.inc();

    ManageRamCB::schedule(PreChargeLatency, this);
  } else if(oldestColumnFound) {
    bankState[oldestReadyColsBank].state    = ACCESSING;
    bankState[oldestReadyColsBank].bankTime = globalClock;

    nColumnAccess.inc();

    ManageRamCB::schedule(ColumnAccessLatency, this);
  } else if(oldestRowFound) {
    bankState[oldestReadyRowsBank].state     = ACTIVATING;
    bankState[oldestReadyRowsBank].bankTime  = globalClock;
    bankState[oldestReadyRowsBank].activeRow = oldestReadyRow;

    nRowAccess.inc();

    ManageRamCB::schedule(RowAccessLatency, this);
  }
}

uint32_t MemController::getBank(MemRequest *mreq) const {
  uint32_t bank = (mreq->getAddr() & bankMask) >> bankOffset;
  return bank;
}
uint32_t MemController::getRow(MemRequest *mreq) const {
  uint32_t row = (mreq->getAddr() & rowMask) >> rowOffset;
  return row;
}

uint32_t MemController::getColumn(MemRequest *mreq) const {
  uint32_t column = (mreq->getAddr() & columnMask) >> columnOffset;
  return column;
}
