
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2021.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'xcarril' on host 'picu' (Linux_x86_64 version 5.8.0-38-generic) on Fri Sep 15 13:57:48 CEST 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.3/.temps/k_verify.hw.3/k_verify'
Sourcing Tcl script 'k_verify.tcl'
INFO: [HLS 200-1510] Running: open_project k_verify 
INFO: [HLS 200-10] Creating and opening project '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.3/.temps/k_verify.hw.3/k_verify/k_verify'.
INFO: [HLS 200-1510] Running: set_top k_verify 
INFO: [HLS 200-1510] Running: add_files /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp -cflags  -D DILITHIUM_MODE=3 -I /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xinclude  
INFO: [HLS 200-10] Adding design file '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xinclude/kernel.hpp -cflags  -D DILITHIUM_MODE=3 -I /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xinclude  
INFO: [HLS 200-10] Adding design file '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xinclude/kernel.hpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.3/.temps/k_verify.hw.3/k_verify/k_verify/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -fifo_depth 100 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 100.
INFO: [HLS 200-1510] Running: config_export -deadlock_detection none 
INFO: [HLS 200-1510] Running: config_export -version 0.0.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname k_verify 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] Analyzing design file '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp' ... 
WARNING: [HLS 207-5551] unexpected pragma argument 'End Of Pramga Line', expects '=' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:140:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1470:20)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1471:37)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1474:25)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1477:34)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1478:34)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1485:21)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1487:31)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1496:23)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1498:38)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1499:34)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1502:26)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1503:25)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1505:40)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1507:31)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1508:30)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1509:28)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1510:29)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1512:27)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1513:31)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1514:25)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 20 issue(s) in file /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.52 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.14 seconds; current allocated memory: 211.445 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
WARNING: [HLS 214-273] In function 'void ntt<int>(hls::stream<int, 0>&, hls::stream<int, 0>&, unsigned int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region is not suggested (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:964:0)
WARNING: [HLS 214-273] In function 'void invntt<int>(hls::stream<int, 0>&, hls::stream<int, 0>&, unsigned int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region is not suggested (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1054:0)
INFO: [HLS 214-131] Inlining function 'void invntt<int>(hls::stream<int, 0>&, hls::stream<int, 0>&, unsigned int)' into 'k_verify' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1509:5)
INFO: [HLS 214-131] Inlining function 'void ntt<int>(hls::stream<int, 0>&, hls::stream<int, 0>&, unsigned int)' into 'k_verify' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1503:5)
INFO: [HLS 214-131] Inlining function 'void ntt<int>(hls::stream<int, 0>&, hls::stream<int, 0>&, unsigned int)' into 'k_verify' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1501:5)
INFO: [HLS 214-131] Inlining function 'void ntt<int>(hls::stream<int, 0>&, hls::stream<int, 0>&, unsigned int)' into 'k_verify' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1496:5)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_691_3' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:691:27) in function 'challenge' completely with a factor of 256 (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:668:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_550_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:550:23) in function 'copy_state' completely with a factor of 25 (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:549:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_457_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:457:23) in function 'keccak_init' completely with a factor of 25 (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:456:0)
INFO: [HLS 214-178] Inlining function 'keccak_init(unsigned long*)' into 'shake(hls::stream<unsigned char, 0>&, unsigned int, hls::stream<unsigned char, 0>&, unsigned int, unsigned int, bool, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:635:0)
INFO: [HLS 214-178] Inlining function 'keccak_absorb(unsigned long*, unsigned int&, unsigned int, hls::stream<unsigned char, 0>&, unsigned long)' into 'shake(hls::stream<unsigned char, 0>&, unsigned int, hls::stream<unsigned char, 0>&, unsigned int, unsigned int, bool, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:635:0)
INFO: [HLS 214-178] Inlining function 'keccak_finalize(unsigned long*, unsigned int, unsigned int, bool)' into 'shake(hls::stream<unsigned char, 0>&, unsigned int, hls::stream<unsigned char, 0>&, unsigned int, unsigned int, bool, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:635:0)
INFO: [HLS 214-178] Inlining function 'keccak_squeeze(hls::stream<unsigned char, 0>&, unsigned long, unsigned long*, unsigned int&, unsigned int)' into 'shake(hls::stream<unsigned char, 0>&, unsigned int, hls::stream<unsigned char, 0>&, unsigned int, unsigned int, bool, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:635:0)
INFO: [HLS 214-178] Inlining function 'keccak_init(unsigned long*)' into 'challenge(hls::stream<int, 0>&, hls::stream<unsigned char, 0>&, hls::stream<ap_uint<1>, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:668:0)
INFO: [HLS 214-178] Inlining function 'keccak_absorb(unsigned long*, unsigned int&, unsigned int, hls::stream<unsigned char, 0>&, unsigned long)' into 'challenge(hls::stream<int, 0>&, hls::stream<unsigned char, 0>&, hls::stream<ap_uint<1>, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:668:0)
INFO: [HLS 214-178] Inlining function 'keccak_finalize(unsigned long*, unsigned int, unsigned int, bool)' into 'challenge(hls::stream<int, 0>&, hls::stream<unsigned char, 0>&, hls::stream<ap_uint<1>, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:668:0)
INFO: [HLS 214-178] Inlining function 'keccak_init(unsigned long*)' into 'make_buf_state(unsigned long*, hls::stream<unsigned char, 0>&, bool)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:508:0)
INFO: [HLS 214-178] Inlining function 'keccak_finalize(unsigned long*, unsigned int, unsigned int, bool)' into 'make_buf_state(unsigned long*, hls::stream<unsigned char, 0>&, bool)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:508:0)
INFO: [HLS 214-178] Inlining function 'copy_state(unsigned long*, unsigned long*)' into 'make_buf(hls::stream<ap_uint<24>, 0>&, hls::stream<unsigned char, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:786:0)
INFO: [HLS 214-178] Inlining function 'make_buf_squeeze(hls::stream<ap_uint<24>, 0>&, hls::stream<unsigned char, 0>&, unsigned long*, unsigned long*, bool)' into 'make_buf(hls::stream<ap_uint<24>, 0>&, hls::stream<unsigned char, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:786:0)
INFO: [HLS 214-178] Inlining function 'montgomery_reduce(long)' into 'ntt_butterfly(int*, int*, int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:929:0)
INFO: [HLS 214-178] Inlining function 'ntt_butterfly(int*, int*, int)' into 'ntt_layer(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:939:0)
INFO: [HLS 214-178] Inlining function 'montgomery_reduce(long)' into 'montgomery(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1148:0)
INFO: [HLS 214-178] Inlining function 'montgomery_reduce(long)' into 'inv_butterfly(int*, int*, int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1016:0)
INFO: [HLS 214-178] Inlining function 'inv_butterfly(int*, int*, int)' into 'void invntt_layer<int>(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1028:0)
INFO: [HLS 214-178] Inlining function 'montgomery_reduce(long)' into 'reducef(hls::stream<int, 0>&, hls::stream<int, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1200:0)
INFO: [HLS 214-178] Inlining function 'decompose(int*, int)' into 'hint(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1255:0)
INFO: [HLS 214-248] Applying array_partition to 's2.i': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:567:14)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:638:11)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:671:11)
INFO: [HLS 214-248] Applying array_partition to 's3.i': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:592:14)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:787:14)
INFO: [HLS 214-248] Applying array_partition to 's2': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:789:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'readmem'(/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:255:5) has been inferred on bundle 'gmempk'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:255:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'readmem'(/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:255:5) has been inferred on bundle 'gmemsig'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:255:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'readmem'(/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:255:5) has been inferred on bundle 'gmemm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:255:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'writemem'(/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:277:5) has been inferred on bundle 'gmemver'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:277:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_struct.ap_uint<24>s' into 'make_buf_squeeze_out(hls::stream<ap_uint<24>, 0>&, unsigned long*) (.1)' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.34 seconds. CPU system time: 0.26 seconds. Elapsed time: 5.93 seconds; current allocated memory: 212.750 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 212.750 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 224.113 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'copy_state' into 'shake' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:570) automatically.
INFO: [XFORM 203-602] Inlining function 'copy_state' into 'shake.1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:570) automatically.
INFO: [XFORM 203-602] Inlining function 'copy_state' into 'shake.2' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:570) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 238.605 MB.
INFO: [XFORM 203-510] Pipelining loop 'writemem' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:277) in function 'writemem<int>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_378_3' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'unpack_sig' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_401_4' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'unpack_sig' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_407_6' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:407) in function 'unpack_sig' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_413_7' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:399) in function 'unpack_sig' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_419_8' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:419) in function 'unpack_sig' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_424_9' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:399) in function 'unpack_sig' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_337_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'unpack_sig' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stream_split' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:910) in function 'split<int>.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stream_split' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:910) in function 'split<int>.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stream_split' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:910) in function 'split<int>.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stream_split' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:910) in function 'split<int>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'readmem' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:255) in function 'readmem<unsigned char>.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'readmem' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:255) in function 'readmem<unsigned char>.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'readmem' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:255) in function 'readmem<unsigned char>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1309_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'pack' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_942_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:941) in function 'ntt_layer.9' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_942_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:941) in function 'ntt_layer.8' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_942_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:941) in function 'ntt_layer.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_942_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:941) in function 'ntt_layer.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_942_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:941) in function 'ntt_layer.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_942_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:941) in function 'ntt_layer.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_942_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:941) in function 'ntt_layer.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_942_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:941) in function 'ntt_layer.23' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_942_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:941) in function 'ntt_layer.22' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_942_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:941) in function 'ntt_layer.21' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_942_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:941) in function 'ntt_layer.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_942_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:941) in function 'ntt_layer.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_942_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:941) in function 'ntt_layer.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_942_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:941) in function 'ntt_layer.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_942_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:941) in function 'ntt_layer.17' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_942_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:941) in function 'ntt_layer.16' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_942_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:941) in function 'ntt_layer.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_942_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:941) in function 'ntt_layer.14' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_942_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:941) in function 'ntt_layer.13' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_942_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:941) in function 'ntt_layer.12' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_942_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:941) in function 'ntt_layer.11' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_942_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:941) in function 'ntt_layer.10' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_942_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:941) in function 'ntt_layer.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_942_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:941) in function 'ntt_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1149_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1149) in function 'montgomery.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1149_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1149) in function 'montgomery' automatically.
INFO: [XFORM 203-510] Pipelining loop 'merge' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:887) in function 'merge<int>.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'merge' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:887) in function 'merge<int>.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'merge' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:887) in function 'merge<int>.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'merge' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:887) in function 'merge<int>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_764_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'make_seed' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1029) in function 'invntt_layer<int>.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1029) in function 'invntt_layer<int>.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1029) in function 'invntt_layer<int>.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1029) in function 'invntt_layer<int>.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1029) in function 'invntt_layer<int>.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1029) in function 'invntt_layer<int>.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1029) in function 'invntt_layer<int>.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1029) in function 'invntt_layer<int>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_441_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'chknorm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_687_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:687) in function 'challenge' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_697_4' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:686) in function 'challenge' automatically.
INFO: [XFORM 203-602] Inlining function 'copy_state' into 'shake' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:570) automatically.
INFO: [XFORM 203-602] Inlining function 'copy_state' into 'shake.1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:570) automatically.
INFO: [XFORM 203-602] Inlining function 'copy_state' into 'make_buf' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:600) automatically.
INFO: [XFORM 203-602] Inlining function 'copy_state' into 'shake.2' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:570) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'k_verify' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1357), detected/extracted 82 process function(s): 
	 'entry_proc'
	 'Block_.split13_proc'
	 'readmem<unsigned char>'
	 'duplicate<unsigned char>'
	 'unpack_pk'
	 'Block_.split1317_proc'
	 'readmem<unsigned char>.1'
	 'unpack_sig'
	 'Block_.split1320_proc'
	 'duplicate<int>'
	 'Block_.split1322_proc'
	 'duplicate<unsigned char>.1'
	 'chknorm'
	 'shake'
	 'Block_.split1326_proc'
	 'readmem<unsigned char>.2'
	 'merge_unbalanced<unsigned char>'
	 'Block_.split1329_proc'
	 'shake.1'
	 'challenge'
	 'make_seed'
	 'make_buf'
	 'rej_uniform'
	 'split<int>'
	 'ntt_layer'
	 'ntt_layer.1'
	 'ntt_layer.2'
	 'ntt_layer.3'
	 'ntt_layer.4'
	 'ntt_layer.5'
	 'ntt_layer.6'
	 'ntt_layer.7'
	 'merge<int>'
	 'repeatl<int>'
	 'Block_.split1347_proc'
	 'montgomery'
	 'Block_.split1349_proc'
	 'montgomery_add'
	 'split<int>.1'
	 'ntt_layer.8'
	 'ntt_layer.9'
	 'ntt_layer.10'
	 'ntt_layer.11'
	 'ntt_layer.12'
	 'ntt_layer.13'
	 'ntt_layer.14'
	 'ntt_layer.15'
	 'merge<int>.1'
	 'Block_.split1361_proc'
	 'shiftl'
	 'split<int>.2'
	 'ntt_layer.16'
	 'ntt_layer.17'
	 'ntt_layer.18'
	 'ntt_layer.19'
	 'ntt_layer.20'
	 'ntt_layer.21'
	 'ntt_layer.22'
	 'ntt_layer.23'
	 'merge<int>.2'
	 'repeat<int>'
	 'montgomery.1'
	 'sub'
	 'reduce32'
	 'split<int>.3'
	 'invntt_layer<int>'
	 'invntt_layer<int>.1'
	 'invntt_layer<int>.2'
	 'invntt_layer<int>.3'
	 'invntt_layer<int>.4'
	 'invntt_layer<int>.5'
	 'invntt_layer<int>.6'
	 'invntt_layer<int>.7'
	 'merge<int>.3'
	 'reducef'
	 'caddq'
	 'hint'
	 'pack'
	 'merge_unbalanced<unsigned char>.1'
	 'shake.2'
	 'make_ver'
	 'writemem<int>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:399:13) in function 'unpack_sig'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1345:18) in function 'make_ver'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:93:42)...35 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.73 seconds; current allocated memory: 282.086 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_405_5' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:406:21) in function 'unpack_sig' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_336_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:336:41) in function 'unpack_sig' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_306_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:306:41) in function 'unpack_pk' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1117_3' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1117:46) in function 'repeatl<int>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1110_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1110:42) in function 'repeatl<int>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1137_3' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1137:46) in function 'repeat<int>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1130_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1130:42) in function 'repeat<int>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_808_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:808:41) in function 'rej_uniform' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1290_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1290:42) in function 'pack'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1160_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1160:46) in function 'montgomery_add'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1158_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1158:42) in function 'montgomery_add'.
WARNING: [HLS 200-960] Cannot flatten loop 'merge' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:654:14) in function 'merge_unbalanced<unsigned char>.1' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'merge' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:654:14) in function 'merge_unbalanced<unsigned char>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_768_4' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:768:49) in function 'make_seed'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_767_3' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:767:45) in function 'make_seed'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_762_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:762:41) in function 'make_seed' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_437_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:437:41) in function 'chknorm'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_669_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:669:41) in function 'challenge' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:625:16)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:693:7)
INFO: [HLS 200-472] Inferring partial write operation for 'sig' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:402:20)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:408:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1114:9)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1134:9)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1165:28)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1171:28)
INFO: [HLS 200-472] Inferring partial write operation for 'rho' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:765:20)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:700:22)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:701:22)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:417:27)
WARNING: [HLS 200-1449] Process readmem<unsigned char> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process readmem<unsigned char>.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process readmem<unsigned char>.2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.64 seconds. CPU system time: 0.26 seconds. Elapsed time: 3 seconds; current allocated memory: 1.894 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'k_verify' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13_proc' to 'Block_split13_proc'.
WARNING: [SYN 201-103] Legalizing function name 'readmem<unsigned char>_Pipeline_readmem' to 'readmem_unsigned_char_Pipeline_readmem'.
WARNING: [SYN 201-103] Legalizing function name 'readmem<unsigned char>' to 'readmem_unsigned_char_s'.
WARNING: [SYN 201-103] Legalizing function name 'duplicate<unsigned char>_Pipeline_duplicate' to 'duplicate_unsigned_char_Pipeline_duplicate'.
WARNING: [SYN 201-103] Legalizing function name 'duplicate<unsigned char>' to 'duplicate_unsigned_char_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1317_proc' to 'Block_split1317_proc'.
WARNING: [SYN 201-103] Legalizing function name 'readmem<unsigned char>.1_Pipeline_readmem' to 'readmem_unsigned_char_1_Pipeline_readmem'.
WARNING: [SYN 201-103] Legalizing function name 'readmem<unsigned char>.1' to 'readmem_unsigned_char_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1320_proc' to 'Block_split1320_proc'.
WARNING: [SYN 201-103] Legalizing function name 'duplicate<int>_Pipeline_duplicate' to 'duplicate_int_Pipeline_duplicate'.
WARNING: [SYN 201-103] Legalizing function name 'duplicate<int>' to 'duplicate_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1322_proc' to 'Block_split1322_proc'.
WARNING: [SYN 201-103] Legalizing function name 'duplicate<unsigned char>.1' to 'duplicate_unsigned_char_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1326_proc' to 'Block_split1326_proc'.
WARNING: [SYN 201-103] Legalizing function name 'readmem<unsigned char>.2_Pipeline_readmem' to 'readmem_unsigned_char_2_Pipeline_readmem'.
WARNING: [SYN 201-103] Legalizing function name 'readmem<unsigned char>.2' to 'readmem_unsigned_char_2'.
WARNING: [SYN 201-103] Legalizing function name 'merge_unbalanced<unsigned char>_Pipeline_VITIS_LOOP_655_1' to 'merge_unbalanced_unsigned_char_Pipeline_VITIS_LOOP_655_1'.
WARNING: [SYN 201-103] Legalizing function name 'merge_unbalanced<unsigned char>_Pipeline_VITIS_LOOP_659_2' to 'merge_unbalanced_unsigned_char_Pipeline_VITIS_LOOP_659_2'.
WARNING: [SYN 201-103] Legalizing function name 'merge_unbalanced<unsigned char>' to 'merge_unbalanced_unsigned_char_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1329_proc' to 'Block_split1329_proc'.
WARNING: [SYN 201-103] Legalizing function name 'shake.1' to 'shake_1'.
WARNING: [SYN 201-103] Legalizing function name 'split<int>_Pipeline_stream_split' to 'split_int_Pipeline_stream_split'.
WARNING: [SYN 201-103] Legalizing function name 'split<int>' to 'split_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.1_Pipeline_VITIS_LOOP_942_1' to 'ntt_layer_1_Pipeline_VITIS_LOOP_942_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.1' to 'ntt_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.2_Pipeline_VITIS_LOOP_942_1' to 'ntt_layer_2_Pipeline_VITIS_LOOP_942_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.2' to 'ntt_layer_2'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.3_Pipeline_VITIS_LOOP_942_1' to 'ntt_layer_3_Pipeline_VITIS_LOOP_942_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.3' to 'ntt_layer_3'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.4_Pipeline_VITIS_LOOP_942_1' to 'ntt_layer_4_Pipeline_VITIS_LOOP_942_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.4' to 'ntt_layer_4'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.5_Pipeline_VITIS_LOOP_942_1' to 'ntt_layer_5_Pipeline_VITIS_LOOP_942_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.5' to 'ntt_layer_5'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.6_Pipeline_VITIS_LOOP_942_1' to 'ntt_layer_6_Pipeline_VITIS_LOOP_942_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.6' to 'ntt_layer_6'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.7_Pipeline_VITIS_LOOP_942_1' to 'ntt_layer_7_Pipeline_VITIS_LOOP_942_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.7' to 'ntt_layer_7'.
WARNING: [SYN 201-103] Legalizing function name 'merge<int>_Pipeline_merge' to 'merge_int_Pipeline_merge'.
WARNING: [SYN 201-103] Legalizing function name 'merge<int>' to 'merge_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'repeatl<int>_Pipeline_VITIS_LOOP_1112_2' to 'repeatl_int_Pipeline_VITIS_LOOP_1112_2'.
WARNING: [SYN 201-103] Legalizing function name 'repeatl<int>_Pipeline_VITIS_LOOP_1117_3_VITIS_LOOP_1118_4' to 'repeatl_int_Pipeline_VITIS_LOOP_1117_3_VITIS_LOOP_1118_4'.
WARNING: [SYN 201-103] Legalizing function name 'repeatl<int>' to 'repeatl_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1347_proc' to 'Block_split1347_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1349_proc' to 'Block_split1349_proc'.
WARNING: [SYN 201-103] Legalizing function name 'split<int>.1_Pipeline_stream_split' to 'split_int_1_Pipeline_stream_split'.
WARNING: [SYN 201-103] Legalizing function name 'split<int>.1' to 'split_int_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.8_Pipeline_VITIS_LOOP_942_1' to 'ntt_layer_8_Pipeline_VITIS_LOOP_942_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.8' to 'ntt_layer_8'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.9_Pipeline_VITIS_LOOP_942_1' to 'ntt_layer_9_Pipeline_VITIS_LOOP_942_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.9' to 'ntt_layer_9'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.10_Pipeline_VITIS_LOOP_942_1' to 'ntt_layer_10_Pipeline_VITIS_LOOP_942_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.10' to 'ntt_layer_10'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.11_Pipeline_VITIS_LOOP_942_1' to 'ntt_layer_11_Pipeline_VITIS_LOOP_942_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.11' to 'ntt_layer_11'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.12_Pipeline_VITIS_LOOP_942_1' to 'ntt_layer_12_Pipeline_VITIS_LOOP_942_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.12' to 'ntt_layer_12'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.13_Pipeline_VITIS_LOOP_942_1' to 'ntt_layer_13_Pipeline_VITIS_LOOP_942_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.13' to 'ntt_layer_13'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.14_Pipeline_VITIS_LOOP_942_1' to 'ntt_layer_14_Pipeline_VITIS_LOOP_942_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.14' to 'ntt_layer_14'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.15_Pipeline_VITIS_LOOP_942_1' to 'ntt_layer_15_Pipeline_VITIS_LOOP_942_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.15' to 'ntt_layer_15'.
WARNING: [SYN 201-103] Legalizing function name 'merge<int>.1_Pipeline_merge' to 'merge_int_1_Pipeline_merge'.
WARNING: [SYN 201-103] Legalizing function name 'merge<int>.1' to 'merge_int_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1361_proc' to 'Block_split1361_proc'.
WARNING: [SYN 201-103] Legalizing function name 'split<int>.2_Pipeline_stream_split' to 'split_int_2_Pipeline_stream_split'.
WARNING: [SYN 201-103] Legalizing function name 'split<int>.2' to 'split_int_2'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.16_Pipeline_VITIS_LOOP_942_1' to 'ntt_layer_16_Pipeline_VITIS_LOOP_942_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.16' to 'ntt_layer_16'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.17_Pipeline_VITIS_LOOP_942_1' to 'ntt_layer_17_Pipeline_VITIS_LOOP_942_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.17' to 'ntt_layer_17'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.18_Pipeline_VITIS_LOOP_942_1' to 'ntt_layer_18_Pipeline_VITIS_LOOP_942_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.18' to 'ntt_layer_18'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.19_Pipeline_VITIS_LOOP_942_1' to 'ntt_layer_19_Pipeline_VITIS_LOOP_942_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.19' to 'ntt_layer_19'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.20_Pipeline_VITIS_LOOP_942_1' to 'ntt_layer_20_Pipeline_VITIS_LOOP_942_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.20' to 'ntt_layer_20'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.21_Pipeline_VITIS_LOOP_942_1' to 'ntt_layer_21_Pipeline_VITIS_LOOP_942_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.21' to 'ntt_layer_21'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.22_Pipeline_VITIS_LOOP_942_1' to 'ntt_layer_22_Pipeline_VITIS_LOOP_942_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.22' to 'ntt_layer_22'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.23_Pipeline_VITIS_LOOP_942_1' to 'ntt_layer_23_Pipeline_VITIS_LOOP_942_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.23' to 'ntt_layer_23'.
WARNING: [SYN 201-103] Legalizing function name 'merge<int>.2_Pipeline_merge' to 'merge_int_2_Pipeline_merge'.
WARNING: [SYN 201-103] Legalizing function name 'merge<int>.2' to 'merge_int_2'.
WARNING: [SYN 201-103] Legalizing function name 'repeat<int>_Pipeline_VITIS_LOOP_1132_2' to 'repeat_int_Pipeline_VITIS_LOOP_1132_2'.
WARNING: [SYN 201-103] Legalizing function name 'repeat<int>_Pipeline_VITIS_LOOP_1137_3_VITIS_LOOP_1138_4' to 'repeat_int_Pipeline_VITIS_LOOP_1137_3_VITIS_LOOP_1138_4'.
WARNING: [SYN 201-103] Legalizing function name 'repeat<int>' to 'repeat_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'montgomery.1_Pipeline_VITIS_LOOP_1149_1' to 'montgomery_1_Pipeline_VITIS_LOOP_1149_1'.
WARNING: [SYN 201-103] Legalizing function name 'montgomery.1' to 'montgomery_1'.
WARNING: [SYN 201-103] Legalizing function name 'split<int>.3_Pipeline_stream_split' to 'split_int_3_Pipeline_stream_split'.
WARNING: [SYN 201-103] Legalizing function name 'split<int>.3' to 'split_int_3'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>_Pipeline_invntt_layer' to 'invntt_layer_int_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>' to 'invntt_layer_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.1_Pipeline_invntt_layer' to 'invntt_layer_int_1_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.1' to 'invntt_layer_int_1'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.2_Pipeline_invntt_layer' to 'invntt_layer_int_2_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.2' to 'invntt_layer_int_2'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.3_Pipeline_invntt_layer' to 'invntt_layer_int_3_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.3' to 'invntt_layer_int_3'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.4_Pipeline_invntt_layer' to 'invntt_layer_int_4_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.4' to 'invntt_layer_int_4'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.5_Pipeline_invntt_layer' to 'invntt_layer_int_5_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.5' to 'invntt_layer_int_5'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.6_Pipeline_invntt_layer' to 'invntt_layer_int_6_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.6' to 'invntt_layer_int_6'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.7_Pipeline_invntt_layer' to 'invntt_layer_int_7_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer<int>.7' to 'invntt_layer_int_7'.
WARNING: [SYN 201-103] Legalizing function name 'merge<int>.3_Pipeline_merge' to 'merge_int_3_Pipeline_merge'.
WARNING: [SYN 201-103] Legalizing function name 'merge<int>.3' to 'merge_int_3'.
WARNING: [SYN 201-103] Legalizing function name 'merge_unbalanced<unsigned char>.1_Pipeline_VITIS_LOOP_655_1' to 'merge_unbalanced_unsigned_char_1_Pipeline_VITIS_LOOP_655_1'.
WARNING: [SYN 201-103] Legalizing function name 'merge_unbalanced<unsigned char>.1_Pipeline_VITIS_LOOP_659_2' to 'merge_unbalanced_unsigned_char_1_Pipeline_VITIS_LOOP_659_2'.
WARNING: [SYN 201-103] Legalizing function name 'merge_unbalanced<unsigned char>.1' to 'merge_unbalanced_unsigned_char_1'.
WARNING: [SYN 201-103] Legalizing function name 'shake.2' to 'shake_2'.
WARNING: [SYN 201-103] Legalizing function name 'writemem<int>_Pipeline_writemem' to 'writemem_int_Pipeline_writemem'.
WARNING: [SYN 201-103] Legalizing function name 'writemem<int>' to 'writemem_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.900 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.900 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.900 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem_unsigned_char_Pipeline_readmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readmem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'readmem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.901 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.901 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.901 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.901 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'duplicate_unsigned_char_Pipeline_duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'duplicate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'duplicate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.901 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.901 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'duplicate_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unpack_pk_Pipeline_VITIS_LOOP_307_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_307_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_307_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unpack_pk_Pipeline_VITIS_LOOP_311_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_311_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 6, loop 'VITIS_LOOP_311_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unpack_pk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1317_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.903 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.903 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem_unsigned_char_1_Pipeline_readmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readmem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'readmem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.903 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.903 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem_unsigned_char_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.903 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.903 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unpack_sig_Pipeline_VITIS_LOOP_337_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_337_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_337_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.903 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.903 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unpack_sig_Pipeline_VITIS_LOOP_378_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_378_3'.
WARNING: [HLS 200-880] The II Violation in module 'unpack_sig_Pipeline_VITIS_LOOP_378_3' (loop 'VITIS_LOOP_378_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_sig' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_sig' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'unpack_sig_Pipeline_VITIS_LOOP_378_3' (loop 'VITIS_LOOP_378_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_sig' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_sig' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'unpack_sig_Pipeline_VITIS_LOOP_378_3' (loop 'VITIS_LOOP_378_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_sig' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_sig' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'unpack_sig_Pipeline_VITIS_LOOP_378_3' (loop 'VITIS_LOOP_378_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_sig' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_sig' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 7, loop 'VITIS_LOOP_378_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.904 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unpack_sig_Pipeline_VITIS_LOOP_401_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_401_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_401_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.904 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unpack_sig_Pipeline_VITIS_LOOP_407_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_407_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_407_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.904 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unpack_sig_Pipeline_VITIS_LOOP_413_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_413_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_413_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.905 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unpack_sig_Pipeline_VITIS_LOOP_419_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_419_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_419_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.905 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unpack_sig_Pipeline_VITIS_LOOP_424_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_424_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_424_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.905 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unpack_sig' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.905 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1320_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.905 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'duplicate_int_Pipeline_duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'duplicate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'duplicate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.906 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.906 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'duplicate_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.906 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.906 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1322_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.906 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.906 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'duplicate_unsigned_char_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'duplicate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'duplicate'
WARNING: [HLS 200-871] Estimated clock period (2.46254ns) exceeds the target (target clock period: 3.333ns, clock uncertainty: 0.89991ns, effective delay budget: 2.43309ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'duplicate_unsigned_char_1' consists of the following:	wire read operation ('p_read_66', /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:261->/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1478) on port 'p_read' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:261->/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1478) [6]  (1.22 ns)
	'icmp' operation ('icmp_ln265', /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:265->/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1478) [22]  (0.859 ns)
	blocking operation 0.387 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chknorm_Pipeline_VITIS_LOOP_437_1_VITIS_LOOP_441_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_437_1_VITIS_LOOP_441_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_437_1_VITIS_LOOP_441_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chknorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'absorb_rate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_466_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_466_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.909 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myxor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.909 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.909 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.912 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.912 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze_out_Pipeline_VITIS_LOOP_521_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_521_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_521_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.912 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.912 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.912 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.912 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.913 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.913 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1326_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem_unsigned_char_2_Pipeline_readmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readmem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'readmem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem_unsigned_char_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_unbalanced_unsigned_char_Pipeline_VITIS_LOOP_655_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_655_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_655_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.915 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.915 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_unbalanced_unsigned_char_Pipeline_VITIS_LOOP_659_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_659_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_659_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.915 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.915 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_unbalanced_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.915 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.915 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1329_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.915 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.915 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.919 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.919 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_squeeze_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.919 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.919 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'challenge_Pipeline_VITIS_LOOP_687_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_687_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_687_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.919 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.919 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'challenge_Pipeline_VITIS_LOOP_697_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_697_4'.
WARNING: [HLS 200-880] The II Violation in module 'challenge_Pipeline_VITIS_LOOP_697_4' (loop 'VITIS_LOOP_697_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('c_addr_write_ln701', /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:701) of variable 'sub_ln701', /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:701 on array 'c' and 'load' operation ('c_load', /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:700) on array 'c'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'challenge_Pipeline_VITIS_LOOP_697_4' (loop 'VITIS_LOOP_697_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('c_addr_write_ln701', /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:701) of variable 'sub_ln701', /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:701 on array 'c' and 'load' operation ('c_load', /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:700) on array 'c'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_697_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.919 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.919 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'challenge_Pipeline_VITIS_LOOP_751_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_751_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_751_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.920 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.920 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'challenge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.924 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.09 seconds. CPU system time: 0 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.924 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_seed_Pipeline_VITIS_LOOP_764_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_764_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_764_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.924 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.924 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_seed_Pipeline_VITIS_LOOP_767_3_VITIS_LOOP_768_4_VITIS_LOOP_771_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_767_3_VITIS_LOOP_768_4_VITIS_LOOP_771_5'.
WARNING: [HLS 200-880] The II Violation in module 'make_seed_Pipeline_VITIS_LOOP_767_3_VITIS_LOOP_768_4_VITIS_LOOP_771_5' (loop 'VITIS_LOOP_767_3_VITIS_LOOP_768_4_VITIS_LOOP_771_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_seed_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_seed' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_seed_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_seed' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'make_seed_Pipeline_VITIS_LOOP_767_3_VITIS_LOOP_768_4_VITIS_LOOP_771_5' (loop 'VITIS_LOOP_767_3_VITIS_LOOP_768_4_VITIS_LOOP_771_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('s_seed_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_seed' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_seed_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_seed' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_767_3_VITIS_LOOP_768_4_VITIS_LOOP_771_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.924 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.924 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_seed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.924 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.924 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_buf_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.925 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.925 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_buf_squeeze_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_535_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_535_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.926 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.928 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rej_uniform_Pipeline_VITIS_LOOP_814_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_814_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_814_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.928 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rej_uniform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.928 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_int_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_split'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'stream_split'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.929 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.929 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.929 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.929 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_942_1'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_Pipeline_VITIS_LOOP_942_1' (loop 'VITIS_LOOP_942_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_7_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_7_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_7_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_7_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'VITIS_LOOP_942_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_1_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_942_1'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_1_Pipeline_VITIS_LOOP_942_1' (loop 'VITIS_LOOP_942_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_6_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_6_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_6_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_6_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'VITIS_LOOP_942_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.931 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.931 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.931 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.931 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_2_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_942_1'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_2_Pipeline_VITIS_LOOP_942_1' (loop 'VITIS_LOOP_942_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_5_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_5_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_5_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_5_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'VITIS_LOOP_942_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.931 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.931 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.932 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.932 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_3_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_942_1'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_3_Pipeline_VITIS_LOOP_942_1' (loop 'VITIS_LOOP_942_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_4_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_4_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_4_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_4_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'VITIS_LOOP_942_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.932 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.932 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.932 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.932 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_4_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_942_1'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_4_Pipeline_VITIS_LOOP_942_1' (loop 'VITIS_LOOP_942_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_3_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_3_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_3_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_3_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'VITIS_LOOP_942_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.932 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.932 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.933 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.933 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_5_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_942_1'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_5_Pipeline_VITIS_LOOP_942_1' (loop 'VITIS_LOOP_942_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_2_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_2_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_2_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_2_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'VITIS_LOOP_942_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.933 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.933 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.934 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.934 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_6_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_942_1'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_6_Pipeline_VITIS_LOOP_942_1' (loop 'VITIS_LOOP_942_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_1_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_1_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_1_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_1_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'VITIS_LOOP_942_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.934 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.934 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.934 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.934 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_7_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_942_1'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_7_Pipeline_VITIS_LOOP_942_1' (loop 'VITIS_LOOP_942_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_0_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_0_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_0_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_0_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'VITIS_LOOP_942_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.935 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.935 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.935 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.935 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_int_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'merge'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.935 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.935 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.935 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.935 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeatl_int_Pipeline_VITIS_LOOP_1112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1112_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1112_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.936 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.936 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeatl_int_Pipeline_VITIS_LOOP_1117_3_VITIS_LOOP_1118_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1117_3_VITIS_LOOP_1118_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1117_3_VITIS_LOOP_1118_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.936 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.936 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeatl_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.936 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.936 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1347_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.936 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.936 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgomery' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1149_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_1149_1'
WARNING: [HLS 200-871] Estimated clock period (2.46254ns) exceeds the target (target clock period: 3.333ns, clock uncertainty: 0.89991ns, effective delay budget: 2.43309ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'montgomery' consists of the following:	wire read operation ('p_read_34', /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1146->/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1498) on port 'p_read' (/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1146->/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1498) [6]  (1.22 ns)
	'icmp' operation ('icmp_ln1149', /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1149->/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp:1498) [24]  (0.859 ns)
	blocking operation 0.387 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.937 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.937 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1349_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.937 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.937 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgomery_add_Pipeline_VITIS_LOOP_1158_1_VITIS_LOOP_1160_2_VITIS_LOOP_1161_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1158_1_VITIS_LOOP_1160_2_VITIS_LOOP_1161_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_1158_1_VITIS_LOOP_1160_2_VITIS_LOOP_1161_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.938 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.938 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgomery_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.938 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.938 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_int_1_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_split'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'stream_split'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.938 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.938 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_int_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.938 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.938 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_8_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_942_1'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_8_Pipeline_VITIS_LOOP_942_1' (loop 'VITIS_LOOP_942_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_7_0_i41178_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_7_0_i41178' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_7_0_i41178_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_7_0_i41178' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'VITIS_LOOP_942_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.939 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.939 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_9_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_942_1'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_9_Pipeline_VITIS_LOOP_942_1' (loop 'VITIS_LOOP_942_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_6_0_i43180_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_6_0_i43180' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_6_0_i43180_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_6_0_i43180' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'VITIS_LOOP_942_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.939 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.940 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.940 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_10_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_942_1'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_10_Pipeline_VITIS_LOOP_942_1' (loop 'VITIS_LOOP_942_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_5_0_i45182_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_5_0_i45182' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_5_0_i45182_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_5_0_i45182' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'VITIS_LOOP_942_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.940 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.940 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.940 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.941 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_11_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_942_1'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_11_Pipeline_VITIS_LOOP_942_1' (loop 'VITIS_LOOP_942_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_4_0_i47184_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_4_0_i47184' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_4_0_i47184_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_4_0_i47184' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'VITIS_LOOP_942_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.941 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.941 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.941 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.941 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_12_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_942_1'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_12_Pipeline_VITIS_LOOP_942_1' (loop 'VITIS_LOOP_942_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_3_0_i49186_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_3_0_i49186' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_3_0_i49186_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_3_0_i49186' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'VITIS_LOOP_942_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.941 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.942 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.942 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.942 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_13_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_942_1'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_13_Pipeline_VITIS_LOOP_942_1' (loop 'VITIS_LOOP_942_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_2_0_i51188_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_2_0_i51188' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_2_0_i51188_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_2_0_i51188' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'VITIS_LOOP_942_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.942 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.942 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.942 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.942 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_14_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_942_1'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_14_Pipeline_VITIS_LOOP_942_1' (loop 'VITIS_LOOP_942_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_1_0_i53190_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_1_0_i53190' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_1_0_i53190_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_1_0_i53190' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'VITIS_LOOP_942_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.943 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.943 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.943 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.943 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_15_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_942_1'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_15_Pipeline_VITIS_LOOP_942_1' (loop 'VITIS_LOOP_942_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_0_0_i55192_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_0_0_i55192' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_0_0_i55192_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_0_0_i55192' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'VITIS_LOOP_942_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.944 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.944 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.944 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.944 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_int_1_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'merge'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.944 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.944 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_int_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.944 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.944 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1361_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.944 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.944 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shiftl_Pipeline_VITIS_LOOP_1181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1181_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1181_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shiftl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_int_2_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_split'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'stream_split'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_int_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_16_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_942_1'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_16_Pipeline_VITIS_LOOP_942_1' (loop 'VITIS_LOOP_942_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_7_0_2_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_7_0_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_7_0_2_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_7_0_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'VITIS_LOOP_942_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_17_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_942_1'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_17_Pipeline_VITIS_LOOP_942_1' (loop 'VITIS_LOOP_942_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_6_0_2_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_6_0_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_6_0_2_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_6_0_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'VITIS_LOOP_942_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.947 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.947 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.947 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.947 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_18_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_942_1'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_18_Pipeline_VITIS_LOOP_942_1' (loop 'VITIS_LOOP_942_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_5_0_2_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_5_0_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_5_0_2_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_5_0_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'VITIS_LOOP_942_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.947 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.947 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.948 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.948 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_19_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_942_1'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_19_Pipeline_VITIS_LOOP_942_1' (loop 'VITIS_LOOP_942_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_4_0_2_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_4_0_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_4_0_2_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_4_0_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'VITIS_LOOP_942_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.948 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.948 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.948 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.948 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_20_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_942_1'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_20_Pipeline_VITIS_LOOP_942_1' (loop 'VITIS_LOOP_942_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_3_0_2_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_3_0_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_3_0_2_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_3_0_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'VITIS_LOOP_942_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.949 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.949 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.949 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.949 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_21_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_942_1'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_21_Pipeline_VITIS_LOOP_942_1' (loop 'VITIS_LOOP_942_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_2_0_2_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_2_0_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_2_0_2_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_2_0_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'VITIS_LOOP_942_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.949 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.949 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.950 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_22_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_942_1'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_22_Pipeline_VITIS_LOOP_942_1' (loop 'VITIS_LOOP_942_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_1_0_2_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_1_0_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_1_0_2_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_1_0_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'VITIS_LOOP_942_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.950 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.950 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_23_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_942_1'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_23_Pipeline_VITIS_LOOP_942_1' (loop 'VITIS_LOOP_942_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_0_0_2_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_0_0_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_0_0_2_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_0_0_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'VITIS_LOOP_942_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.951 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.951 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.951 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.951 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_int_2_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'merge'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.951 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.951 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_int_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.952 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeat_int_Pipeline_VITIS_LOOP_1132_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1132_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1132_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.952 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeat_int_Pipeline_VITIS_LOOP_1137_3_VITIS_LOOP_1138_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1137_3_VITIS_LOOP_1138_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1137_3_VITIS_LOOP_1138_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.952 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeat_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.952 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgomery_1_Pipeline_VITIS_LOOP_1149_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1149_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_1149_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.953 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgomery_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.953 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sub_Pipeline_VITIS_LOOP_1192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1192_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1192_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.953 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.953 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce32_Pipeline_VITIS_LOOP_1212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1218) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1212_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_1212_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.954 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.954 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_int_3_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_split'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'stream_split'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.954 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_int_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.954 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_int_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_0_0_3' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_0_0_3' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_1_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_int_1_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_1_0_3' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_1_0_3' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.956 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.956 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.956 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.956 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_2_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_int_2_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_2_0_3' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_2_0_3' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.957 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.957 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_3_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_int_3_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_3_0_3' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_3_0_3' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.957 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.957 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_4_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_int_4_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_4_0_3' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_4_0_3' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.958 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.958 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.958 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.958 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_5_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_int_5_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_5_0_3' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_5_0_3' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.958 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_6_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_int_6_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_6_0_3' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_6_0_3' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.960 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_7_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_int_7_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_7_0_3' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_7_0_3' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.960 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.960 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_int_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.960 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.960 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_int_3_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'merge'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.961 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_int_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.961 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reducef_Pipeline_VITIS_LOOP_1201_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1201_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'VITIS_LOOP_1201_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.961 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reducef' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.961 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'caddq_Pipeline_VITIS_LOOP_1227_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1227_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1227_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.962 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.962 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'caddq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.962 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.962 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hint_Pipeline_VITIS_LOOP_1256_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1256_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_1256_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.962 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.963 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hint' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.963 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.963 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pack_Pipeline_VITIS_LOOP_1290_1_VITIS_LOOP_1309_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1290_1_VITIS_LOOP_1309_2'.
WARNING: [HLS 200-880] The II Violation in module 'pack_Pipeline_VITIS_LOOP_1290_1_VITIS_LOOP_1309_2' (loop 'VITIS_LOOP_1290_1_VITIS_LOOP_1309_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_w1_h' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_w1_h' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_1290_1_VITIS_LOOP_1309_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.963 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.963 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.963 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.963 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_unbalanced_unsigned_char_1_Pipeline_VITIS_LOOP_655_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_655_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_655_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.963 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.963 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_unbalanced_unsigned_char_1_Pipeline_VITIS_LOOP_659_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_659_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_659_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.963 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.964 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_unbalanced_unsigned_char_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.964 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.964 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.964 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_ver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.965 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.966 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writemem_int_Pipeline_writemem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writemem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'writemem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.966 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.966 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writemem_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.966 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.966 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k_verify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO add_ln1477_1_loc_c231_channel (from Block_split1320_proc_U0 to duplicate_int_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO shl_ln1477_2_loc_c232_channel (from Block_split1320_proc_U0 to split_int_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO times_assign_loc_c239_channel (from Block_split1320_proc_U0 to ntt_layer_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO sub_ln1478_loc_channel (from Block_split1322_proc_U0 to duplicate_unsigned_char_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO trunc_ln1485_loc_c229_channel (from Block_split1326_proc_U0 to merge_unbalanced_unsigned_char_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO add_ln1487_loc_channel (from Block_split1329_proc_U0 to shake_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO s_signal (from challenge_U0 to make_ver_U0) to 32 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO sub_ln1498_loc_channel (from Block_split1347_proc_U0 to montgomery_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO times_assign_1_cast_loc_c227_channel (from Block_split1349_proc_U0 to ntt_layer_16_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO times_assign_1_loc_c228_channel (from Block_split1349_proc_U0 to montgomery_add_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO sub_ln1502_loc_c212_channel (from Block_split1361_proc_U0 to shiftl_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.969 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.86 seconds; current allocated memory: 1.971 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.31 seconds; current allocated memory: 1.971 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_12ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.972 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem_unsigned_char_Pipeline_readmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'readmem_unsigned_char_Pipeline_readmem' pipeline 'readmem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmempk_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmempk_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmempk_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmempk_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmempk_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmempk_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmempk_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmempk_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmempk_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmempk_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmempk_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmempk_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem_unsigned_char_Pipeline_readmem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.973 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem_unsigned_char_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.974 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'duplicate_unsigned_char_Pipeline_duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'duplicate_unsigned_char_Pipeline_duplicate' pipeline 'duplicate' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'duplicate_unsigned_char_Pipeline_duplicate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.975 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'duplicate_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'duplicate_unsigned_char_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.976 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unpack_pk_Pipeline_VITIS_LOOP_307_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'unpack_pk_Pipeline_VITIS_LOOP_307_2' pipeline 'VITIS_LOOP_307_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'unpack_pk_Pipeline_VITIS_LOOP_307_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unpack_pk_Pipeline_VITIS_LOOP_311_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'unpack_pk_Pipeline_VITIS_LOOP_311_3' pipeline 'VITIS_LOOP_311_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'unpack_pk_Pipeline_VITIS_LOOP_311_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unpack_pk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'unpack_pk'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.979 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1317_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_13ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1317_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.979 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem_unsigned_char_1_Pipeline_readmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'readmem_unsigned_char_1_Pipeline_readmem' pipeline 'readmem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmemsig_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmemsig_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmemsig_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmemsig_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmemsig_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmemsig_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmemsig_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmemsig_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmemsig_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmemsig_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmemsig_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmemsig_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem_unsigned_char_1_Pipeline_readmem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.980 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem_unsigned_char_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem_unsigned_char_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.982 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unpack_sig_Pipeline_VITIS_LOOP_337_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'unpack_sig_Pipeline_VITIS_LOOP_337_2' pipeline 'VITIS_LOOP_337_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'unpack_sig_Pipeline_VITIS_LOOP_337_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.983 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unpack_sig_Pipeline_VITIS_LOOP_378_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'unpack_sig_Pipeline_VITIS_LOOP_378_3' pipeline 'VITIS_LOOP_378_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'unpack_sig_Pipeline_VITIS_LOOP_378_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.983 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unpack_sig_Pipeline_VITIS_LOOP_401_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'unpack_sig_Pipeline_VITIS_LOOP_401_4' pipeline 'VITIS_LOOP_401_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'unpack_sig_Pipeline_VITIS_LOOP_401_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.984 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unpack_sig_Pipeline_VITIS_LOOP_407_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'unpack_sig_Pipeline_VITIS_LOOP_407_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unpack_sig_Pipeline_VITIS_LOOP_413_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'unpack_sig_Pipeline_VITIS_LOOP_413_7' pipeline 'VITIS_LOOP_413_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'unpack_sig_Pipeline_VITIS_LOOP_413_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.986 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unpack_sig_Pipeline_VITIS_LOOP_419_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'unpack_sig_Pipeline_VITIS_LOOP_419_8' pipeline 'VITIS_LOOP_419_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'unpack_sig_Pipeline_VITIS_LOOP_419_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.987 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unpack_sig_Pipeline_VITIS_LOOP_424_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'unpack_sig_Pipeline_VITIS_LOOP_424_9' pipeline 'VITIS_LOOP_424_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'unpack_sig_Pipeline_VITIS_LOOP_424_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unpack_sig' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'unpack_sig'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.989 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1320_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1320_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.991 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'duplicate_int_Pipeline_duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'duplicate_int_Pipeline_duplicate' pipeline 'duplicate' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'duplicate_int_Pipeline_duplicate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.991 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'duplicate_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'duplicate_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.992 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1322_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1322_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.992 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'duplicate_unsigned_char_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'duplicate_unsigned_char_1' pipeline 'duplicate' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'duplicate_unsigned_char_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.993 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chknorm_Pipeline_VITIS_LOOP_437_1_VITIS_LOOP_441_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'chknorm_Pipeline_VITIS_LOOP_437_1_VITIS_LOOP_441_2' pipeline 'VITIS_LOOP_437_1_VITIS_LOOP_441_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'chknorm_Pipeline_VITIS_LOOP_437_1_VITIS_LOOP_441_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.994 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chknorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'chknorm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.995 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'absorb_rate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'absorb_rate' pipeline 'VITIS_LOOP_466_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2529_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'absorb_rate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.999 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myxor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'myxor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_out_Pipeline_VITIS_LOOP_521_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'squeeze_out_Pipeline_VITIS_LOOP_521_1' pipeline 'VITIS_LOOP_521_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_out_Pipeline_VITIS_LOOP_521_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 2.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1326_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1326_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem_unsigned_char_2_Pipeline_readmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'readmem_unsigned_char_2_Pipeline_readmem' pipeline 'readmem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_2_Pipeline_readmem/m_axi_gmemm_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_2_Pipeline_readmem/m_axi_gmemm_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_2_Pipeline_readmem/m_axi_gmemm_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_2_Pipeline_readmem/m_axi_gmemm_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_2_Pipeline_readmem/m_axi_gmemm_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_2_Pipeline_readmem/m_axi_gmemm_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_2_Pipeline_readmem/m_axi_gmemm_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_2_Pipeline_readmem/m_axi_gmemm_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_2_Pipeline_readmem/m_axi_gmemm_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_2_Pipeline_readmem/m_axi_gmemm_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_2_Pipeline_readmem/m_axi_gmemm_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_2_Pipeline_readmem/m_axi_gmemm_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem_unsigned_char_2_Pipeline_readmem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem_unsigned_char_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem_unsigned_char_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_unbalanced_unsigned_char_Pipeline_VITIS_LOOP_655_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_unbalanced_unsigned_char_Pipeline_VITIS_LOOP_655_1' pipeline 'VITIS_LOOP_655_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_unbalanced_unsigned_char_Pipeline_VITIS_LOOP_655_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_unbalanced_unsigned_char_Pipeline_VITIS_LOOP_659_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_unbalanced_unsigned_char_Pipeline_VITIS_LOOP_659_2' pipeline 'VITIS_LOOP_659_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_unbalanced_unsigned_char_Pipeline_VITIS_LOOP_659_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_unbalanced_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_unbalanced_unsigned_char_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1329_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1329_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2529_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_squeeze_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_175_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_squeeze_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'challenge_Pipeline_VITIS_LOOP_687_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'challenge_Pipeline_VITIS_LOOP_687_2' pipeline 'VITIS_LOOP_687_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'challenge_Pipeline_VITIS_LOOP_687_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'challenge_Pipeline_VITIS_LOOP_697_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'challenge_Pipeline_VITIS_LOOP_697_4' pipeline 'VITIS_LOOP_697_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'challenge_Pipeline_VITIS_LOOP_697_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'challenge_Pipeline_VITIS_LOOP_751_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'challenge_Pipeline_VITIS_LOOP_751_5' pipeline 'VITIS_LOOP_751_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'challenge_Pipeline_VITIS_LOOP_751_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'challenge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'challenge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_seed_Pipeline_VITIS_LOOP_764_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'make_seed_Pipeline_VITIS_LOOP_764_2' pipeline 'VITIS_LOOP_764_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_seed_Pipeline_VITIS_LOOP_764_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.35 seconds; current allocated memory: 2.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_seed_Pipeline_VITIS_LOOP_767_3_VITIS_LOOP_768_4_VITIS_LOOP_771_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'make_seed_Pipeline_VITIS_LOOP_767_3_VITIS_LOOP_768_4_VITIS_LOOP_771_5' pipeline 'VITIS_LOOP_767_3_VITIS_LOOP_768_4_VITIS_LOOP_771_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_seed_Pipeline_VITIS_LOOP_767_3_VITIS_LOOP_768_4_VITIS_LOOP_771_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_seed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_seed'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_buf_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_buf_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_buf_squeeze_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'make_buf_squeeze_out' pipeline 'VITIS_LOOP_535_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_215_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_buf_squeeze_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_buf'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rej_uniform_Pipeline_VITIS_LOOP_814_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rej_uniform_Pipeline_VITIS_LOOP_814_2' pipeline 'VITIS_LOOP_814_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rej_uniform_Pipeline_VITIS_LOOP_814_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 2.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rej_uniform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rej_uniform'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_int_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_int_Pipeline_stream_split' pipeline 'stream_split' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_int_Pipeline_stream_split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_Pipeline_VITIS_LOOP_942_1' pipeline 'VITIS_LOOP_942_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_Pipeline_VITIS_LOOP_942_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_1_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_1_Pipeline_VITIS_LOOP_942_1' pipeline 'VITIS_LOOP_942_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_1_Pipeline_VITIS_LOOP_942_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_2_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_2_Pipeline_VITIS_LOOP_942_1' pipeline 'VITIS_LOOP_942_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_2_Pipeline_VITIS_LOOP_942_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_3_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_3_Pipeline_VITIS_LOOP_942_1' pipeline 'VITIS_LOOP_942_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_3_Pipeline_VITIS_LOOP_942_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_4_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_4_Pipeline_VITIS_LOOP_942_1' pipeline 'VITIS_LOOP_942_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_4_Pipeline_VITIS_LOOP_942_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_5_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_5_Pipeline_VITIS_LOOP_942_1' pipeline 'VITIS_LOOP_942_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_5_Pipeline_VITIS_LOOP_942_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_6_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_6_Pipeline_VITIS_LOOP_942_1' pipeline 'VITIS_LOOP_942_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_6_Pipeline_VITIS_LOOP_942_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_7_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_7_Pipeline_VITIS_LOOP_942_1' pipeline 'VITIS_LOOP_942_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_7_Pipeline_VITIS_LOOP_942_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_int_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_int_Pipeline_merge' pipeline 'merge' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_int_Pipeline_merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeatl_int_Pipeline_VITIS_LOOP_1112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'repeatl_int_Pipeline_VITIS_LOOP_1112_2' pipeline 'VITIS_LOOP_1112_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeatl_int_Pipeline_VITIS_LOOP_1112_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeatl_int_Pipeline_VITIS_LOOP_1117_3_VITIS_LOOP_1118_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'repeatl_int_Pipeline_VITIS_LOOP_1117_3_VITIS_LOOP_1118_4' pipeline 'VITIS_LOOP_1117_3_VITIS_LOOP_1118_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeatl_int_Pipeline_VITIS_LOOP_1117_3_VITIS_LOOP_1118_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeatl_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeatl_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1347_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1347_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgomery' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'montgomery' pipeline 'VITIS_LOOP_1149_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgomery'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1349_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1349_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgomery_add_Pipeline_VITIS_LOOP_1158_1_VITIS_LOOP_1160_2_VITIS_LOOP_1161_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'montgomery_add_Pipeline_VITIS_LOOP_1158_1_VITIS_LOOP_1160_2_VITIS_LOOP_1161_3' pipeline 'VITIS_LOOP_1158_1_VITIS_LOOP_1160_2_VITIS_LOOP_1161_3' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'montgomery_add_Pipeline_VITIS_LOOP_1158_1_VITIS_LOOP_1160_2_VITIS_LOOP_1161_3_tmp_RAM_AUTO_1R1W' to 'montgomery_add_Pipeline_VITIS_LOOP_1158_1_VITIS_LOOP_1160_2_VITIS_LOOP_1161_3bkb' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgomery_add_Pipeline_VITIS_LOOP_1158_1_VITIS_LOOP_1160_2_VITIS_LOOP_1161_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgomery_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgomery_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_int_1_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_int_1_Pipeline_stream_split' pipeline 'stream_split' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_int_1_Pipeline_stream_split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_int_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_int_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_8_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_8_Pipeline_VITIS_LOOP_942_1' pipeline 'VITIS_LOOP_942_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_8_Pipeline_VITIS_LOOP_942_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_9_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_9_Pipeline_VITIS_LOOP_942_1' pipeline 'VITIS_LOOP_942_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_9_Pipeline_VITIS_LOOP_942_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_10_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_10_Pipeline_VITIS_LOOP_942_1' pipeline 'VITIS_LOOP_942_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_10_Pipeline_VITIS_LOOP_942_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_11_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_11_Pipeline_VITIS_LOOP_942_1' pipeline 'VITIS_LOOP_942_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_11_Pipeline_VITIS_LOOP_942_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_12_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_12_Pipeline_VITIS_LOOP_942_1' pipeline 'VITIS_LOOP_942_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_12_Pipeline_VITIS_LOOP_942_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_13_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_13_Pipeline_VITIS_LOOP_942_1' pipeline 'VITIS_LOOP_942_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_13_Pipeline_VITIS_LOOP_942_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_14_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_14_Pipeline_VITIS_LOOP_942_1' pipeline 'VITIS_LOOP_942_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_14_Pipeline_VITIS_LOOP_942_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_15_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_15_Pipeline_VITIS_LOOP_942_1' pipeline 'VITIS_LOOP_942_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_15_Pipeline_VITIS_LOOP_942_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_int_1_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_int_1_Pipeline_merge' pipeline 'merge' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_int_1_Pipeline_merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_int_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_int_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1361_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1361_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shiftl_Pipeline_VITIS_LOOP_1181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shiftl_Pipeline_VITIS_LOOP_1181_1' pipeline 'VITIS_LOOP_1181_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shiftl_Pipeline_VITIS_LOOP_1181_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shiftl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shiftl'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_int_2_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_int_2_Pipeline_stream_split' pipeline 'stream_split' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_int_2_Pipeline_stream_split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_int_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_int_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_16_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_16_Pipeline_VITIS_LOOP_942_1' pipeline 'VITIS_LOOP_942_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_16_Pipeline_VITIS_LOOP_942_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_17_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_17_Pipeline_VITIS_LOOP_942_1' pipeline 'VITIS_LOOP_942_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_17_Pipeline_VITIS_LOOP_942_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_18_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_18_Pipeline_VITIS_LOOP_942_1' pipeline 'VITIS_LOOP_942_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_18_Pipeline_VITIS_LOOP_942_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_19_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_19_Pipeline_VITIS_LOOP_942_1' pipeline 'VITIS_LOOP_942_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_19_Pipeline_VITIS_LOOP_942_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_20_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_20_Pipeline_VITIS_LOOP_942_1' pipeline 'VITIS_LOOP_942_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_20_Pipeline_VITIS_LOOP_942_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_21_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_21_Pipeline_VITIS_LOOP_942_1' pipeline 'VITIS_LOOP_942_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_21_Pipeline_VITIS_LOOP_942_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_22_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_22_Pipeline_VITIS_LOOP_942_1' pipeline 'VITIS_LOOP_942_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_22_Pipeline_VITIS_LOOP_942_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_23_Pipeline_VITIS_LOOP_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_23_Pipeline_VITIS_LOOP_942_1' pipeline 'VITIS_LOOP_942_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_23_Pipeline_VITIS_LOOP_942_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_int_2_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_int_2_Pipeline_merge' pipeline 'merge' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_int_2_Pipeline_merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_int_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_int_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeat_int_Pipeline_VITIS_LOOP_1132_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'repeat_int_Pipeline_VITIS_LOOP_1132_2' pipeline 'VITIS_LOOP_1132_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeat_int_Pipeline_VITIS_LOOP_1132_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeat_int_Pipeline_VITIS_LOOP_1137_3_VITIS_LOOP_1138_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'repeat_int_Pipeline_VITIS_LOOP_1137_3_VITIS_LOOP_1138_4' pipeline 'VITIS_LOOP_1137_3_VITIS_LOOP_1138_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeat_int_Pipeline_VITIS_LOOP_1137_3_VITIS_LOOP_1138_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeat_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeat_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgomery_1_Pipeline_VITIS_LOOP_1149_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'montgomery_1_Pipeline_VITIS_LOOP_1149_1' pipeline 'VITIS_LOOP_1149_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgomery_1_Pipeline_VITIS_LOOP_1149_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgomery_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgomery_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sub_Pipeline_VITIS_LOOP_1192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sub_Pipeline_VITIS_LOOP_1192_1' pipeline 'VITIS_LOOP_1192_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sub_Pipeline_VITIS_LOOP_1192_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sub'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce32_Pipeline_VITIS_LOOP_1212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce32_Pipeline_VITIS_LOOP_1212_1' pipeline 'VITIS_LOOP_1212_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_24s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce32_Pipeline_VITIS_LOOP_1212_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.161 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_int_3_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_int_3_Pipeline_stream_split' pipeline 'stream_split' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_int_3_Pipeline_stream_split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_int_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_int_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_int_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_1_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_int_1_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_1_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_2_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_int_2_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_2_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_3_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_int_3_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_3_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_4_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_int_4_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_4_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_5_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_int_5_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_5_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_6_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_int_6_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_6_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_7_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_int_7_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_7_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.183 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_int_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_int_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.183 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_int_3_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_int_3_Pipeline_merge' pipeline 'merge' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_int_3_Pipeline_merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_int_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_int_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reducef_Pipeline_VITIS_LOOP_1201_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reducef_Pipeline_VITIS_LOOP_1201_1' pipeline 'VITIS_LOOP_1201_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reducef_Pipeline_VITIS_LOOP_1201_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reducef' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reducef'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'caddq_Pipeline_VITIS_LOOP_1227_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'caddq_Pipeline_VITIS_LOOP_1227_1' pipeline 'VITIS_LOOP_1227_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'caddq_Pipeline_VITIS_LOOP_1227_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'caddq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'caddq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hint_Pipeline_VITIS_LOOP_1256_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hint_Pipeline_VITIS_LOOP_1256_1' pipeline 'VITIS_LOOP_1256_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hint_Pipeline_VITIS_LOOP_1256_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.190 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hint' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hint'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pack_Pipeline_VITIS_LOOP_1290_1_VITIS_LOOP_1309_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pack_Pipeline_VITIS_LOOP_1290_1_VITIS_LOOP_1309_2' pipeline 'VITIS_LOOP_1290_1_VITIS_LOOP_1309_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pack_Pipeline_VITIS_LOOP_1290_1_VITIS_LOOP_1309_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pack'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_unbalanced_unsigned_char_1_Pipeline_VITIS_LOOP_655_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_unbalanced_unsigned_char_1_Pipeline_VITIS_LOOP_655_1' pipeline 'VITIS_LOOP_655_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_unbalanced_unsigned_char_1_Pipeline_VITIS_LOOP_655_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_unbalanced_unsigned_char_1_Pipeline_VITIS_LOOP_659_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_unbalanced_unsigned_char_1_Pipeline_VITIS_LOOP_659_2' pipeline 'VITIS_LOOP_659_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_unbalanced_unsigned_char_1_Pipeline_VITIS_LOOP_659_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_unbalanced_unsigned_char_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_unbalanced_unsigned_char_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_ver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_ver'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writemem_int_Pipeline_writemem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'writemem_int_Pipeline_writemem' pipeline 'writemem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_int_Pipeline_writemem/m_axi_gmemver_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_int_Pipeline_writemem/m_axi_gmemver_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_int_Pipeline_writemem/m_axi_gmemver_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_int_Pipeline_writemem/m_axi_gmemver_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_int_Pipeline_writemem/m_axi_gmemver_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_int_Pipeline_writemem/m_axi_gmemver_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_int_Pipeline_writemem/m_axi_gmemver_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_int_Pipeline_writemem/m_axi_gmemver_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_int_Pipeline_writemem/m_axi_gmemver_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_int_Pipeline_writemem/m_axi_gmemver_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_int_Pipeline_writemem/m_axi_gmemver_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_int_Pipeline_writemem/m_axi_gmemver_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_int_Pipeline_writemem/m_axi_gmemver_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'writemem_int_Pipeline_writemem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 2.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writemem_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writemem_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.204 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k_verify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_verify/gmemver' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_verify/gmemsig' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_verify/gmemm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_verify/gmempk' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_verify/ver' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_verify/sig' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_verify/m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_verify/mlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_verify/pk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_verify/nbatch' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'k_verify' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'ver', 'sig', 'm', 'mlen', 'pk', 'nbatch', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'k_verify'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 2.218 GB.
INFO: [RTMG 210-278] Implementing memory 'k_verify_unpack_sig_sig_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'k_verify_unpack_sig_h_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'k_verify_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'k_verify_challenge_buf_i_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'k_verify_challenge_c_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'k_verify_make_seed_rho_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'k_verify_ntt_layer_Pipeline_VITIS_LOOP_942_1_zetas32_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'k_verify_repeatl_int_s_tmp_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'k_verify_montgomery_add_Pipeline_VITIS_LOOP_1158_1_VITIS_LOOP_1160_2_VITIS_LOOP_1161_3bkb_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'k_verify_repeat_int_s_tmp_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ver_c_U(k_verify_fifo_w64_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c198_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c200_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c202_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_cast_loc_channel_U(k_verify_fifo_w25_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_ln1470_loc_c240_channel_U(k_verify_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_ln1470_loc_c_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_pk_U(k_verify_fifo_w8_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_pk_0_U(k_verify_fifo_w8_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_pk_1_U(k_verify_fifo_w8_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c194_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_rho_U(k_verify_fifo_w8_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_t1_U(k_verify_fifo_w32_d1000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c201_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mul_ln1474_loc_channel_U(k_verify_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_sig_U(k_verify_fifo_w8_d5000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c191_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c195_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c199_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_c_U(k_verify_fifo_w8_d5000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_z_U(k_verify_fifo_w32_d5000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_ver_pre_0_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_h_U(k_verify_fifo_w32_d5000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln1477_1_loc_c231_channel_U(k_verify_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1477_2_loc_c232_channel_U(k_verify_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_loc_c239_channel_U(k_verify_fifo_w25_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln1477_1_loc_c230_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_z_0_U(k_verify_fifo_w32_d5000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_z_1_U(k_verify_fifo_w32_d5000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1478_loc_channel_U(k_verify_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_c_0_U(k_verify_fifo_w8_d5000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_c_1_U(k_verify_fifo_w8_d5000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_ver_pre_1_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c197_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_mu_pre_U(k_verify_fifo_w8_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mul_ln1485_loc_channel_U(k_verify_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'trunc_ln1485_loc_c_channel_U(k_verify_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'trunc_ln1485_loc_c229_channel_U(k_verify_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_m_U(k_verify_fifo_w8_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c196_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_mu_mrg_U(k_verify_fifo_w8_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln1487_loc_channel_U(k_verify_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_mu_U(k_verify_fifo_w8_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c190_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_signal_U(k_verify_fifo_w1_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_cp_U(k_verify_fifo_w32_d5000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c193_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_seed_U(k_verify_fifo_w8_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c192_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_mat_buf_U(k_verify_fifo_w24_d1000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_mat_U(k_verify_fifo_w32_d10000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_signal2_U(k_verify_fifo_w1_d200_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_8_0_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_8_1_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln1477_1_loc_c_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_7_0_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_7_1_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_loc_c238_U(k_verify_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_6_0_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_6_1_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_loc_c237_U(k_verify_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_5_0_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_5_1_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_loc_c236_U(k_verify_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_4_0_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_4_1_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_loc_c235_U(k_verify_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_3_0_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_3_1_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_loc_c234_U(k_verify_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_2_0_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_2_1_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_loc_c233_U(k_verify_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_1_0_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_1_1_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_loc_c_U(k_verify_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_0_0_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_0_1_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_z_t_U(k_verify_fifo_w32_d5000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_z_r_U(k_verify_fifo_w32_d5000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c182_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1498_1_loc_channel_U(k_verify_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1498_loc_channel_U(k_verify_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_w1_m_U(k_verify_fifo_w32_d5000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c227_channel_U(k_verify_fifo_w25_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_loc_c228_channel_U(k_verify_fifo_w32_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_loc_c_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_w1_U(k_verify_fifo_w32_d5000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_8_0_1_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_8_1_1_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1477_2_loc_c_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_7_0_1_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_7_1_1_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c189_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_6_0_1_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_6_1_1_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c188_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_5_0_1_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_5_1_1_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c187_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_4_0_1_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_4_1_1_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c186_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_3_0_1_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_3_1_1_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c185_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_2_0_1_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_2_1_1_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c184_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_1_0_1_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_1_1_1_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c183_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_0_0_1_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_0_1_1_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c181_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_cp_t_U(k_verify_fifo_w32_d5000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1502_loc_c212_channel_U(k_verify_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1502_loc_c211_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_t1_s_U(k_verify_fifo_w32_d5000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_8_0_2_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_8_1_2_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1502_loc_c210_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_7_0_2_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_7_1_2_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c226_U(k_verify_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_6_0_2_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_6_1_2_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c225_U(k_verify_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_5_0_2_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_5_1_2_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c224_U(k_verify_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_4_0_2_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_4_1_2_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c223_U(k_verify_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_3_0_2_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_3_1_2_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c222_U(k_verify_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_2_0_2_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_2_1_2_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c221_U(k_verify_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_1_0_2_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_1_1_2_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c220_U(k_verify_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_0_0_2_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_0_1_2_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c219_U(k_verify_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1502_loc_c209_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_t1_t_U(k_verify_fifo_w32_d5000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c180_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_cp_r_U(k_verify_fifo_w32_d5000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1502_loc_c208_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_t1_m_U(k_verify_fifo_w32_d5000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1502_loc_c207_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_w1_s_U(k_verify_fifo_w32_d5000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1502_loc_c206_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_w1_r_U(k_verify_fifo_w32_d5000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_0_0_3_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_0_1_3_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1502_loc_c205_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_1_0_3_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_1_1_3_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c218_U(k_verify_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_2_0_3_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_2_1_3_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c217_U(k_verify_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_3_0_3_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_3_1_3_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c216_U(k_verify_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_4_0_3_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_4_1_3_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c215_U(k_verify_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_5_0_3_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_5_1_3_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c214_U(k_verify_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_6_0_3_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_6_1_3_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c213_U(k_verify_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_7_0_3_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_7_1_3_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'times_assign_1_cast_loc_c_U(k_verify_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_8_0_3_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_8_1_3_U(k_verify_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1502_loc_c204_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_w1_i_U(k_verify_fifo_w32_d5000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1502_loc_c203_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_w1_f_U(k_verify_fifo_w32_d5000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1502_loc_c_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_w1_c_U(k_verify_fifo_w32_d5000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_w1_h_U(k_verify_fifo_w32_d5000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_buf_U(k_verify_fifo_w8_d5000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c179_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_mubuf_U(k_verify_fifo_w8_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c178_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_c2_U(k_verify_fifo_w8_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nbatch_c_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_ver_U(k_verify_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_writemem_int_U0_U(k_verify_start_for_writemem_int_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_unpack_pk_U0_U(k_verify_start_for_unpack_pk_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_shake_U0_U(k_verify_start_for_shake_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_duplicate_unsigned_char_U0_U(k_verify_start_for_duplicate_unsigned_char_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_make_seed_U0_U(k_verify_start_for_make_seed_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_unpack_sig_U0_U(k_verify_start_for_unpack_sig_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_chknorm_U0_U(k_verify_start_for_chknorm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_challenge_U0_U(k_verify_start_for_challenge_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_repeatl_int_U0_U(k_verify_start_for_repeatl_int_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hint_U0_U(k_verify_start_for_hint_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_make_ver_U0_U(k_verify_start_for_make_ver_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_split_int_U0_U(k_verify_start_for_split_int_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_merge_unbalanced_unsigned_char_1_U0_U(k_verify_start_for_merge_unbalanced_unsigned_char_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_8_U0_U(k_verify_start_for_ntt_layer_8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_make_buf_U0_U(k_verify_start_for_make_buf_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_rej_uniform_U0_U(k_verify_start_for_rej_uniform_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_merge_int_U0_U(k_verify_start_for_merge_int_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_1_U0_U(k_verify_start_for_ntt_layer_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_2_U0_U(k_verify_start_for_ntt_layer_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_3_U0_U(k_verify_start_for_ntt_layer_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_4_U0_U(k_verify_start_for_ntt_layer_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_5_U0_U(k_verify_start_for_ntt_layer_5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_6_U0_U(k_verify_start_for_ntt_layer_6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_7_U0_U(k_verify_start_for_ntt_layer_7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sub_U0_U(k_verify_start_for_sub_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pack_U0_U(k_verify_start_for_pack_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_merge_int_1_U0_U(k_verify_start_for_merge_int_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_9_U0_U(k_verify_start_for_ntt_layer_9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_10_U0_U(k_verify_start_for_ntt_layer_10_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_11_U0_U(k_verify_start_for_ntt_layer_11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_12_U0_U(k_verify_start_for_ntt_layer_12_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_13_U0_U(k_verify_start_for_ntt_layer_13_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_14_U0_U(k_verify_start_for_ntt_layer_14_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_15_U0_U(k_verify_start_for_ntt_layer_15_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_repeat_int_U0_U(k_verify_start_for_repeat_int_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_split_int_2_U0_U(k_verify_start_for_split_int_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_merge_int_2_U0_U(k_verify_start_for_merge_int_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_17_U0_U(k_verify_start_for_ntt_layer_17_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_18_U0_U(k_verify_start_for_ntt_layer_18_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_19_U0_U(k_verify_start_for_ntt_layer_19_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_20_U0_U(k_verify_start_for_ntt_layer_20_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_21_U0_U(k_verify_start_for_ntt_layer_21_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_22_U0_U(k_verify_start_for_ntt_layer_22_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_23_U0_U(k_verify_start_for_ntt_layer_23_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_montgomery_1_U0_U(k_verify_start_for_montgomery_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_reduce32_U0_U(k_verify_start_for_reduce32_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_split_int_3_U0_U(k_verify_start_for_split_int_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_U0_U(k_verify_start_for_invntt_layer_int_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_merge_int_3_U0_U(k_verify_start_for_merge_int_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_1_U0_U(k_verify_start_for_invntt_layer_int_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_2_U0_U(k_verify_start_for_invntt_layer_int_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_3_U0_U(k_verify_start_for_invntt_layer_int_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_4_U0_U(k_verify_start_for_invntt_layer_int_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_5_U0_U(k_verify_start_for_invntt_layer_int_5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_6_U0_U(k_verify_start_for_invntt_layer_int_6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_int_7_U0_U(k_verify_start_for_invntt_layer_int_7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_reducef_U0_U(k_verify_start_for_reducef_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_caddq_U0_U(k_verify_start_for_caddq_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_shake_2_U0_U(k_verify_start_for_shake_2_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 21.72 seconds. CPU system time: 0.8 seconds. Elapsed time: 33.83 seconds; current allocated memory: 2.231 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 8.51 seconds. CPU system time: 0.1 seconds. Elapsed time: 9.54 seconds; current allocated memory: 2.271 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for k_verify.
INFO: [VLOG 209-307] Generating Verilog RTL for k_verify.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 406.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 145.56 seconds. CPU system time: 4.78 seconds. Elapsed time: 209.33 seconds; current allocated memory: 1.161 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
Running package_xo -xo_path /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.3/.temps/k_verify.hw.3/k_verify/k_verify/solution/impl/export.xo -kernel_name k_verify -kernel_xml /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.3/.temps/k_verify.hw.3/k_verify/k_verify/solution/impl/ip/../kernel/kernel.xml -kernel_files /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xsrc/k_verify.cpp -ip_directory /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.3/.temps/k_verify.hw.3/k_verify/k_verify/solution/impl/ip/ip_unzip_dir -design_xml /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.3/.temps/k_verify.hw.3/k_verify/k_verify/solution/.autopilot/db/k_verify.design.xml -debug_directory /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.3/.temps/k_verify.hw.3/k_verify/k_verify/solution/.debug -hls_directory /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/verification/xout/hw.3/.temps/k_verify.hw.3/k_verify/k_verify/solution/impl/ip/hls_files
INFO: [Common 17-206] Exiting Vivado at Fri Sep 15 14:02:26 2023...
INFO: [HLS 200-802] Generated output file k_verify/solution/impl/export.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 57.84 seconds. CPU system time: 4.39 seconds. Elapsed time: 71.07 seconds; current allocated memory: 14.430 MB.
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 205.02 seconds. Total CPU system time: 9.54 seconds. Total elapsed time: 281.85 seconds; peak allocated memory: 2.285 GB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Sep 15 14:02:30 2023...
