-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    imgG_dout : IN STD_LOGIC_VECTOR (29 downto 0);
    imgG_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgG_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgG_empty_n : IN STD_LOGIC;
    imgG_read : OUT STD_LOGIC;
    imgRB_din : OUT STD_LOGIC_VECTOR (29 downto 0);
    imgRB_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRB_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRB_full_n : IN STD_LOGIC;
    imgRB_write : OUT STD_LOGIC;
    p_0_2_0_0_09101515_lcssa1552_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_09091513_lcssa1550_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_09081511_lcssa1548_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0948_114981510_lcssa1546_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0949_114961508_lcssa1544_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0950_114941506_lcssa1542_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_2_0_0_09161503_lcssa1540_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_09151501_lcssa1538_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_09141499_lcssa1536_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0948_21438_lcssa1470_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0949_21435_lcssa1468_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0950_21432_lcssa1466_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_09481408_lcssa1458_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_09491405_lcssa1456_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_09501402_lcssa1454_i : IN STD_LOGIC_VECTOR (9 downto 0);
    loopWidth_i : IN STD_LOGIC_VECTOR (10 downto 0);
    cmp203_i : IN STD_LOGIC_VECTOR (0 downto 0);
    empty_51 : IN STD_LOGIC_VECTOR (0 downto 0);
    xor_i : IN STD_LOGIC_VECTOR (14 downto 0);
    empty : IN STD_LOGIC_VECTOR (10 downto 0);
    cmp59_i : IN STD_LOGIC_VECTOR (0 downto 0);
    red_i : IN STD_LOGIC_VECTOR (0 downto 0);
    p_0_2_0_0_09101516_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_2_0_0_09101516_i_out_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_09091514_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_09091514_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0_0_09081512_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_09081512_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0948_114981509_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0948_114981509_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0949_114961507_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0949_114961507_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0950_114941505_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0950_114941505_i_out_ap_vld : OUT STD_LOGIC;
    p_0_2_0_0_09161504_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_2_0_0_09161504_i_out_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_09151502_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_09151502_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0_0_09141500_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_09141500_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0948_21437_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0948_21437_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0949_21434_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0949_21434_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0950_21431_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0950_21431_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_09481407_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_09481407_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_09491404_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_09491404_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_09501401_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_09501401_i_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv6_1E : STD_LOGIC_VECTOR (5 downto 0) := "011110";
    constant ap_const_lv6_1F : STD_LOGIC_VECTOR (5 downto 0) := "011111";
    constant ap_const_lv6_3E : STD_LOGIC_VECTOR (5 downto 0) := "111110";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_25 : STD_LOGIC_VECTOR (5 downto 0) := "100101";
    constant ap_const_lv6_27 : STD_LOGIC_VECTOR (5 downto 0) := "100111";
    constant ap_const_lv6_35 : STD_LOGIC_VECTOR (5 downto 0) := "110101";
    constant ap_const_lv6_37 : STD_LOGIC_VECTOR (5 downto 0) := "110111";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_const_lv6_B : STD_LOGIC_VECTOR (5 downto 0) := "001011";
    constant ap_const_lv6_F : STD_LOGIC_VECTOR (5 downto 0) := "001111";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_34 : STD_LOGIC_VECTOR (5 downto 0) := "110100";
    constant ap_const_lv6_38 : STD_LOGIC_VECTOR (5 downto 0) := "111000";
    constant ap_const_lv6_3C : STD_LOGIC_VECTOR (5 downto 0) := "111100";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv6_1A : STD_LOGIC_VECTOR (5 downto 0) := "011010";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln633_reg_2150 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln643_reg_2154 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_read_reg_2139 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op115_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal and_ln833_reg_2193 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_reg_2193_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln633_fu_842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal imgG_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal imgRB_blk_n : STD_LOGIC;
    signal pix_4_reg_580 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_3_reg_590 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_3_reg_590_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal pix_reg_600 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln633_reg_2150_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln633_reg_2150_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln633_reg_2150_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln643_fu_864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lineBuffer_addr_reg_2158 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_1_addr_reg_2164 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmp161_i_fu_870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp161_i_reg_2170 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln772_fu_892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln772_reg_2189 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln772_reg_2189_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln772_reg_2189_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln772_reg_2189_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_fu_904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_reg_2193_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_reg_2193_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_0_0_0_09141500_i_load_reg_2197 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_09151502_i_load_reg_2202 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_09161504_i_load_reg_2207 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0950_114941505_i_load_reg_2212 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0949_114961507_i_load_reg_2218 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0948_114981509_i_load_reg_2224 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0_09081512_i_load_reg_2230 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_09091514_i_load_reg_2235 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_09101516_i_load_reg_2240 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_09501401_i_load_reg_2245 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_09491404_i_load_reg_2251 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_09481407_i_load_reg_2257 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0950_21431_i_load_reg_2263 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0949_21434_i_load_reg_2269 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0948_21437_i_load_reg_2275 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_fu_1044_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_1_fu_1051_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_2_fu_1058_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_3_fu_1065_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_4_fu_1072_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_5_fu_1079_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_9_fu_1110_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_10_fu_1117_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_11_fu_1124_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal enable_6_fu_1518_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal enable_6_reg_2326 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln800_fu_1526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln800_reg_2332 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln817_fu_1555_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln817_reg_2337 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln818_fu_1572_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln818_reg_2342 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln819_fu_1589_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln819_reg_2347 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln820_fu_1606_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln820_reg_2352 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln763_fu_1612_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln765_fu_1616_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal CH_fu_1620_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal CH_reg_2367 : STD_LOGIC_VECTOR (9 downto 0);
    signal enable_7_fu_1637_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln820_1_fu_1732_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln820_1_reg_2376 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln820_2_fu_1754_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln820_2_reg_2382 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal lineBuffer_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_1_q1 : STD_LOGIC_VECTOR (29 downto 0);
    signal lineBuffer_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_q1 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_mux_p_0_0_0948_21486_ph_i_phi_fu_475_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_0948_21486_ph_i_reg_472 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_7_i2_fu_982_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_484_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_0949_21484_ph_i_reg_481 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_6_i1_fu_971_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_0950_21482_ph_i_phi_fu_493_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln666_fu_1017_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_0950_21482_ph_i_reg_490 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln654_fu_966_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_0948_21438_i_phi_fu_502_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_12_fu_1131_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_0948_21438_i_reg_499 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_0949_21435_i_phi_fu_511_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_13_fu_1139_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_0949_21435_i_reg_508 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_0950_21432_i_phi_fu_520_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_14_fu_1147_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_0950_21432_i_reg_517 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_09481408_i_phi_fu_529_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_6_fu_1086_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_09481408_i_reg_526 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_09491405_i_phi_fu_538_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_7_fu_1094_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_09491405_i_reg_535 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_09501402_i_phi_fu_547_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_8_fu_1102_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_09501402_i_reg_544 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_downleft_2_reg_553 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_downleft_2_reg_553 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_downleft_2_reg_553 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_downleft_1_reg_562 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_downleft_1_reg_562 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_downleft_1_reg_562 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_downleft_reg_571 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_downleft_reg_571 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_downleft_reg_571 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_4_reg_580 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_4_reg_580 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_4_reg_580 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_3_reg_590 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_3_reg_590 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_3_reg_590 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_reg_600 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_reg_600 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_reg_600 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_upleft_2_reg_610 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_upleft_2_reg_610 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_upleft_2_reg_610 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_upleft_1_reg_619 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_upleft_1_reg_619 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_upleft_1_reg_619 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_upleft_reg_628 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_upleft_reg_628 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_upleft_reg_628 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_en_rgd_3_phi_fu_640_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_3_reg_637 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_en_rgd_2_phi_fu_666_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_2_reg_663 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_en_rgd_1_phi_fu_692_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_1_reg_689 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_en_rgd_phi_fu_718_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_reg_715 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_r_1_phi_fu_744_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_fu_1796_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter4_r_1_reg_741 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_r_1_reg_741 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_r_1_reg_741 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_r_1_reg_741 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter3_r_1_reg_741 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_b_1_phi_fu_753_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal b_fu_1804_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter4_b_1_reg_750 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_b_1_reg_750 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_b_1_reg_750 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_b_1_reg_750 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter3_b_1_reg_750 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln633_fu_858_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal x_fu_220 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal x_5_fu_848_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_z : STD_LOGIC_VECTOR (10 downto 0);
    signal p_0_0_0_0_09141500_i_fu_224 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal trunc_ln654_1_fu_993_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_09151502_i_fu_228 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal tmp_9_i3_fu_997_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_09161504_i_fu_232 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal tmp_i4_fu_1007_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0950_114941505_i_fu_236 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_0_0949_114961507_i_fu_240 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_0_0948_114981509_i_fu_244 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_0_0_0_09081512_i_fu_248 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_1_0_0_09091514_i_fu_252 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_2_0_0_09101516_i_fu_256 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_0_09501401_i_fu_260 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_0_09491404_i_fu_264 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_0_09481407_i_fu_268 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_0_0950_21431_i_fu_272 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_0_0949_21434_i_fu_276 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_0_0948_21437_i_fu_280 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal imgG_read_local : STD_LOGIC;
    signal or_ln835_3_i_fu_1924_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal imgRB_write_local : STD_LOGIC;
    signal lineBuffer_ce1_local : STD_LOGIC;
    signal lineBuffer_we0_local : STD_LOGIC;
    signal lineBuffer_ce0_local : STD_LOGIC;
    signal lineBuffer_1_ce1_local : STD_LOGIC;
    signal lineBuffer_1_we0_local : STD_LOGIC;
    signal LineBufVal_2_fu_1176_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal lineBuffer_1_ce0_local : STD_LOGIC;
    signal trunc_ln633_fu_854_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln772_fu_876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln772_1_fu_882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln772_fu_888_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln833_fu_898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal PixBufVal_2_fu_1155_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_1_fu_1162_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_fu_1169_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln790_fu_1268_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln790_1_fu_1272_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln790_fu_1276_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_fu_1282_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_2_fu_1292_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_fu_1286_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln791_fu_1308_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln791_fu_1312_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_1_fu_1318_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_3_fu_1328_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_1_fu_1322_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln792_fu_1344_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln792_fu_1348_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_2_fu_1354_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_4_fu_1364_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_2_fu_1358_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln793_fu_1380_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln793_fu_1384_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_3_fu_1390_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_5_fu_1400_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_3_fu_1394_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_fu_1300_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_1_fu_1336_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal enable_fu_1416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal agdiff_2_fu_1372_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln796_fu_1426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln_i_fu_1432_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln769_fu_1422_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal enable_1_fu_1440_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal agdiff_3_fu_1408_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln797_fu_1452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal enable_2_fu_1458_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln769_1_fu_1448_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal enable_3_fu_1466_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln798_fu_1478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1_i_fu_1484_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln769_2_fu_1474_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal enable_4_fu_1492_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln799_fu_1504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal enable_5_fu_1510_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln769_3_fu_1500_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln817_fu_1544_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln817_fu_1551_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln818_fu_1561_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln818_fu_1568_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln819_fu_1578_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln819_fu_1585_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln820_fu_1595_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln820_fu_1602_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln2_i_fu_1630_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln769_4_fu_1627_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln817_1_fu_1644_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln817_fu_1652_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln818_1_fu_1661_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln818_fu_1669_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln817_fu_1674_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln818_fu_1657_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln819_1_fu_1684_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln817_fu_1678_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal and_ln819_fu_1692_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln820_1_fu_1705_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln820_fu_1713_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln820_fu_1701_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln820_1_fu_1718_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln820_fu_1722_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln820_2_fu_1728_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln818_1_fu_1697_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln820_1_fu_1738_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln820_1_i_fu_1744_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_6_fu_1763_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln820_2_i_fu_1770_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln817_1_fu_1786_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln820_2_fu_1779_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln788_fu_1760_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal CV_fu_1790_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_8_fu_1820_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_1812_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln827_fu_1840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln827_fu_1830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln827_fu_1854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln827_fu_1846_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln827_fu_1836_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_10_fu_1876_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_fu_1868_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln829_fu_1896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln829_fu_1886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln829_fu_1910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln829_fu_1902_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln829_fu_1892_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln829_1_fu_1916_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln827_1_fu_1860_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op75_load_state1 : BOOLEAN;
    signal ap_enable_operation_75 : BOOLEAN;
    signal ap_enable_state1_pp0_iter0_stage0 : BOOLEAN;
    signal ap_predicate_op106_load_state2 : BOOLEAN;
    signal ap_enable_operation_106 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op119_store_state2 : BOOLEAN;
    signal ap_enable_operation_119 : BOOLEAN;
    signal ap_predicate_op77_load_state1 : BOOLEAN;
    signal ap_enable_operation_77 : BOOLEAN;
    signal ap_predicate_op110_load_state2 : BOOLEAN;
    signal ap_enable_operation_110 : BOOLEAN;
    signal ap_predicate_op143_store_state2 : BOOLEAN;
    signal ap_enable_operation_143 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_268 : BOOLEAN;
    signal ap_condition_1484 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (29 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    lineBuffer_1_U : component design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 30,
        AddressRange => 1921,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lineBuffer_1_address0,
        ce0 => lineBuffer_1_ce0_local,
        we0 => lineBuffer_1_we0_local,
        d0 => LineBufVal_2_fu_1176_p4,
        address1 => lineBuffer_1_address1,
        ce1 => lineBuffer_1_ce1_local,
        q1 => lineBuffer_1_q1);

    lineBuffer_U : component design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 30,
        AddressRange => 1921,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lineBuffer_address0,
        ce0 => lineBuffer_ce0_local,
        we0 => lineBuffer_we0_local,
        d0 => imgG_dout,
        address1 => lineBuffer_address1,
        ce1 => lineBuffer_ce1_local,
        q1 => lineBuffer_q1);

    flow_control_loop_pipe_sequential_init_U : component design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_downleft_1_reg_562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_268)) then
                if (((icmp_ln643_reg_2154 = ap_const_lv1_0) and (icmp_ln633_reg_2150 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_downleft_1_reg_562 <= p_0_0_0949_21434_i_fu_276;
                elsif (((icmp_ln643_reg_2154 = ap_const_lv1_1) and (icmp_ln633_reg_2150 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_downleft_1_reg_562 <= select_ln710_10_fu_1117_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_downleft_1_reg_562 <= ap_phi_reg_pp0_iter1_downleft_1_reg_562;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_downleft_2_reg_553_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_268)) then
                if (((icmp_ln643_reg_2154 = ap_const_lv1_0) and (icmp_ln633_reg_2150 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_downleft_2_reg_553 <= p_0_0_0948_21437_i_fu_280;
                elsif (((icmp_ln643_reg_2154 = ap_const_lv1_1) and (icmp_ln633_reg_2150 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_downleft_2_reg_553 <= select_ln710_9_fu_1110_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_downleft_2_reg_553 <= ap_phi_reg_pp0_iter1_downleft_2_reg_553;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_downleft_reg_571_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_268)) then
                if (((icmp_ln643_reg_2154 = ap_const_lv1_0) and (icmp_ln633_reg_2150 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_downleft_reg_571 <= p_0_0_0950_21431_i_fu_272;
                elsif (((icmp_ln643_reg_2154 = ap_const_lv1_1) and (icmp_ln633_reg_2150 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_downleft_reg_571 <= select_ln710_11_fu_1124_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_downleft_reg_571 <= ap_phi_reg_pp0_iter1_downleft_reg_571;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pix_3_reg_590_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_268)) then
                if (((icmp_ln643_reg_2154 = ap_const_lv1_0) and (icmp_ln633_reg_2150 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_pix_3_reg_590 <= p_0_0_0949_114961507_i_fu_240;
                elsif (((icmp_ln643_reg_2154 = ap_const_lv1_1) and (icmp_ln633_reg_2150 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_pix_3_reg_590 <= select_ln710_1_fu_1051_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_pix_3_reg_590 <= ap_phi_reg_pp0_iter1_pix_3_reg_590;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pix_4_reg_580_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_268)) then
                if (((icmp_ln643_reg_2154 = ap_const_lv1_0) and (icmp_ln633_reg_2150 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_pix_4_reg_580 <= p_0_0_0948_114981509_i_fu_244;
                elsif (((icmp_ln643_reg_2154 = ap_const_lv1_1) and (icmp_ln633_reg_2150 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_pix_4_reg_580 <= select_ln710_2_fu_1058_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_pix_4_reg_580 <= ap_phi_reg_pp0_iter1_pix_4_reg_580;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pix_reg_600_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_268)) then
                if (((icmp_ln643_reg_2154 = ap_const_lv1_0) and (icmp_ln633_reg_2150 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_pix_reg_600 <= p_0_0_0950_114941505_i_fu_236;
                elsif (((icmp_ln643_reg_2154 = ap_const_lv1_1) and (icmp_ln633_reg_2150 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_pix_reg_600 <= select_ln710_fu_1044_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_pix_reg_600 <= ap_phi_reg_pp0_iter1_pix_reg_600;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_upleft_1_reg_619_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_268)) then
                if (((icmp_ln643_reg_2154 = ap_const_lv1_0) and (icmp_ln633_reg_2150 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_upleft_1_reg_619 <= p_0_0_09491404_i_fu_264;
                elsif (((icmp_ln643_reg_2154 = ap_const_lv1_1) and (icmp_ln633_reg_2150 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_upleft_1_reg_619 <= select_ln710_4_fu_1072_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_upleft_1_reg_619 <= ap_phi_reg_pp0_iter1_upleft_1_reg_619;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_upleft_2_reg_610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_268)) then
                if (((icmp_ln643_reg_2154 = ap_const_lv1_0) and (icmp_ln633_reg_2150 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_upleft_2_reg_610 <= p_0_0_09481407_i_fu_268;
                elsif (((icmp_ln643_reg_2154 = ap_const_lv1_1) and (icmp_ln633_reg_2150 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_upleft_2_reg_610 <= select_ln710_3_fu_1065_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_upleft_2_reg_610 <= ap_phi_reg_pp0_iter1_upleft_2_reg_610;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_upleft_reg_628_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_268)) then
                if (((icmp_ln643_reg_2154 = ap_const_lv1_0) and (icmp_ln633_reg_2150 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_upleft_reg_628 <= p_0_0_09501401_i_fu_260;
                elsif (((icmp_ln643_reg_2154 = ap_const_lv1_1) and (icmp_ln633_reg_2150 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_upleft_reg_628 <= select_ln710_5_fu_1079_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_upleft_reg_628 <= ap_phi_reg_pp0_iter1_upleft_reg_628;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_b_1_reg_750_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_b_1_reg_750 <= zext_ln765_fu_1616_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_b_1_reg_750 <= ap_phi_reg_pp0_iter3_b_1_reg_750;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_r_1_reg_741_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_r_1_reg_741 <= zext_ln763_fu_1612_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_r_1_reg_741 <= ap_phi_reg_pp0_iter3_r_1_reg_741;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_09481407_i_fu_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_0_09481407_i_fu_268 <= p_0_0_09481408_lcssa1458_i;
                elsif (((icmp_ln633_reg_2150 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    p_0_0_09481407_i_fu_268 <= ap_phi_mux_p_0_0_09481408_i_phi_fu_529_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0948_114981509_i_fu_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_0_0948_114981509_i_fu_244 <= p_0_0_0948_114981510_lcssa1546_i;
                elsif ((ap_const_boolean_1 = ap_condition_1484)) then 
                    p_0_0_0948_114981509_i_fu_244 <= lineBuffer_q1(29 downto 20);
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0948_21437_i_fu_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_0_0948_21437_i_fu_280 <= p_0_0_0948_21438_lcssa1470_i;
                elsif (((icmp_ln633_reg_2150 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    p_0_0_0948_21437_i_fu_280 <= ap_phi_mux_p_0_0_0948_21438_i_phi_fu_502_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_09491404_i_fu_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_0_09491404_i_fu_264 <= p_0_0_09491405_lcssa1456_i;
                elsif (((icmp_ln633_reg_2150 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    p_0_0_09491404_i_fu_264 <= ap_phi_mux_p_0_0_09491405_i_phi_fu_538_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0949_114961507_i_fu_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_0_0949_114961507_i_fu_240 <= p_0_0_0949_114961508_lcssa1544_i;
                elsif ((ap_const_boolean_1 = ap_condition_1484)) then 
                    p_0_0_0949_114961507_i_fu_240 <= lineBuffer_q1(19 downto 10);
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0949_21434_i_fu_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_0_0949_21434_i_fu_276 <= p_0_0_0949_21435_lcssa1468_i;
                elsif (((icmp_ln633_reg_2150 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    p_0_0_0949_21434_i_fu_276 <= ap_phi_mux_p_0_0_0949_21435_i_phi_fu_511_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_09501401_i_fu_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_0_09501401_i_fu_260 <= p_0_0_09501402_lcssa1454_i;
                elsif (((icmp_ln633_reg_2150 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    p_0_0_09501401_i_fu_260 <= ap_phi_mux_p_0_0_09501402_i_phi_fu_547_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0950_114941505_i_fu_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_0_0950_114941505_i_fu_236 <= p_0_0_0950_114941506_lcssa1542_i;
                elsif ((ap_const_boolean_1 = ap_condition_1484)) then 
                    p_0_0_0950_114941505_i_fu_236 <= trunc_ln654_fu_966_p1;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0950_21431_i_fu_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_0_0950_21431_i_fu_272 <= p_0_0_0950_21432_lcssa1466_i;
                elsif (((icmp_ln633_reg_2150 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    p_0_0_0950_21431_i_fu_272 <= ap_phi_mux_p_0_0_0950_21432_i_phi_fu_520_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0_0_09081512_i_fu_248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_0_0_0_09081512_i_fu_248 <= p_0_0_0_0_09081511_lcssa1548_i;
                elsif ((ap_const_boolean_1 = ap_condition_1484)) then 
                    p_0_0_0_0_09081512_i_fu_248 <= ap_phi_mux_p_0_0_0950_21482_ph_i_phi_fu_493_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0_0_09141500_i_fu_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_0_0_0_09141500_i_fu_224 <= p_0_0_0_0_09141499_lcssa1536_i;
                elsif ((ap_const_boolean_1 = ap_condition_1484)) then 
                    p_0_0_0_0_09141500_i_fu_224 <= trunc_ln654_1_fu_993_p1;
                end if;
            end if; 
        end if;
    end process;

    p_0_1_0_0_09091514_i_fu_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_1_0_0_09091514_i_fu_252 <= p_0_1_0_0_09091513_lcssa1550_i;
                elsif ((ap_const_boolean_1 = ap_condition_1484)) then 
                    p_0_1_0_0_09091514_i_fu_252 <= ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_484_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_1_0_0_09151502_i_fu_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_1_0_0_09151502_i_fu_228 <= p_0_1_0_0_09151501_lcssa1538_i;
                elsif ((ap_const_boolean_1 = ap_condition_1484)) then 
                    p_0_1_0_0_09151502_i_fu_228 <= lineBuffer_1_q1(19 downto 10);
                end if;
            end if; 
        end if;
    end process;

    p_0_2_0_0_09101516_i_fu_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_2_0_0_09101516_i_fu_256 <= p_0_2_0_0_09101515_lcssa1552_i;
                elsif ((ap_const_boolean_1 = ap_condition_1484)) then 
                    p_0_2_0_0_09101516_i_fu_256 <= ap_phi_mux_p_0_0_0948_21486_ph_i_phi_fu_475_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_2_0_0_09161504_i_fu_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_2_0_0_09161504_i_fu_232 <= p_0_2_0_0_09161503_lcssa1540_i;
                elsif ((ap_const_boolean_1 = ap_condition_1484)) then 
                    p_0_2_0_0_09161504_i_fu_232 <= lineBuffer_1_q1(29 downto 20);
                end if;
            end if; 
        end if;
    end process;

    x_fu_220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln633_fu_842_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1))) then 
                    x_fu_220 <= x_5_fu_848_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_220 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                CH_reg_2367 <= CH_fu_1620_p3;
                add_ln820_1_reg_2376 <= add_ln820_1_fu_1732_p2;
                and_ln833_reg_2193_pp0_iter2_reg <= and_ln833_reg_2193_pp0_iter1_reg;
                and_ln833_reg_2193_pp0_iter3_reg <= and_ln833_reg_2193_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                enable_6_reg_2326 <= enable_6_fu_1518_p3;
                icmp_ln633_reg_2150_pp0_iter2_reg <= icmp_ln633_reg_2150_pp0_iter1_reg;
                icmp_ln633_reg_2150_pp0_iter3_reg <= icmp_ln633_reg_2150_pp0_iter2_reg;
                icmp_ln772_reg_2189_pp0_iter2_reg <= icmp_ln772_reg_2189_pp0_iter1_reg;
                icmp_ln772_reg_2189_pp0_iter3_reg <= icmp_ln772_reg_2189_pp0_iter2_reg;
                icmp_ln800_reg_2332 <= icmp_ln800_fu_1526_p2;
                p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg <= p_0_0_09481407_i_load_reg_2257;
                p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg <= p_0_0_0948_114981509_i_load_reg_2224;
                p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg <= p_0_0_0948_21437_i_load_reg_2275;
                p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg <= p_0_0_09491404_i_load_reg_2251;
                p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg <= p_0_0_0949_114961507_i_load_reg_2218;
                p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg <= p_0_0_0949_21434_i_load_reg_2269;
                p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg <= p_0_0_09501401_i_load_reg_2245;
                p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg <= p_0_0_0950_114941505_i_load_reg_2212;
                p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg <= p_0_0_0950_21431_i_load_reg_2263;
                p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg <= p_0_0_0_0_09081512_i_load_reg_2230;
                p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg <= p_0_0_0_0_09141500_i_load_reg_2197;
                p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg <= p_0_1_0_0_09091514_i_load_reg_2235;
                p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg <= p_0_1_0_0_09151502_i_load_reg_2202;
                p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg <= p_0_2_0_0_09101516_i_load_reg_2240;
                p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg <= p_0_2_0_0_09161504_i_load_reg_2207;
                pix_3_reg_590_pp0_iter3_reg <= pix_3_reg_590;
                sub_ln817_reg_2337 <= sub_ln817_fu_1555_p2;
                sub_ln818_reg_2342 <= sub_ln818_fu_1572_p2;
                sub_ln819_reg_2347 <= sub_ln819_fu_1589_p2;
                sub_ln820_2_reg_2382 <= sub_ln820_2_fu_1754_p2;
                sub_ln820_reg_2352 <= sub_ln820_fu_1606_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln833_reg_2193 <= and_ln833_fu_904_p2;
                and_ln833_reg_2193_pp0_iter1_reg <= and_ln833_reg_2193;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                cmp161_i_reg_2170 <= cmp161_i_fu_870_p2;
                icmp_ln633_reg_2150 <= icmp_ln633_fu_842_p2;
                icmp_ln633_reg_2150_pp0_iter1_reg <= icmp_ln633_reg_2150;
                icmp_ln643_reg_2154 <= icmp_ln643_fu_864_p2;
                icmp_ln772_reg_2189 <= icmp_ln772_fu_892_p2;
                icmp_ln772_reg_2189_pp0_iter1_reg <= icmp_ln772_reg_2189;
                lineBuffer_1_addr_reg_2164 <= zext_ln633_fu_858_p1(11 - 1 downto 0);
                lineBuffer_addr_reg_2158 <= zext_ln633_fu_858_p1(11 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_b_1_reg_750 <= ap_phi_reg_pp0_iter0_b_1_reg_750;
                ap_phi_reg_pp0_iter1_downleft_1_reg_562 <= ap_phi_reg_pp0_iter0_downleft_1_reg_562;
                ap_phi_reg_pp0_iter1_downleft_2_reg_553 <= ap_phi_reg_pp0_iter0_downleft_2_reg_553;
                ap_phi_reg_pp0_iter1_downleft_reg_571 <= ap_phi_reg_pp0_iter0_downleft_reg_571;
                ap_phi_reg_pp0_iter1_pix_3_reg_590 <= ap_phi_reg_pp0_iter0_pix_3_reg_590;
                ap_phi_reg_pp0_iter1_pix_4_reg_580 <= ap_phi_reg_pp0_iter0_pix_4_reg_580;
                ap_phi_reg_pp0_iter1_pix_reg_600 <= ap_phi_reg_pp0_iter0_pix_reg_600;
                ap_phi_reg_pp0_iter1_r_1_reg_741 <= ap_phi_reg_pp0_iter0_r_1_reg_741;
                ap_phi_reg_pp0_iter1_upleft_1_reg_619 <= ap_phi_reg_pp0_iter0_upleft_1_reg_619;
                ap_phi_reg_pp0_iter1_upleft_2_reg_610 <= ap_phi_reg_pp0_iter0_upleft_2_reg_610;
                ap_phi_reg_pp0_iter1_upleft_reg_628 <= ap_phi_reg_pp0_iter0_upleft_reg_628;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_b_1_reg_750 <= ap_phi_reg_pp0_iter1_b_1_reg_750;
                ap_phi_reg_pp0_iter2_r_1_reg_741 <= ap_phi_reg_pp0_iter1_r_1_reg_741;
                p_0_0_09481407_i_load_reg_2257 <= p_0_0_09481407_i_fu_268;
                p_0_0_0948_114981509_i_load_reg_2224 <= p_0_0_0948_114981509_i_fu_244;
                p_0_0_0948_21437_i_load_reg_2275 <= p_0_0_0948_21437_i_fu_280;
                p_0_0_09491404_i_load_reg_2251 <= p_0_0_09491404_i_fu_264;
                p_0_0_0949_114961507_i_load_reg_2218 <= p_0_0_0949_114961507_i_fu_240;
                p_0_0_0949_21434_i_load_reg_2269 <= p_0_0_0949_21434_i_fu_276;
                p_0_0_09501401_i_load_reg_2245 <= p_0_0_09501401_i_fu_260;
                p_0_0_0950_114941505_i_load_reg_2212 <= p_0_0_0950_114941505_i_fu_236;
                p_0_0_0950_21431_i_load_reg_2263 <= p_0_0_0950_21431_i_fu_272;
                p_0_0_0_0_09081512_i_load_reg_2230 <= p_0_0_0_0_09081512_i_fu_248;
                p_0_0_0_0_09141500_i_load_reg_2197 <= p_0_0_0_0_09141500_i_fu_224;
                p_0_1_0_0_09091514_i_load_reg_2235 <= p_0_1_0_0_09091514_i_fu_252;
                p_0_1_0_0_09151502_i_load_reg_2202 <= p_0_1_0_0_09151502_i_fu_228;
                p_0_2_0_0_09101516_i_load_reg_2240 <= p_0_2_0_0_09101516_i_fu_256;
                p_0_2_0_0_09161504_i_load_reg_2207 <= p_0_2_0_0_09161504_i_fu_232;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_b_1_reg_750 <= ap_phi_reg_pp0_iter2_b_1_reg_750;
                ap_phi_reg_pp0_iter3_r_1_reg_741 <= ap_phi_reg_pp0_iter2_r_1_reg_741;
                pix_3_reg_590 <= ap_phi_reg_pp0_iter2_pix_3_reg_590;
                pix_4_reg_580 <= ap_phi_reg_pp0_iter2_pix_4_reg_580;
                pix_reg_600 <= ap_phi_reg_pp0_iter2_pix_reg_600;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    CH_fu_1620_p3 <= 
        pix_reg_600 when (red_i(0) = '1') else 
        pix_4_reg_580;
    CV_fu_1790_p2 <= std_logic_vector(unsigned(zext_ln817_1_fu_1786_p1) - unsigned(select_ln820_2_fu_1779_p3));
    LineBufVal_2_fu_1176_p4 <= ((PixBufVal_2_fu_1155_p3 & PixBufVal_1_fu_1162_p3) & PixBufVal_fu_1169_p3);
    PixBufVal_1_fu_1162_p3 <= 
        tmp_6_i1_fu_971_p4 when (cmp203_i(0) = '1') else 
        ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_484_p4;
    PixBufVal_2_fu_1155_p3 <= 
        tmp_7_i2_fu_982_p4 when (cmp203_i(0) = '1') else 
        ap_phi_mux_p_0_0_0948_21486_ph_i_phi_fu_475_p4;
    PixBufVal_fu_1169_p3 <= 
        trunc_ln654_fu_966_p1 when (cmp203_i(0) = '1') else 
        ap_phi_mux_p_0_0_0950_21482_ph_i_phi_fu_493_p4;
    add_ln817_fu_1678_p2 <= std_logic_vector(signed(sext_ln817_fu_1674_p1) + signed(sext_ln818_fu_1657_p1));
    add_ln820_1_fu_1732_p2 <= std_logic_vector(signed(sext_ln820_2_fu_1728_p1) + signed(sext_ln818_1_fu_1697_p1));
    add_ln820_fu_1722_p2 <= std_logic_vector(signed(sext_ln820_fu_1701_p1) + signed(sext_ln820_1_fu_1718_p1));
    agdiff_1_fu_1336_p3 <= 
        sub_ln61_1_fu_1322_p2 when (tmp_3_fu_1328_p3(0) = '1') else 
        trunc_ln61_1_fu_1318_p1;
    agdiff_2_fu_1372_p3 <= 
        sub_ln61_2_fu_1358_p2 when (tmp_4_fu_1364_p3(0) = '1') else 
        trunc_ln61_2_fu_1354_p1;
    agdiff_3_fu_1408_p3 <= 
        sub_ln61_3_fu_1394_p2 when (tmp_5_fu_1400_p3(0) = '1') else 
        trunc_ln61_3_fu_1390_p1;
    agdiff_fu_1300_p3 <= 
        sub_ln61_fu_1286_p2 when (tmp_2_fu_1292_p3(0) = '1') else 
        trunc_ln61_fu_1282_p1;
    and_ln817_fu_1652_p2 <= (sub_ln817_reg_2337 and select_ln817_1_fu_1644_p3);
    and_ln818_fu_1669_p2 <= (sub_ln818_reg_2342 and select_ln818_1_fu_1661_p3);
    and_ln819_fu_1692_p2 <= (sub_ln819_reg_2347 and select_ln819_1_fu_1684_p3);
    and_ln820_fu_1713_p2 <= (sub_ln820_reg_2352 and select_ln820_1_fu_1705_p3);
    and_ln833_fu_904_p2 <= (icmp_ln833_fu_898_p2 and cmp203_i);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_block_state2_pp0_stage0_iter1, ap_block_state5_pp0_stage0_iter4)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_block_state2_pp0_stage0_iter1, ap_block_state5_pp0_stage0_iter4)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_block_state2_pp0_stage0_iter1, ap_block_state5_pp0_stage0_iter4)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(imgG_empty_n, ap_predicate_op115_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op115_read_state2 = ap_const_boolean_1) and (imgG_empty_n = ap_const_logic_0));
    end process;


    ap_block_state5_pp0_stage0_iter4_assign_proc : process(imgRB_full_n, and_ln833_reg_2193_pp0_iter3_reg)
    begin
                ap_block_state5_pp0_stage0_iter4 <= ((imgRB_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln833_reg_2193_pp0_iter3_reg));
    end process;


    ap_condition_1484_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln633_reg_2150, icmp_ln643_reg_2154)
    begin
                ap_condition_1484 <= ((icmp_ln643_reg_2154 = ap_const_lv1_1) and (icmp_ln633_reg_2150 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_268_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_268 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln633_fu_842_p2, ap_start_int)
    begin
        if (((icmp_ln633_fu_842_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln633_reg_2150, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln633_reg_2150 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter3_reg, ap_done_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_106_assign_proc : process(ap_predicate_op106_load_state2)
    begin
                ap_enable_operation_106 <= (ap_predicate_op106_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_110_assign_proc : process(ap_predicate_op110_load_state2)
    begin
                ap_enable_operation_110 <= (ap_predicate_op110_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_119_assign_proc : process(ap_predicate_op119_store_state2)
    begin
                ap_enable_operation_119 <= (ap_predicate_op119_store_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_143_assign_proc : process(ap_predicate_op143_store_state2)
    begin
                ap_enable_operation_143 <= (ap_predicate_op143_store_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_75_assign_proc : process(ap_predicate_op75_load_state1)
    begin
                ap_enable_operation_75 <= (ap_predicate_op75_load_state1 = ap_const_boolean_1);
    end process;


    ap_enable_operation_77_assign_proc : process(ap_predicate_op77_load_state1)
    begin
                ap_enable_operation_77 <= (ap_predicate_op77_load_state1 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_state1_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_start_int)
    begin
                ap_enable_state1_pp0_iter0_stage0 <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_b_1_phi_fu_753_p4_assign_proc : process(icmp_ln633_reg_2150_pp0_iter3_reg, icmp_ln772_reg_2189_pp0_iter3_reg, b_fu_1804_p3, ap_phi_reg_pp0_iter4_b_1_reg_750)
    begin
        if (((icmp_ln772_reg_2189_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_b_1_phi_fu_753_p4 <= b_fu_1804_p3;
        else 
            ap_phi_mux_b_1_phi_fu_753_p4 <= ap_phi_reg_pp0_iter4_b_1_reg_750;
        end if; 
    end process;


    ap_phi_mux_en_rgd_1_phi_fu_692_p14_assign_proc : process(icmp_ln633_reg_2150_pp0_iter2_reg, icmp_ln772_reg_2189_pp0_iter2_reg, enable_7_fu_1637_p3, ap_phi_reg_pp0_iter3_en_rgd_1_reg_689)
    begin
        if ((((enable_7_fu_1637_p3 = ap_const_lv6_1A) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_18) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_A) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_8) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_3C) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_38) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_34) and (icmp_ln772_reg_2189_pp0_iter2_reg 
    = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_30) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_3F) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_3E) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_1F) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_1E) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_en_rgd_1_phi_fu_692_p14 <= ap_const_lv1_1;
        elsif (((not((enable_7_fu_1637_p3 = ap_const_lv6_21)) and not((enable_7_fu_1637_p3 = ap_const_lv6_20)) and not((enable_7_fu_1637_p3 = ap_const_lv6_1)) and not((enable_7_fu_1637_p3 = ap_const_lv6_0)) and not((enable_7_fu_1637_p3 = ap_const_lv6_1A)) and not((enable_7_fu_1637_p3 = ap_const_lv6_18)) and not((enable_7_fu_1637_p3 = ap_const_lv6_A)) and not((enable_7_fu_1637_p3 = ap_const_lv6_8)) and not((enable_7_fu_1637_p3 = ap_const_lv6_3C)) and not((enable_7_fu_1637_p3 = ap_const_lv6_38)) and not((enable_7_fu_1637_p3 = ap_const_lv6_34)) and not((enable_7_fu_1637_p3 = ap_const_lv6_30)) and not((enable_7_fu_1637_p3 = ap_const_lv6_F)) and not((enable_7_fu_1637_p3 = ap_const_lv6_B)) and not((enable_7_fu_1637_p3 = ap_const_lv6_7)) and not((enable_7_fu_1637_p3 = ap_const_lv6_3)) and not((enable_7_fu_1637_p3 = ap_const_lv6_37)) and not((enable_7_fu_1637_p3 = ap_const_lv6_35)) and not((enable_7_fu_1637_p3 = ap_const_lv6_27)) and not((enable_7_fu_1637_p3 = ap_const_lv6_25)) and not((enable_7_fu_1637_p3 = ap_const_lv6_3F)) and not((enable_7_fu_1637_p3 
    = ap_const_lv6_3E)) and not((enable_7_fu_1637_p3 = ap_const_lv6_1F)) and not((enable_7_fu_1637_p3 = ap_const_lv6_1E)) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_21) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_20) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_1) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_0) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_F) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) 
    or ((enable_7_fu_1637_p3 = ap_const_lv6_B) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_7) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_3) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_37) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_35) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_27) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_25) and (icmp_ln772_reg_2189_pp0_iter2_reg 
    = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_en_rgd_1_phi_fu_692_p14 <= ap_const_lv1_0;
        else 
            ap_phi_mux_en_rgd_1_phi_fu_692_p14 <= ap_phi_reg_pp0_iter3_en_rgd_1_reg_689;
        end if; 
    end process;


    ap_phi_mux_en_rgd_2_phi_fu_666_p14_assign_proc : process(icmp_ln633_reg_2150_pp0_iter2_reg, icmp_ln772_reg_2189_pp0_iter2_reg, enable_7_fu_1637_p3, ap_phi_reg_pp0_iter3_en_rgd_2_reg_663)
    begin
        if ((((enable_7_fu_1637_p3 = ap_const_lv6_21) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_20) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_1) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_0) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_3C) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_38) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_34) and (icmp_ln772_reg_2189_pp0_iter2_reg 
    = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_30) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_37) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_35) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_27) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_25) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_en_rgd_2_phi_fu_666_p14 <= ap_const_lv1_1;
        elsif (((not((enable_7_fu_1637_p3 = ap_const_lv6_21)) and not((enable_7_fu_1637_p3 = ap_const_lv6_20)) and not((enable_7_fu_1637_p3 = ap_const_lv6_1)) and not((enable_7_fu_1637_p3 = ap_const_lv6_0)) and not((enable_7_fu_1637_p3 = ap_const_lv6_1A)) and not((enable_7_fu_1637_p3 = ap_const_lv6_18)) and not((enable_7_fu_1637_p3 = ap_const_lv6_A)) and not((enable_7_fu_1637_p3 = ap_const_lv6_8)) and not((enable_7_fu_1637_p3 = ap_const_lv6_3C)) and not((enable_7_fu_1637_p3 = ap_const_lv6_38)) and not((enable_7_fu_1637_p3 = ap_const_lv6_34)) and not((enable_7_fu_1637_p3 = ap_const_lv6_30)) and not((enable_7_fu_1637_p3 = ap_const_lv6_F)) and not((enable_7_fu_1637_p3 = ap_const_lv6_B)) and not((enable_7_fu_1637_p3 = ap_const_lv6_7)) and not((enable_7_fu_1637_p3 = ap_const_lv6_3)) and not((enable_7_fu_1637_p3 = ap_const_lv6_37)) and not((enable_7_fu_1637_p3 = ap_const_lv6_35)) and not((enable_7_fu_1637_p3 = ap_const_lv6_27)) and not((enable_7_fu_1637_p3 = ap_const_lv6_25)) and not((enable_7_fu_1637_p3 = ap_const_lv6_3F)) and not((enable_7_fu_1637_p3 
    = ap_const_lv6_3E)) and not((enable_7_fu_1637_p3 = ap_const_lv6_1F)) and not((enable_7_fu_1637_p3 = ap_const_lv6_1E)) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_1A) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_18) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_A) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_8) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_F) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) 
    or ((enable_7_fu_1637_p3 = ap_const_lv6_B) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_7) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_3) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_3F) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_3E) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_1F) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_1E) and (icmp_ln772_reg_2189_pp0_iter2_reg 
    = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_en_rgd_2_phi_fu_666_p14 <= ap_const_lv1_0;
        else 
            ap_phi_mux_en_rgd_2_phi_fu_666_p14 <= ap_phi_reg_pp0_iter3_en_rgd_2_reg_663;
        end if; 
    end process;


    ap_phi_mux_en_rgd_3_phi_fu_640_p14_assign_proc : process(icmp_ln633_reg_2150_pp0_iter2_reg, icmp_ln772_reg_2189_pp0_iter2_reg, enable_7_fu_1637_p3, ap_phi_reg_pp0_iter3_en_rgd_3_reg_637)
    begin
        if ((((enable_7_fu_1637_p3 = ap_const_lv6_21) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_20) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_1) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_0) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_1A) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_18) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_A) and (icmp_ln772_reg_2189_pp0_iter2_reg 
    = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_8) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_F) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_B) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_7) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_3) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_en_rgd_3_phi_fu_640_p14 <= ap_const_lv1_1;
        elsif (((not((enable_7_fu_1637_p3 = ap_const_lv6_21)) and not((enable_7_fu_1637_p3 = ap_const_lv6_20)) and not((enable_7_fu_1637_p3 = ap_const_lv6_1)) and not((enable_7_fu_1637_p3 = ap_const_lv6_0)) and not((enable_7_fu_1637_p3 = ap_const_lv6_1A)) and not((enable_7_fu_1637_p3 = ap_const_lv6_18)) and not((enable_7_fu_1637_p3 = ap_const_lv6_A)) and not((enable_7_fu_1637_p3 = ap_const_lv6_8)) and not((enable_7_fu_1637_p3 = ap_const_lv6_3C)) and not((enable_7_fu_1637_p3 = ap_const_lv6_38)) and not((enable_7_fu_1637_p3 = ap_const_lv6_34)) and not((enable_7_fu_1637_p3 = ap_const_lv6_30)) and not((enable_7_fu_1637_p3 = ap_const_lv6_F)) and not((enable_7_fu_1637_p3 = ap_const_lv6_B)) and not((enable_7_fu_1637_p3 = ap_const_lv6_7)) and not((enable_7_fu_1637_p3 = ap_const_lv6_3)) and not((enable_7_fu_1637_p3 = ap_const_lv6_37)) and not((enable_7_fu_1637_p3 = ap_const_lv6_35)) and not((enable_7_fu_1637_p3 = ap_const_lv6_27)) and not((enable_7_fu_1637_p3 = ap_const_lv6_25)) and not((enable_7_fu_1637_p3 = ap_const_lv6_3F)) and not((enable_7_fu_1637_p3 
    = ap_const_lv6_3E)) and not((enable_7_fu_1637_p3 = ap_const_lv6_1F)) and not((enable_7_fu_1637_p3 = ap_const_lv6_1E)) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_3C) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_38) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_34) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_30) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_37) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) 
    or ((enable_7_fu_1637_p3 = ap_const_lv6_35) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_27) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_25) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_3F) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_3E) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_1F) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_1E) and (icmp_ln772_reg_2189_pp0_iter2_reg 
    = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_en_rgd_3_phi_fu_640_p14 <= ap_const_lv1_0;
        else 
            ap_phi_mux_en_rgd_3_phi_fu_640_p14 <= ap_phi_reg_pp0_iter3_en_rgd_3_reg_637;
        end if; 
    end process;


    ap_phi_mux_en_rgd_phi_fu_718_p14_assign_proc : process(icmp_ln633_reg_2150_pp0_iter2_reg, icmp_ln772_reg_2189_pp0_iter2_reg, enable_7_fu_1637_p3, ap_phi_reg_pp0_iter3_en_rgd_reg_715)
    begin
        if ((((enable_7_fu_1637_p3 = ap_const_lv6_F) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_B) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_7) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_3) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_37) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_35) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_27) and (icmp_ln772_reg_2189_pp0_iter2_reg 
    = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_25) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_3F) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_3E) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_1F) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_1E) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_en_rgd_phi_fu_718_p14 <= ap_const_lv1_1;
        elsif (((not((enable_7_fu_1637_p3 = ap_const_lv6_21)) and not((enable_7_fu_1637_p3 = ap_const_lv6_20)) and not((enable_7_fu_1637_p3 = ap_const_lv6_1)) and not((enable_7_fu_1637_p3 = ap_const_lv6_0)) and not((enable_7_fu_1637_p3 = ap_const_lv6_1A)) and not((enable_7_fu_1637_p3 = ap_const_lv6_18)) and not((enable_7_fu_1637_p3 = ap_const_lv6_A)) and not((enable_7_fu_1637_p3 = ap_const_lv6_8)) and not((enable_7_fu_1637_p3 = ap_const_lv6_3C)) and not((enable_7_fu_1637_p3 = ap_const_lv6_38)) and not((enable_7_fu_1637_p3 = ap_const_lv6_34)) and not((enable_7_fu_1637_p3 = ap_const_lv6_30)) and not((enable_7_fu_1637_p3 = ap_const_lv6_F)) and not((enable_7_fu_1637_p3 = ap_const_lv6_B)) and not((enable_7_fu_1637_p3 = ap_const_lv6_7)) and not((enable_7_fu_1637_p3 = ap_const_lv6_3)) and not((enable_7_fu_1637_p3 = ap_const_lv6_37)) and not((enable_7_fu_1637_p3 = ap_const_lv6_35)) and not((enable_7_fu_1637_p3 = ap_const_lv6_27)) and not((enable_7_fu_1637_p3 = ap_const_lv6_25)) and not((enable_7_fu_1637_p3 = ap_const_lv6_3F)) and not((enable_7_fu_1637_p3 
    = ap_const_lv6_3E)) and not((enable_7_fu_1637_p3 = ap_const_lv6_1F)) and not((enable_7_fu_1637_p3 = ap_const_lv6_1E)) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_21) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_20) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_1) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_0) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_1A) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) 
    or ((enable_7_fu_1637_p3 = ap_const_lv6_18) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_A) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_8) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_3C) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_38) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_34) and (icmp_ln772_reg_2189_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_7_fu_1637_p3 = ap_const_lv6_30) and (icmp_ln772_reg_2189_pp0_iter2_reg 
    = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_en_rgd_phi_fu_718_p14 <= ap_const_lv1_0;
        else 
            ap_phi_mux_en_rgd_phi_fu_718_p14 <= ap_phi_reg_pp0_iter3_en_rgd_reg_715;
        end if; 
    end process;


    ap_phi_mux_p_0_0_09481408_i_phi_fu_529_p4_assign_proc : process(icmp_ln633_reg_2150, icmp_ln643_reg_2154, select_ln710_6_fu_1086_p3, ap_phi_reg_pp0_iter1_p_0_0_09481408_i_reg_526, p_0_2_0_0_09161504_i_fu_232)
    begin
        if ((icmp_ln633_reg_2150 = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_2154 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_09481408_i_phi_fu_529_p4 <= p_0_2_0_0_09161504_i_fu_232;
            elsif ((icmp_ln643_reg_2154 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_09481408_i_phi_fu_529_p4 <= select_ln710_6_fu_1086_p3;
            else 
                ap_phi_mux_p_0_0_09481408_i_phi_fu_529_p4 <= ap_phi_reg_pp0_iter1_p_0_0_09481408_i_reg_526;
            end if;
        else 
            ap_phi_mux_p_0_0_09481408_i_phi_fu_529_p4 <= ap_phi_reg_pp0_iter1_p_0_0_09481408_i_reg_526;
        end if; 
    end process;


    ap_phi_mux_p_0_0_0948_21438_i_phi_fu_502_p4_assign_proc : process(icmp_ln633_reg_2150, icmp_ln643_reg_2154, select_ln710_12_fu_1131_p3, ap_phi_reg_pp0_iter1_p_0_0_0948_21438_i_reg_499, p_0_2_0_0_09101516_i_fu_256)
    begin
        if ((icmp_ln633_reg_2150 = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_2154 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_0948_21438_i_phi_fu_502_p4 <= p_0_2_0_0_09101516_i_fu_256;
            elsif ((icmp_ln643_reg_2154 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_0948_21438_i_phi_fu_502_p4 <= select_ln710_12_fu_1131_p3;
            else 
                ap_phi_mux_p_0_0_0948_21438_i_phi_fu_502_p4 <= ap_phi_reg_pp0_iter1_p_0_0_0948_21438_i_reg_499;
            end if;
        else 
            ap_phi_mux_p_0_0_0948_21438_i_phi_fu_502_p4 <= ap_phi_reg_pp0_iter1_p_0_0_0948_21438_i_reg_499;
        end if; 
    end process;


    ap_phi_mux_p_0_0_0948_21486_ph_i_phi_fu_475_p4_assign_proc : process(imgG_dout, icmp_ln633_reg_2150, icmp_ln643_reg_2154, cmp59_i_read_reg_2139, cmp59_i, lineBuffer_q1, ap_phi_reg_pp0_iter1_p_0_0_0948_21486_ph_i_reg_472)
    begin
        if (((icmp_ln643_reg_2154 = ap_const_lv1_1) and (icmp_ln633_reg_2150 = ap_const_lv1_0))) then
            if ((cmp59_i_read_reg_2139 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_0948_21486_ph_i_phi_fu_475_p4 <= lineBuffer_q1(29 downto 20);
            elsif ((cmp59_i = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_0948_21486_ph_i_phi_fu_475_p4 <= imgG_dout(29 downto 20);
            else 
                ap_phi_mux_p_0_0_0948_21486_ph_i_phi_fu_475_p4 <= ap_phi_reg_pp0_iter1_p_0_0_0948_21486_ph_i_reg_472;
            end if;
        else 
            ap_phi_mux_p_0_0_0948_21486_ph_i_phi_fu_475_p4 <= ap_phi_reg_pp0_iter1_p_0_0_0948_21486_ph_i_reg_472;
        end if; 
    end process;


    ap_phi_mux_p_0_0_09491405_i_phi_fu_538_p4_assign_proc : process(icmp_ln633_reg_2150, icmp_ln643_reg_2154, select_ln710_7_fu_1094_p3, ap_phi_reg_pp0_iter1_p_0_0_09491405_i_reg_535, p_0_1_0_0_09151502_i_fu_228)
    begin
        if ((icmp_ln633_reg_2150 = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_2154 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_09491405_i_phi_fu_538_p4 <= p_0_1_0_0_09151502_i_fu_228;
            elsif ((icmp_ln643_reg_2154 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_09491405_i_phi_fu_538_p4 <= select_ln710_7_fu_1094_p3;
            else 
                ap_phi_mux_p_0_0_09491405_i_phi_fu_538_p4 <= ap_phi_reg_pp0_iter1_p_0_0_09491405_i_reg_535;
            end if;
        else 
            ap_phi_mux_p_0_0_09491405_i_phi_fu_538_p4 <= ap_phi_reg_pp0_iter1_p_0_0_09491405_i_reg_535;
        end if; 
    end process;


    ap_phi_mux_p_0_0_0949_21435_i_phi_fu_511_p4_assign_proc : process(icmp_ln633_reg_2150, icmp_ln643_reg_2154, select_ln710_13_fu_1139_p3, ap_phi_reg_pp0_iter1_p_0_0_0949_21435_i_reg_508, p_0_1_0_0_09091514_i_fu_252)
    begin
        if ((icmp_ln633_reg_2150 = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_2154 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_0949_21435_i_phi_fu_511_p4 <= p_0_1_0_0_09091514_i_fu_252;
            elsif ((icmp_ln643_reg_2154 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_0949_21435_i_phi_fu_511_p4 <= select_ln710_13_fu_1139_p3;
            else 
                ap_phi_mux_p_0_0_0949_21435_i_phi_fu_511_p4 <= ap_phi_reg_pp0_iter1_p_0_0_0949_21435_i_reg_508;
            end if;
        else 
            ap_phi_mux_p_0_0_0949_21435_i_phi_fu_511_p4 <= ap_phi_reg_pp0_iter1_p_0_0_0949_21435_i_reg_508;
        end if; 
    end process;


    ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_484_p4_assign_proc : process(imgG_dout, icmp_ln633_reg_2150, icmp_ln643_reg_2154, cmp59_i_read_reg_2139, cmp59_i, lineBuffer_q1, ap_phi_reg_pp0_iter1_p_0_0_0949_21484_ph_i_reg_481)
    begin
        if (((icmp_ln643_reg_2154 = ap_const_lv1_1) and (icmp_ln633_reg_2150 = ap_const_lv1_0))) then
            if ((cmp59_i_read_reg_2139 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_484_p4 <= lineBuffer_q1(19 downto 10);
            elsif ((cmp59_i = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_484_p4 <= imgG_dout(19 downto 10);
            else 
                ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_484_p4 <= ap_phi_reg_pp0_iter1_p_0_0_0949_21484_ph_i_reg_481;
            end if;
        else 
            ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_484_p4 <= ap_phi_reg_pp0_iter1_p_0_0_0949_21484_ph_i_reg_481;
        end if; 
    end process;


    ap_phi_mux_p_0_0_09501402_i_phi_fu_547_p4_assign_proc : process(icmp_ln633_reg_2150, icmp_ln643_reg_2154, select_ln710_8_fu_1102_p3, ap_phi_reg_pp0_iter1_p_0_0_09501402_i_reg_544, p_0_0_0_0_09141500_i_fu_224)
    begin
        if ((icmp_ln633_reg_2150 = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_2154 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_09501402_i_phi_fu_547_p4 <= p_0_0_0_0_09141500_i_fu_224;
            elsif ((icmp_ln643_reg_2154 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_09501402_i_phi_fu_547_p4 <= select_ln710_8_fu_1102_p3;
            else 
                ap_phi_mux_p_0_0_09501402_i_phi_fu_547_p4 <= ap_phi_reg_pp0_iter1_p_0_0_09501402_i_reg_544;
            end if;
        else 
            ap_phi_mux_p_0_0_09501402_i_phi_fu_547_p4 <= ap_phi_reg_pp0_iter1_p_0_0_09501402_i_reg_544;
        end if; 
    end process;


    ap_phi_mux_p_0_0_0950_21432_i_phi_fu_520_p4_assign_proc : process(icmp_ln633_reg_2150, icmp_ln643_reg_2154, select_ln710_14_fu_1147_p3, ap_phi_reg_pp0_iter1_p_0_0_0950_21432_i_reg_517, p_0_0_0_0_09081512_i_fu_248)
    begin
        if ((icmp_ln633_reg_2150 = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_2154 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_0950_21432_i_phi_fu_520_p4 <= p_0_0_0_0_09081512_i_fu_248;
            elsif ((icmp_ln643_reg_2154 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_0950_21432_i_phi_fu_520_p4 <= select_ln710_14_fu_1147_p3;
            else 
                ap_phi_mux_p_0_0_0950_21432_i_phi_fu_520_p4 <= ap_phi_reg_pp0_iter1_p_0_0_0950_21432_i_reg_517;
            end if;
        else 
            ap_phi_mux_p_0_0_0950_21432_i_phi_fu_520_p4 <= ap_phi_reg_pp0_iter1_p_0_0_0950_21432_i_reg_517;
        end if; 
    end process;


    ap_phi_mux_p_0_0_0950_21482_ph_i_phi_fu_493_p4_assign_proc : process(icmp_ln633_reg_2150, icmp_ln643_reg_2154, cmp59_i_read_reg_2139, cmp59_i, trunc_ln666_fu_1017_p1, ap_phi_reg_pp0_iter1_p_0_0_0950_21482_ph_i_reg_490, trunc_ln654_fu_966_p1)
    begin
        if (((icmp_ln643_reg_2154 = ap_const_lv1_1) and (icmp_ln633_reg_2150 = ap_const_lv1_0))) then
            if ((cmp59_i_read_reg_2139 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_0950_21482_ph_i_phi_fu_493_p4 <= trunc_ln654_fu_966_p1;
            elsif ((cmp59_i = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_0950_21482_ph_i_phi_fu_493_p4 <= trunc_ln666_fu_1017_p1;
            else 
                ap_phi_mux_p_0_0_0950_21482_ph_i_phi_fu_493_p4 <= ap_phi_reg_pp0_iter1_p_0_0_0950_21482_ph_i_reg_490;
            end if;
        else 
            ap_phi_mux_p_0_0_0950_21482_ph_i_phi_fu_493_p4 <= ap_phi_reg_pp0_iter1_p_0_0_0950_21482_ph_i_reg_490;
        end if; 
    end process;


    ap_phi_mux_r_1_phi_fu_744_p4_assign_proc : process(icmp_ln633_reg_2150_pp0_iter3_reg, icmp_ln772_reg_2189_pp0_iter3_reg, r_fu_1796_p3, ap_phi_reg_pp0_iter4_r_1_reg_741)
    begin
        if (((icmp_ln772_reg_2189_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2150_pp0_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_r_1_phi_fu_744_p4 <= r_fu_1796_p3;
        else 
            ap_phi_mux_r_1_phi_fu_744_p4 <= ap_phi_reg_pp0_iter4_r_1_reg_741;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_b_1_reg_750 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_downleft_1_reg_562 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_downleft_2_reg_553 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_downleft_reg_571 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_3_reg_590 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_4_reg_580 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_reg_600 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_r_1_reg_741 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_upleft_1_reg_619 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_upleft_2_reg_610 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_upleft_reg_628 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_0_0_09481408_i_reg_526 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_0_0_0948_21438_i_reg_499 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_0_0_0948_21486_ph_i_reg_472 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_0_0_09491405_i_reg_535 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_0_0_0949_21435_i_reg_508 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_0_0_0949_21484_ph_i_reg_481 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_0_0_09501402_i_reg_544 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_0_0_0950_21432_i_reg_517 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_0_0_0950_21482_ph_i_reg_490 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_en_rgd_1_reg_689 <= "X";
    ap_phi_reg_pp0_iter3_en_rgd_2_reg_663 <= "X";
    ap_phi_reg_pp0_iter3_en_rgd_3_reg_637 <= "X";
    ap_phi_reg_pp0_iter3_en_rgd_reg_715 <= "X";

    ap_predicate_op106_load_state2_assign_proc : process(icmp_ln633_reg_2150, icmp_ln643_reg_2154)
    begin
                ap_predicate_op106_load_state2 <= ((icmp_ln643_reg_2154 = ap_const_lv1_1) and (icmp_ln633_reg_2150 = ap_const_lv1_0));
    end process;


    ap_predicate_op110_load_state2_assign_proc : process(icmp_ln633_reg_2150, icmp_ln643_reg_2154)
    begin
                ap_predicate_op110_load_state2 <= ((icmp_ln643_reg_2154 = ap_const_lv1_1) and (icmp_ln633_reg_2150 = ap_const_lv1_0));
    end process;


    ap_predicate_op115_read_state2_assign_proc : process(icmp_ln633_reg_2150, icmp_ln643_reg_2154, cmp59_i)
    begin
                ap_predicate_op115_read_state2 <= ((cmp59_i = ap_const_lv1_1) and (icmp_ln643_reg_2154 = ap_const_lv1_1) and (icmp_ln633_reg_2150 = ap_const_lv1_0));
    end process;


    ap_predicate_op119_store_state2_assign_proc : process(icmp_ln633_reg_2150, icmp_ln643_reg_2154, cmp59_i)
    begin
                ap_predicate_op119_store_state2 <= ((cmp59_i = ap_const_lv1_1) and (icmp_ln643_reg_2154 = ap_const_lv1_1) and (icmp_ln633_reg_2150 = ap_const_lv1_0));
    end process;


    ap_predicate_op143_store_state2_assign_proc : process(icmp_ln633_reg_2150, icmp_ln643_reg_2154)
    begin
                ap_predicate_op143_store_state2 <= ((icmp_ln643_reg_2154 = ap_const_lv1_1) and (icmp_ln633_reg_2150 = ap_const_lv1_0));
    end process;


    ap_predicate_op75_load_state1_assign_proc : process(icmp_ln633_fu_842_p2, icmp_ln643_fu_864_p2)
    begin
                ap_predicate_op75_load_state1 <= ((icmp_ln633_fu_842_p2 = ap_const_lv1_0) and (icmp_ln643_fu_864_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op77_load_state1_assign_proc : process(icmp_ln633_fu_842_p2, icmp_ln643_fu_864_p2)
    begin
                ap_predicate_op77_load_state1 <= ((icmp_ln633_fu_842_p2 = ap_const_lv1_0) and (icmp_ln643_fu_864_p2 = ap_const_lv1_1));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_z_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_220, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_z <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_z <= x_fu_220;
        end if; 
    end process;

    b_fu_1804_p3 <= 
        CV_fu_1790_p2 when (red_i(0) = '1') else 
        zext_ln788_fu_1760_p1;
    cmp161_i_fu_870_p2 <= "1" when (ap_sig_allocacmp_z = ap_const_lv11_0) else "0";
    cmp59_i_read_reg_2139 <= cmp59_i;
    enable_1_fu_1440_p3 <= 
        or_ln_i_fu_1432_p3 when (icmp_ln796_fu_1426_p2(0) = '1') else 
        zext_ln769_fu_1422_p1;
    enable_2_fu_1458_p3 <= (ap_const_lv1_1 & enable_1_fu_1440_p3);
    enable_3_fu_1466_p3 <= 
        enable_2_fu_1458_p3 when (icmp_ln797_fu_1452_p2(0) = '1') else 
        zext_ln769_1_fu_1448_p1;
    enable_4_fu_1492_p3 <= 
        or_ln1_i_fu_1484_p3 when (icmp_ln798_fu_1478_p2(0) = '1') else 
        zext_ln769_2_fu_1474_p1;
    enable_5_fu_1510_p3 <= (ap_const_lv1_1 & enable_4_fu_1492_p3);
    enable_6_fu_1518_p3 <= 
        enable_5_fu_1510_p3 when (icmp_ln799_fu_1504_p2(0) = '1') else 
        zext_ln769_3_fu_1500_p1;
    enable_7_fu_1637_p3 <= 
        or_ln2_i_fu_1630_p3 when (icmp_ln800_reg_2332(0) = '1') else 
        zext_ln769_4_fu_1627_p1;
    enable_fu_1416_p2 <= "1" when (unsigned(agdiff_fu_1300_p3) < unsigned(agdiff_1_fu_1336_p3)) else "0";
    icmp_ln633_fu_842_p2 <= "1" when (ap_sig_allocacmp_z = loopWidth_i) else "0";
    icmp_ln643_fu_864_p2 <= "1" when (unsigned(ap_sig_allocacmp_z) < unsigned(empty)) else "0";
    icmp_ln772_fu_892_p2 <= "1" when (xor_i = zext_ln772_fu_888_p1) else "0";
    icmp_ln796_fu_1426_p2 <= "1" when (unsigned(agdiff_fu_1300_p3) < unsigned(agdiff_2_fu_1372_p3)) else "0";
    icmp_ln797_fu_1452_p2 <= "1" when (unsigned(agdiff_fu_1300_p3) < unsigned(agdiff_3_fu_1408_p3)) else "0";
    icmp_ln798_fu_1478_p2 <= "1" when (unsigned(agdiff_1_fu_1336_p3) < unsigned(agdiff_2_fu_1372_p3)) else "0";
    icmp_ln799_fu_1504_p2 <= "1" when (unsigned(agdiff_1_fu_1336_p3) < unsigned(agdiff_3_fu_1408_p3)) else "0";
    icmp_ln800_fu_1526_p2 <= "1" when (unsigned(agdiff_2_fu_1372_p3) < unsigned(agdiff_3_fu_1408_p3)) else "0";
    icmp_ln827_fu_1830_p2 <= "1" when (tmp_8_fu_1820_p4 = ap_const_lv2_1) else "0";
    icmp_ln829_fu_1886_p2 <= "1" when (tmp_10_fu_1876_p4 = ap_const_lv2_1) else "0";
    icmp_ln833_fu_898_p2 <= "0" when (ap_sig_allocacmp_z = ap_const_lv11_0) else "1";

    imgG_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, imgG_empty_n, ap_predicate_op115_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op115_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            imgG_blk_n <= imgG_empty_n;
        else 
            imgG_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    imgG_read <= imgG_read_local;

    imgG_read_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op115_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op115_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            imgG_read_local <= ap_const_logic_1;
        else 
            imgG_read_local <= ap_const_logic_0;
        end if; 
    end process;


    imgRB_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, imgRB_full_n, and_ln833_reg_2193_pp0_iter3_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_lv1_1 = and_ln833_reg_2193_pp0_iter3_reg) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            imgRB_blk_n <= imgRB_full_n;
        else 
            imgRB_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    imgRB_din <= or_ln835_3_i_fu_1924_p4;
    imgRB_write <= imgRB_write_local;

    imgRB_write_local_assign_proc : process(ap_enable_reg_pp0_iter4, and_ln833_reg_2193_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln833_reg_2193_pp0_iter3_reg) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            imgRB_write_local <= ap_const_logic_1;
        else 
            imgRB_write_local <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_1_address0 <= lineBuffer_1_addr_reg_2164;
    lineBuffer_1_address1 <= zext_ln633_fu_858_p1(11 - 1 downto 0);

    lineBuffer_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_1_ce0_local <= ap_const_logic_1;
        else 
            lineBuffer_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_1_ce1_local <= ap_const_logic_1;
        else 
            lineBuffer_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_1_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln633_reg_2150, icmp_ln643_reg_2154, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln643_reg_2154 = ap_const_lv1_1) and (icmp_ln633_reg_2150 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_1_we0_local <= ap_const_logic_1;
        else 
            lineBuffer_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_address0 <= lineBuffer_addr_reg_2158;
    lineBuffer_address1 <= zext_ln633_fu_858_p1(11 - 1 downto 0);

    lineBuffer_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_ce0_local <= ap_const_logic_1;
        else 
            lineBuffer_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_ce1_local <= ap_const_logic_1;
        else 
            lineBuffer_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln633_reg_2150, icmp_ln643_reg_2154, cmp59_i, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp59_i = ap_const_lv1_1) and (icmp_ln643_reg_2154 = ap_const_lv1_1) and (icmp_ln633_reg_2150 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_we0_local <= ap_const_logic_1;
        else 
            lineBuffer_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    or_ln1_i_fu_1484_p3 <= (ap_const_lv1_1 & enable_3_fu_1466_p3);
    or_ln2_i_fu_1630_p3 <= (ap_const_lv1_1 & enable_6_reg_2326);
    or_ln827_fu_1854_p2 <= (tmp_7_fu_1812_p3 or icmp_ln827_fu_1830_p2);
    or_ln829_fu_1910_p2 <= (tmp_9_fu_1868_p3 or icmp_ln829_fu_1886_p2);
    or_ln835_3_i_fu_1924_p4 <= ((select_ln829_1_fu_1916_p3 & pix_3_reg_590_pp0_iter3_reg) & select_ln827_1_fu_1860_p3);
    or_ln_i_fu_1432_p3 <= (ap_const_lv1_1 & enable_fu_1416_p2);
    p_0_0_09481407_i_out <= p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg;

    p_0_0_09481407_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2150_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_1))) then 
            p_0_0_09481407_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_09481407_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0948_114981509_i_out <= p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg;

    p_0_0_0948_114981509_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2150_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_1))) then 
            p_0_0_0948_114981509_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0948_114981509_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0948_21437_i_out <= p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg;

    p_0_0_0948_21437_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2150_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_1))) then 
            p_0_0_0948_21437_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0948_21437_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_09491404_i_out <= p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg;

    p_0_0_09491404_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2150_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_1))) then 
            p_0_0_09491404_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_09491404_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0949_114961507_i_out <= p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg;

    p_0_0_0949_114961507_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2150_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_1))) then 
            p_0_0_0949_114961507_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0949_114961507_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0949_21434_i_out <= p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg;

    p_0_0_0949_21434_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2150_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_1))) then 
            p_0_0_0949_21434_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0949_21434_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_09501401_i_out <= p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg;

    p_0_0_09501401_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2150_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_1))) then 
            p_0_0_09501401_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_09501401_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0950_114941505_i_out <= p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg;

    p_0_0_0950_114941505_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2150_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_1))) then 
            p_0_0_0950_114941505_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0950_114941505_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0950_21431_i_out <= p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg;

    p_0_0_0950_21431_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2150_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_1))) then 
            p_0_0_0950_21431_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0950_21431_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0_0_09081512_i_out <= p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg;

    p_0_0_0_0_09081512_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2150_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_1))) then 
            p_0_0_0_0_09081512_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0_0_09081512_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0_0_09141500_i_out <= p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg;

    p_0_0_0_0_09141500_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2150_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_1))) then 
            p_0_0_0_0_09141500_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0_0_09141500_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_1_0_0_09091514_i_out <= p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg;

    p_0_1_0_0_09091514_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2150_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_1))) then 
            p_0_1_0_0_09091514_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_09091514_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_1_0_0_09151502_i_out <= p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg;

    p_0_1_0_0_09151502_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2150_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_1))) then 
            p_0_1_0_0_09151502_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_09151502_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_2_0_0_09101516_i_out <= p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg;

    p_0_2_0_0_09101516_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2150_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_1))) then 
            p_0_2_0_0_09101516_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_2_0_0_09101516_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_2_0_0_09161504_i_out <= p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg;

    p_0_2_0_0_09161504_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2150_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2150_pp0_iter2_reg = ap_const_lv1_1))) then 
            p_0_2_0_0_09161504_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_2_0_0_09161504_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    r_fu_1796_p3 <= 
        zext_ln788_fu_1760_p1 when (red_i(0) = '1') else 
        CV_fu_1790_p2;
    select_ln710_10_fu_1117_p3 <= 
        ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_484_p4 when (cmp161_i_reg_2170(0) = '1') else 
        p_0_0_0949_21434_i_fu_276;
    select_ln710_11_fu_1124_p3 <= 
        ap_phi_mux_p_0_0_0950_21482_ph_i_phi_fu_493_p4 when (cmp161_i_reg_2170(0) = '1') else 
        p_0_0_0950_21431_i_fu_272;
    select_ln710_12_fu_1131_p3 <= 
        ap_phi_mux_p_0_0_0948_21486_ph_i_phi_fu_475_p4 when (cmp161_i_reg_2170(0) = '1') else 
        p_0_2_0_0_09101516_i_fu_256;
    select_ln710_13_fu_1139_p3 <= 
        ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_484_p4 when (cmp161_i_reg_2170(0) = '1') else 
        p_0_1_0_0_09091514_i_fu_252;
    select_ln710_14_fu_1147_p3 <= 
        ap_phi_mux_p_0_0_0950_21482_ph_i_phi_fu_493_p4 when (cmp161_i_reg_2170(0) = '1') else 
        p_0_0_0_0_09081512_i_fu_248;
    select_ln710_1_fu_1051_p3 <= 
        tmp_6_i1_fu_971_p4 when (cmp161_i_reg_2170(0) = '1') else 
        p_0_0_0949_114961507_i_fu_240;
    select_ln710_2_fu_1058_p3 <= 
        tmp_7_i2_fu_982_p4 when (cmp161_i_reg_2170(0) = '1') else 
        p_0_0_0948_114981509_i_fu_244;
    select_ln710_3_fu_1065_p3 <= 
        tmp_i4_fu_1007_p4 when (cmp161_i_reg_2170(0) = '1') else 
        p_0_0_09481407_i_fu_268;
    select_ln710_4_fu_1072_p3 <= 
        tmp_9_i3_fu_997_p4 when (cmp161_i_reg_2170(0) = '1') else 
        p_0_0_09491404_i_fu_264;
    select_ln710_5_fu_1079_p3 <= 
        trunc_ln654_1_fu_993_p1 when (cmp161_i_reg_2170(0) = '1') else 
        p_0_0_09501401_i_fu_260;
    select_ln710_6_fu_1086_p3 <= 
        tmp_i4_fu_1007_p4 when (cmp161_i_reg_2170(0) = '1') else 
        p_0_2_0_0_09161504_i_fu_232;
    select_ln710_7_fu_1094_p3 <= 
        tmp_9_i3_fu_997_p4 when (cmp161_i_reg_2170(0) = '1') else 
        p_0_1_0_0_09151502_i_fu_228;
    select_ln710_8_fu_1102_p3 <= 
        trunc_ln654_1_fu_993_p1 when (cmp161_i_reg_2170(0) = '1') else 
        p_0_0_0_0_09141500_i_fu_224;
    select_ln710_9_fu_1110_p3 <= 
        ap_phi_mux_p_0_0_0948_21486_ph_i_phi_fu_475_p4 when (cmp161_i_reg_2170(0) = '1') else 
        p_0_0_0948_21437_i_fu_280;
    select_ln710_fu_1044_p3 <= 
        trunc_ln654_fu_966_p1 when (cmp161_i_reg_2170(0) = '1') else 
        p_0_0_0950_114941505_i_fu_236;
    select_ln817_1_fu_1644_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_phi_fu_718_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln817_fu_1544_p3 <= 
        ap_phi_reg_pp0_iter2_upleft_2_reg_610 when (red_i(0) = '1') else 
        ap_phi_reg_pp0_iter2_upleft_reg_628;
    select_ln818_1_fu_1661_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_1_phi_fu_692_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln818_fu_1561_p3 <= 
        ap_phi_reg_pp0_iter2_downleft_2_reg_553 when (red_i(0) = '1') else 
        ap_phi_reg_pp0_iter2_downleft_reg_571;
    select_ln819_1_fu_1684_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_2_phi_fu_666_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln819_fu_1578_p3 <= 
        p_0_2_0_0_09161504_i_fu_232 when (red_i(0) = '1') else 
        p_0_0_0_0_09141500_i_fu_224;
    select_ln820_1_fu_1705_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_3_phi_fu_640_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln820_2_fu_1779_p3 <= 
        sub_ln820_2_reg_2382 when (tmp_6_fu_1763_p3(0) = '1') else 
        trunc_ln820_2_i_fu_1770_p4;
    select_ln820_fu_1595_p3 <= 
        p_0_2_0_0_09101516_i_fu_256 when (red_i(0) = '1') else 
        p_0_0_0_0_09081512_i_fu_248;
    select_ln827_1_fu_1860_p3 <= 
        select_ln827_fu_1846_p3 when (or_ln827_fu_1854_p2(0) = '1') else 
        trunc_ln827_fu_1836_p1;
    select_ln827_fu_1846_p3 <= 
        ap_const_lv10_3FF when (xor_ln827_fu_1840_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln829_1_fu_1916_p3 <= 
        select_ln829_fu_1902_p3 when (or_ln829_fu_1910_p2(0) = '1') else 
        trunc_ln829_fu_1892_p1;
    select_ln829_fu_1902_p3 <= 
        ap_const_lv10_3FF when (xor_ln829_fu_1896_p2(0) = '1') else 
        ap_const_lv10_0;
        sext_ln817_fu_1674_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln818_fu_1669_p2),12));

        sext_ln818_1_fu_1697_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln817_fu_1678_p2),13));

        sext_ln818_fu_1657_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln817_fu_1652_p2),12));

        sext_ln820_1_fu_1718_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln820_fu_1713_p2),12));

        sext_ln820_2_fu_1728_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln820_fu_1722_p2),13));

        sext_ln820_fu_1701_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln819_fu_1692_p2),12));

    sub_ln61_1_fu_1322_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_1_fu_1318_p1));
    sub_ln61_2_fu_1358_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_2_fu_1354_p1));
    sub_ln61_3_fu_1394_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_3_fu_1390_p1));
    sub_ln61_fu_1286_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_fu_1282_p1));
    sub_ln790_fu_1276_p2 <= std_logic_vector(unsigned(zext_ln790_fu_1268_p1) - unsigned(zext_ln790_1_fu_1272_p1));
    sub_ln791_fu_1312_p2 <= std_logic_vector(unsigned(zext_ln790_fu_1268_p1) - unsigned(zext_ln791_fu_1308_p1));
    sub_ln792_fu_1348_p2 <= std_logic_vector(unsigned(zext_ln790_fu_1268_p1) - unsigned(zext_ln792_fu_1344_p1));
    sub_ln793_fu_1384_p2 <= std_logic_vector(unsigned(zext_ln790_fu_1268_p1) - unsigned(zext_ln793_fu_1380_p1));
    sub_ln817_fu_1555_p2 <= std_logic_vector(unsigned(zext_ln790_1_fu_1272_p1) - unsigned(zext_ln817_fu_1551_p1));
    sub_ln818_fu_1572_p2 <= std_logic_vector(unsigned(zext_ln791_fu_1308_p1) - unsigned(zext_ln818_fu_1568_p1));
    sub_ln819_fu_1589_p2 <= std_logic_vector(unsigned(zext_ln792_fu_1344_p1) - unsigned(zext_ln819_fu_1585_p1));
    sub_ln820_1_fu_1738_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(add_ln820_1_fu_1732_p2));
    sub_ln820_2_fu_1754_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln820_1_i_fu_1744_p4));
    sub_ln820_fu_1606_p2 <= std_logic_vector(unsigned(zext_ln793_fu_1380_p1) - unsigned(zext_ln820_fu_1602_p1));
    tmp_10_fu_1876_p4 <= ap_phi_mux_b_1_phi_fu_753_p4(11 downto 10);
    tmp_2_fu_1292_p3 <= sub_ln790_fu_1276_p2(10 downto 10);
    tmp_3_fu_1328_p3 <= sub_ln791_fu_1312_p2(10 downto 10);
    tmp_4_fu_1364_p3 <= sub_ln792_fu_1348_p2(10 downto 10);
    tmp_5_fu_1400_p3 <= sub_ln793_fu_1384_p2(10 downto 10);
    tmp_6_fu_1763_p3 <= add_ln820_1_reg_2376(12 downto 12);
    tmp_6_i1_fu_971_p4 <= lineBuffer_q1(19 downto 10);
    tmp_7_fu_1812_p3 <= ap_phi_mux_r_1_phi_fu_744_p4(11 downto 11);
    tmp_7_i2_fu_982_p4 <= lineBuffer_q1(29 downto 20);
    tmp_8_fu_1820_p4 <= ap_phi_mux_r_1_phi_fu_744_p4(11 downto 10);
    tmp_9_fu_1868_p3 <= ap_phi_mux_b_1_phi_fu_753_p4(11 downto 11);
    tmp_9_i3_fu_997_p4 <= lineBuffer_1_q1(19 downto 10);
    tmp_i4_fu_1007_p4 <= lineBuffer_1_q1(29 downto 20);
    trunc_ln61_1_fu_1318_p1 <= sub_ln791_fu_1312_p2(10 - 1 downto 0);
    trunc_ln61_2_fu_1354_p1 <= sub_ln792_fu_1348_p2(10 - 1 downto 0);
    trunc_ln61_3_fu_1390_p1 <= sub_ln793_fu_1384_p2(10 - 1 downto 0);
    trunc_ln61_fu_1282_p1 <= sub_ln790_fu_1276_p2(10 - 1 downto 0);
    trunc_ln633_fu_854_p1 <= ap_sig_allocacmp_z(1 - 1 downto 0);
    trunc_ln654_1_fu_993_p1 <= lineBuffer_1_q1(10 - 1 downto 0);
    trunc_ln654_fu_966_p1 <= lineBuffer_q1(10 - 1 downto 0);
    trunc_ln666_fu_1017_p1 <= imgG_dout(10 - 1 downto 0);
    trunc_ln820_1_i_fu_1744_p4 <= sub_ln820_1_fu_1738_p2(12 downto 1);
    trunc_ln820_2_i_fu_1770_p4 <= add_ln820_1_reg_2376(12 downto 1);
    trunc_ln827_fu_1836_p1 <= ap_phi_mux_r_1_phi_fu_744_p4(10 - 1 downto 0);
    trunc_ln829_fu_1892_p1 <= ap_phi_mux_b_1_phi_fu_753_p4(10 - 1 downto 0);
    x_5_fu_848_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_z) + unsigned(ap_const_lv11_1));
    xor_ln772_1_fu_882_p2 <= (xor_ln772_fu_876_p2 xor ap_const_lv1_1);
    xor_ln772_fu_876_p2 <= (trunc_ln633_fu_854_p1 xor empty_51);
    xor_ln827_fu_1840_p2 <= (tmp_7_fu_1812_p3 xor ap_const_lv1_1);
    xor_ln829_fu_1896_p2 <= (tmp_9_fu_1868_p3 xor ap_const_lv1_1);
    zext_ln633_fu_858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_5_fu_848_p2),64));
    zext_ln763_fu_1612_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_reg_600),12));
    zext_ln765_fu_1616_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_4_reg_580),12));
    zext_ln769_1_fu_1448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_1_fu_1440_p3),3));
    zext_ln769_2_fu_1474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_3_fu_1466_p3),4));
    zext_ln769_3_fu_1500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_4_fu_1492_p3),5));
    zext_ln769_4_fu_1627_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_6_reg_2326),6));
    zext_ln769_fu_1422_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_fu_1416_p2),2));
    zext_ln772_fu_888_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln772_1_fu_882_p2),15));
    zext_ln788_fu_1760_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(CH_reg_2367),12));
    zext_ln790_1_fu_1272_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter2_upleft_1_reg_619),11));
    zext_ln790_fu_1268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter2_pix_3_reg_590),11));
    zext_ln791_fu_1308_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter2_downleft_1_reg_562),11));
    zext_ln792_fu_1344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0_1_0_0_09151502_i_fu_228),11));
    zext_ln793_fu_1380_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0_1_0_0_09091514_i_fu_252),11));
    zext_ln817_1_fu_1786_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_3_reg_590_pp0_iter3_reg),12));
    zext_ln817_fu_1551_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln817_fu_1544_p3),11));
    zext_ln818_fu_1568_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln818_fu_1561_p3),11));
    zext_ln819_fu_1585_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln819_fu_1578_p3),11));
    zext_ln820_fu_1602_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln820_fu_1595_p3),11));
end behav;
