{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637866785729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637866785729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 10:59:45 2021 " "Processing started: Thu Nov 25 10:59:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637866785729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866785729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866785729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637866786326 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637866786326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_top.v 4 4 " "Found 4 design units, including 4 entities, in source file lab6_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_top " "Found entity 1: lab6_top" {  } { { "lab6_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637866793722 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_iface " "Found entity 2: input_iface" {  } { { "lab6_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637866793722 ""} { "Info" "ISGN_ENTITY_NAME" "3 vDFF " "Found entity 3: vDFF" {  } { { "lab6_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637866793722 ""} { "Info" "ISGN_ENTITY_NAME" "4 sseg " "Found entity 4: sseg" {  } { { "lab6_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637866793722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637866793732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R0 r0 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R0\" differs only in case from object \"r0\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637866793732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R1 r1 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R1\" differs only in case from object \"r1\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637866793732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R2 r2 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R2\" differs only in case from object \"r2\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637866793732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R3 r3 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R3\" differs only in case from object \"r3\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637866793732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R4 r4 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R4\" differs only in case from object \"r4\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637866793732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R5 r5 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R5\" differs only in case from object \"r5\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637866793732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R6 r6 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R6\" differs only in case from object \"r6\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637866793732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R7 r7 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R7\" differs only in case from object \"r7\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637866793732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write Write regfile.v(4) " "Verilog HDL Declaration information at regfile.v(4): object \"write\" differs only in case from object \"Write\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/regfile.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637866793732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 3 3 " "Found 3 design units, including 3 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637866793732 ""} { "Info" "ISGN_ENTITY_NAME" "2 Dec " "Found entity 2: Dec" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/regfile.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637866793732 ""} { "Info" "ISGN_ENTITY_NAME" "3 flip " "Found entity 3: flip" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/regfile.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637866793732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "loada LoadA datapath.v(2) " "Verilog HDL Declaration information at datapath.v(2): object \"loada\" differs only in case from object \"LoadA\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/datapath.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637866793742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "loadb LoadB datapath.v(2) " "Verilog HDL Declaration information at datapath.v(2): object \"loadb\" differs only in case from object \"LoadB\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/datapath.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637866793742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "loadc LoadC datapath.v(2) " "Verilog HDL Declaration information at datapath.v(2): object \"loadc\" differs only in case from object \"LoadC\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/datapath.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637866793742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "loads LoadS datapath.v(2) " "Verilog HDL Declaration information at datapath.v(2): object \"loads\" differs only in case from object \"LoadS\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/datapath.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637866793742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "shift Shift datapath.v(5) " "Verilog HDL Declaration information at datapath.v(5): object \"shift\" differs only in case from object \"Shift\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/datapath.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637866793742 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux datapath.v " "Entity \"mux\" obtained from \"datapath.v\" instead of from Quartus Prime megafunction library" {  } { { "datapath.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/datapath.v" 40 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1637866793742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 3 3 " "Found 3 design units, including 3 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637866793742 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux " "Found entity 2: mux" {  } { { "datapath.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/datapath.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637866793742 ""} { "Info" "ISGN_ENTITY_NAME" "3 vDFFE " "Found entity 3: vDFFE" {  } { { "datapath.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/datapath.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637866793742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 4 4 " "Found 4 design units, including 4 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637866793752 ""} { "Info" "ISGN_ENTITY_NAME" "2 state_machine " "Found entity 2: state_machine" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637866793752 ""} { "Info" "ISGN_ENTITY_NAME" "3 instruction_decode " "Found entity 3: instruction_decode" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637866793752 ""} { "Info" "ISGN_ENTITY_NAME" "4 vDFF_states " "Found entity 4: vDFF_states" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637866793752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637866793762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793762 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_top " "Elaborating entity \"lab6_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637866793802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_iface input_iface:IN " "Elaborating entity \"input_iface\" for hierarchy \"input_iface:IN\"" {  } { { "lab6_top.v" "IN" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637866793822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF input_iface:IN\|vDFF:REG " "Elaborating entity \"vDFF\" for hierarchy \"input_iface:IN\|vDFF:REG\"" {  } { { "lab6_top.v" "REG" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637866793832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:U " "Elaborating entity \"cpu\" for hierarchy \"cpu:U\"" {  } { { "lab6_top.v" "U" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637866793842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decode cpu:U\|instruction_decode:Decoder " "Elaborating entity \"instruction_decode\" for hierarchy \"cpu:U\|instruction_decode:Decoder\"" {  } { { "cpu.v" "Decoder" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637866793862 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu.v(171) " "Verilog HDL Case Statement information at cpu.v(171): all case item expressions in this case statement are onehot" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 171 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1637866793872 "|lab6_top|cpu:U|instruction_decode:Decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op cpu.v(135) " "Verilog HDL Always Construct warning at cpu.v(135): inferring latch(es) for variable \"op\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637866793872 "|lab6_top|cpu:U|instruction_decode:Decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUop cpu.v(135) " "Verilog HDL Always Construct warning at cpu.v(135): inferring latch(es) for variable \"ALUop\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637866793872 "|lab6_top|cpu:U|instruction_decode:Decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rn cpu.v(135) " "Verilog HDL Always Construct warning at cpu.v(135): inferring latch(es) for variable \"Rn\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637866793872 "|lab6_top|cpu:U|instruction_decode:Decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "im8 cpu.v(135) " "Verilog HDL Always Construct warning at cpu.v(135): inferring latch(es) for variable \"im8\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637866793872 "|lab6_top|cpu:U|instruction_decode:Decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rd cpu.v(135) " "Verilog HDL Always Construct warning at cpu.v(135): inferring latch(es) for variable \"Rd\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637866793872 "|lab6_top|cpu:U|instruction_decode:Decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift cpu.v(135) " "Verilog HDL Always Construct warning at cpu.v(135): inferring latch(es) for variable \"shift\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637866793872 "|lab6_top|cpu:U|instruction_decode:Decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rm cpu.v(135) " "Verilog HDL Always Construct warning at cpu.v(135): inferring latch(es) for variable \"Rm\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637866793872 "|lab6_top|cpu:U|instruction_decode:Decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readnum cpu.v(135) " "Verilog HDL Always Construct warning at cpu.v(135): inferring latch(es) for variable \"readnum\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637866793872 "|lab6_top|cpu:U|instruction_decode:Decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "writenum cpu.v(135) " "Verilog HDL Always Construct warning at cpu.v(135): inferring latch(es) for variable \"writenum\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637866793872 "|lab6_top|cpu:U|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writenum\[0\] cpu.v(135) " "Inferred latch for \"writenum\[0\]\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793872 "|lab6_top|cpu:U|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writenum\[1\] cpu.v(135) " "Inferred latch for \"writenum\[1\]\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793872 "|lab6_top|cpu:U|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writenum\[2\] cpu.v(135) " "Inferred latch for \"writenum\[2\]\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793872 "|lab6_top|cpu:U|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readnum\[0\] cpu.v(135) " "Inferred latch for \"readnum\[0\]\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793872 "|lab6_top|cpu:U|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readnum\[1\] cpu.v(135) " "Inferred latch for \"readnum\[1\]\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793872 "|lab6_top|cpu:U|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readnum\[2\] cpu.v(135) " "Inferred latch for \"readnum\[2\]\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793872 "|lab6_top|cpu:U|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift\[0\] cpu.v(135) " "Inferred latch for \"shift\[0\]\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793872 "|lab6_top|cpu:U|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift\[1\] cpu.v(135) " "Inferred latch for \"shift\[1\]\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793872 "|lab6_top|cpu:U|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn\[0\] cpu.v(135) " "Inferred latch for \"Rn\[0\]\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793872 "|lab6_top|cpu:U|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn\[1\] cpu.v(135) " "Inferred latch for \"Rn\[1\]\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793872 "|lab6_top|cpu:U|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn\[2\] cpu.v(135) " "Inferred latch for \"Rn\[2\]\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793872 "|lab6_top|cpu:U|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[0\] cpu.v(135) " "Inferred latch for \"ALUop\[0\]\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793872 "|lab6_top|cpu:U|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[1\] cpu.v(135) " "Inferred latch for \"ALUop\[1\]\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793872 "|lab6_top|cpu:U|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] cpu.v(135) " "Inferred latch for \"op\[0\]\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793872 "|lab6_top|cpu:U|instruction_decode:Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] cpu.v(135) " "Inferred latch for \"op\[1\]\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793872 "|lab6_top|cpu:U|instruction_decode:Decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine cpu:U\|state_machine:Moore " "Elaborating entity \"state_machine\" for hierarchy \"cpu:U\|state_machine:Moore\"" {  } { { "cpu.v" "Moore" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637866793872 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_states cpu.v(62) " "Verilog HDL Always Construct warning at cpu.v(62): inferring latch(es) for variable \"next_states\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637866793882 "|lab6_top|cpu:U|state_machine:Moore"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w cpu.v(62) " "Verilog HDL Always Construct warning at cpu.v(62): inferring latch(es) for variable \"w\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637866793882 "|lab6_top|cpu:U|state_machine:Moore"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nsel cpu.v(62) " "Verilog HDL Always Construct warning at cpu.v(62): inferring latch(es) for variable \"nsel\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637866793882 "|lab6_top|cpu:U|state_machine:Moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nsel\[0\] cpu.v(62) " "Inferred latch for \"nsel\[0\]\" at cpu.v(62)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793882 "|lab6_top|cpu:U|state_machine:Moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nsel\[1\] cpu.v(62) " "Inferred latch for \"nsel\[1\]\" at cpu.v(62)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793882 "|lab6_top|cpu:U|state_machine:Moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nsel\[2\] cpu.v(62) " "Inferred latch for \"nsel\[2\]\" at cpu.v(62)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793882 "|lab6_top|cpu:U|state_machine:Moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w cpu.v(62) " "Inferred latch for \"w\" at cpu.v(62)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793882 "|lab6_top|cpu:U|state_machine:Moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_states\[0\] cpu.v(62) " "Inferred latch for \"next_states\[0\]\" at cpu.v(62)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793882 "|lab6_top|cpu:U|state_machine:Moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_states\[1\] cpu.v(62) " "Inferred latch for \"next_states\[1\]\" at cpu.v(62)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793882 "|lab6_top|cpu:U|state_machine:Moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_states\[2\] cpu.v(62) " "Inferred latch for \"next_states\[2\]\" at cpu.v(62)" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866793882 "|lab6_top|cpu:U|state_machine:Moore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF_states cpu:U\|state_machine:Moore\|vDFF_states:Moore " "Elaborating entity \"vDFF_states\" for hierarchy \"cpu:U\|state_machine:Moore\|vDFF_states:Moore\"" {  } { { "cpu.v" "Moore" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637866793882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:U\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"cpu:U\|datapath:DP\"" {  } { { "cpu.v" "DP" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637866793892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux cpu:U\|datapath:DP\|mux:SelectData " "Elaborating entity \"mux\" for hierarchy \"cpu:U\|datapath:DP\|mux:SelectData\"" {  } { { "datapath.v" "SelectData" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/datapath.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637866793902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:U\|datapath:DP\|vDFFE:LoadA " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:U\|datapath:DP\|vDFFE:LoadA\"" {  } { { "datapath.v" "LoadA" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/datapath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637866793912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:U\|datapath:DP\|vDFFE:LoadS " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:U\|datapath:DP\|vDFFE:LoadS\"" {  } { { "datapath.v" "LoadS" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/datapath.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637866793922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:U\|datapath:DP\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"cpu:U\|datapath:DP\|regfile:REGFILE\"" {  } { { "datapath.v" "REGFILE" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637866793932 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "regfile.v(25) " "Verilog HDL Case Statement information at regfile.v(25): all case item expressions in this case statement are onehot" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/regfile.v" 25 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1637866793952 "|lab6_top|cpu:U|datapath:DP|regfile:REGFILE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip cpu:U\|datapath:DP\|regfile:REGFILE\|flip:r0 " "Elaborating entity \"flip\" for hierarchy \"cpu:U\|datapath:DP\|regfile:REGFILE\|flip:r0\"" {  } { { "regfile.v" "r0" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/regfile.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637866793962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec cpu:U\|datapath:DP\|regfile:REGFILE\|Dec:Write " "Elaborating entity \"Dec\" for hierarchy \"cpu:U\|datapath:DP\|regfile:REGFILE\|Dec:Write\"" {  } { { "regfile.v" "Write" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/regfile.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637866793972 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 regfile.v(58) " "Verilog HDL assignment warning at regfile.v(58): truncated value with size 32 to match size of target (8)" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/regfile.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637866793982 "|lab6_top|cpu:U|datapath:DP|regfile:REGFILE|Dec:Write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:U\|datapath:DP\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"cpu:U\|datapath:DP\|ALU:alu\"" {  } { { "datapath.v" "alu" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/datapath.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637866793982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter cpu:U\|datapath:DP\|shifter:Shift " "Elaborating entity \"shifter\" for hierarchy \"cpu:U\|datapath:DP\|shifter:Shift\"" {  } { { "datapath.v" "Shift" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/datapath.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637866793992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:H0 " "Elaborating entity \"sseg\" for hierarchy \"sseg:H0\"" {  } { { "lab6_top.v" "H0" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637866794002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U\|state_machine:Moore\|w " "Latch cpu:U\|state_machine:Moore\|w has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\]" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 193 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637866794612 ""}  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637866794612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U\|instruction_decode:Decoder\|ALUop\[1\] " "Latch cpu:U\|instruction_decode:Decoder\|ALUop\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U\|vDFF:Instruction_Register\|Q\[13\] " "Ports D and ENA on the latch are fed by the same signal cpu:U\|vDFF:Instruction_Register\|Q\[13\]" {  } { { "lab6_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637866794612 ""}  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637866794612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U\|instruction_decode:Decoder\|ALUop\[0\] " "Latch cpu:U\|instruction_decode:Decoder\|ALUop\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U\|vDFF:Instruction_Register\|Q\[13\] " "Ports D and ENA on the latch are fed by the same signal cpu:U\|vDFF:Instruction_Register\|Q\[13\]" {  } { { "lab6_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637866794612 ""}  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637866794612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U\|state_machine:Moore\|next_states\[0\] " "Latch cpu:U\|state_machine:Moore\|next_states\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[0\]" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 193 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637866794612 ""}  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637866794612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U\|state_machine:Moore\|next_states\[1\] " "Latch cpu:U\|state_machine:Moore\|next_states\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\]" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 193 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637866794612 ""}  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637866794612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U\|state_machine:Moore\|next_states\[2\] " "Latch cpu:U\|state_machine:Moore\|next_states\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\]" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 193 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637866794612 ""}  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637866794612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U\|instruction_decode:Decoder\|writenum\[2\] " "Latch cpu:U\|instruction_decode:Decoder\|writenum\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U\|vDFF:Instruction_Register\|Q\[13\] " "Ports D and ENA on the latch are fed by the same signal cpu:U\|vDFF:Instruction_Register\|Q\[13\]" {  } { { "lab6_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637866794612 ""}  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637866794612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U\|instruction_decode:Decoder\|writenum\[1\] " "Latch cpu:U\|instruction_decode:Decoder\|writenum\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U\|vDFF:Instruction_Register\|Q\[13\] " "Ports D and ENA on the latch are fed by the same signal cpu:U\|vDFF:Instruction_Register\|Q\[13\]" {  } { { "lab6_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637866794612 ""}  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637866794612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U\|instruction_decode:Decoder\|writenum\[0\] " "Latch cpu:U\|instruction_decode:Decoder\|writenum\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U\|vDFF:Instruction_Register\|Q\[13\] " "Ports D and ENA on the latch are fed by the same signal cpu:U\|vDFF:Instruction_Register\|Q\[13\]" {  } { { "lab6_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637866794612 ""}  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637866794612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U\|state_machine:Moore\|nsel\[1\] " "Latch cpu:U\|state_machine:Moore\|nsel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\]" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 193 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637866794612 ""}  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637866794612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U\|state_machine:Moore\|nsel\[2\] " "Latch cpu:U\|state_machine:Moore\|nsel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[2\]" {  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 193 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637866794612 ""}  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637866794612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U\|instruction_decode:Decoder\|Rn\[2\] " "Latch cpu:U\|instruction_decode:Decoder\|Rn\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U\|vDFF:Instruction_Register\|Q\[13\] " "Ports D and ENA on the latch are fed by the same signal cpu:U\|vDFF:Instruction_Register\|Q\[13\]" {  } { { "lab6_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637866794612 ""}  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637866794612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U\|instruction_decode:Decoder\|Rn\[1\] " "Latch cpu:U\|instruction_decode:Decoder\|Rn\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U\|vDFF:Instruction_Register\|Q\[13\] " "Ports D and ENA on the latch are fed by the same signal cpu:U\|vDFF:Instruction_Register\|Q\[13\]" {  } { { "lab6_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637866794612 ""}  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637866794612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U\|instruction_decode:Decoder\|Rn\[0\] " "Latch cpu:U\|instruction_decode:Decoder\|Rn\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U\|vDFF:Instruction_Register\|Q\[13\] " "Ports D and ENA on the latch are fed by the same signal cpu:U\|vDFF:Instruction_Register\|Q\[13\]" {  } { { "lab6_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637866794612 ""}  } { { "cpu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/cpu.v" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637866794612 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab6_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637866794722 "|lab6_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637866794722 "|lab6_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637866794722 "|lab6_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637866794722 "|lab6_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637866794722 "|lab6_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637866794722 "|lab6_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637866794722 "|lab6_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637866794722 "|lab6_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637866794722 "|lab6_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637866794722 "|lab6_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637866794722 "|lab6_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637866794722 "|lab6_top|HEX5[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637866794722 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637866794812 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/output_files/lab6_top.map.smsg " "Generated suppressed messages file C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/output_files/lab6_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866795152 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637866795342 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637866795342 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab6_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab6/lab6_top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637866795502 "|lab6_top|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1637866795502 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "521 " "Implemented 521 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637866795502 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637866795502 ""} { "Info" "ICUT_CUT_TM_LCELLS" "454 " "Implemented 454 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637866795502 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637866795502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637866795522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 10:59:55 2021 " "Processing ended: Thu Nov 25 10:59:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637866795522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637866795522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637866795522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637866795522 ""}
