Synopsys Microsemi Technology Mapper, Version mapact, Build 1659R, Built Dec 10 2015 09:42:41
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 121MB)

@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\pmu.vhd":123:2:123:3|Removing sequential instance U_PMU.clkcpu_gate_pre of view:PrimLib.dffs(prim) in hierarchy view:work.MAIN8051(str) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\pmu.vhd":133:2:133:3|Removing sequential instance U_PMU.clkcpu_gate of view:PrimLib.dffs(prim) in hierarchy view:work.MAIN8051(str) because there are no references to its outputs 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[8] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[9] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[10] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[11] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[12] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[13] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[14] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[15] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[16] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[17] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[18] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[19] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[20] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[21] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[22] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[23] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[24] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[25] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[26] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[27] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[28] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[29] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[30] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[31] reduced to a combinational gate by constant propagation 
@N: BN115 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core1553brt_apb\3.2.122\rtl\vhdl\core300\rt1553b.vhd":746:0:746:5|Removing instance ULEGAL of view:core1553brt_apb_lib.CWLEGALITY(rtl) because there are no references to its outputs 

Available hyper_sources - for debug and ip models
	None Found

@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[31] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[30] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[29] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[28] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[27] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[26] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[25] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[24] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[23] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[22] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[21] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[20] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[19] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[18] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[17] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[16] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[15] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[14] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[13] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[12] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[11] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[10] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[9] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[8] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[31] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[30] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[29] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[28] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[27] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[26] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[25] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[24] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[23] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[22] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[21] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[20] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[19] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[18] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[17] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[16] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[15] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[14] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[13] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[12] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[11] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[10] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[9] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[8] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[31] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[30] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[29] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[28] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[27] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[26] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[25] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[24] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[23] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[22] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[21] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[20] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[19] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[18] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[17] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[16] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[15] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[14] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[13] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[12] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[11] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[10] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[9] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[8] is always 0, optimizing ...
@W: BN132 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core1553brt_apb\3.2.122\rtl\vhdl\core300\encoder.vhd":140:4:140:5|Removing sequential instance sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.BUSAENC.TXENABLE,  because it is equivalent to instance sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.BUSAENC.BUSY
@W: BN132 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":437:2:437:3|Removing sequential instance sys_0.CORE8051S_0.MAIN8051_inst.U_INTCTRL.t1_ff0,  because it is equivalent to instance sys_0.CORE8051S_0.MAIN8051_inst.U_INTCTRL.t0_ff0
@W: BN132 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":437:2:437:3|Removing sequential instance sys_0.CORE8051S_0.MAIN8051_inst.U_INTCTRL.t1_ff,  because it is equivalent to instance sys_0.CORE8051S_0.MAIN8051_inst.U_INTCTRL.t0_ff

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 125MB)

@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core1553brt_apb\3.2.122\rtl\vhdl\core300\rt1553b.vhd":1097:2:1097:3|Found counter in view:core1553brt_apb_lib.RT1553B(rtl) inst DATCNT[4:0]
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core1553brt_apb\3.2.122\rtl\vhdl\core300\rt1553b.vhd":1053:2:1053:3|Found counter in view:core1553brt_apb_lib.RT1553B(rtl) inst TIMERRTRT[10:0]
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core1553brt_apb\3.2.122\rtl\vhdl\core300\rt1553b.vhd":489:3:489:4|Found counter in view:core1553brt_apb_lib.RT1553B(rtl) inst txt_timer[14:0]
@N: MO106 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core1553brt_apb\3.2.122\rtl\vhdl\core300\rt1553b.vhd":808:7:808:10|Found ROM, 'PMCODE\.MCDMUX_5[1:0]', 11 words by 2 bits 
@N: MF238 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core1553brt_apb\3.2.122\rtl\vhdl\core300\rt1553b.vhd":495:20:495:32|Found 15-bit incrementor, 'un3_txt_timer[14:0]'
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core1553brt_apb\3.2.122\rtl\vhdl\core300\rt1553b.vhd":976:2:976:3|Register bit LastStatusWord[15] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core1553brt_apb\3.2.122\rtl\vhdl\core300\rt1553b.vhd":976:2:976:3|Register bit LastStatusWord[14] is always 0, optimizing ...
@W: MO161 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core1553brt_apb\3.2.122\rtl\vhdl\core300\rt1553b.vhd":976:2:976:3|Register bit LastStatusWord[13] is always 1, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core1553brt_apb\3.2.122\rtl\vhdl\core300\rt1553b.vhd":976:2:976:3|Register bit LastStatusWord[12] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core1553brt_apb\3.2.122\rtl\vhdl\core300\rt1553b.vhd":976:2:976:3|Register bit LastStatusWord[11] is always 0, optimizing ...
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core1553brt_apb\3.2.122\rtl\vhdl\core300\encoder.vhd":140:4:140:5|Found counter in view:core1553brt_apb_lib.ENCODER(rtl) inst DATACNT[4:0]
@N: MF239 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core1553brt_apb\3.2.122\rtl\vhdl\core300\encoder.vhd":163:33:163:42|Found 6-bit decrementor, 'un3_clkcnt[5:0]'
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core1553brt_apb\3.2.122\rtl\vhdl\core300\decoder.vhd":190:4:190:5|Found counter in view:core1553brt_apb_lib.DECODER(rtl) inst WCNT[4:0]
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core1553brt_apb\3.2.122\rtl\vhdl\core300\decoder.vhd":105:4:105:5|Found counter in view:core1553brt_apb_lib.DECODER(rtl) inst DLLCNT[3:0]
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core1553brt_apb\3.2.122\rtl\vhdl\core300\backend.vhd":148:2:148:3|Found counter in view:core1553brt_apb_lib.BACKEND(rtl) inst MEMTIMER[8:0]
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF238 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\alu.vhd":693:34:693:65|Found 4-bit incrementor, 'un12_res_6_4_inc[3:0]'
@N: MF238 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\alu.vhd":688:34:688:65|Found 4-bit incrementor, 'un5_res_6_4_inc[3:0]'
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF239 :|Found 4-bit decrementor, 'combinational_b1_alu_proc\.res_6_4_0_s[3:0]'
@N: MF239 :|Found 4-bit decrementor, 'combinational_b1_alu_proc\.res_6_4_0_s_0[3:0]'
@N: MF176 |Default generator successful 
@N: MO106 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\cpu.vhd":350:9:350:12|Found ROM, 'nr_cycles_a[2:0]', 256 words by 3 bits 
@N: MO106 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\cpu.vhd":350:9:350:12|Found ROM, 'nr_bytes_a[1:0]', 256 words by 2 bits 
@N: MF179 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\cpu.vhd":150:27:150:44|Found 4 bit by 4 bit '<' comparator, 'un2_cyc_lt_nr_cyc'
@N: MF179 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\cpu.vhd":246:18:246:34|Found 4 bit by 4 bit '<' comparator, 'un2_data_fetch_e'
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\cpu.vhd":1179:2:1179:3|Register bit nr_cycles[3] is always 0, optimizing ...
Encoding state machine is_reg[0:3] (view:work.ISR(rtl))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10
   0011 -> 11
@N: MO225 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\isr.vhd":904:2:904:3|No possible illegal states for state machine is_reg[0:3],safe FSM implementation is disabled
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Found counter in view:work.INTCTRL(rtl) inst th1[7:0]
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Found counter in view:work.INTCTRL(rtl) inst th0[7:0]
@N: MF238 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":347:27:347:48|Found 5-bit incrementor, 'un13_tl0[4:0]'
@N: MF238 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":387:27:387:48|Found 5-bit incrementor, 'un13_tl1[4:0]'
@N: BN115 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":387:27:387:48|Removing instance un13_tl1 of view:VhdlGenLib.INC___w5(finc) because there are no references to its outputs 
@N: BN115 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":347:27:347:48|Removing instance un13_tl0 of view:VhdlGenLib.INC___w5(finc) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":205:2:205:3|Removing sequential instance tcon[7] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":205:2:205:3|Removing sequential instance tcon[6] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":205:2:205:3|Removing sequential instance tcon[5] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":205:2:205:3|Removing sequential instance tcon[4] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance tl1[7] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance tl1[6] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance tl1[5] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance tl1[4] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance tl1[3] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance tl1[2] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance tl1[1] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance tl1[0] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance tl0[7] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance tl0[6] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance tl0[5] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance tl0[4] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance tl0[3] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance tl0[2] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance tl0[1] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance tl0[0] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN115 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":389:14:389:22|Removing instance un1_tl1 of view:VhdlGenLib.ADD__const_cin_w8_0(fbk) because there are no references to its outputs 
@N: BN115 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":349:14:349:22|Removing instance un1_tl0 of view:VhdlGenLib.ADD__const_cin_w8(fbk) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":314:3:314:4|Removing sequential instance tmod[7] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":314:3:314:4|Removing sequential instance tmod[6] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":314:3:314:4|Removing sequential instance tmod[5] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":314:3:314:4|Removing sequential instance tmod[4] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":314:3:314:4|Removing sequential instance tmod[3] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":314:3:314:4|Removing sequential instance tmod[2] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":314:3:314:4|Removing sequential instance tmod[1] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":314:3:314:4|Removing sequential instance tmod[0] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":546:2:546:3|Removing sequential instance tl0_ov_ff of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":573:2:573:3|Removing sequential instance tl1_ov_ff of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":597:2:597:3|Removing sequential instance th0_ov_ff of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":621:2:621:3|Removing sequential instance th1_ov_ff of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance th0[7] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance th0[6] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance th0[5] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance th0[4] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance th0[3] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance th0[2] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance th0[1] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance th0[0] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance th1[7] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance th1[6] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance th1[5] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance th1[4] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance th1[3] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance th1[2] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance th1[1] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance th1[0] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":421:2:421:3|Removing sequential instance t0_ff0 of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":421:2:421:3|Removing sequential instance t0_ff of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF238 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\memctrl.vhd":601:12:601:34|Found 16-bit incrementor, 'un1_pc_inc[15:0]'
@N: MF176 |Default generator successful 
@N: MF239 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\ramsfrctrl.vhd":285:3:285:4|Found 8-bit decrementor, 'un1_sp_1_d0[7:0]'
@N: MF238 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\ramsfrctrl.vhd":285:3:285:4|Found 8-bit incrementor, 'un1_sp_1_d2_d0[7:0]'
@N: MF238 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\ramsfrctrl.vhd":285:3:285:4|Found 8-bit incrementor, 'un1_sp_1_d2_d1[7:0]'
@N: MF239 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\ramsfrctrl.vhd":285:3:285:4|Found 8-bit decrementor, 'un1_sp_1_d1_dec[7:0]'
@N: MF179 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\trigger.vhd":276:14:276:55|Found 16 bit by 16 bit '<' comparator, 'matche\.trigmatchpair\.un196_matche'
@N: MF179 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\trigger.vhd":276:14:276:55|Found 16 bit by 16 bit '<' comparator, 'matche\.trigmatchpair\.un412_matche'
@N: MF179 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\trigger.vhd":277:7:277:48|Found 16 bit by 16 bit '<' comparator, 'matche\.trigmatchpair\.un201_matche'
@N: MF179 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\trigger.vhd":277:7:277:48|Found 16 bit by 16 bit '<' comparator, 'matche\.trigmatchpair\.un417_matche'
@N: MO106 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|Found ROM, 'iPSELS_raw_15[15]', 16 words by 1 bits 
@N: MO106 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|Found ROM, 'iPSELS_raw_15[3:0]', 16 words by 4 bits 
@N: MF135 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Found RAM 'GEN_BITS\.0\.REG_GEN\.CONFIG_reg[7:0]', 32 words by 8 bits 
@N: MF135 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Found RAM 'GEN_BITS\.0\.REG_GEN\.CONFIG_reg[7:0]', 32 words by 8 bits 
@W: MF136 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Unknown RAM style no_rw_check
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_8[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_8[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_9[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_9[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_10[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_10[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_11[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_11[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_12[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_12[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_13[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_13[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_14[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_14[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_15[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_15[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_16[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_16[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_17[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_17[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_18[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_18[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_19[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_19[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_20[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_20[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_21[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_21[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_22[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_22[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_23[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_23[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_24[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_24[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_25[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_25[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_26[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_26[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_27[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_27[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_28[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_28[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_29[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_29[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_30[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_30[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_31[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_31[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_8[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_9[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_10[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_11[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_12[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_13[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_14[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_15[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_16[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_17[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_18[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_19[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_20[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_21[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_22[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_23[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_24[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_25[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_26[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_27[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_28[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_29[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_30[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_31[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coretimer\2.0.103\rtl\vhdl\core\coretimer.vhd":309:8:309:9|Found counter in view:coretimer_lib.CoreTimer(synth) inst Count[31:0]
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\coretimer\2.0.103\rtl\vhdl\core\coretimer.vhd":233:8:233:9|Found counter in view:coretimer_lib.CoreTimer(synth) inst PreScale[9:0]
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\work\sys\coreuartapb_0\rtl\vhdl\core\clock_gen.vhd":214:11:214:12|Found counter in view:coreuartapb_lib.sys_CoreUARTapb_0_Clock_gen(rtl) inst baud_cntr[12:0]
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\work\sys\coreuartapb_0\rtl\vhdl\core\clock_gen.vhd":243:23:243:24|Found counter in view:coreuartapb_lib.sys_CoreUARTapb_0_Clock_gen(rtl) inst xmit_cntr[3:0]
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\work\sys\coreuartapb_0\rtl\vhdl\core\tx_async.vhd":238:4:238:5|Found counter in view:coreuartapb_lib.sys_CoreUARTapb_0_Tx_async(translated) inst xmit_bit_sel[3:0]
Encoding state machine xmit_state[0:5] (view:coreuartapb_lib.sys_CoreUARTapb_0_Tx_async(translated))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\work\sys\coreuartapb_0\rtl\vhdl\core\rx_async.vhd":333:6:333:7|Found counter in view:coreuartapb_lib.sys_CoreUARTapb_0_Rx_async(translated) inst rx_bit_cnt[3:0]
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\work\sys\coreuartapb_0\rtl\vhdl\core\rx_async.vhd":169:6:169:7|Found counter in view:coreuartapb_lib.sys_CoreUARTapb_0_Rx_async(translated) inst receive_count[3:0]
Encoding state machine rx_state[0:3] (view:coreuartapb_lib.sys_CoreUARTapb_0_Rx_async(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\work\sys\coreuartapb_0\rtl\vhdl\core\rx_async.vhd":264:6:264:7|No possible illegal states for state machine rx_state[0:3],safe FSM implementation is disabled
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\corewatchdog\1.1.101\rtl\vhdl\u\corewatchdog.vhd":216:8:216:9|Found counter in view:work.CoreWatchdog(synth) inst Count[31:0]
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\corewatchdog\1.1.101\rtl\vhdl\u\corewatchdog.vhd":151:8:151:9|Found counter in view:work.CoreWatchdog(synth) inst PreScale[9:0]
@N: MF794 |RAM GEN_BITS\.0\.REG_GEN\.CONFIG_reg[7:0] required 295 registers during mapping 
Auto Dissolve of U_ISR (inst of view:work.ISR(rtl))
Auto Dissolve of sys_0 (inst of view:work.sys(rtl))

Finished factoring (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 174MB peak: 174MB)

@N: MF794 |RAM GEN_BITS\.0\.REG_GEN\.CONFIG_reg[7:0] required 590 registers during mapping 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 168MB peak: 175MB)

@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s-core1553rt\core8051s_extsram_brt_v2\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\debug.vhd":84:5:84:6|Register bit sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.BreakInType_xhdl is always 0, optimizing ...

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 170MB peak: 221MB)

@N: MF794 |RAM GEN_BITS\.0\.REG_GEN\.CONFIG_reg[7:0] required 885 registers during mapping 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 173MB peak: 221MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:31s; CPU Time elapsed 0h:01m:30s; Memory used current: 242MB peak: 242MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:32s; CPU Time elapsed 0h:01m:31s; Memory used current: 239MB peak: 243MB)

@N: MF794 |RAM GEN_BITS\.0\.REG_GEN\.CONFIG_reg[7:0] required 1180 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:01m:32s; CPU Time elapsed 0h:01m:31s; Memory used current: 235MB peak: 243MB)


Finished technology mapping (Real Time elapsed 0h:01m:35s; CPU Time elapsed 0h:01m:34s; Memory used current: 225MB peak: 272MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                                                                            Fanout, notes                     
----------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.nrsto / Q                                                       1273 : 1272 asynchronous set/reset
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.psel_i / Q                                                  40                                
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.xwb1[0] / Q                                                 25                                
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.xwb1[2] / Q                                                 25                                
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[0] / Q                                                      101                               
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[1] / Q                                                      108                               
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[2] / Q                                                      105                               
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[3] / Q                                                      129                               
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[4] / Q                                                      94                                
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[5] / Q                                                      124                               
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[6] / Q                                                      124                               
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[7] / Q                                                      129                               
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[0] / Q                                   51                                
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[1] / Q                                   40                                
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[2] / Q                                   33                                
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[3] / Q                                   35                                
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[4] / Q                                   30                                
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[0] / Y                                          33                                
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[1] / Y                                          31                                
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[2] / Y                                          29                                
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[3] / Y                                          33                                
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[4] / Y                                          30                                
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[5] / Y                                          27                                
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[6] / Y                                          25                                
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfr_we / Q                                               26                                
sys_0.CORE8051S_0.memdatai_8051[0] / Y                                                                38                                
sys_0.CORE8051S_0.memdatai_8051[1] / Y                                                                40                                
sys_0.CORE8051S_0.memdatai_8051[2] / Y                                                                51                                
sys_0.CORE8051S_0.memdatai_8051[3] / Y                                                                32                                
sys_0.CORE8051S_0.memdatai_8051[4] / Y                                                                37                                
sys_0.CORE8051S_0.memdatai_8051[5] / Y                                                                52                                
sys_0.CORE8051S_0.memdatai_8051[6] / Y                                                                42                                
sys_0.CoreWatchdog_0.un5_loaden_0_a3 / Y                                                              33                                
sys_0.CoreUARTapb_0.uUART.make_sys_CoreUARTapb_0_Clock_gen.baud_clock_int / Q                         30                                
sys_0.CoreUARTapb_0.uUART.make_sys_CoreUARTapb_0_Clock_gen.UG10.make_baud_cntr2.un2_baud_cntr / Y     25                                
sys_0.CoreTimer_0.un5_loaden_0_a2_2_a3 / Y                                                            33                                
sys_0.CoreGPIO_0.m3_0_a2_0_a2 / Y                                                                     34                                
sys_0.CoreGPIO_0.PRDATA_iv_0_0_o2[7] / Y                                                              32                                
sys_0.CoreGPIO_0.m47_1_i_0_o2 / Y                                                                     56                                
sys_0.CoreGPIO_0.PRDATA_iv_0_0_a2[7] / Y                                                              32                                
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.UJTAG_inst / URSTB                        51 : 50 asynchronous set/reset    
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[36] / Q                           29                                
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[38] / Q                           32                                
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[76] / Q                           29                                
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[78] / Q                           32                                
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[116] / Q                          33                                
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[118] / Q                          32                                
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[156] / Q                          29                                
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[158] / Q                          32                                
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.SR_4_sqmuxa_0_a3 / Y                      40                                
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.SR_5_sqmuxa_0_a3 / Y                      40                                
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.SR_6_sqmuxa_0_a3 / Y                      40                                
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.SR_7_sqmuxa_0_a3 / Y                      40                                
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.SR_29_i[10] / Y                           37                                
sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.instrreg[3] / Q                                                 32                                
sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.instrreg[4] / Q                                                 31                                
sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.instrreg[5] / Q                                                 28                                
sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.instrreg[6] / Q                                                 28                                
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.rel[7] / Q                                                  25                                
sys_0.BRT_0_0.CORE1553BRT_APB_0.sa_1[1] / Y                                                           32                                
sys_0.BRT_0_0.CORE1553BRT_APB_0.sa_1[2] / Y                                                           64                                
sys_0.BRT_0_0.CORE1553BRT_APB_0.sa_1[3] / Y                                                           128                               
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.BENDREQ / Q                                                      30                                
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_STBME / Q                                                     42                                
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.TXT_CMDSTAT / Q                                                  26                                
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.BUSSEL / Q                                                       32                                
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_MCODE / Q                                                     34                                
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.rstn / Y                                                         349 : 349 asynchronous set/reset  
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.BUSAENC.STATE[0] / Q                                             32                                
NSYSRESET_pad / Y                                                                                     203 : 202 asynchronous set/reset  
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[0] / Q                                            70                                
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[1] / Q                                            94                                
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[2] / Q                                            321                               
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[3] / Q                                            302                               
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[4] / Q                                            120                               
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[5] / Q                                            80                                
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[6] / Q                                            93                                
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[7] / Q                                            46                                
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[8] / Q                                            45                                
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[9] / Q                                            42                                
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[10] / Q                                           39                                
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[11] / Q                                           35                                
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr1_1.dptr1_19_sn_m3 / Y                                  32                                
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un5_dpince / Y                                              33                                
sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.un2_c2 / Y                                                      47                                
sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.un2_c1 / Y                                                      80                                
sys_0.CoreAPB3_0.iPSELS_raw_0_a3[2] / Y                                                               33                                
sys_0.CoreWatchdog_0.Countlde_0 / Y                                                                   32                                
sys_0.CoreWatchdog_0.PrdataNext_iv_0_a2_0[4] / Y                                                      32                                
sys_0.CoreWatchdog_0.Countlde_0_1 / Y                                                                 83                                
sys_0.CoreWatchdog_0.PrdataNext_iv_0_a2_3[4] / Y                                                      33                                
sys_0.CoreAPB3_0.iPSELS_raw_0_a2[3] / Y                                                               36                                
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.un1_mempsack_i_a2_0 / Y                                     48                                
sys_0.CORE8051S_0.MAIN8051_inst.u_instrdec.INCL_MUL_DIV_DA_11.un364_decvec_0_a4_0_a2 / Y              55                                
sys_0.CORE8051S_0.MAIN8051_inst.u_instrdec.N_60_i_i_o3_0_o2 / Y                                       29                                
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un1_codefetche / Y                                          26                                
sys_0.CoreTimer_0.Countlde_0_i / Y                                                                    32                                
sys_0.CoreTimer_0.un1_loadenreg_0_0_0 / Y                                                             32                                
sys_0.CoreGPIO_0.GPOUT_reg_0_sqmuxa_0_a2_0_a3 / Y                                                     32                                
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl_197_e / Y                         36                                
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl_277_e / Y                         36                                
sys_0.CoreAPB3_0.iPSELS_raw_0_a3[1] / Y                                                               39                                
sys_0.CoreTimer_0.PrdataNext_0_iv_0_i_o3[1] / Y                                                       31                                
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl_317_e / Y                         37                                
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl_237_e / Y                         37                                
sys_0.CORE8051S_0.memdatai_m4 / Y                                                                     43                                
sys_0.CoreAPB3_0.iPSELS_raw_0_a3_0[3] / Y                                                             33                                
========================================================================================================================================

@N: FP130 |Promoting Net sys_0.Core8051s_00_PRESETN on CLKINT  I_517 
@N: FP130 |Promoting Net NSYSRESET_c on CLKBUF  NSYSRESET_pad 
@N: FP130 |Promoting Net sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.rstn on CLKINT  I_518 
@N: FP130 |Promoting Net MEM_ADDR_c[2] on CLKINT  I_519 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:36s; CPU Time elapsed 0h:01m:35s; Memory used current: 225MB peak: 272MB)

Replicating Combinational Instance sys_0.CoreAPB3_0.iPSELS_raw_0_a3_0[3], fanout 33 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.memdatai_m4, fanout 43 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl_237_e, fanout 37 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl_317_e, fanout 37 segments 2
Replicating Combinational Instance sys_0.CoreTimer_0.PrdataNext_0_iv_0_i_o3[1], fanout 31 segments 2
Replicating Combinational Instance sys_0.CoreAPB3_0.iPSELS_raw_0_a3[1], fanout 39 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl_277_e, fanout 36 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl_197_e, fanout 36 segments 2
Replicating Combinational Instance sys_0.CoreGPIO_0.GPOUT_reg_0_sqmuxa_0_a2_0_a3, fanout 32 segments 2
Replicating Combinational Instance sys_0.CoreTimer_0.un1_loadenreg_0_0_0, fanout 32 segments 2
Replicating Combinational Instance sys_0.CoreTimer_0.Countlde_0_i, fanout 32 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un1_codefetche, fanout 26 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.u_instrdec.N_60_i_i_o3_0_o2, fanout 29 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.u_instrdec.INCL_MUL_DIV_DA_11.un364_decvec_0_a4_0_a2, fanout 55 segments 3
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.un1_mempsack_i_a2_0, fanout 48 segments 2
Replicating Combinational Instance sys_0.CoreAPB3_0.iPSELS_raw_0_a2[3], fanout 37 segments 2
Replicating Combinational Instance sys_0.CoreWatchdog_0.PrdataNext_iv_0_a2_3[4], fanout 33 segments 2
Replicating Combinational Instance sys_0.CoreWatchdog_0.Countlde_0_1, fanout 83 segments 4
Replicating Combinational Instance sys_0.CoreWatchdog_0.PrdataNext_iv_0_a2_0[4], fanout 32 segments 2
Replicating Combinational Instance sys_0.CoreWatchdog_0.Countlde_0, fanout 32 segments 2
Replicating Combinational Instance sys_0.CoreAPB3_0.iPSELS_raw_0_a3[2], fanout 33 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.un2_c1, fanout 80 segments 4
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.un2_c2, fanout 47 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un5_dpince, fanout 33 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr1_1.dptr1_19_sn_m3, fanout 32 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[11], fanout 36 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[10], fanout 40 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[9], fanout 43 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[8], fanout 46 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[7], fanout 46 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[6], fanout 93 segments 4
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[5], fanout 80 segments 4
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[4], fanout 120 segments 5
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[3], fanout 303 segments 13
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[1], fanout 94 segments 4
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[0], fanout 70 segments 3
Buffering sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.BUSAENC.STATE[0], fanout 32 segments 2
Replicating Sequential Instance sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_MCODE, fanout 34 segments 2
Replicating Sequential Instance sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.BUSSEL, fanout 32 segments 2
Replicating Sequential Instance sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.TXT_CMDSTAT, fanout 26 segments 2
Replicating Sequential Instance sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_STBME, fanout 43 segments 2
Replicating Sequential Instance sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.BENDREQ, fanout 30 segments 2
Replicating Combinational Instance sys_0.BRT_0_0.CORE1553BRT_APB_0.sa_1[3], fanout 128 segments 6
Replicating Combinational Instance sys_0.BRT_0_0.CORE1553BRT_APB_0.sa_1[2], fanout 64 segments 3
Replicating Combinational Instance sys_0.BRT_0_0.CORE1553BRT_APB_0.sa_1[1], fanout 32 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.rel[7], fanout 25 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.instrreg[6], fanout 29 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.instrreg[5], fanout 28 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.instrreg[4], fanout 31 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.instrreg[3], fanout 32 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.SR_29_i[10], fanout 37 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.SR_7_sqmuxa_0_a3, fanout 40 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.SR_6_sqmuxa_0_a3, fanout 40 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.SR_5_sqmuxa_0_a3, fanout 40 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.SR_4_sqmuxa_0_a3, fanout 40 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[158], fanout 32 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[156], fanout 29 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[118], fanout 32 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[116], fanout 33 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[78], fanout 32 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[76], fanout 29 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[38], fanout 32 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[36], fanout 29 segments 2
Buffering sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.urstb, fanout 51 segments 3
Replicating Combinational Instance sys_0.CoreGPIO_0.PRDATA_iv_0_0_a2[7], fanout 33 segments 2
Replicating Combinational Instance sys_0.CoreGPIO_0.m47_1_i_0_o2, fanout 56 segments 3
Replicating Combinational Instance sys_0.CoreGPIO_0.PRDATA_iv_0_0_o2[7], fanout 34 segments 2
Replicating Combinational Instance sys_0.CoreGPIO_0.m3_0_a2_0_a2, fanout 34 segments 2
Replicating Combinational Instance sys_0.CoreTimer_0.un5_loaden_0_a2_2_a3, fanout 33 segments 2
Replicating Combinational Instance sys_0.CoreUARTapb_0.uUART.make_sys_CoreUARTapb_0_Clock_gen.UG10.make_baud_cntr2.un2_baud_cntr, fanout 25 segments 2
Replicating Sequential Instance sys_0.CoreUARTapb_0.uUART.make_sys_CoreUARTapb_0_Clock_gen.baud_clock_int, fanout 30 segments 2
Replicating Combinational Instance sys_0.CoreWatchdog_0.un5_loaden_0_a3, fanout 33 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.memdatai_8051[6], fanout 42 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.memdatai_8051[5], fanout 52 segments 3
Replicating Combinational Instance sys_0.CORE8051S_0.memdatai_8051[4], fanout 37 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.memdatai_8051[3], fanout 32 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.memdatai_8051[2], fanout 51 segments 3
Replicating Combinational Instance sys_0.CORE8051S_0.memdatai_8051[1], fanout 40 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.memdatai_8051[0], fanout 38 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfr_we, fanout 26 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[6], fanout 25 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[5], fanout 27 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[4], fanout 30 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[3], fanout 33 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[2], fanout 29 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[1], fanout 31 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[0], fanout 33 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[4], fanout 30 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[3], fanout 35 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[2], fanout 33 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[1], fanout 40 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[0], fanout 51 segments 3
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[7], fanout 129 segments 6
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[6], fanout 125 segments 6
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[5], fanout 125 segments 6
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[4], fanout 95 segments 4
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[3], fanout 130 segments 6
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[2], fanout 106 segments 5
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[1], fanout 109 segments 5
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[0], fanout 102 segments 5
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.xwb1[2], fanout 25 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.xwb1[0], fanout 25 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.psel_i, fanout 41 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_1[0], fanout 25 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_1[1], fanout 25 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.un1_mempsack_i_a2_0_0, fanout 25 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.un1_acc_var_1_sqmuxa, fanout 43 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.un1_mempsack_i_a2_0, fanout 25 segments 2

Added 3 Buffers
Added 168 Cells via replication
	Added 98 Sequential Cells via replication
	Added 70 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:01m:37s; CPU Time elapsed 0h:01m:35s; Memory used current: 228MB peak: 272MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 51 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 2268 clock pin(s) of sequential element(s)
0 instances converted, 2268 sequential instances remain driven by gated/generated clocks

================================================================================== Non-Gated/Non-Generated Clocks ===================================================================================
Clock Tree ID     Driving Element                                                            Drive Element Type     Fanout     Sample Instance                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0003       sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.UJTAG_inst     UJTAG                  50         sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.IR_xhdl[0]
@K:CKID0004       DebugIf_TCK                                                                port                   1          sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.UJTAG_inst
=====================================================================================================================================================================================================
================================================================================================================== Gated/Generated Clocks ===================================================================================================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance                                    Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       PLL_50Mh_6Mh_0.Core     PLL                    1855       sys_0.CoreWatchdog_0.iPRDATA[31]                   Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       PLL_50Mh_6Mh_0.Core     PLL                    413        sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.MCDMUX[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=============================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:01m:37s; CPU Time elapsed 0h:01m:36s; Memory used current: 189MB peak: 272MB)

Writing Analyst data base C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\synthesis\synwork\Core8051s_ExtSRAM_BRT_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:39s; CPU Time elapsed 0h:01m:37s; Memory used current: 202MB peak: 272MB)

Writing EDIF Netlist and constraint files
J-2015.03M-SP1-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:01m:40s; CPU Time elapsed 0h:01m:39s; Memory used current: 209MB peak: 272MB)


Start final timing analysis (Real Time elapsed 0h:01m:41s; CPU Time elapsed 0h:01m:39s; Memory used current: 202MB peak: 272MB)

@W: MT420 |Found inferred clock Core8051s_ExtSRAM_BRT|DebugIf_TCK with period 10.00ns. Please declare a user-defined clock on object "p:DebugIf_TCK"

@W: MT420 |Found inferred clock jtagu|udrck with period 10.00ns. Please declare a user-defined clock on object "n:sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.udrck"

@W: MT420 |Found inferred clock PLL_50Mh_6Mh|GLB_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:PLL_50Mh_6Mh_0.GLB"

@W: MT420 |Found inferred clock PLL_50Mh_6Mh|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:PLL_50Mh_6Mh_0.GLA"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue May 03 13:36:01 2016
#


Top view:               Core8051s_ExtSRAM_BRT
Library name:           fusion
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        fusion
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -27.002

                                      Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                        Frequency     Frequency     Period        Period        Slack       Type         Group              
------------------------------------------------------------------------------------------------------------------------------------------
Core8051s_ExtSRAM_BRT|DebugIf_TCK     100.0 MHz     NA            10.000        NA            NA          inferred     Inferred_clkgroup_0
PLL_50Mh_6Mh|GLA_inferred_clock       100.0 MHz     27.0 MHz      10.000        37.002        -27.002     inferred     Inferred_clkgroup_2
PLL_50Mh_6Mh|GLB_inferred_clock       100.0 MHz     55.2 MHz      10.000        18.102        -8.102      inferred     Inferred_clkgroup_3
jtagu|udrck                           100.0 MHz     75.3 MHz      10.000        13.281        -3.281      inferred     Inferred_clkgroup_1
==========================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                |    rise  to  rise     |    fall  to  fall   |    rise  to  fall     |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                           Ending                             |  constraint  slack    |  constraint  slack  |  constraint  slack    |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------
Core8051s_ExtSRAM_BRT|DebugIf_TCK  jtagu|udrck                        |  No paths    -        |  No paths    -      |  No paths    -        |  Diff grp    -    
Core8051s_ExtSRAM_BRT|DebugIf_TCK  PLL_50Mh_6Mh|GLA_inferred_clock    |  No paths    -        |  No paths    -      |  No paths    -        |  Diff grp    -    
jtagu|udrck                        Core8051s_ExtSRAM_BRT|DebugIf_TCK  |  No paths    -        |  No paths    -      |  Diff grp    -        |  No paths    -    
jtagu|udrck                        jtagu|udrck                        |  10.000      -3.281   |  No paths    -      |  No paths    -        |  No paths    -    
jtagu|udrck                        PLL_50Mh_6Mh|GLA_inferred_clock    |  Diff grp    -        |  No paths    -      |  No paths    -        |  No paths    -    
PLL_50Mh_6Mh|GLA_inferred_clock    jtagu|udrck                        |  Diff grp    -        |  No paths    -      |  No paths    -        |  No paths    -    
PLL_50Mh_6Mh|GLA_inferred_clock    PLL_50Mh_6Mh|GLA_inferred_clock    |  10.000      -27.002  |  No paths    -      |  5.000       -10.737  |  5.000       3.452
PLL_50Mh_6Mh|GLA_inferred_clock    PLL_50Mh_6Mh|GLB_inferred_clock    |  Diff grp    -        |  No paths    -      |  No paths    -        |  No paths    -    
PLL_50Mh_6Mh|GLB_inferred_clock    PLL_50Mh_6Mh|GLA_inferred_clock    |  Diff grp    -        |  No paths    -      |  No paths    -        |  No paths    -    
PLL_50Mh_6Mh|GLB_inferred_clock    PLL_50Mh_6Mh|GLB_inferred_clock    |  10.000      -8.102   |  No paths    -      |  No paths    -        |  No paths    -    
================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL_50Mh_6Mh|GLA_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                    Starting                                                                     Arrival            
Instance                                                            Reference                           Type         Pin     Net                 Time        Slack  
                                                                    Clock                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[5]     PLL_50Mh_6Mh|GLA_inferred_clock     DFN1C0       Q       sfraddr_8051[5]     0.737       -27.002
sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.instrreg[1]                   PLL_50Mh_6Mh|GLA_inferred_clock     DFN1E1C0     Q       instr[1]            0.737       -26.674
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[4]     PLL_50Mh_6Mh|GLA_inferred_clock     DFN1C0       Q       sfraddr_8051[4]     0.737       -26.524
sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.instrreg[0]                   PLL_50Mh_6Mh|GLA_inferred_clock     DFN1E1C0     Q       instr[0]            0.737       -26.154
sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.curcycle[2]                   PLL_50Mh_6Mh|GLA_inferred_clock     DFN1C0       Q       cycle[2]            0.737       -26.099
sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.instrreg[3]                   PLL_50Mh_6Mh|GLA_inferred_clock     DFN1E1C0     Q       instr[3]            0.580       -26.040
sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.instrreg[2]                   PLL_50Mh_6Mh|GLA_inferred_clock     DFN1E1C0     Q       instr[2]            0.737       -25.887
sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.curcycle[1]                   PLL_50Mh_6Mh|GLA_inferred_clock     DFN1C0       Q       cycle[1]            0.737       -25.857
sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.instrreg[6]                   PLL_50Mh_6Mh|GLA_inferred_clock     DFN1E1C0     Q       instr[6]            0.737       -25.668
sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.curcycle[0]                   PLL_50Mh_6Mh|GLA_inferred_clock     DFN1P0       Q       cycle[0]            0.737       -25.654
====================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                       Starting                                                                                          Required            
Instance                                                               Reference                           Type         Pin      Net                                     Time         Slack  
                                                                       Clock                                                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.psel_i                       PLL_50Mh_6Mh|GLA_inferred_clock     DFN1C0       D        apbCtrlSMCurrentState_RNIFI8UBE1[1]     9.427        -27.002
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.psel_i_0                     PLL_50Mh_6Mh|GLA_inferred_clock     DFN1C0       D        apbCtrlSMCurrentState_RNIFI8UBE1[1]     9.427        -27.002
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.apbCtrlSMCurrentState[0]     PLL_50Mh_6Mh|GLA_inferred_clock     DFN1C0       D        d_psel_0_sqmuxa                         9.427        -26.834
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.pwrite_i                     PLL_50Mh_6Mh|GLA_inferred_clock     DFN1E0C0     D        d_pwrite                                9.427        -26.834
sys_0.CORE8051S_0.intram_instt_ram\.internal_ram.RAM256X8_R0C0         PLL_50Mh_6Mh|GLA_inferred_clock     RAM4K9       BLKB     WEBP                                    9.793        -26.580
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memrd                        PLL_50Mh_6Mh|GLA_inferred_clock     DFN1E0C0     E        memrd_2_sqmuxa                          9.566        -26.163
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memrd                        PLL_50Mh_6Mh|GLA_inferred_clock     DFN1E0C0     D        memrd_0_sqmuxa                          9.461        -26.159
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp[6]                     PLL_50Mh_6Mh|GLA_inferred_clock     DFN1C0       D        sp_5[6]                                 9.461        -26.151
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memwr                        PLL_50Mh_6Mh|GLA_inferred_clock     DFN1E0C0     E        memwr_1_sqmuxa                          9.392        -26.076
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.use_bypass                PLL_50Mh_6Mh|GLA_inferred_clock     DFN1C0       D        ram_sfr_address_0_RNI3QPU872[3]         9.461        -26.017
=============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      36.429
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -27.002

    Number of logic level(s):                22
    Starting point:                          sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[5] / Q
    Ending point:                            sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.psel_i / D
    The start point is clocked by            PLL_50Mh_6Mh|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            PLL_50Mh_6Mh|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                              Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[5]                   DFN1C0     Q        Out     0.737     0.737       -         
sfraddr_8051[5]                                                                   Net        -        -       2.466     -           24        
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4                                  NOR2       B        In      -         3.203       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4                                  NOR2       Y        Out     0.646     3.850       -         
un3_stop_4                                                                        Net        -        -       1.423     -           6         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_0_3                              NOR3C      C        In      -         5.273       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_0_3                              NOR3C      Y        Out     0.666     5.939       -         
un3_stop_4_0_3                                                                    Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_0                                NOR2A      A        In      -         6.260       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_0                                NOR2A      Y        Out     0.516     6.776       -         
un3_stop_4_0                                                                      Net        -        -       1.639     -           8         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNI9R721[1]                             OR2B       B        In      -         8.415       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNI9R721[1]                             OR2B       Y        Out     0.516     8.931       -         
d_N_8_i                                                                           Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNI0VNV2[1]                             AND2       A        In      -         9.253       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNI0VNV2[1]                             AND2       Y        Out     0.514     9.767       -         
acc_RNI0VNV2[1]                                                                   Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNIV0QL5                          AO1D       C        In      -         10.089      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNIV0QL5                          AO1D       Y        Out     0.633     10.721      -         
d_N_12_mux                                                                        Net        -        -       1.279     -           5         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.b1_RNIC7TBC[1]                              MX2        A        In      -         12.000      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.b1_RNIC7TBC[1]                              MX2        Y        Out     0.579     12.579      -         
b1_RNIC7TBC[1]                                                                    Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNINM06D[2]                   OA1        C        In      -         12.901      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNINM06D[2]                   OA1        Y        Out     0.666     13.566      -         
waitcount_RNINM06D[2]                                                             Net        -        -       1.279     -           5         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNI89NLQ[2]                   MX2B       A        In      -         14.845      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNI89NLQ[2]                   MX2B       Y        Out     0.579     15.424      -         
mempsack_i_0_0                                                                    Net        -        -       2.037     -           13        
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un17_mempsack                           NOR3A      C        In      -         17.461      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un17_mempsack                           NOR3A      Y        Out     0.716     18.177      -         
un17_mempsack                                                                     Net        -        -       2.263     -           18        
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un13_pcrele_RNISM1HI2                   OR2        B        In      -         20.440      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un13_pcrele_RNISM1HI2                   OR2        Y        Out     0.514     20.954      -         
un69_pcrele                                                                       Net        -        -       1.279     -           5         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un13_pcrele_RNIBF5QF3                   OR2        B        In      -         22.233      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un13_pcrele_RNIBF5QF3                   OR2        Y        Out     0.514     22.748      -         
un10_pcaddsel                                                                     Net        -        -       1.184     -           4         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un8_dpsel_RNIS4IFL4_0                   NOR3A      C        In      -         23.932      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un8_dpsel_RNIS4IFL4_0                   NOR3A      Y        Out     0.641     24.573      -         
un36_dpsel                                                                        Net        -        -       0.386     -           2         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dps_RNI20NIL4_0[0]                      NOR2A      A        In      -         24.959      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dps_RNI20NIL4_0[0]                      NOR2A      Y        Out     0.627     25.586      -         
memaddr_next_0_sqmuxa_1                                                           Net        -        -       2.172     -           16        
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr_RNIGA7JL4[14]                      NOR2B      B        In      -         27.759      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr_RNIGA7JL4[14]                      NOR2B      Y        Out     0.627     28.386      -         
dptr_m[14]                                                                        Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr1_RNIHBLKB9[14]                     AO1        C        In      -         28.707      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr1_RNIHBLKB9[14]                     AO1        Y        Out     0.633     29.340      -         
memaddr_next_iv_3[14]                                                             Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr1_RNI6M9BOR[14]                     OR3        C        In      -         29.662      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr1_RNI6M9BOR[14]                     OR3        Y        Out     0.751     30.412      -         
memaddr_next_iv_4[14]                                                             Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIHG43JB1[14]                OR3        A        In      -         30.734      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIHG43JB1[14]                OR3        Y        Out     0.488     31.222      -         
memaddr_next[14]                                                                  Net        -        -       0.386     -           2         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIF61N5N2[13]                NOR2B      B        In      -         31.608      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIF61N5N2[13]                NOR2B      Y        Out     0.627     32.235      -         
un10_instr_dec_0                                                                  Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIMK117E1[12]                NOR2B      B        In      -         32.557      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIMK117E1[12]                NOR2B      Y        Out     0.627     33.184      -         
un10_instr_dec                                                                    Net        -        -       0.806     -           3         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIGQJ7BE1[12]                NOR2B      A        In      -         33.991      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIGQJ7BE1[12]                NOR2B      Y        Out     0.514     34.505      -         
un1_apbwrstart                                                                    Net        -        -       0.806     -           3         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.apbCtrlSMCurrentState_RNIFI8UBE1[1]     OA1B       B        In      -         35.311      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.apbCtrlSMCurrentState_RNIFI8UBE1[1]     OA1B       Y        Out     0.732     36.043      -         
apbCtrlSMCurrentState_RNIFI8UBE1[1]                                               Net        -        -       0.386     -           2         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.psel_i                                  DFN1C0     D        In      -         36.429      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 37.002 is 14.638(39.6%) logic and 22.364(60.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      36.429
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -27.002

    Number of logic level(s):                22
    Starting point:                          sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[5] / Q
    Ending point:                            sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.psel_i_0 / D
    The start point is clocked by            PLL_50Mh_6Mh|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            PLL_50Mh_6Mh|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                              Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[5]                   DFN1C0     Q        Out     0.737     0.737       -         
sfraddr_8051[5]                                                                   Net        -        -       2.466     -           24        
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4                                  NOR2       B        In      -         3.203       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4                                  NOR2       Y        Out     0.646     3.850       -         
un3_stop_4                                                                        Net        -        -       1.423     -           6         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_0_3                              NOR3C      C        In      -         5.273       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_0_3                              NOR3C      Y        Out     0.666     5.939       -         
un3_stop_4_0_3                                                                    Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_0                                NOR2A      A        In      -         6.260       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_0                                NOR2A      Y        Out     0.516     6.776       -         
un3_stop_4_0                                                                      Net        -        -       1.639     -           8         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNI9R721[1]                             OR2B       B        In      -         8.415       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNI9R721[1]                             OR2B       Y        Out     0.516     8.931       -         
d_N_8_i                                                                           Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNI0VNV2[1]                             AND2       A        In      -         9.253       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNI0VNV2[1]                             AND2       Y        Out     0.514     9.767       -         
acc_RNI0VNV2[1]                                                                   Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNIV0QL5                          AO1D       C        In      -         10.089      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNIV0QL5                          AO1D       Y        Out     0.633     10.721      -         
d_N_12_mux                                                                        Net        -        -       1.279     -           5         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.b1_RNIC7TBC[1]                              MX2        A        In      -         12.000      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.b1_RNIC7TBC[1]                              MX2        Y        Out     0.579     12.579      -         
b1_RNIC7TBC[1]                                                                    Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNINM06D[2]                   OA1        C        In      -         12.901      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNINM06D[2]                   OA1        Y        Out     0.666     13.566      -         
waitcount_RNINM06D[2]                                                             Net        -        -       1.279     -           5         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNI89NLQ[2]                   MX2B       A        In      -         14.845      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNI89NLQ[2]                   MX2B       Y        Out     0.579     15.424      -         
mempsack_i_0_0                                                                    Net        -        -       2.037     -           13        
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un17_mempsack                           NOR3A      C        In      -         17.461      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un17_mempsack                           NOR3A      Y        Out     0.716     18.177      -         
un17_mempsack                                                                     Net        -        -       2.263     -           18        
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un13_pcrele_RNISM1HI2                   OR2        B        In      -         20.440      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un13_pcrele_RNISM1HI2                   OR2        Y        Out     0.514     20.954      -         
un69_pcrele                                                                       Net        -        -       1.279     -           5         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un13_pcrele_RNIBF5QF3                   OR2        B        In      -         22.233      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un13_pcrele_RNIBF5QF3                   OR2        Y        Out     0.514     22.748      -         
un10_pcaddsel                                                                     Net        -        -       1.184     -           4         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un8_dpsel_RNIS4IFL4_0                   NOR3A      C        In      -         23.932      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un8_dpsel_RNIS4IFL4_0                   NOR3A      Y        Out     0.641     24.573      -         
un36_dpsel                                                                        Net        -        -       0.386     -           2         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dps_RNI20NIL4_0[0]                      NOR2A      A        In      -         24.959      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dps_RNI20NIL4_0[0]                      NOR2A      Y        Out     0.627     25.586      -         
memaddr_next_0_sqmuxa_1                                                           Net        -        -       2.172     -           16        
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr_RNIGA7JL4[14]                      NOR2B      B        In      -         27.759      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr_RNIGA7JL4[14]                      NOR2B      Y        Out     0.627     28.386      -         
dptr_m[14]                                                                        Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr1_RNIHBLKB9[14]                     AO1        C        In      -         28.707      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr1_RNIHBLKB9[14]                     AO1        Y        Out     0.633     29.340      -         
memaddr_next_iv_3[14]                                                             Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr1_RNI6M9BOR[14]                     OR3        C        In      -         29.662      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr1_RNI6M9BOR[14]                     OR3        Y        Out     0.751     30.412      -         
memaddr_next_iv_4[14]                                                             Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIHG43JB1[14]                OR3        A        In      -         30.734      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIHG43JB1[14]                OR3        Y        Out     0.488     31.222      -         
memaddr_next[14]                                                                  Net        -        -       0.386     -           2         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIF61N5N2[13]                NOR2B      B        In      -         31.608      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIF61N5N2[13]                NOR2B      Y        Out     0.627     32.235      -         
un10_instr_dec_0                                                                  Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIMK117E1[12]                NOR2B      B        In      -         32.557      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIMK117E1[12]                NOR2B      Y        Out     0.627     33.184      -         
un10_instr_dec                                                                    Net        -        -       0.806     -           3         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIGQJ7BE1[12]                NOR2B      A        In      -         33.991      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIGQJ7BE1[12]                NOR2B      Y        Out     0.514     34.505      -         
un1_apbwrstart                                                                    Net        -        -       0.806     -           3         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.apbCtrlSMCurrentState_RNIFI8UBE1[1]     OA1B       B        In      -         35.311      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.apbCtrlSMCurrentState_RNIFI8UBE1[1]     OA1B       Y        Out     0.732     36.043      -         
apbCtrlSMCurrentState_RNIFI8UBE1[1]                                               Net        -        -       0.386     -           2         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.psel_i_0                                DFN1C0     D        In      -         36.429      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 37.002 is 14.638(39.6%) logic and 22.364(60.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      36.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -26.889

    Number of logic level(s):                22
    Starting point:                          sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[5] / Q
    Ending point:                            sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.psel_i / D
    The start point is clocked by            PLL_50Mh_6Mh|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            PLL_50Mh_6Mh|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                              Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[5]                   DFN1C0     Q        Out     0.737     0.737       -         
sfraddr_8051[5]                                                                   Net        -        -       2.466     -           24        
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4                                  NOR2       B        In      -         3.203       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4                                  NOR2       Y        Out     0.646     3.850       -         
un3_stop_4                                                                        Net        -        -       1.423     -           6         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_0_3                              NOR3C      C        In      -         5.273       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_0_3                              NOR3C      Y        Out     0.666     5.939       -         
un3_stop_4_0_3                                                                    Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_0                                NOR2A      A        In      -         6.260       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_0                                NOR2A      Y        Out     0.516     6.776       -         
un3_stop_4_0                                                                      Net        -        -       1.639     -           8         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNI9R721[1]                             OR2B       B        In      -         8.415       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNI9R721[1]                             OR2B       Y        Out     0.516     8.931       -         
d_N_8_i                                                                           Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNI0VNV2[1]                             AND2       A        In      -         9.253       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNI0VNV2[1]                             AND2       Y        Out     0.514     9.767       -         
acc_RNI0VNV2[1]                                                                   Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNIV0QL5                          AO1D       C        In      -         10.089      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNIV0QL5                          AO1D       Y        Out     0.633     10.721      -         
d_N_12_mux                                                                        Net        -        -       1.279     -           5         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.b1_RNIC7TBC[1]                              MX2        A        In      -         12.000      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.b1_RNIC7TBC[1]                              MX2        Y        Out     0.579     12.579      -         
b1_RNIC7TBC[1]                                                                    Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNINM06D[2]                   OA1        C        In      -         12.901      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNINM06D[2]                   OA1        Y        Out     0.666     13.566      -         
waitcount_RNINM06D[2]                                                             Net        -        -       1.279     -           5         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNI89NLQ[2]                   MX2B       A        In      -         14.845      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNI89NLQ[2]                   MX2B       Y        Out     0.579     15.424      -         
mempsack_i_0_0                                                                    Net        -        -       2.037     -           13        
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un17_mempsack                           NOR3A      C        In      -         17.461      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un17_mempsack                           NOR3A      Y        Out     0.716     18.177      -         
un17_mempsack                                                                     Net        -        -       2.263     -           18        
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un13_pcrele_RNISM1HI2                   OR2        B        In      -         20.440      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un13_pcrele_RNISM1HI2                   OR2        Y        Out     0.514     20.954      -         
un69_pcrele                                                                       Net        -        -       1.279     -           5         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un13_pcrele_RNIBF5QF3                   OR2        B        In      -         22.233      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un13_pcrele_RNIBF5QF3                   OR2        Y        Out     0.514     22.748      -         
un10_pcaddsel                                                                     Net        -        -       1.184     -           4         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un8_dpsel_RNIS4IFL4_0                   NOR3A      C        In      -         23.932      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un8_dpsel_RNIS4IFL4_0                   NOR3A      Y        Out     0.641     24.573      -         
un36_dpsel                                                                        Net        -        -       0.386     -           2         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dps_RNI20NIL4_0[0]                      NOR2A      A        In      -         24.959      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dps_RNI20NIL4_0[0]                      NOR2A      Y        Out     0.627     25.586      -         
memaddr_next_0_sqmuxa_1                                                           Net        -        -       2.172     -           16        
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr_RNIE87JL4[12]                      NOR2B      B        In      -         27.759      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr_RNIE87JL4[12]                      NOR2B      Y        Out     0.627     28.386      -         
dptr_m[12]                                                                        Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr1_RNID7LKB9[12]                     AO1        C        In      -         28.707      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr1_RNID7LKB9[12]                     AO1        Y        Out     0.633     29.340      -         
memaddr_next_iv_3[12]                                                             Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr1_RNI4H1NGR[12]                     OR3        C        In      -         29.662      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr1_RNI4H1NGR[12]                     OR3        Y        Out     0.751     30.412      -         
memaddr_next_iv_4[12]                                                             Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNI95SEBB1[12]                OR3        A        In      -         30.734      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNI95SEBB1[12]                OR3        Y        Out     0.488     31.222      -         
memaddr_next[12]                                                                  Net        -        -       0.386     -           2         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNI7E0A1N2[12]                NOR2B      B        In      -         31.608      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNI7E0A1N2[12]                NOR2B      Y        Out     0.627     32.235      -         
un10_instr_dec_1                                                                  Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIMK117E1[12]                NOR2B      A        In      -         32.557      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIMK117E1[12]                NOR2B      Y        Out     0.514     33.071      -         
un10_instr_dec                                                                    Net        -        -       0.806     -           3         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIGQJ7BE1[12]                NOR2B      A        In      -         33.878      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIGQJ7BE1[12]                NOR2B      Y        Out     0.514     34.392      -         
un1_apbwrstart                                                                    Net        -        -       0.806     -           3         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.apbCtrlSMCurrentState_RNIFI8UBE1[1]     OA1B       B        In      -         35.198      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.apbCtrlSMCurrentState_RNIFI8UBE1[1]     OA1B       Y        Out     0.732     35.930      -         
apbCtrlSMCurrentState_RNIFI8UBE1[1]                                               Net        -        -       0.386     -           2         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.psel_i                                  DFN1C0     D        In      -         36.316      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 36.889 is 14.525(39.4%) logic and 22.364(60.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      36.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -26.889

    Number of logic level(s):                22
    Starting point:                          sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[5] / Q
    Ending point:                            sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.psel_i / D
    The start point is clocked by            PLL_50Mh_6Mh|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            PLL_50Mh_6Mh|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                              Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[5]                   DFN1C0     Q        Out     0.737     0.737       -         
sfraddr_8051[5]                                                                   Net        -        -       2.466     -           24        
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4                                  NOR2       B        In      -         3.203       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4                                  NOR2       Y        Out     0.646     3.850       -         
un3_stop_4                                                                        Net        -        -       1.423     -           6         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_0_3                              NOR3C      C        In      -         5.273       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_0_3                              NOR3C      Y        Out     0.666     5.939       -         
un3_stop_4_0_3                                                                    Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_0                                NOR2A      A        In      -         6.260       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_0                                NOR2A      Y        Out     0.516     6.776       -         
un3_stop_4_0                                                                      Net        -        -       1.639     -           8         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNI9R721[1]                             OR2B       B        In      -         8.415       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNI9R721[1]                             OR2B       Y        Out     0.516     8.931       -         
d_N_8_i                                                                           Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNI0VNV2[1]                             AND2       A        In      -         9.253       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNI0VNV2[1]                             AND2       Y        Out     0.514     9.767       -         
acc_RNI0VNV2[1]                                                                   Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNIV0QL5                          AO1D       C        In      -         10.089      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNIV0QL5                          AO1D       Y        Out     0.633     10.721      -         
d_N_12_mux                                                                        Net        -        -       1.279     -           5         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.b1_RNIC7TBC[1]                              MX2        A        In      -         12.000      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.b1_RNIC7TBC[1]                              MX2        Y        Out     0.579     12.579      -         
b1_RNIC7TBC[1]                                                                    Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNINM06D[2]                   OA1        C        In      -         12.901      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNINM06D[2]                   OA1        Y        Out     0.666     13.566      -         
waitcount_RNINM06D[2]                                                             Net        -        -       1.279     -           5         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNI89NLQ[2]                   MX2B       A        In      -         14.845      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNI89NLQ[2]                   MX2B       Y        Out     0.579     15.424      -         
mempsack_i_0_0                                                                    Net        -        -       2.037     -           13        
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un17_mempsack                           NOR3A      C        In      -         17.461      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un17_mempsack                           NOR3A      Y        Out     0.716     18.177      -         
un17_mempsack                                                                     Net        -        -       2.263     -           18        
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un13_pcrele_RNISM1HI2                   OR2        B        In      -         20.440      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un13_pcrele_RNISM1HI2                   OR2        Y        Out     0.514     20.954      -         
un69_pcrele                                                                       Net        -        -       1.279     -           5         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un13_pcrele_RNIBF5QF3                   OR2        B        In      -         22.233      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un13_pcrele_RNIBF5QF3                   OR2        Y        Out     0.514     22.748      -         
un10_pcaddsel                                                                     Net        -        -       1.184     -           4         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un8_dpsel_RNIS4IFL4_0                   NOR3A      C        In      -         23.932      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un8_dpsel_RNIS4IFL4_0                   NOR3A      Y        Out     0.641     24.573      -         
un36_dpsel                                                                        Net        -        -       0.386     -           2         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dps_RNI20NIL4_0[0]                      NOR2A      A        In      -         24.959      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dps_RNI20NIL4_0[0]                      NOR2A      Y        Out     0.627     25.586      -         
memaddr_next_0_sqmuxa_1                                                           Net        -        -       2.172     -           16        
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr_RNIF97JL4[13]                      NOR2B      B        In      -         27.759      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr_RNIF97JL4[13]                      NOR2B      Y        Out     0.627     28.386      -         
dptr_m[13]                                                                        Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr1_RNIF9LKB9[13]                     AO1        C        In      -         28.707      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr1_RNIF9LKB9[13]                     AO1        Y        Out     0.633     29.340      -         
memaddr_next_iv_3[13]                                                             Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr1_RNIMU1SNR[13]                     OR3        C        In      -         29.662      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr1_RNIMU1SNR[13]                     OR3        Y        Out     0.751     30.412      -         
memaddr_next_iv_4[13]                                                             Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIULSJIB1[13]                OR3        A        In      -         30.734      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIULSJIB1[13]                OR3        Y        Out     0.488     31.222      -         
memaddr_next[13]                                                                  Net        -        -       0.386     -           2         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIF61N5N2[13]                NOR2B      A        In      -         31.608      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIF61N5N2[13]                NOR2B      Y        Out     0.514     32.122      -         
un10_instr_dec_0                                                                  Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIMK117E1[12]                NOR2B      B        In      -         32.444      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIMK117E1[12]                NOR2B      Y        Out     0.627     33.071      -         
un10_instr_dec                                                                    Net        -        -       0.806     -           3         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIGQJ7BE1[12]                NOR2B      A        In      -         33.878      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIGQJ7BE1[12]                NOR2B      Y        Out     0.514     34.392      -         
un1_apbwrstart                                                                    Net        -        -       0.806     -           3         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.apbCtrlSMCurrentState_RNIFI8UBE1[1]     OA1B       B        In      -         35.198      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.apbCtrlSMCurrentState_RNIFI8UBE1[1]     OA1B       Y        Out     0.732     35.930      -         
apbCtrlSMCurrentState_RNIFI8UBE1[1]                                               Net        -        -       0.386     -           2         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.psel_i                                  DFN1C0     D        In      -         36.316      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 36.889 is 14.525(39.4%) logic and 22.364(60.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      36.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -26.889

    Number of logic level(s):                22
    Starting point:                          sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[5] / Q
    Ending point:                            sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.psel_i_0 / D
    The start point is clocked by            PLL_50Mh_6Mh|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            PLL_50Mh_6Mh|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                              Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[5]                   DFN1C0     Q        Out     0.737     0.737       -         
sfraddr_8051[5]                                                                   Net        -        -       2.466     -           24        
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4                                  NOR2       B        In      -         3.203       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4                                  NOR2       Y        Out     0.646     3.850       -         
un3_stop_4                                                                        Net        -        -       1.423     -           6         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_0_3                              NOR3C      C        In      -         5.273       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_0_3                              NOR3C      Y        Out     0.666     5.939       -         
un3_stop_4_0_3                                                                    Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_0                                NOR2A      A        In      -         6.260       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_0                                NOR2A      Y        Out     0.516     6.776       -         
un3_stop_4_0                                                                      Net        -        -       1.639     -           8         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNI9R721[1]                             OR2B       B        In      -         8.415       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNI9R721[1]                             OR2B       Y        Out     0.516     8.931       -         
d_N_8_i                                                                           Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNI0VNV2[1]                             AND2       A        In      -         9.253       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNI0VNV2[1]                             AND2       Y        Out     0.514     9.767       -         
acc_RNI0VNV2[1]                                                                   Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNIV0QL5                          AO1D       C        In      -         10.089      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNIV0QL5                          AO1D       Y        Out     0.633     10.721      -         
d_N_12_mux                                                                        Net        -        -       1.279     -           5         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.b1_RNIC7TBC[1]                              MX2        A        In      -         12.000      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.b1_RNIC7TBC[1]                              MX2        Y        Out     0.579     12.579      -         
b1_RNIC7TBC[1]                                                                    Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNINM06D[2]                   OA1        C        In      -         12.901      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNINM06D[2]                   OA1        Y        Out     0.666     13.566      -         
waitcount_RNINM06D[2]                                                             Net        -        -       1.279     -           5         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNI89NLQ[2]                   MX2B       A        In      -         14.845      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNI89NLQ[2]                   MX2B       Y        Out     0.579     15.424      -         
mempsack_i_0_0                                                                    Net        -        -       2.037     -           13        
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un17_mempsack                           NOR3A      C        In      -         17.461      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un17_mempsack                           NOR3A      Y        Out     0.716     18.177      -         
un17_mempsack                                                                     Net        -        -       2.263     -           18        
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un13_pcrele_RNISM1HI2                   OR2        B        In      -         20.440      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un13_pcrele_RNISM1HI2                   OR2        Y        Out     0.514     20.954      -         
un69_pcrele                                                                       Net        -        -       1.279     -           5         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un13_pcrele_RNIBF5QF3                   OR2        B        In      -         22.233      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un13_pcrele_RNIBF5QF3                   OR2        Y        Out     0.514     22.748      -         
un10_pcaddsel                                                                     Net        -        -       1.184     -           4         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un8_dpsel_RNIS4IFL4_0                   NOR3A      C        In      -         23.932      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un8_dpsel_RNIS4IFL4_0                   NOR3A      Y        Out     0.641     24.573      -         
un36_dpsel                                                                        Net        -        -       0.386     -           2         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dps_RNI20NIL4_0[0]                      NOR2A      A        In      -         24.959      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dps_RNI20NIL4_0[0]                      NOR2A      Y        Out     0.627     25.586      -         
memaddr_next_0_sqmuxa_1                                                           Net        -        -       2.172     -           16        
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr_RNIE87JL4[12]                      NOR2B      B        In      -         27.759      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr_RNIE87JL4[12]                      NOR2B      Y        Out     0.627     28.386      -         
dptr_m[12]                                                                        Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr1_RNID7LKB9[12]                     AO1        C        In      -         28.707      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr1_RNID7LKB9[12]                     AO1        Y        Out     0.633     29.340      -         
memaddr_next_iv_3[12]                                                             Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr1_RNI4H1NGR[12]                     OR3        C        In      -         29.662      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr1_RNI4H1NGR[12]                     OR3        Y        Out     0.751     30.412      -         
memaddr_next_iv_4[12]                                                             Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNI95SEBB1[12]                OR3        A        In      -         30.734      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNI95SEBB1[12]                OR3        Y        Out     0.488     31.222      -         
memaddr_next[12]                                                                  Net        -        -       0.386     -           2         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNI7E0A1N2[12]                NOR2B      B        In      -         31.608      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNI7E0A1N2[12]                NOR2B      Y        Out     0.627     32.235      -         
un10_instr_dec_1                                                                  Net        -        -       0.322     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIMK117E1[12]                NOR2B      A        In      -         32.557      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIMK117E1[12]                NOR2B      Y        Out     0.514     33.071      -         
un10_instr_dec                                                                    Net        -        -       0.806     -           3         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIGQJ7BE1[12]                NOR2B      A        In      -         33.878      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i_RNIGQJ7BE1[12]                NOR2B      Y        Out     0.514     34.392      -         
un1_apbwrstart                                                                    Net        -        -       0.806     -           3         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.apbCtrlSMCurrentState_RNIFI8UBE1[1]     OA1B       B        In      -         35.198      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.apbCtrlSMCurrentState_RNIFI8UBE1[1]     OA1B       Y        Out     0.732     35.930      -         
apbCtrlSMCurrentState_RNIFI8UBE1[1]                                               Net        -        -       0.386     -           2         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.psel_i_0                                DFN1C0     D        In      -         36.316      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 36.889 is 14.525(39.4%) logic and 22.364(60.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PLL_50Mh_6Mh|GLB_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                               Arrival           
Instance                                              Reference                           Type         Pin     Net           Time        Slack 
                                                      Clock                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR[3]     PLL_50Mh_6Mh|GLB_inferred_clock     DFN1E1C1     Q       CMDVAL[8]     0.737       -8.102
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR[1]     PLL_50Mh_6Mh|GLB_inferred_clock     DFN1E1C1     Q       CMDVAL[6]     0.737       -7.814
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR[2]     PLL_50Mh_6Mh|GLB_inferred_clock     DFN1E1C1     Q       CMDVAL[7]     0.737       -7.551
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR[4]     PLL_50Mh_6Mh|GLB_inferred_clock     DFN1E1C1     Q       CMDVAL[9]     0.737       -6.764
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR[0]     PLL_50Mh_6Mh|GLB_inferred_clock     DFN1E1C1     Q       CMDVAL[5]     0.737       -6.536
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.DSTATE[0]        PLL_50Mh_6Mh|GLB_inferred_clock     DFN1E0C1     Q       DSTATE[0]     0.737       -4.261
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.DSTATE[3]        PLL_50Mh_6Mh|GLB_inferred_clock     DFN1C1       Q       DSTATE[3]     0.580       -4.042
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_STBME         PLL_50Mh_6Mh|GLB_inferred_clock     DFN1C1       Q       CW_STBME      0.737       -3.879
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.STARTMSG         PLL_50Mh_6Mh|GLB_inferred_clock     DFN1C1       Q       STARTMSG      0.737       -3.768
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_MCWC[3]       PLL_50Mh_6Mh|GLB_inferred_clock     DFN1E1C1     Q       CMDVAL[3]     0.737       -3.219
===============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                                   Required           
Instance                                           Reference                           Type         Pin     Net               Time         Slack 
                                                   Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY       PLL_50Mh_6Mh|GLB_inferred_clock     DFN1C1       D       CMDOKAY_RNO       9.427        -8.102
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.DSTATE[3]     PLL_50Mh_6Mh|GLB_inferred_clock     DFN1C1       D       DSTATE_RNO[3]     9.427        -4.261
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.MADDR[0]      PLL_50Mh_6Mh|GLB_inferred_clock     DFN1E1C1     E       N_1381            9.392        -2.727
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.MADDR[1]      PLL_50Mh_6Mh|GLB_inferred_clock     DFN1E1C1     E       N_1381            9.392        -2.727
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.MADDR[2]      PLL_50Mh_6Mh|GLB_inferred_clock     DFN1E1C1     E       N_1381            9.392        -2.727
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.MADDR[3]      PLL_50Mh_6Mh|GLB_inferred_clock     DFN1E1C1     E       N_1381            9.392        -2.727
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.MADDR[4]      PLL_50Mh_6Mh|GLB_inferred_clock     DFN1E1C1     E       N_1381            9.392        -2.727
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.DSTATE[2]     PLL_50Mh_6Mh|GLB_inferred_clock     DFN1E0C1     D       DSTATE_35[2]      9.496        -2.687
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.DATCNT[0]     PLL_50Mh_6Mh|GLB_inferred_clock     DFN1E1C1     E       DATCNTe           9.392        -2.541
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.DATCNT[1]     PLL_50Mh_6Mh|GLB_inferred_clock     DFN1E1C1     E       DATCNTe           9.392        -2.541
=================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      17.529
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.102

    Number of logic level(s):                12
    Starting point:                          sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR[3] / Q
    Ending point:                            sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY / D
    The start point is clocked by            PLL_50Mh_6Mh|GLB_inferred_clock [rising] on pin CLK
    The end   point is clocked by            PLL_50Mh_6Mh|GLB_inferred_clock [rising] on pin CLK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR[3]              DFN1E1C1     Q        Out     0.737     0.737       -         
CMDVAL[8]                                                      Net          -        -       1.994     -           12        
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNI8LQP[1]      NOR3         B        In      -         2.730       -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNI8LQP[1]      NOR3         Y        Out     0.714     3.445       -         
un2_legmode_2                                                  Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNIOO1B1[0]     NOR3A        A        In      -         3.766       -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNIOO1B1[0]     NOR3A        Y        Out     0.664     4.430       -         
un2_legmode                                                    Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNIGH3M2[0]     AO1          C        In      -         4.752       -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNIGH3M2[0]     AO1          Y        Out     0.655     5.407       -         
un3_legmode                                                    Net          -        -       2.082     -           14        
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_MCWC_RNIBOP73_3[3]     MX2          S        In      -         7.489       -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_MCWC_RNIBOP73_3[3]     MX2          Y        Out     0.480     7.968       -         
sa_1_4[3]                                                      Net          -        -       2.409     -           22        
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_254           MX2          S        In      -         10.377      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_254           MX2          Y        Out     0.480     10.857      -         
N_587                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_126           MX2          B        In      -         11.179      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_126           MX2          Y        Out     0.586     11.764      -         
N_588                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_62            MX2          B        In      -         12.086      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_62            MX2          Y        Out     0.586     12.671      -         
N_589_0                                                        Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_30            MX2          B        In      -         12.993      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_30            MX2          Y        Out     0.586     13.579      -         
un369_core_cmdokin                                             Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_14            MX2          B        In      -         13.900      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_14            MX2          Y        Out     0.586     14.486      -         
N_467                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_6             MX2          B        In      -         14.807      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_6             MX2          Y        Out     0.586     15.393      -         
N_468                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_1             MX2          B        In      -         15.714      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_1             MX2          Y        Out     0.586     16.300      -         
N_469                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO               MX2C         B        In      -         16.622      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO               MX2C         Y        Out     0.586     17.207      -         
CMDOKAY_RNO                                                    Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY                   DFN1C1       D        In      -         17.529      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 18.102 is 8.403(46.4%) logic and 9.700(53.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      17.512
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.085

    Number of logic level(s):                12
    Starting point:                          sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR[3] / Q
    Ending point:                            sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY / D
    The start point is clocked by            PLL_50Mh_6Mh|GLB_inferred_clock [rising] on pin CLK
    The end   point is clocked by            PLL_50Mh_6Mh|GLB_inferred_clock [rising] on pin CLK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR[3]              DFN1E1C1     Q        Out     0.737     0.737       -         
CMDVAL[8]                                                      Net          -        -       1.994     -           12        
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNI8LQP[1]      NOR3         B        In      -         2.730       -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNI8LQP[1]      NOR3         Y        Out     0.714     3.445       -         
un2_legmode_2                                                  Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNIOO1B1[0]     NOR3A        A        In      -         3.766       -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNIOO1B1[0]     NOR3A        Y        Out     0.664     4.430       -         
un2_legmode                                                    Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNIGH3M2[0]     AO1          C        In      -         4.752       -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNIGH3M2[0]     AO1          Y        Out     0.655     5.407       -         
un3_legmode                                                    Net          -        -       2.082     -           14        
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_MCWC_RNIBOP73_1[3]     MX2          S        In      -         7.489       -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_MCWC_RNIBOP73_1[3]     MX2          Y        Out     0.480     7.968       -         
sa_1_0[3]                                                      Net          -        -       2.409     -           22        
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_222           MX2          S        In      -         10.377      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_222           MX2          Y        Out     0.480     10.857      -         
N_692                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_110           MX2          B        In      -         11.179      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_110           MX2          Y        Out     0.586     11.764      -         
N_693                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_54            MX2          B        In      -         12.086      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_54            MX2          Y        Out     0.586     12.671      -         
N_694                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_26            MX2          B        In      -         12.993      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_26            MX2          Y        Out     0.586     13.579      -         
un344_core_cmdokin                                             Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_12            MX2          B        In      -         13.900      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_12            MX2          Y        Out     0.586     14.486      -         
N_464                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_5             MX2          B        In      -         14.807      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_5             MX2          Y        Out     0.586     15.393      -         
N_465                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_1             MX2          A        In      -         15.714      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_1             MX2          Y        Out     0.568     16.283      -         
N_469                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO               MX2C         B        In      -         16.604      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO               MX2C         Y        Out     0.586     17.190      -         
CMDOKAY_RNO                                                    Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY                   DFN1C1       D        In      -         17.512      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 18.085 is 8.386(46.4%) logic and 9.700(53.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      17.512
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.085

    Number of logic level(s):                12
    Starting point:                          sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR[3] / Q
    Ending point:                            sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY / D
    The start point is clocked by            PLL_50Mh_6Mh|GLB_inferred_clock [rising] on pin CLK
    The end   point is clocked by            PLL_50Mh_6Mh|GLB_inferred_clock [rising] on pin CLK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR[3]              DFN1E1C1     Q        Out     0.737     0.737       -         
CMDVAL[8]                                                      Net          -        -       1.994     -           12        
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNI8LQP[1]      NOR3         B        In      -         2.730       -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNI8LQP[1]      NOR3         Y        Out     0.714     3.445       -         
un2_legmode_2                                                  Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNIOO1B1[0]     NOR3A        A        In      -         3.766       -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNIOO1B1[0]     NOR3A        Y        Out     0.664     4.430       -         
un2_legmode                                                    Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNIGH3M2[0]     AO1          C        In      -         4.752       -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNIGH3M2[0]     AO1          Y        Out     0.655     5.407       -         
un3_legmode                                                    Net          -        -       2.082     -           14        
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_MCWC_RNIBOP73[3]       MX2          S        In      -         7.489       -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_MCWC_RNIBOP73[3]       MX2          Y        Out     0.480     7.968       -         
sa_1_3[3]                                                      Net          -        -       2.409     -           22        
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_190           MX2          S        In      -         10.377      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_190           MX2          Y        Out     0.480     10.857      -         
N_527                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_94            MX2          B        In      -         11.179      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_94            MX2          Y        Out     0.586     11.764      -         
N_528                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_46            MX2          B        In      -         12.086      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_46            MX2          Y        Out     0.586     12.671      -         
N_529                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_22            MX2          B        In      -         12.993      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_22            MX2          Y        Out     0.586     13.579      -         
un174_core_cmdokin                                             Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_10            MX2          B        In      -         13.900      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_10            MX2          Y        Out     0.586     14.486      -         
N_460                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_3             MX2          B        In      -         14.807      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_3             MX2          Y        Out     0.586     15.393      -         
N_461                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_0             MX2          B        In      -         15.714      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_0             MX2          Y        Out     0.586     16.300      -         
N_462                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO               MX2C         A        In      -         16.622      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO               MX2C         Y        Out     0.568     17.190      -         
CMDOKAY_RNO                                                    Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY                   DFN1C1       D        In      -         17.512      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 18.085 is 8.386(46.4%) logic and 9.700(53.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      17.512
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.085

    Number of logic level(s):                12
    Starting point:                          sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR[3] / Q
    Ending point:                            sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY / D
    The start point is clocked by            PLL_50Mh_6Mh|GLB_inferred_clock [rising] on pin CLK
    The end   point is clocked by            PLL_50Mh_6Mh|GLB_inferred_clock [rising] on pin CLK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR[3]              DFN1E1C1     Q        Out     0.737     0.737       -         
CMDVAL[8]                                                      Net          -        -       1.994     -           12        
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNI8LQP[1]      NOR3         B        In      -         2.730       -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNI8LQP[1]      NOR3         Y        Out     0.714     3.445       -         
un2_legmode_2                                                  Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNIOO1B1[0]     NOR3A        A        In      -         3.766       -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNIOO1B1[0]     NOR3A        Y        Out     0.664     4.430       -         
un2_legmode                                                    Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNIGH3M2[0]     AO1          C        In      -         4.752       -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNIGH3M2[0]     AO1          Y        Out     0.655     5.407       -         
un3_legmode                                                    Net          -        -       2.082     -           14        
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_MCWC_RNIBOP73_3[3]     MX2          S        In      -         7.489       -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_MCWC_RNIBOP73_3[3]     MX2          Y        Out     0.480     7.968       -         
sa_1_4[3]                                                      Net          -        -       2.409     -           22        
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_253           MX2          S        In      -         10.377      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_253           MX2          Y        Out     0.480     10.857      -         
N_586                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_126           MX2          A        In      -         11.179      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_126           MX2          Y        Out     0.568     11.747      -         
N_588                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_62            MX2          B        In      -         12.068      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_62            MX2          Y        Out     0.586     12.654      -         
N_589_0                                                        Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_30            MX2          B        In      -         12.976      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_30            MX2          Y        Out     0.586     13.561      -         
un369_core_cmdokin                                             Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_14            MX2          B        In      -         13.883      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_14            MX2          Y        Out     0.586     14.468      -         
N_467                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_6             MX2          B        In      -         14.790      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_6             MX2          Y        Out     0.586     15.376      -         
N_468                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_1             MX2          B        In      -         15.697      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_1             MX2          Y        Out     0.586     16.283      -         
N_469                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO               MX2C         B        In      -         16.604      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO               MX2C         Y        Out     0.586     17.190      -         
CMDOKAY_RNO                                                    Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY                   DFN1C1       D        In      -         17.512      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 18.085 is 8.386(46.4%) logic and 9.700(53.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      17.512
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.085

    Number of logic level(s):                12
    Starting point:                          sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR[3] / Q
    Ending point:                            sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY / D
    The start point is clocked by            PLL_50Mh_6Mh|GLB_inferred_clock [rising] on pin CLK
    The end   point is clocked by            PLL_50Mh_6Mh|GLB_inferred_clock [rising] on pin CLK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR[3]              DFN1E1C1     Q        Out     0.737     0.737       -         
CMDVAL[8]                                                      Net          -        -       1.994     -           12        
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNI8LQP[1]      NOR3         B        In      -         2.730       -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNI8LQP[1]      NOR3         Y        Out     0.714     3.445       -         
un2_legmode_2                                                  Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNIOO1B1[0]     NOR3A        A        In      -         3.766       -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNIOO1B1[0]     NOR3A        Y        Out     0.664     4.430       -         
un2_legmode                                                    Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNIGH3M2[0]     AO1          C        In      -         4.752       -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_SUBADR_RNIGH3M2[0]     AO1          Y        Out     0.655     5.407       -         
un3_legmode                                                    Net          -        -       2.082     -           14        
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_MCWC_RNIBOP73_1[3]     MX2          S        In      -         7.489       -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CW_MCWC_RNIBOP73_1[3]     MX2          Y        Out     0.480     7.968       -         
sa_1_0[3]                                                      Net          -        -       2.409     -           22        
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_246           MX2          S        In      -         10.377      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_246           MX2          Y        Out     0.480     10.857      -         
N_557                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_122           MX2          B        In      -         11.179      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_122           MX2          Y        Out     0.586     11.764      -         
N_558                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_60            MX2          B        In      -         12.086      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_60            MX2          Y        Out     0.586     12.671      -         
N_559                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_29            MX2          B        In      -         12.993      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_29            MX2          Y        Out     0.586     13.579      -         
un270_core_cmdokin                                             Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_14            MX2          A        In      -         13.900      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_14            MX2          Y        Out     0.568     14.468      -         
N_467                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_6             MX2          B        In      -         14.790      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_6             MX2          Y        Out     0.586     15.376      -         
N_468                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_1             MX2          B        In      -         15.697      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO_1             MX2          Y        Out     0.586     16.283      -         
N_469                                                          Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO               MX2C         B        In      -         16.604      -         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY_RNO               MX2C         Y        Out     0.586     17.190      -         
CMDOKAY_RNO                                                    Net          -        -       0.322     -           1         
sys_0.BRT_0_0.CORE1553BRT_APB_0.U300.CMDOKAY                   DFN1C1       D        In      -         17.512      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 18.085 is 8.386(46.4%) logic and 9.700(53.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: jtagu|udrck
====================================



Starting Points with Worst Slack
********************************

                                                                             Starting                                        Arrival           
Instance                                                                     Reference       Type         Pin     Net        Time        Slack 
                                                                             Clock                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[7]     jtagu|udrck     DFN1E1C0     Q       IR[7]      0.737       -3.281
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[6]     jtagu|udrck     DFN1E1C0     Q       IR[6]      0.737       -2.739
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[5]     jtagu|udrck     DFN1E1C0     Q       IR[5]      0.737       -2.658
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[1]     jtagu|udrck     DFN1E1P0     Q       IR[1]      0.737       -0.857
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[0]     jtagu|udrck     DFN1E1C0     Q       IR[0]      0.737       -0.744
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[3]     jtagu|udrck     DFN1E1C0     Q       IR[3]      0.580       0.767 
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[8]          jtagu|udrck     DFN1C0       Q       JDO[8]     0.737       1.743 
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[6]          jtagu|udrck     DFN1C0       Q       JDO[6]     0.737       1.756 
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[7]          jtagu|udrck     DFN1C0       Q       JDO[7]     0.737       1.756 
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[0]          jtagu|udrck     DFN1C0       Q       JDO[0]     0.737       2.242 
===============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                         Required           
Instance                                                                 Reference       Type       Pin     Net           Time         Slack 
                                                                         Clock                                                               
---------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[5]      jtagu|udrck     DFN1C0     D       SR_29[5]      9.427        -3.281
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[6]      jtagu|udrck     DFN1C0     D       SR_29[6]      9.427        -3.281
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[10]     jtagu|udrck     DFN1C0     D       SR_29[10]     9.427        -3.108
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[11]     jtagu|udrck     DFN1C0     D       SR_29[11]     9.427        -3.108
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[12]     jtagu|udrck     DFN1C0     D       SR_29[12]     9.427        -3.108
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[13]     jtagu|udrck     DFN1C0     D       SR_29[13]     9.427        -3.108
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[15]     jtagu|udrck     DFN1C0     D       SR_29[15]     9.427        -3.108
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[23]     jtagu|udrck     DFN1C0     D       SR_29[23]     9.427        -3.108
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[16]     jtagu|udrck     DFN1C0     D       SR_29[16]     9.427        -2.990
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[17]     jtagu|udrck     DFN1C0     D       SR_29[17]     9.427        -2.990
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      12.708
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.281

    Number of logic level(s):                8
    Starting point:                          sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[7] / Q
    Ending point:                            sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[5] / D
    The start point is clocked by            jtagu|udrck [rising] on pin CLK
    The end   point is clocked by            jtagu|udrck [rising] on pin CLK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[7]                DFN1E1C0     Q        Out     0.737     0.737       -         
IR[7]                                                                                   Net          -        -       2.082     -           14        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI1J5S[7]        OR2A         A        In      -         2.819       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI1J5S[7]        OR2A         Y        Out     0.466     3.285       -         
N_307                                                                                   Net          -        -       1.708     -           10        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI0M7A4[6]       NOR3A        C        In      -         4.993       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI0M7A4[6]       NOR3A        Y        Out     0.641     5.635       -         
N_82                                                                                    Net          -        -       0.322     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI0CFK8[6]       OR2          B        In      -         5.956       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI0CFK8[6]       OR2          Y        Out     0.646     6.603       -         
SR_3_sqmuxa                                                                             Net          -        -       1.708     -           10        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_29_1_iv_2_RNO_0[5]     NOR2B        A        In      -         8.311       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_29_1_iv_2_RNO_0[5]     NOR2B        Y        Out     0.514     8.825       -         
acc_m[5]                                                                                Net          -        -       0.322     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_29_1_iv_2[5]           OR2          B        In      -         9.147       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_29_1_iv_2[5]           OR2          Y        Out     0.646     9.793       -         
SR_29_1_iv_2[5]                                                                         Net          -        -       0.322     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_29_1_iv_3[5]           OR2          A        In      -         10.115      -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_29_1_iv_3[5]           OR2          Y        Out     0.507     10.622      -         
SR_29_1_iv_3[5]                                                                         Net          -        -       0.322     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_0[5]               AO1          C        In      -         10.944      -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_0[5]               AO1          Y        Out     0.633     11.576      -         
SR_29_1_iv_4[5]                                                                         Net          -        -       0.322     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO[5]                 OR3          A        In      -         11.898      -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO[5]                 OR3          Y        Out     0.488     12.386      -         
SR_29[5]                                                                                Net          -        -       0.322     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[5]                     DFN1C0       D        In      -         12.708      -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 13.281 is 5.853(44.1%) logic and 7.428(55.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      12.708
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.281

    Number of logic level(s):                8
    Starting point:                          sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[7] / Q
    Ending point:                            sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[6] / D
    The start point is clocked by            jtagu|udrck [rising] on pin CLK
    The end   point is clocked by            jtagu|udrck [rising] on pin CLK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[7]                DFN1E1C0     Q        Out     0.737     0.737       -         
IR[7]                                                                                   Net          -        -       2.082     -           14        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI1J5S[7]        OR2A         A        In      -         2.819       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI1J5S[7]        OR2A         Y        Out     0.466     3.285       -         
N_307                                                                                   Net          -        -       1.708     -           10        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI0M7A4[6]       NOR3A        C        In      -         4.993       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI0M7A4[6]       NOR3A        Y        Out     0.641     5.635       -         
N_82                                                                                    Net          -        -       0.322     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI0CFK8[6]       OR2          B        In      -         5.956       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI0CFK8[6]       OR2          Y        Out     0.646     6.603       -         
SR_3_sqmuxa                                                                             Net          -        -       1.708     -           10        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_29_1_iv_2_RNO_0[6]     NOR2B        A        In      -         8.311       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_29_1_iv_2_RNO_0[6]     NOR2B        Y        Out     0.514     8.825       -         
acc_m[6]                                                                                Net          -        -       0.322     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_29_1_iv_2[6]           OR2          B        In      -         9.147       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_29_1_iv_2[6]           OR2          Y        Out     0.646     9.793       -         
SR_29_1_iv_2[6]                                                                         Net          -        -       0.322     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_29_1_iv_3[6]           OR2          A        In      -         10.115      -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_29_1_iv_3[6]           OR2          Y        Out     0.507     10.622      -         
SR_29_1_iv_3[6]                                                                         Net          -        -       0.322     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_0[6]               AO1          C        In      -         10.944      -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_0[6]               AO1          Y        Out     0.633     11.576      -         
SR_29_1_iv_4[6]                                                                         Net          -        -       0.322     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO[6]                 OR3          A        In      -         11.898      -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO[6]                 OR3          Y        Out     0.488     12.386      -         
SR_29[6]                                                                                Net          -        -       0.322     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[6]                     DFN1C0       D        In      -         12.708      -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 13.281 is 5.853(44.1%) logic and 7.428(55.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      12.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.108

    Number of logic level(s):                6
    Starting point:                          sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[7] / Q
    Ending point:                            sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[23] / D
    The start point is clocked by            jtagu|udrck [rising] on pin CLK
    The end   point is clocked by            jtagu|udrck [rising] on pin CLK

Instance / Net                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[7]              DFN1E1C0     Q        Out     0.737     0.737       -         
IR[7]                                                                                 Net          -        -       2.082     -           14        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI1J5S[7]      OR2A         A        In      -         2.819       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI1J5S[7]      OR2A         Y        Out     0.466     3.285       -         
N_307                                                                                 Net          -        -       1.708     -           10        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI1JJ74     NOR3         C        In      -         4.993       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI1JJ74     NOR3         Y        Out     0.683     5.676       -         
N_113                                                                                 Net          -        -       0.806     -           3         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNILERC4     NOR3A        A        In      -         6.483       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNILERC4     NOR3A        Y        Out     0.641     7.124       -         
SR_6_sqmuxa_0                                                                         Net          -        -       2.353     -           20        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_6[23]            NOR2B        B        In      -         9.477       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_6[23]            NOR2B        Y        Out     0.627     10.105      -         
Trigger_m[103]                                                                        Net          -        -       0.322     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_1[23]            OR3          C        In      -         10.426      -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_1[23]            OR3          Y        Out     0.751     11.177      -         
SR_29_0_iv_1[23]                                                                      Net          -        -       0.322     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO[23]              OR3          B        In      -         11.498      -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO[23]              OR3          Y        Out     0.714     12.213      -         
SR_29[23]                                                                             Net          -        -       0.322     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[23]                  DFN1C0       D        In      -         12.534      -         
====================================================================================================================================================
Total path delay (propagation time + setup) of 13.108 is 5.193(39.6%) logic and 7.915(60.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      12.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.108

    Number of logic level(s):                6
    Starting point:                          sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[7] / Q
    Ending point:                            sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[10] / D
    The start point is clocked by            jtagu|udrck [rising] on pin CLK
    The end   point is clocked by            jtagu|udrck [rising] on pin CLK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[7]                DFN1E1C0     Q        Out     0.737     0.737       -         
IR[7]                                                                                   Net          -        -       2.082     -           14        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI1J5S[7]        OR2A         A        In      -         2.819       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI1J5S[7]        OR2A         Y        Out     0.466     3.285       -         
N_307                                                                                   Net          -        -       1.708     -           10        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI1JJ74       NOR3         C        In      -         4.993       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI1JJ74       NOR3         Y        Out     0.683     5.676       -         
N_113                                                                                   Net          -        -       0.806     -           3         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNILERC4_0     NOR3A        A        In      -         6.483       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNILERC4_0     NOR3A        Y        Out     0.641     7.124       -         
SR_6_sqmuxa                                                                             Net          -        -       2.353     -           20        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_6[10]              NOR2B        B        In      -         9.477       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_6[10]              NOR2B        Y        Out     0.627     10.105      -         
Trigger_m[90]                                                                           Net          -        -       0.322     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_1[10]              OR3          C        In      -         10.426      -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_1[10]              OR3          Y        Out     0.751     11.177      -         
SR_29_1_iv_1[10]                                                                        Net          -        -       0.322     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO[10]                OR3          B        In      -         11.498      -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO[10]                OR3          Y        Out     0.714     12.213      -         
SR_29[10]                                                                               Net          -        -       0.322     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[10]                    DFN1C0       D        In      -         12.534      -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 13.108 is 5.193(39.6%) logic and 7.915(60.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      12.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.108

    Number of logic level(s):                6
    Starting point:                          sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[7] / Q
    Ending point:                            sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[15] / D
    The start point is clocked by            jtagu|udrck [rising] on pin CLK
    The end   point is clocked by            jtagu|udrck [rising] on pin CLK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[7]                DFN1E1C0     Q        Out     0.737     0.737       -         
IR[7]                                                                                   Net          -        -       2.082     -           14        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI1J5S[7]        OR2A         A        In      -         2.819       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI1J5S[7]        OR2A         Y        Out     0.466     3.285       -         
N_307                                                                                   Net          -        -       1.708     -           10        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI1JJ74       NOR3         C        In      -         4.993       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI1JJ74       NOR3         Y        Out     0.683     5.676       -         
N_113                                                                                   Net          -        -       0.806     -           3         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNILERC4_0     NOR3A        A        In      -         6.483       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNILERC4_0     NOR3A        Y        Out     0.641     7.124       -         
SR_6_sqmuxa                                                                             Net          -        -       2.353     -           20        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_6[15]              NOR2B        B        In      -         9.477       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_6[15]              NOR2B        Y        Out     0.627     10.105      -         
Trigger_m[95]                                                                           Net          -        -       0.322     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_1[15]              OR3          C        In      -         10.426      -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_1[15]              OR3          Y        Out     0.751     11.177      -         
SR_29_1_iv_1[15]                                                                        Net          -        -       0.322     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO[15]                OR3          B        In      -         11.498      -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO[15]                OR3          Y        Out     0.714     12.213      -         
SR_29[15]                                                                               Net          -        -       0.322     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[15]                    DFN1C0       D        In      -         12.534      -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 13.108 is 5.193(39.6%) logic and 7.915(60.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:01m:41s; CPU Time elapsed 0h:01m:40s; Memory used current: 202MB peak: 272MB)


Finished timing report (Real Time elapsed 0h:01m:41s; CPU Time elapsed 0h:01m:40s; Memory used current: 202MB peak: 272MB)

--------------------------------------------------------------------------------
Target Part: M1AFS1500_FBGA484_STD
Report for cell Core8051s_ExtSRAM_BRT.rtl
  Core Cell usage:
              cell count     area count*area
              AND2   109      1.0      109.0
             AND2A    18      1.0       18.0
              AND3    62      1.0       62.0
               AO1   580      1.0      580.0
              AO13    23      1.0       23.0
              AO16     3      1.0        3.0
              AO17     1      1.0        1.0
              AO18    16      1.0       16.0
              AO1A   145      1.0      145.0
              AO1B    10      1.0       10.0
              AO1C    17      1.0       17.0
              AO1D    20      1.0       20.0
              AOI1    26      1.0       26.0
             AOI1A    35      1.0       35.0
             AOI1B    23      1.0       23.0
               AX1    16      1.0       16.0
              AX1A     6      1.0        6.0
              AX1B    11      1.0       11.0
              AX1C     3      1.0        3.0
              AX1D    35      1.0       35.0
              AX1E     4      1.0        4.0
             AXOI4     1      1.0        1.0
             AXOI7     2      1.0        2.0
              BUFF     8      1.0        8.0
            CLKINT     3      0.0        0.0
               GND    45      0.0        0.0
               INV    20      1.0       20.0
              MAJ3     9      1.0        9.0
              MIN3     5      1.0        5.0
               MX2  1691      1.0     1691.0
              MX2A    85      1.0       85.0
              MX2B    34      1.0       34.0
              MX2C    74      1.0       74.0
             NAND3     2      1.0        2.0
            NAND3A     6      1.0        6.0
            NAND3B     6      1.0        6.0
            NAND3C     2      1.0        2.0
              NOR2   218      1.0      218.0
             NOR2A   717      1.0      717.0
             NOR2B  1304      1.0     1304.0
              NOR3   142      1.0      142.0
             NOR3A   268      1.0      268.0
             NOR3B   334      1.0      334.0
             NOR3C   334      1.0      334.0
               OA1   123      1.0      123.0
              OA1A    50      1.0       50.0
              OA1B    32      1.0       32.0
              OA1C    25      1.0       25.0
              OAI1    16      1.0       16.0
               OR2   317      1.0      317.0
              OR2A   184      1.0      184.0
              OR2B    50      1.0       50.0
               OR3   537      1.0      537.0
              OR3A    31      1.0       31.0
              OR3B    32      1.0       32.0
              OR3C    10      1.0       10.0
               PLL     1      0.0        0.0
             RCOSC     1      0.0        0.0
               VCC    45      0.0        0.0
               XA1    55      1.0       55.0
              XA1A    38      1.0       38.0
              XA1B    17      1.0       17.0
              XA1C    29      1.0       29.0
              XAI1     1      1.0        1.0
             XAI1A     1      1.0        1.0
             XNOR2   107      1.0      107.0
             XNOR3    20      1.0       20.0
               XO1    60      1.0       60.0
              XO1A     8      1.0        8.0
              XOR2   388      1.0      388.0
              XOR3    21      1.0       21.0


              DFI1     1      1.0        1.0
              DFN0     2      1.0        2.0
            DFN0P0     1      1.0        1.0
              DFN1     3      1.0        3.0
            DFN1C0   433      1.0      433.0
            DFN1C1    93      1.0       93.0
            DFN1E0     1      1.0        1.0
          DFN1E0C0   113      1.0      113.0
          DFN1E0C1    41      1.0       41.0
          DFN1E0P0    34      1.0       34.0
            DFN1E1   306      1.0      306.0
          DFN1E1C0   828      1.0      828.0
          DFN1E1C1   203      1.0      203.0
          DFN1E1P0   177      1.0      177.0
          DFN1E1P1     4      1.0        4.0
            DFN1P0    27      1.0       27.0
            DFN1P1    13      1.0       13.0
            RAM4K9    19      0.0        0.0
                   -----          ----------
             TOTAL 10971             10857.0


  IO Cell usage:
              cell count
             BIBUF     8
            CLKBUF     1
             INBUF    13
            OUTBUF    47
           TRIBUFF     8
             UJTAG     1
                   -----
             TOTAL    78


Core Cells         : 10857 of 38400 (28%)
IO Cells           : 78

  RAM/ROM Usage Summary
Block Rams : 19 of 60 (31%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:41s; CPU Time elapsed 0h:01m:40s; Memory used current: 71MB peak: 272MB)

Process took 0h:01m:41s realtime, 0h:01m:40s cputime
# Tue May 03 13:36:01 2016

###########################################################]
