#BLIF generated by VPR  from post-place-and-route implementation
.model and2
.inputs a b clk reset 
.outputs c 

#IO assignments
.names c_input_0_0 c
1 1
.names a a_output_0_0
1 1
.names b b_output_0_0
1 1
.names clk clk_output_0_0
1 1
.names reset reset_output_0_0
1 1

#Interconnect
.names a_output_0_0 lut__3__input_0_4
1 1
.names b_output_0_0 lut__3__input_0_0
1 1
.names clk_output_0_0 dffr_c_clock_0_0
1 1
.names reset_output_0_0 dffr_c_input_1_0
1 1
.names dffr_c_output_0_0 c_input_0_0
1 1
.names lut__3__output_0_0 dffr_c_input_0_0
1 1

#Cell instances
.names lut__3__input_0_0 __vpr__unconn0 __vpr__unconn1 __vpr__unconn2 lut__3__input_0_4 lut__3__output_0_0 
10001 1

.subckt dffr \
    C=dffr_c_clock_0_0 \
    D=dffr_c_input_0_0 \
    R=dffr_c_input_1_0 \
    Q=dffr_c_output_0_0


.end
