INFO: [VRFC 10-2263] Analyzing Verilog file "/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/synth/timing/xsim/tb_fifo_reg_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD209
INFO: [VRFC 10-311] analyzing module IBUF_HD210
INFO: [VRFC 10-311] analyzing module IBUF_HD211
INFO: [VRFC 10-311] analyzing module IBUF_HD212
INFO: [VRFC 10-311] analyzing module IBUF_HD213
INFO: [VRFC 10-311] analyzing module IBUF_HD214
INFO: [VRFC 10-311] analyzing module IBUF_HD215
INFO: [VRFC 10-311] analyzing module IBUF_HD216
INFO: [VRFC 10-311] analyzing module IBUF_HD217
INFO: [VRFC 10-311] analyzing module IBUF_HD218
INFO: [VRFC 10-311] analyzing module IBUF_HD219
INFO: [VRFC 10-311] analyzing module IBUF_HD220
INFO: [VRFC 10-311] analyzing module IBUF_HD221
INFO: [VRFC 10-311] analyzing module IBUF_HD222
INFO: [VRFC 10-311] analyzing module IBUF_HD223
INFO: [VRFC 10-311] analyzing module IBUF_HD224
INFO: [VRFC 10-311] analyzing module IBUF_HD225
INFO: [VRFC 10-311] analyzing module IBUF_HD226
INFO: [VRFC 10-311] analyzing module IBUF_HD227
INFO: [VRFC 10-311] analyzing module IBUF_HD228
INFO: [VRFC 10-311] analyzing module IBUF_HD229
INFO: [VRFC 10-311] analyzing module IBUF_HD230
INFO: [VRFC 10-311] analyzing module IBUF_HD231
INFO: [VRFC 10-311] analyzing module IBUF_HD232
INFO: [VRFC 10-311] analyzing module IBUF_HD233
INFO: [VRFC 10-311] analyzing module IBUF_HD234
INFO: [VRFC 10-311] analyzing module IBUF_HD235
INFO: [VRFC 10-311] analyzing module IBUF_HD236
INFO: [VRFC 10-311] analyzing module IBUF_HD237
INFO: [VRFC 10-311] analyzing module IBUF_HD238
INFO: [VRFC 10-311] analyzing module IBUF_HD239
INFO: [VRFC 10-311] analyzing module IBUF_HD240
INFO: [VRFC 10-311] analyzing module IBUF_HD241
INFO: [VRFC 10-311] analyzing module IBUF_HD242
INFO: [VRFC 10-311] analyzing module IBUF_HD243
INFO: [VRFC 10-311] analyzing module IBUF_HD244
INFO: [VRFC 10-311] analyzing module ff_d
INFO: [VRFC 10-311] analyzing module ff_d_0
INFO: [VRFC 10-311] analyzing module ff_d_1
INFO: [VRFC 10-311] analyzing module ff_d_2
INFO: [VRFC 10-311] analyzing module fifo_reg
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/azafeer/Desktop/test/FIFO/FIFO.srcs/sim_1/new/tb_fifo_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo_reg
