{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603739224565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603739224575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 00:37:04 2020 " "Processing started: Tue Oct 27 00:37:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603739224575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603739224575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CompleteCounter -c CompleteCounter " "Command: quartus_map --read_settings_files=on --write_settings_files=off CompleteCounter -c CompleteCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603739224575 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603739225554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603739225554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "completecounter.v 4 4 " "Found 4 design units, including 4 entities, in source file completecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CounterSkipReverse " "Found entity 1: CounterSkipReverse" {  } { { "CompleteCounter.v" "" { Text "C:/intelFPGA_lite/18.1/CompleteCounter/CompleteCounter.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603739242983 ""} { "Info" "ISGN_ENTITY_NAME" "2 StateToCountSequence " "Found entity 2: StateToCountSequence" {  } { { "CompleteCounter.v" "" { Text "C:/intelFPGA_lite/18.1/CompleteCounter/CompleteCounter.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603739242983 ""} { "Info" "ISGN_ENTITY_NAME" "3 CompleteCounter " "Found entity 3: CompleteCounter" {  } { { "CompleteCounter.v" "" { Text "C:/intelFPGA_lite/18.1/CompleteCounter/CompleteCounter.v" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603739242983 ""} { "Info" "ISGN_ENTITY_NAME" "4 AssignmentTestBench " "Found entity 4: AssignmentTestBench" {  } { { "CompleteCounter.v" "" { Text "C:/intelFPGA_lite/18.1/CompleteCounter/CompleteCounter.v" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603739242983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603739242983 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CompleteCounter " "Elaborating entity \"CompleteCounter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603739243048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterSkipReverse CounterSkipReverse:cntr " "Elaborating entity \"CounterSkipReverse\" for hierarchy \"CounterSkipReverse:cntr\"" {  } { { "CompleteCounter.v" "cntr" { Text "C:/intelFPGA_lite/18.1/CompleteCounter/CompleteCounter.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603739243058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateToCountSequence StateToCountSequence:statemap " "Elaborating entity \"StateToCountSequence\" for hierarchy \"StateToCountSequence:statemap\"" {  } { { "CompleteCounter.v" "statemap" { Text "C:/intelFPGA_lite/18.1/CompleteCounter/CompleteCounter.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603739243073 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_array.data_a 0 CompleteCounter.v(120) " "Net \"mem_array.data_a\" at CompleteCounter.v(120) has no driver or initial value, using a default initial value '0'" {  } { { "CompleteCounter.v" "" { Text "C:/intelFPGA_lite/18.1/CompleteCounter/CompleteCounter.v" 120 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603739243079 "|CompleteCounter|StateToCountSequence:statemap"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_array.waddr_a 0 CompleteCounter.v(120) " "Net \"mem_array.waddr_a\" at CompleteCounter.v(120) has no driver or initial value, using a default initial value '0'" {  } { { "CompleteCounter.v" "" { Text "C:/intelFPGA_lite/18.1/CompleteCounter/CompleteCounter.v" 120 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603739243080 "|CompleteCounter|StateToCountSequence:statemap"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_array.we_a 0 CompleteCounter.v(120) " "Net \"mem_array.we_a\" at CompleteCounter.v(120) has no driver or initial value, using a default initial value '0'" {  } { { "CompleteCounter.v" "" { Text "C:/intelFPGA_lite/18.1/CompleteCounter/CompleteCounter.v" 120 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603739243080 "|CompleteCounter|StateToCountSequence:statemap"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "StateToCountSequence:statemap\|mem_array " "RAM logic \"StateToCountSequence:statemap\|mem_array\" is uninferred due to inappropriate RAM size" {  } { { "CompleteCounter.v" "mem_array" { Text "C:/intelFPGA_lite/18.1/CompleteCounter/CompleteCounter.v" 120 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1603739243411 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1603739243411 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 18 C:/intelFPGA_lite/18.1/CompleteCounter/db/CompleteCounter.ram0_StateToCountSequence_6fea936b.hdl.mif " "Memory depth (32) in the design file differs from memory depth (18) in the Memory Initialization File \"C:/intelFPGA_lite/18.1/CompleteCounter/db/CompleteCounter.ram0_StateToCountSequence_6fea936b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1603739243412 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603739243795 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603739244431 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603739244431 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603739244473 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603739244473 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603739244473 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603739244473 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603739244495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 00:37:24 2020 " "Processing ended: Tue Oct 27 00:37:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603739244495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603739244495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603739244495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603739244495 ""}
