
08_TIMER_Micro_Second_Delay.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002088  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002210  08002210  00012210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002240  08002240  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002240  08002240  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002240  08002240  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002240  08002240  00012240  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002244  08002244  00012244  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002248  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          0000006c  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000078  20000078  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00008623  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001471  00000000  00000000  000286a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000940  00000000  00000000  00029b18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000723  00000000  00000000  0002a458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001e9f2  00000000  00000000  0002ab7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000a3cf  00000000  00000000  0004956d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ba972  00000000  00000000  0005393c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00002668  00000000  00000000  0010e2b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000075  00000000  00000000  00110918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080021f8 	.word	0x080021f8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080021f8 	.word	0x080021f8

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001ce:	f000 f995 	bl	80004fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d2:	f000 f81f 	bl	8000214 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d6:	f000 f895 	bl	8000304 <MX_GPIO_Init>
  MX_TIM6_Init();
 80001da:	f000 f85d 	bl	8000298 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Init(&htim6);
 80001de:	480b      	ldr	r0, [pc, #44]	; (800020c <main+0x44>)
 80001e0:	f001 fea0 	bl	8001f24 <HAL_TIM_Base_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //1 second delay 1000(us)*1000(us)=1000 ms = 1 second
	  for(int i=0;i<1000;i++)
 80001e4:	2300      	movs	r3, #0
 80001e6:	607b      	str	r3, [r7, #4]
 80001e8:	e006      	b.n	80001f8 <main+0x30>
	  Delay_Micro_Sec(1000);
 80001ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80001ee:	f000 f8bb 	bl	8000368 <Delay_Micro_Sec>
	  for(int i=0;i<1000;i++)
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	3301      	adds	r3, #1
 80001f6:	607b      	str	r3, [r7, #4]
 80001f8:	687b      	ldr	r3, [r7, #4]
 80001fa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80001fe:	dbf4      	blt.n	80001ea <main+0x22>
	  HAL_GPIO_TogglePin(green_GPIO_Port, green_Pin);
 8000200:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000204:	4802      	ldr	r0, [pc, #8]	; (8000210 <main+0x48>)
 8000206:	f000 fc4f 	bl	8000aa8 <HAL_GPIO_TogglePin>
	  for(int i=0;i<1000;i++)
 800020a:	e7eb      	b.n	80001e4 <main+0x1c>
 800020c:	20000028 	.word	0x20000028
 8000210:	48000400 	.word	0x48000400

08000214 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b090      	sub	sp, #64	; 0x40
 8000218:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800021a:	f107 0318 	add.w	r3, r7, #24
 800021e:	2228      	movs	r2, #40	; 0x28
 8000220:	2100      	movs	r1, #0
 8000222:	4618      	mov	r0, r3
 8000224:	f001 ffbc 	bl	80021a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000228:	1d3b      	adds	r3, r7, #4
 800022a:	2200      	movs	r2, #0
 800022c:	601a      	str	r2, [r3, #0]
 800022e:	605a      	str	r2, [r3, #4]
 8000230:	609a      	str	r2, [r3, #8]
 8000232:	60da      	str	r2, [r3, #12]
 8000234:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000236:	2302      	movs	r3, #2
 8000238:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800023a:	2301      	movs	r3, #1
 800023c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800023e:	2310      	movs	r3, #16
 8000240:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000242:	2302      	movs	r3, #2
 8000244:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000246:	2300      	movs	r3, #0
 8000248:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800024a:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800024e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000250:	f107 0318 	add.w	r3, r7, #24
 8000254:	4618      	mov	r0, r3
 8000256:	f000 fc41 	bl	8000adc <HAL_RCC_OscConfig>
 800025a:	4603      	mov	r3, r0
 800025c:	2b00      	cmp	r3, #0
 800025e:	d001      	beq.n	8000264 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000260:	f000 f89c 	bl	800039c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000264:	230f      	movs	r3, #15
 8000266:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000268:	2302      	movs	r3, #2
 800026a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800026c:	2300      	movs	r3, #0
 800026e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000270:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000274:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000276:	2300      	movs	r3, #0
 8000278:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800027a:	1d3b      	adds	r3, r7, #4
 800027c:	2102      	movs	r1, #2
 800027e:	4618      	mov	r0, r3
 8000280:	f001 fc6a 	bl	8001b58 <HAL_RCC_ClockConfig>
 8000284:	4603      	mov	r3, r0
 8000286:	2b00      	cmp	r3, #0
 8000288:	d001      	beq.n	800028e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800028a:	f000 f887 	bl	800039c <Error_Handler>
  }
}
 800028e:	bf00      	nop
 8000290:	3740      	adds	r7, #64	; 0x40
 8000292:	46bd      	mov	sp, r7
 8000294:	bd80      	pop	{r7, pc}
	...

08000298 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	b084      	sub	sp, #16
 800029c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800029e:	1d3b      	adds	r3, r7, #4
 80002a0:	2200      	movs	r2, #0
 80002a2:	601a      	str	r2, [r3, #0]
 80002a4:	605a      	str	r2, [r3, #4]
 80002a6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80002a8:	4b14      	ldr	r3, [pc, #80]	; (80002fc <MX_TIM6_Init+0x64>)
 80002aa:	4a15      	ldr	r2, [pc, #84]	; (8000300 <MX_TIM6_Init+0x68>)
 80002ac:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 63;
 80002ae:	4b13      	ldr	r3, [pc, #76]	; (80002fc <MX_TIM6_Init+0x64>)
 80002b0:	223f      	movs	r2, #63	; 0x3f
 80002b2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80002b4:	4b11      	ldr	r3, [pc, #68]	; (80002fc <MX_TIM6_Init+0x64>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80002ba:	4b10      	ldr	r3, [pc, #64]	; (80002fc <MX_TIM6_Init+0x64>)
 80002bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80002c0:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80002c2:	4b0e      	ldr	r3, [pc, #56]	; (80002fc <MX_TIM6_Init+0x64>)
 80002c4:	2280      	movs	r2, #128	; 0x80
 80002c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80002c8:	480c      	ldr	r0, [pc, #48]	; (80002fc <MX_TIM6_Init+0x64>)
 80002ca:	f001 fe2b 	bl	8001f24 <HAL_TIM_Base_Init>
 80002ce:	4603      	mov	r3, r0
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d001      	beq.n	80002d8 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80002d4:	f000 f862 	bl	800039c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80002d8:	2300      	movs	r3, #0
 80002da:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80002dc:	2300      	movs	r3, #0
 80002de:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80002e0:	1d3b      	adds	r3, r7, #4
 80002e2:	4619      	mov	r1, r3
 80002e4:	4805      	ldr	r0, [pc, #20]	; (80002fc <MX_TIM6_Init+0x64>)
 80002e6:	f001 feed 	bl	80020c4 <HAL_TIMEx_MasterConfigSynchronization>
 80002ea:	4603      	mov	r3, r0
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d001      	beq.n	80002f4 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80002f0:	f000 f854 	bl	800039c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80002f4:	bf00      	nop
 80002f6:	3710      	adds	r7, #16
 80002f8:	46bd      	mov	sp, r7
 80002fa:	bd80      	pop	{r7, pc}
 80002fc:	20000028 	.word	0x20000028
 8000300:	40001000 	.word	0x40001000

08000304 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b086      	sub	sp, #24
 8000308:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800030a:	1d3b      	adds	r3, r7, #4
 800030c:	2200      	movs	r2, #0
 800030e:	601a      	str	r2, [r3, #0]
 8000310:	605a      	str	r2, [r3, #4]
 8000312:	609a      	str	r2, [r3, #8]
 8000314:	60da      	str	r2, [r3, #12]
 8000316:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000318:	4b11      	ldr	r3, [pc, #68]	; (8000360 <MX_GPIO_Init+0x5c>)
 800031a:	695b      	ldr	r3, [r3, #20]
 800031c:	4a10      	ldr	r2, [pc, #64]	; (8000360 <MX_GPIO_Init+0x5c>)
 800031e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000322:	6153      	str	r3, [r2, #20]
 8000324:	4b0e      	ldr	r3, [pc, #56]	; (8000360 <MX_GPIO_Init+0x5c>)
 8000326:	695b      	ldr	r3, [r3, #20]
 8000328:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800032c:	603b      	str	r3, [r7, #0]
 800032e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(green_GPIO_Port, green_Pin, GPIO_PIN_RESET);
 8000330:	2200      	movs	r2, #0
 8000332:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000336:	480b      	ldr	r0, [pc, #44]	; (8000364 <MX_GPIO_Init+0x60>)
 8000338:	f000 fb9e 	bl	8000a78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : green_Pin */
  GPIO_InitStruct.Pin = green_Pin;
 800033c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000340:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000342:	2301      	movs	r3, #1
 8000344:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000346:	2300      	movs	r3, #0
 8000348:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800034a:	2300      	movs	r3, #0
 800034c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(green_GPIO_Port, &GPIO_InitStruct);
 800034e:	1d3b      	adds	r3, r7, #4
 8000350:	4619      	mov	r1, r3
 8000352:	4804      	ldr	r0, [pc, #16]	; (8000364 <MX_GPIO_Init+0x60>)
 8000354:	f000 fa1e 	bl	8000794 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000358:	bf00      	nop
 800035a:	3718      	adds	r7, #24
 800035c:	46bd      	mov	sp, r7
 800035e:	bd80      	pop	{r7, pc}
 8000360:	40021000 	.word	0x40021000
 8000364:	48000400 	.word	0x48000400

08000368 <Delay_Micro_Sec>:

/* USER CODE BEGIN 4 */
void Delay_Micro_Sec(uint16_t delay)

{
 8000368:	b480      	push	{r7}
 800036a:	b083      	sub	sp, #12
 800036c:	af00      	add	r7, sp, #0
 800036e:	4603      	mov	r3, r0
 8000370:	80fb      	strh	r3, [r7, #6]

	__HAL_TIM_SET_COUNTER(&htim6,0);
 8000372:	4b09      	ldr	r3, [pc, #36]	; (8000398 <Delay_Micro_Sec+0x30>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	2200      	movs	r2, #0
 8000378:	625a      	str	r2, [r3, #36]	; 0x24

	while(__HAL_TIM_GET_COUNTER(&htim6) < delay);
 800037a:	bf00      	nop
 800037c:	4b06      	ldr	r3, [pc, #24]	; (8000398 <Delay_Micro_Sec+0x30>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000382:	88fb      	ldrh	r3, [r7, #6]
 8000384:	429a      	cmp	r2, r3
 8000386:	d3f9      	bcc.n	800037c <Delay_Micro_Sec+0x14>

}
 8000388:	bf00      	nop
 800038a:	bf00      	nop
 800038c:	370c      	adds	r7, #12
 800038e:	46bd      	mov	sp, r7
 8000390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000394:	4770      	bx	lr
 8000396:	bf00      	nop
 8000398:	20000028 	.word	0x20000028

0800039c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800039c:	b480      	push	{r7}
 800039e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003a0:	b672      	cpsid	i
}
 80003a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003a4:	e7fe      	b.n	80003a4 <Error_Handler+0x8>
	...

080003a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b082      	sub	sp, #8
 80003ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003ae:	4b0f      	ldr	r3, [pc, #60]	; (80003ec <HAL_MspInit+0x44>)
 80003b0:	699b      	ldr	r3, [r3, #24]
 80003b2:	4a0e      	ldr	r2, [pc, #56]	; (80003ec <HAL_MspInit+0x44>)
 80003b4:	f043 0301 	orr.w	r3, r3, #1
 80003b8:	6193      	str	r3, [r2, #24]
 80003ba:	4b0c      	ldr	r3, [pc, #48]	; (80003ec <HAL_MspInit+0x44>)
 80003bc:	699b      	ldr	r3, [r3, #24]
 80003be:	f003 0301 	and.w	r3, r3, #1
 80003c2:	607b      	str	r3, [r7, #4]
 80003c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003c6:	4b09      	ldr	r3, [pc, #36]	; (80003ec <HAL_MspInit+0x44>)
 80003c8:	69db      	ldr	r3, [r3, #28]
 80003ca:	4a08      	ldr	r2, [pc, #32]	; (80003ec <HAL_MspInit+0x44>)
 80003cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003d0:	61d3      	str	r3, [r2, #28]
 80003d2:	4b06      	ldr	r3, [pc, #24]	; (80003ec <HAL_MspInit+0x44>)
 80003d4:	69db      	ldr	r3, [r3, #28]
 80003d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003da:	603b      	str	r3, [r7, #0]
 80003dc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80003de:	2007      	movs	r0, #7
 80003e0:	f000 f9a4 	bl	800072c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003e4:	bf00      	nop
 80003e6:	3708      	adds	r7, #8
 80003e8:	46bd      	mov	sp, r7
 80003ea:	bd80      	pop	{r7, pc}
 80003ec:	40021000 	.word	0x40021000

080003f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80003f0:	b480      	push	{r7}
 80003f2:	b085      	sub	sp, #20
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	681b      	ldr	r3, [r3, #0]
 80003fc:	4a0a      	ldr	r2, [pc, #40]	; (8000428 <HAL_TIM_Base_MspInit+0x38>)
 80003fe:	4293      	cmp	r3, r2
 8000400:	d10b      	bne.n	800041a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000402:	4b0a      	ldr	r3, [pc, #40]	; (800042c <HAL_TIM_Base_MspInit+0x3c>)
 8000404:	69db      	ldr	r3, [r3, #28]
 8000406:	4a09      	ldr	r2, [pc, #36]	; (800042c <HAL_TIM_Base_MspInit+0x3c>)
 8000408:	f043 0310 	orr.w	r3, r3, #16
 800040c:	61d3      	str	r3, [r2, #28]
 800040e:	4b07      	ldr	r3, [pc, #28]	; (800042c <HAL_TIM_Base_MspInit+0x3c>)
 8000410:	69db      	ldr	r3, [r3, #28]
 8000412:	f003 0310 	and.w	r3, r3, #16
 8000416:	60fb      	str	r3, [r7, #12]
 8000418:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800041a:	bf00      	nop
 800041c:	3714      	adds	r7, #20
 800041e:	46bd      	mov	sp, r7
 8000420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000424:	4770      	bx	lr
 8000426:	bf00      	nop
 8000428:	40001000 	.word	0x40001000
 800042c:	40021000 	.word	0x40021000

08000430 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000430:	b480      	push	{r7}
 8000432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000434:	e7fe      	b.n	8000434 <NMI_Handler+0x4>

08000436 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000436:	b480      	push	{r7}
 8000438:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800043a:	e7fe      	b.n	800043a <HardFault_Handler+0x4>

0800043c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800043c:	b480      	push	{r7}
 800043e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000440:	e7fe      	b.n	8000440 <MemManage_Handler+0x4>

08000442 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000442:	b480      	push	{r7}
 8000444:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000446:	e7fe      	b.n	8000446 <BusFault_Handler+0x4>

08000448 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000448:	b480      	push	{r7}
 800044a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800044c:	e7fe      	b.n	800044c <UsageFault_Handler+0x4>

0800044e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800044e:	b480      	push	{r7}
 8000450:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000452:	bf00      	nop
 8000454:	46bd      	mov	sp, r7
 8000456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045a:	4770      	bx	lr

0800045c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800045c:	b480      	push	{r7}
 800045e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000460:	bf00      	nop
 8000462:	46bd      	mov	sp, r7
 8000464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000468:	4770      	bx	lr

0800046a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800046a:	b480      	push	{r7}
 800046c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800046e:	bf00      	nop
 8000470:	46bd      	mov	sp, r7
 8000472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000476:	4770      	bx	lr

08000478 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800047c:	f000 f884 	bl	8000588 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000480:	bf00      	nop
 8000482:	bd80      	pop	{r7, pc}

08000484 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000484:	b480      	push	{r7}
 8000486:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000488:	4b06      	ldr	r3, [pc, #24]	; (80004a4 <SystemInit+0x20>)
 800048a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800048e:	4a05      	ldr	r2, [pc, #20]	; (80004a4 <SystemInit+0x20>)
 8000490:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000494:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000498:	bf00      	nop
 800049a:	46bd      	mov	sp, r7
 800049c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a0:	4770      	bx	lr
 80004a2:	bf00      	nop
 80004a4:	e000ed00 	.word	0xe000ed00

080004a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80004a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80004e0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80004ac:	f7ff ffea 	bl	8000484 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004b0:	480c      	ldr	r0, [pc, #48]	; (80004e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80004b2:	490d      	ldr	r1, [pc, #52]	; (80004e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004b4:	4a0d      	ldr	r2, [pc, #52]	; (80004ec <LoopForever+0xe>)
  movs r3, #0
 80004b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004b8:	e002      	b.n	80004c0 <LoopCopyDataInit>

080004ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004be:	3304      	adds	r3, #4

080004c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004c4:	d3f9      	bcc.n	80004ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004c6:	4a0a      	ldr	r2, [pc, #40]	; (80004f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80004c8:	4c0a      	ldr	r4, [pc, #40]	; (80004f4 <LoopForever+0x16>)
  movs r3, #0
 80004ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004cc:	e001      	b.n	80004d2 <LoopFillZerobss>

080004ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004d0:	3204      	adds	r2, #4

080004d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004d4:	d3fb      	bcc.n	80004ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80004d6:	f001 fe6b 	bl	80021b0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80004da:	f7ff fe75 	bl	80001c8 <main>

080004de <LoopForever>:

LoopForever:
    b LoopForever
 80004de:	e7fe      	b.n	80004de <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80004e0:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80004e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004e8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004ec:	08002248 	.word	0x08002248
  ldr r2, =_sbss
 80004f0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80004f4:	20000078 	.word	0x20000078

080004f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80004f8:	e7fe      	b.n	80004f8 <ADC1_2_IRQHandler>
	...

080004fc <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000500:	4b08      	ldr	r3, [pc, #32]	; (8000524 <HAL_Init+0x28>)
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	4a07      	ldr	r2, [pc, #28]	; (8000524 <HAL_Init+0x28>)
 8000506:	f043 0310 	orr.w	r3, r3, #16
 800050a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800050c:	2003      	movs	r0, #3
 800050e:	f000 f90d 	bl	800072c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000512:	2000      	movs	r0, #0
 8000514:	f000 f808 	bl	8000528 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000518:	f7ff ff46 	bl	80003a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800051c:	2300      	movs	r3, #0
}
 800051e:	4618      	mov	r0, r3
 8000520:	bd80      	pop	{r7, pc}
 8000522:	bf00      	nop
 8000524:	40022000 	.word	0x40022000

08000528 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b082      	sub	sp, #8
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000530:	4b12      	ldr	r3, [pc, #72]	; (800057c <HAL_InitTick+0x54>)
 8000532:	681a      	ldr	r2, [r3, #0]
 8000534:	4b12      	ldr	r3, [pc, #72]	; (8000580 <HAL_InitTick+0x58>)
 8000536:	781b      	ldrb	r3, [r3, #0]
 8000538:	4619      	mov	r1, r3
 800053a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800053e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000542:	fbb2 f3f3 	udiv	r3, r2, r3
 8000546:	4618      	mov	r0, r3
 8000548:	f000 f917 	bl	800077a <HAL_SYSTICK_Config>
 800054c:	4603      	mov	r3, r0
 800054e:	2b00      	cmp	r3, #0
 8000550:	d001      	beq.n	8000556 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000552:	2301      	movs	r3, #1
 8000554:	e00e      	b.n	8000574 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	2b0f      	cmp	r3, #15
 800055a:	d80a      	bhi.n	8000572 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800055c:	2200      	movs	r2, #0
 800055e:	6879      	ldr	r1, [r7, #4]
 8000560:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000564:	f000 f8ed 	bl	8000742 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000568:	4a06      	ldr	r2, [pc, #24]	; (8000584 <HAL_InitTick+0x5c>)
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800056e:	2300      	movs	r3, #0
 8000570:	e000      	b.n	8000574 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000572:	2301      	movs	r3, #1
}
 8000574:	4618      	mov	r0, r3
 8000576:	3708      	adds	r7, #8
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}
 800057c:	20000000 	.word	0x20000000
 8000580:	20000008 	.word	0x20000008
 8000584:	20000004 	.word	0x20000004

08000588 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000588:	b480      	push	{r7}
 800058a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800058c:	4b06      	ldr	r3, [pc, #24]	; (80005a8 <HAL_IncTick+0x20>)
 800058e:	781b      	ldrb	r3, [r3, #0]
 8000590:	461a      	mov	r2, r3
 8000592:	4b06      	ldr	r3, [pc, #24]	; (80005ac <HAL_IncTick+0x24>)
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	4413      	add	r3, r2
 8000598:	4a04      	ldr	r2, [pc, #16]	; (80005ac <HAL_IncTick+0x24>)
 800059a:	6013      	str	r3, [r2, #0]
}
 800059c:	bf00      	nop
 800059e:	46bd      	mov	sp, r7
 80005a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	20000008 	.word	0x20000008
 80005ac:	20000074 	.word	0x20000074

080005b0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
  return uwTick;  
 80005b4:	4b03      	ldr	r3, [pc, #12]	; (80005c4 <HAL_GetTick+0x14>)
 80005b6:	681b      	ldr	r3, [r3, #0]
}
 80005b8:	4618      	mov	r0, r3
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop
 80005c4:	20000074 	.word	0x20000074

080005c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005c8:	b480      	push	{r7}
 80005ca:	b085      	sub	sp, #20
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	f003 0307 	and.w	r3, r3, #7
 80005d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005d8:	4b0c      	ldr	r3, [pc, #48]	; (800060c <__NVIC_SetPriorityGrouping+0x44>)
 80005da:	68db      	ldr	r3, [r3, #12]
 80005dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005de:	68ba      	ldr	r2, [r7, #8]
 80005e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005e4:	4013      	ands	r3, r2
 80005e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005ec:	68bb      	ldr	r3, [r7, #8]
 80005ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005fa:	4a04      	ldr	r2, [pc, #16]	; (800060c <__NVIC_SetPriorityGrouping+0x44>)
 80005fc:	68bb      	ldr	r3, [r7, #8]
 80005fe:	60d3      	str	r3, [r2, #12]
}
 8000600:	bf00      	nop
 8000602:	3714      	adds	r7, #20
 8000604:	46bd      	mov	sp, r7
 8000606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060a:	4770      	bx	lr
 800060c:	e000ed00 	.word	0xe000ed00

08000610 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000614:	4b04      	ldr	r3, [pc, #16]	; (8000628 <__NVIC_GetPriorityGrouping+0x18>)
 8000616:	68db      	ldr	r3, [r3, #12]
 8000618:	0a1b      	lsrs	r3, r3, #8
 800061a:	f003 0307 	and.w	r3, r3, #7
}
 800061e:	4618      	mov	r0, r3
 8000620:	46bd      	mov	sp, r7
 8000622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000626:	4770      	bx	lr
 8000628:	e000ed00 	.word	0xe000ed00

0800062c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800062c:	b480      	push	{r7}
 800062e:	b083      	sub	sp, #12
 8000630:	af00      	add	r7, sp, #0
 8000632:	4603      	mov	r3, r0
 8000634:	6039      	str	r1, [r7, #0]
 8000636:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000638:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800063c:	2b00      	cmp	r3, #0
 800063e:	db0a      	blt.n	8000656 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000640:	683b      	ldr	r3, [r7, #0]
 8000642:	b2da      	uxtb	r2, r3
 8000644:	490c      	ldr	r1, [pc, #48]	; (8000678 <__NVIC_SetPriority+0x4c>)
 8000646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800064a:	0112      	lsls	r2, r2, #4
 800064c:	b2d2      	uxtb	r2, r2
 800064e:	440b      	add	r3, r1
 8000650:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000654:	e00a      	b.n	800066c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000656:	683b      	ldr	r3, [r7, #0]
 8000658:	b2da      	uxtb	r2, r3
 800065a:	4908      	ldr	r1, [pc, #32]	; (800067c <__NVIC_SetPriority+0x50>)
 800065c:	79fb      	ldrb	r3, [r7, #7]
 800065e:	f003 030f 	and.w	r3, r3, #15
 8000662:	3b04      	subs	r3, #4
 8000664:	0112      	lsls	r2, r2, #4
 8000666:	b2d2      	uxtb	r2, r2
 8000668:	440b      	add	r3, r1
 800066a:	761a      	strb	r2, [r3, #24]
}
 800066c:	bf00      	nop
 800066e:	370c      	adds	r7, #12
 8000670:	46bd      	mov	sp, r7
 8000672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000676:	4770      	bx	lr
 8000678:	e000e100 	.word	0xe000e100
 800067c:	e000ed00 	.word	0xe000ed00

08000680 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000680:	b480      	push	{r7}
 8000682:	b089      	sub	sp, #36	; 0x24
 8000684:	af00      	add	r7, sp, #0
 8000686:	60f8      	str	r0, [r7, #12]
 8000688:	60b9      	str	r1, [r7, #8]
 800068a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	f003 0307 	and.w	r3, r3, #7
 8000692:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000694:	69fb      	ldr	r3, [r7, #28]
 8000696:	f1c3 0307 	rsb	r3, r3, #7
 800069a:	2b04      	cmp	r3, #4
 800069c:	bf28      	it	cs
 800069e:	2304      	movcs	r3, #4
 80006a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006a2:	69fb      	ldr	r3, [r7, #28]
 80006a4:	3304      	adds	r3, #4
 80006a6:	2b06      	cmp	r3, #6
 80006a8:	d902      	bls.n	80006b0 <NVIC_EncodePriority+0x30>
 80006aa:	69fb      	ldr	r3, [r7, #28]
 80006ac:	3b03      	subs	r3, #3
 80006ae:	e000      	b.n	80006b2 <NVIC_EncodePriority+0x32>
 80006b0:	2300      	movs	r3, #0
 80006b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80006b8:	69bb      	ldr	r3, [r7, #24]
 80006ba:	fa02 f303 	lsl.w	r3, r2, r3
 80006be:	43da      	mvns	r2, r3
 80006c0:	68bb      	ldr	r3, [r7, #8]
 80006c2:	401a      	ands	r2, r3
 80006c4:	697b      	ldr	r3, [r7, #20]
 80006c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006c8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80006cc:	697b      	ldr	r3, [r7, #20]
 80006ce:	fa01 f303 	lsl.w	r3, r1, r3
 80006d2:	43d9      	mvns	r1, r3
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006d8:	4313      	orrs	r3, r2
         );
}
 80006da:	4618      	mov	r0, r3
 80006dc:	3724      	adds	r7, #36	; 0x24
 80006de:	46bd      	mov	sp, r7
 80006e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e4:	4770      	bx	lr
	...

080006e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	3b01      	subs	r3, #1
 80006f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80006f8:	d301      	bcc.n	80006fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006fa:	2301      	movs	r3, #1
 80006fc:	e00f      	b.n	800071e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006fe:	4a0a      	ldr	r2, [pc, #40]	; (8000728 <SysTick_Config+0x40>)
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	3b01      	subs	r3, #1
 8000704:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000706:	210f      	movs	r1, #15
 8000708:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800070c:	f7ff ff8e 	bl	800062c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000710:	4b05      	ldr	r3, [pc, #20]	; (8000728 <SysTick_Config+0x40>)
 8000712:	2200      	movs	r2, #0
 8000714:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000716:	4b04      	ldr	r3, [pc, #16]	; (8000728 <SysTick_Config+0x40>)
 8000718:	2207      	movs	r2, #7
 800071a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800071c:	2300      	movs	r3, #0
}
 800071e:	4618      	mov	r0, r3
 8000720:	3708      	adds	r7, #8
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	e000e010 	.word	0xe000e010

0800072c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b082      	sub	sp, #8
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000734:	6878      	ldr	r0, [r7, #4]
 8000736:	f7ff ff47 	bl	80005c8 <__NVIC_SetPriorityGrouping>
}
 800073a:	bf00      	nop
 800073c:	3708      	adds	r7, #8
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}

08000742 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000742:	b580      	push	{r7, lr}
 8000744:	b086      	sub	sp, #24
 8000746:	af00      	add	r7, sp, #0
 8000748:	4603      	mov	r3, r0
 800074a:	60b9      	str	r1, [r7, #8]
 800074c:	607a      	str	r2, [r7, #4]
 800074e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000750:	2300      	movs	r3, #0
 8000752:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000754:	f7ff ff5c 	bl	8000610 <__NVIC_GetPriorityGrouping>
 8000758:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800075a:	687a      	ldr	r2, [r7, #4]
 800075c:	68b9      	ldr	r1, [r7, #8]
 800075e:	6978      	ldr	r0, [r7, #20]
 8000760:	f7ff ff8e 	bl	8000680 <NVIC_EncodePriority>
 8000764:	4602      	mov	r2, r0
 8000766:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800076a:	4611      	mov	r1, r2
 800076c:	4618      	mov	r0, r3
 800076e:	f7ff ff5d 	bl	800062c <__NVIC_SetPriority>
}
 8000772:	bf00      	nop
 8000774:	3718      	adds	r7, #24
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}

0800077a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800077a:	b580      	push	{r7, lr}
 800077c:	b082      	sub	sp, #8
 800077e:	af00      	add	r7, sp, #0
 8000780:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000782:	6878      	ldr	r0, [r7, #4]
 8000784:	f7ff ffb0 	bl	80006e8 <SysTick_Config>
 8000788:	4603      	mov	r3, r0
}
 800078a:	4618      	mov	r0, r3
 800078c:	3708      	adds	r7, #8
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
	...

08000794 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000794:	b480      	push	{r7}
 8000796:	b087      	sub	sp, #28
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
 800079c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800079e:	2300      	movs	r3, #0
 80007a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007a2:	e14e      	b.n	8000a42 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	681a      	ldr	r2, [r3, #0]
 80007a8:	2101      	movs	r1, #1
 80007aa:	697b      	ldr	r3, [r7, #20]
 80007ac:	fa01 f303 	lsl.w	r3, r1, r3
 80007b0:	4013      	ands	r3, r2
 80007b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	f000 8140 	beq.w	8000a3c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80007bc:	683b      	ldr	r3, [r7, #0]
 80007be:	685b      	ldr	r3, [r3, #4]
 80007c0:	f003 0303 	and.w	r3, r3, #3
 80007c4:	2b01      	cmp	r3, #1
 80007c6:	d005      	beq.n	80007d4 <HAL_GPIO_Init+0x40>
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	685b      	ldr	r3, [r3, #4]
 80007cc:	f003 0303 	and.w	r3, r3, #3
 80007d0:	2b02      	cmp	r3, #2
 80007d2:	d130      	bne.n	8000836 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	689b      	ldr	r3, [r3, #8]
 80007d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80007da:	697b      	ldr	r3, [r7, #20]
 80007dc:	005b      	lsls	r3, r3, #1
 80007de:	2203      	movs	r2, #3
 80007e0:	fa02 f303 	lsl.w	r3, r2, r3
 80007e4:	43db      	mvns	r3, r3
 80007e6:	693a      	ldr	r2, [r7, #16]
 80007e8:	4013      	ands	r3, r2
 80007ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80007ec:	683b      	ldr	r3, [r7, #0]
 80007ee:	68da      	ldr	r2, [r3, #12]
 80007f0:	697b      	ldr	r3, [r7, #20]
 80007f2:	005b      	lsls	r3, r3, #1
 80007f4:	fa02 f303 	lsl.w	r3, r2, r3
 80007f8:	693a      	ldr	r2, [r7, #16]
 80007fa:	4313      	orrs	r3, r2
 80007fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	693a      	ldr	r2, [r7, #16]
 8000802:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	685b      	ldr	r3, [r3, #4]
 8000808:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800080a:	2201      	movs	r2, #1
 800080c:	697b      	ldr	r3, [r7, #20]
 800080e:	fa02 f303 	lsl.w	r3, r2, r3
 8000812:	43db      	mvns	r3, r3
 8000814:	693a      	ldr	r2, [r7, #16]
 8000816:	4013      	ands	r3, r2
 8000818:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800081a:	683b      	ldr	r3, [r7, #0]
 800081c:	685b      	ldr	r3, [r3, #4]
 800081e:	091b      	lsrs	r3, r3, #4
 8000820:	f003 0201 	and.w	r2, r3, #1
 8000824:	697b      	ldr	r3, [r7, #20]
 8000826:	fa02 f303 	lsl.w	r3, r2, r3
 800082a:	693a      	ldr	r2, [r7, #16]
 800082c:	4313      	orrs	r3, r2
 800082e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	693a      	ldr	r2, [r7, #16]
 8000834:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000836:	683b      	ldr	r3, [r7, #0]
 8000838:	685b      	ldr	r3, [r3, #4]
 800083a:	f003 0303 	and.w	r3, r3, #3
 800083e:	2b03      	cmp	r3, #3
 8000840:	d017      	beq.n	8000872 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	68db      	ldr	r3, [r3, #12]
 8000846:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000848:	697b      	ldr	r3, [r7, #20]
 800084a:	005b      	lsls	r3, r3, #1
 800084c:	2203      	movs	r2, #3
 800084e:	fa02 f303 	lsl.w	r3, r2, r3
 8000852:	43db      	mvns	r3, r3
 8000854:	693a      	ldr	r2, [r7, #16]
 8000856:	4013      	ands	r3, r2
 8000858:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800085a:	683b      	ldr	r3, [r7, #0]
 800085c:	689a      	ldr	r2, [r3, #8]
 800085e:	697b      	ldr	r3, [r7, #20]
 8000860:	005b      	lsls	r3, r3, #1
 8000862:	fa02 f303 	lsl.w	r3, r2, r3
 8000866:	693a      	ldr	r2, [r7, #16]
 8000868:	4313      	orrs	r3, r2
 800086a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	693a      	ldr	r2, [r7, #16]
 8000870:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000872:	683b      	ldr	r3, [r7, #0]
 8000874:	685b      	ldr	r3, [r3, #4]
 8000876:	f003 0303 	and.w	r3, r3, #3
 800087a:	2b02      	cmp	r3, #2
 800087c:	d123      	bne.n	80008c6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800087e:	697b      	ldr	r3, [r7, #20]
 8000880:	08da      	lsrs	r2, r3, #3
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	3208      	adds	r2, #8
 8000886:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800088a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800088c:	697b      	ldr	r3, [r7, #20]
 800088e:	f003 0307 	and.w	r3, r3, #7
 8000892:	009b      	lsls	r3, r3, #2
 8000894:	220f      	movs	r2, #15
 8000896:	fa02 f303 	lsl.w	r3, r2, r3
 800089a:	43db      	mvns	r3, r3
 800089c:	693a      	ldr	r2, [r7, #16]
 800089e:	4013      	ands	r3, r2
 80008a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80008a2:	683b      	ldr	r3, [r7, #0]
 80008a4:	691a      	ldr	r2, [r3, #16]
 80008a6:	697b      	ldr	r3, [r7, #20]
 80008a8:	f003 0307 	and.w	r3, r3, #7
 80008ac:	009b      	lsls	r3, r3, #2
 80008ae:	fa02 f303 	lsl.w	r3, r2, r3
 80008b2:	693a      	ldr	r2, [r7, #16]
 80008b4:	4313      	orrs	r3, r2
 80008b6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80008b8:	697b      	ldr	r3, [r7, #20]
 80008ba:	08da      	lsrs	r2, r3, #3
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	3208      	adds	r2, #8
 80008c0:	6939      	ldr	r1, [r7, #16]
 80008c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80008cc:	697b      	ldr	r3, [r7, #20]
 80008ce:	005b      	lsls	r3, r3, #1
 80008d0:	2203      	movs	r2, #3
 80008d2:	fa02 f303 	lsl.w	r3, r2, r3
 80008d6:	43db      	mvns	r3, r3
 80008d8:	693a      	ldr	r2, [r7, #16]
 80008da:	4013      	ands	r3, r2
 80008dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	685b      	ldr	r3, [r3, #4]
 80008e2:	f003 0203 	and.w	r2, r3, #3
 80008e6:	697b      	ldr	r3, [r7, #20]
 80008e8:	005b      	lsls	r3, r3, #1
 80008ea:	fa02 f303 	lsl.w	r3, r2, r3
 80008ee:	693a      	ldr	r2, [r7, #16]
 80008f0:	4313      	orrs	r3, r2
 80008f2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	693a      	ldr	r2, [r7, #16]
 80008f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80008fa:	683b      	ldr	r3, [r7, #0]
 80008fc:	685b      	ldr	r3, [r3, #4]
 80008fe:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000902:	2b00      	cmp	r3, #0
 8000904:	f000 809a 	beq.w	8000a3c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000908:	4b55      	ldr	r3, [pc, #340]	; (8000a60 <HAL_GPIO_Init+0x2cc>)
 800090a:	699b      	ldr	r3, [r3, #24]
 800090c:	4a54      	ldr	r2, [pc, #336]	; (8000a60 <HAL_GPIO_Init+0x2cc>)
 800090e:	f043 0301 	orr.w	r3, r3, #1
 8000912:	6193      	str	r3, [r2, #24]
 8000914:	4b52      	ldr	r3, [pc, #328]	; (8000a60 <HAL_GPIO_Init+0x2cc>)
 8000916:	699b      	ldr	r3, [r3, #24]
 8000918:	f003 0301 	and.w	r3, r3, #1
 800091c:	60bb      	str	r3, [r7, #8]
 800091e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000920:	4a50      	ldr	r2, [pc, #320]	; (8000a64 <HAL_GPIO_Init+0x2d0>)
 8000922:	697b      	ldr	r3, [r7, #20]
 8000924:	089b      	lsrs	r3, r3, #2
 8000926:	3302      	adds	r3, #2
 8000928:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800092c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800092e:	697b      	ldr	r3, [r7, #20]
 8000930:	f003 0303 	and.w	r3, r3, #3
 8000934:	009b      	lsls	r3, r3, #2
 8000936:	220f      	movs	r2, #15
 8000938:	fa02 f303 	lsl.w	r3, r2, r3
 800093c:	43db      	mvns	r3, r3
 800093e:	693a      	ldr	r2, [r7, #16]
 8000940:	4013      	ands	r3, r2
 8000942:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800094a:	d013      	beq.n	8000974 <HAL_GPIO_Init+0x1e0>
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	4a46      	ldr	r2, [pc, #280]	; (8000a68 <HAL_GPIO_Init+0x2d4>)
 8000950:	4293      	cmp	r3, r2
 8000952:	d00d      	beq.n	8000970 <HAL_GPIO_Init+0x1dc>
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	4a45      	ldr	r2, [pc, #276]	; (8000a6c <HAL_GPIO_Init+0x2d8>)
 8000958:	4293      	cmp	r3, r2
 800095a:	d007      	beq.n	800096c <HAL_GPIO_Init+0x1d8>
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	4a44      	ldr	r2, [pc, #272]	; (8000a70 <HAL_GPIO_Init+0x2dc>)
 8000960:	4293      	cmp	r3, r2
 8000962:	d101      	bne.n	8000968 <HAL_GPIO_Init+0x1d4>
 8000964:	2303      	movs	r3, #3
 8000966:	e006      	b.n	8000976 <HAL_GPIO_Init+0x1e2>
 8000968:	2305      	movs	r3, #5
 800096a:	e004      	b.n	8000976 <HAL_GPIO_Init+0x1e2>
 800096c:	2302      	movs	r3, #2
 800096e:	e002      	b.n	8000976 <HAL_GPIO_Init+0x1e2>
 8000970:	2301      	movs	r3, #1
 8000972:	e000      	b.n	8000976 <HAL_GPIO_Init+0x1e2>
 8000974:	2300      	movs	r3, #0
 8000976:	697a      	ldr	r2, [r7, #20]
 8000978:	f002 0203 	and.w	r2, r2, #3
 800097c:	0092      	lsls	r2, r2, #2
 800097e:	4093      	lsls	r3, r2
 8000980:	693a      	ldr	r2, [r7, #16]
 8000982:	4313      	orrs	r3, r2
 8000984:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000986:	4937      	ldr	r1, [pc, #220]	; (8000a64 <HAL_GPIO_Init+0x2d0>)
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	089b      	lsrs	r3, r3, #2
 800098c:	3302      	adds	r3, #2
 800098e:	693a      	ldr	r2, [r7, #16]
 8000990:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000994:	4b37      	ldr	r3, [pc, #220]	; (8000a74 <HAL_GPIO_Init+0x2e0>)
 8000996:	689b      	ldr	r3, [r3, #8]
 8000998:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	43db      	mvns	r3, r3
 800099e:	693a      	ldr	r2, [r7, #16]
 80009a0:	4013      	ands	r3, r2
 80009a2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80009a4:	683b      	ldr	r3, [r7, #0]
 80009a6:	685b      	ldr	r3, [r3, #4]
 80009a8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d003      	beq.n	80009b8 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80009b0:	693a      	ldr	r2, [r7, #16]
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	4313      	orrs	r3, r2
 80009b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80009b8:	4a2e      	ldr	r2, [pc, #184]	; (8000a74 <HAL_GPIO_Init+0x2e0>)
 80009ba:	693b      	ldr	r3, [r7, #16]
 80009bc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80009be:	4b2d      	ldr	r3, [pc, #180]	; (8000a74 <HAL_GPIO_Init+0x2e0>)
 80009c0:	68db      	ldr	r3, [r3, #12]
 80009c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	43db      	mvns	r3, r3
 80009c8:	693a      	ldr	r2, [r7, #16]
 80009ca:	4013      	ands	r3, r2
 80009cc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	685b      	ldr	r3, [r3, #4]
 80009d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d003      	beq.n	80009e2 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80009da:	693a      	ldr	r2, [r7, #16]
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	4313      	orrs	r3, r2
 80009e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80009e2:	4a24      	ldr	r2, [pc, #144]	; (8000a74 <HAL_GPIO_Init+0x2e0>)
 80009e4:	693b      	ldr	r3, [r7, #16]
 80009e6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80009e8:	4b22      	ldr	r3, [pc, #136]	; (8000a74 <HAL_GPIO_Init+0x2e0>)
 80009ea:	685b      	ldr	r3, [r3, #4]
 80009ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	43db      	mvns	r3, r3
 80009f2:	693a      	ldr	r2, [r7, #16]
 80009f4:	4013      	ands	r3, r2
 80009f6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	685b      	ldr	r3, [r3, #4]
 80009fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d003      	beq.n	8000a0c <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000a04:	693a      	ldr	r2, [r7, #16]
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	4313      	orrs	r3, r2
 8000a0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000a0c:	4a19      	ldr	r2, [pc, #100]	; (8000a74 <HAL_GPIO_Init+0x2e0>)
 8000a0e:	693b      	ldr	r3, [r7, #16]
 8000a10:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a12:	4b18      	ldr	r3, [pc, #96]	; (8000a74 <HAL_GPIO_Init+0x2e0>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	43db      	mvns	r3, r3
 8000a1c:	693a      	ldr	r2, [r7, #16]
 8000a1e:	4013      	ands	r3, r2
 8000a20:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	685b      	ldr	r3, [r3, #4]
 8000a26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d003      	beq.n	8000a36 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000a2e:	693a      	ldr	r2, [r7, #16]
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	4313      	orrs	r3, r2
 8000a34:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000a36:	4a0f      	ldr	r2, [pc, #60]	; (8000a74 <HAL_GPIO_Init+0x2e0>)
 8000a38:	693b      	ldr	r3, [r7, #16]
 8000a3a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000a3c:	697b      	ldr	r3, [r7, #20]
 8000a3e:	3301      	adds	r3, #1
 8000a40:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a42:	683b      	ldr	r3, [r7, #0]
 8000a44:	681a      	ldr	r2, [r3, #0]
 8000a46:	697b      	ldr	r3, [r7, #20]
 8000a48:	fa22 f303 	lsr.w	r3, r2, r3
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	f47f aea9 	bne.w	80007a4 <HAL_GPIO_Init+0x10>
  }
}
 8000a52:	bf00      	nop
 8000a54:	bf00      	nop
 8000a56:	371c      	adds	r7, #28
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5e:	4770      	bx	lr
 8000a60:	40021000 	.word	0x40021000
 8000a64:	40010000 	.word	0x40010000
 8000a68:	48000400 	.word	0x48000400
 8000a6c:	48000800 	.word	0x48000800
 8000a70:	48000c00 	.word	0x48000c00
 8000a74:	40010400 	.word	0x40010400

08000a78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
 8000a80:	460b      	mov	r3, r1
 8000a82:	807b      	strh	r3, [r7, #2]
 8000a84:	4613      	mov	r3, r2
 8000a86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000a88:	787b      	ldrb	r3, [r7, #1]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d003      	beq.n	8000a96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000a8e:	887a      	ldrh	r2, [r7, #2]
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000a94:	e002      	b.n	8000a9c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000a96:	887a      	ldrh	r2, [r7, #2]
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000a9c:	bf00      	nop
 8000a9e:	370c      	adds	r7, #12
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa6:	4770      	bx	lr

08000aa8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	b085      	sub	sp, #20
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
 8000ab0:	460b      	mov	r3, r1
 8000ab2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	695b      	ldr	r3, [r3, #20]
 8000ab8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000aba:	887a      	ldrh	r2, [r7, #2]
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	4013      	ands	r3, r2
 8000ac0:	041a      	lsls	r2, r3, #16
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	43d9      	mvns	r1, r3
 8000ac6:	887b      	ldrh	r3, [r7, #2]
 8000ac8:	400b      	ands	r3, r1
 8000aca:	431a      	orrs	r2, r3
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	619a      	str	r2, [r3, #24]
}
 8000ad0:	bf00      	nop
 8000ad2:	3714      	adds	r7, #20
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr

08000adc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000ae2:	af00      	add	r7, sp, #0
 8000ae4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000ae8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000aec:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000aee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000af2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d102      	bne.n	8000b02 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000afc:	2301      	movs	r3, #1
 8000afe:	f001 b823 	b.w	8001b48 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000b06:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	f003 0301 	and.w	r3, r3, #1
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	f000 817d 	beq.w	8000e12 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000b18:	4bbc      	ldr	r3, [pc, #752]	; (8000e0c <HAL_RCC_OscConfig+0x330>)
 8000b1a:	685b      	ldr	r3, [r3, #4]
 8000b1c:	f003 030c 	and.w	r3, r3, #12
 8000b20:	2b04      	cmp	r3, #4
 8000b22:	d00c      	beq.n	8000b3e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b24:	4bb9      	ldr	r3, [pc, #740]	; (8000e0c <HAL_RCC_OscConfig+0x330>)
 8000b26:	685b      	ldr	r3, [r3, #4]
 8000b28:	f003 030c 	and.w	r3, r3, #12
 8000b2c:	2b08      	cmp	r3, #8
 8000b2e:	d15c      	bne.n	8000bea <HAL_RCC_OscConfig+0x10e>
 8000b30:	4bb6      	ldr	r3, [pc, #728]	; (8000e0c <HAL_RCC_OscConfig+0x330>)
 8000b32:	685b      	ldr	r3, [r3, #4]
 8000b34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b3c:	d155      	bne.n	8000bea <HAL_RCC_OscConfig+0x10e>
 8000b3e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b42:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b46:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000b4a:	fa93 f3a3 	rbit	r3, r3
 8000b4e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000b52:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b56:	fab3 f383 	clz	r3, r3
 8000b5a:	b2db      	uxtb	r3, r3
 8000b5c:	095b      	lsrs	r3, r3, #5
 8000b5e:	b2db      	uxtb	r3, r3
 8000b60:	f043 0301 	orr.w	r3, r3, #1
 8000b64:	b2db      	uxtb	r3, r3
 8000b66:	2b01      	cmp	r3, #1
 8000b68:	d102      	bne.n	8000b70 <HAL_RCC_OscConfig+0x94>
 8000b6a:	4ba8      	ldr	r3, [pc, #672]	; (8000e0c <HAL_RCC_OscConfig+0x330>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	e015      	b.n	8000b9c <HAL_RCC_OscConfig+0xc0>
 8000b70:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b74:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b78:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000b7c:	fa93 f3a3 	rbit	r3, r3
 8000b80:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000b84:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b88:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000b8c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8000b90:	fa93 f3a3 	rbit	r3, r3
 8000b94:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8000b98:	4b9c      	ldr	r3, [pc, #624]	; (8000e0c <HAL_RCC_OscConfig+0x330>)
 8000b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b9c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000ba0:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8000ba4:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000ba8:	fa92 f2a2 	rbit	r2, r2
 8000bac:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8000bb0:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8000bb4:	fab2 f282 	clz	r2, r2
 8000bb8:	b2d2      	uxtb	r2, r2
 8000bba:	f042 0220 	orr.w	r2, r2, #32
 8000bbe:	b2d2      	uxtb	r2, r2
 8000bc0:	f002 021f 	and.w	r2, r2, #31
 8000bc4:	2101      	movs	r1, #1
 8000bc6:	fa01 f202 	lsl.w	r2, r1, r2
 8000bca:	4013      	ands	r3, r2
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	f000 811f 	beq.w	8000e10 <HAL_RCC_OscConfig+0x334>
 8000bd2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000bd6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	685b      	ldr	r3, [r3, #4]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	f040 8116 	bne.w	8000e10 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8000be4:	2301      	movs	r3, #1
 8000be6:	f000 bfaf 	b.w	8001b48 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000bee:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	685b      	ldr	r3, [r3, #4]
 8000bf6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000bfa:	d106      	bne.n	8000c0a <HAL_RCC_OscConfig+0x12e>
 8000bfc:	4b83      	ldr	r3, [pc, #524]	; (8000e0c <HAL_RCC_OscConfig+0x330>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a82      	ldr	r2, [pc, #520]	; (8000e0c <HAL_RCC_OscConfig+0x330>)
 8000c02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c06:	6013      	str	r3, [r2, #0]
 8000c08:	e036      	b.n	8000c78 <HAL_RCC_OscConfig+0x19c>
 8000c0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000c0e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	685b      	ldr	r3, [r3, #4]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d10c      	bne.n	8000c34 <HAL_RCC_OscConfig+0x158>
 8000c1a:	4b7c      	ldr	r3, [pc, #496]	; (8000e0c <HAL_RCC_OscConfig+0x330>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	4a7b      	ldr	r2, [pc, #492]	; (8000e0c <HAL_RCC_OscConfig+0x330>)
 8000c20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c24:	6013      	str	r3, [r2, #0]
 8000c26:	4b79      	ldr	r3, [pc, #484]	; (8000e0c <HAL_RCC_OscConfig+0x330>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4a78      	ldr	r2, [pc, #480]	; (8000e0c <HAL_RCC_OscConfig+0x330>)
 8000c2c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c30:	6013      	str	r3, [r2, #0]
 8000c32:	e021      	b.n	8000c78 <HAL_RCC_OscConfig+0x19c>
 8000c34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000c38:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c44:	d10c      	bne.n	8000c60 <HAL_RCC_OscConfig+0x184>
 8000c46:	4b71      	ldr	r3, [pc, #452]	; (8000e0c <HAL_RCC_OscConfig+0x330>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	4a70      	ldr	r2, [pc, #448]	; (8000e0c <HAL_RCC_OscConfig+0x330>)
 8000c4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c50:	6013      	str	r3, [r2, #0]
 8000c52:	4b6e      	ldr	r3, [pc, #440]	; (8000e0c <HAL_RCC_OscConfig+0x330>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4a6d      	ldr	r2, [pc, #436]	; (8000e0c <HAL_RCC_OscConfig+0x330>)
 8000c58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c5c:	6013      	str	r3, [r2, #0]
 8000c5e:	e00b      	b.n	8000c78 <HAL_RCC_OscConfig+0x19c>
 8000c60:	4b6a      	ldr	r3, [pc, #424]	; (8000e0c <HAL_RCC_OscConfig+0x330>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a69      	ldr	r2, [pc, #420]	; (8000e0c <HAL_RCC_OscConfig+0x330>)
 8000c66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c6a:	6013      	str	r3, [r2, #0]
 8000c6c:	4b67      	ldr	r3, [pc, #412]	; (8000e0c <HAL_RCC_OscConfig+0x330>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a66      	ldr	r2, [pc, #408]	; (8000e0c <HAL_RCC_OscConfig+0x330>)
 8000c72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c76:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000c78:	4b64      	ldr	r3, [pc, #400]	; (8000e0c <HAL_RCC_OscConfig+0x330>)
 8000c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c7c:	f023 020f 	bic.w	r2, r3, #15
 8000c80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000c84:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	689b      	ldr	r3, [r3, #8]
 8000c8c:	495f      	ldr	r1, [pc, #380]	; (8000e0c <HAL_RCC_OscConfig+0x330>)
 8000c8e:	4313      	orrs	r3, r2
 8000c90:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000c96:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	685b      	ldr	r3, [r3, #4]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d059      	beq.n	8000d56 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ca2:	f7ff fc85 	bl	80005b0 <HAL_GetTick>
 8000ca6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000caa:	e00a      	b.n	8000cc2 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000cac:	f7ff fc80 	bl	80005b0 <HAL_GetTick>
 8000cb0:	4602      	mov	r2, r0
 8000cb2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000cb6:	1ad3      	subs	r3, r2, r3
 8000cb8:	2b64      	cmp	r3, #100	; 0x64
 8000cba:	d902      	bls.n	8000cc2 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8000cbc:	2303      	movs	r3, #3
 8000cbe:	f000 bf43 	b.w	8001b48 <HAL_RCC_OscConfig+0x106c>
 8000cc2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000cc6:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cca:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8000cce:	fa93 f3a3 	rbit	r3, r3
 8000cd2:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8000cd6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cda:	fab3 f383 	clz	r3, r3
 8000cde:	b2db      	uxtb	r3, r3
 8000ce0:	095b      	lsrs	r3, r3, #5
 8000ce2:	b2db      	uxtb	r3, r3
 8000ce4:	f043 0301 	orr.w	r3, r3, #1
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	2b01      	cmp	r3, #1
 8000cec:	d102      	bne.n	8000cf4 <HAL_RCC_OscConfig+0x218>
 8000cee:	4b47      	ldr	r3, [pc, #284]	; (8000e0c <HAL_RCC_OscConfig+0x330>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	e015      	b.n	8000d20 <HAL_RCC_OscConfig+0x244>
 8000cf4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000cf8:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cfc:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8000d00:	fa93 f3a3 	rbit	r3, r3
 8000d04:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000d08:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d0c:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000d10:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8000d14:	fa93 f3a3 	rbit	r3, r3
 8000d18:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8000d1c:	4b3b      	ldr	r3, [pc, #236]	; (8000e0c <HAL_RCC_OscConfig+0x330>)
 8000d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d20:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000d24:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8000d28:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000d2c:	fa92 f2a2 	rbit	r2, r2
 8000d30:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8000d34:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b2d2      	uxtb	r2, r2
 8000d3e:	f042 0220 	orr.w	r2, r2, #32
 8000d42:	b2d2      	uxtb	r2, r2
 8000d44:	f002 021f 	and.w	r2, r2, #31
 8000d48:	2101      	movs	r1, #1
 8000d4a:	fa01 f202 	lsl.w	r2, r1, r2
 8000d4e:	4013      	ands	r3, r2
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d0ab      	beq.n	8000cac <HAL_RCC_OscConfig+0x1d0>
 8000d54:	e05d      	b.n	8000e12 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d56:	f7ff fc2b 	bl	80005b0 <HAL_GetTick>
 8000d5a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d5e:	e00a      	b.n	8000d76 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d60:	f7ff fc26 	bl	80005b0 <HAL_GetTick>
 8000d64:	4602      	mov	r2, r0
 8000d66:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000d6a:	1ad3      	subs	r3, r2, r3
 8000d6c:	2b64      	cmp	r3, #100	; 0x64
 8000d6e:	d902      	bls.n	8000d76 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8000d70:	2303      	movs	r3, #3
 8000d72:	f000 bee9 	b.w	8001b48 <HAL_RCC_OscConfig+0x106c>
 8000d76:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d7a:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d7e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8000d82:	fa93 f3a3 	rbit	r3, r3
 8000d86:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8000d8a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d8e:	fab3 f383 	clz	r3, r3
 8000d92:	b2db      	uxtb	r3, r3
 8000d94:	095b      	lsrs	r3, r3, #5
 8000d96:	b2db      	uxtb	r3, r3
 8000d98:	f043 0301 	orr.w	r3, r3, #1
 8000d9c:	b2db      	uxtb	r3, r3
 8000d9e:	2b01      	cmp	r3, #1
 8000da0:	d102      	bne.n	8000da8 <HAL_RCC_OscConfig+0x2cc>
 8000da2:	4b1a      	ldr	r3, [pc, #104]	; (8000e0c <HAL_RCC_OscConfig+0x330>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	e015      	b.n	8000dd4 <HAL_RCC_OscConfig+0x2f8>
 8000da8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dac:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000db0:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8000db4:	fa93 f3a3 	rbit	r3, r3
 8000db8:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000dbc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dc0:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000dc4:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8000dc8:	fa93 f3a3 	rbit	r3, r3
 8000dcc:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8000dd0:	4b0e      	ldr	r3, [pc, #56]	; (8000e0c <HAL_RCC_OscConfig+0x330>)
 8000dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dd4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000dd8:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8000ddc:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000de0:	fa92 f2a2 	rbit	r2, r2
 8000de4:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8000de8:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8000dec:	fab2 f282 	clz	r2, r2
 8000df0:	b2d2      	uxtb	r2, r2
 8000df2:	f042 0220 	orr.w	r2, r2, #32
 8000df6:	b2d2      	uxtb	r2, r2
 8000df8:	f002 021f 	and.w	r2, r2, #31
 8000dfc:	2101      	movs	r1, #1
 8000dfe:	fa01 f202 	lsl.w	r2, r1, r2
 8000e02:	4013      	ands	r3, r2
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d1ab      	bne.n	8000d60 <HAL_RCC_OscConfig+0x284>
 8000e08:	e003      	b.n	8000e12 <HAL_RCC_OscConfig+0x336>
 8000e0a:	bf00      	nop
 8000e0c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e16:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	f003 0302 	and.w	r3, r3, #2
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	f000 817d 	beq.w	8001122 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000e28:	4ba6      	ldr	r3, [pc, #664]	; (80010c4 <HAL_RCC_OscConfig+0x5e8>)
 8000e2a:	685b      	ldr	r3, [r3, #4]
 8000e2c:	f003 030c 	and.w	r3, r3, #12
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d00b      	beq.n	8000e4c <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000e34:	4ba3      	ldr	r3, [pc, #652]	; (80010c4 <HAL_RCC_OscConfig+0x5e8>)
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	f003 030c 	and.w	r3, r3, #12
 8000e3c:	2b08      	cmp	r3, #8
 8000e3e:	d172      	bne.n	8000f26 <HAL_RCC_OscConfig+0x44a>
 8000e40:	4ba0      	ldr	r3, [pc, #640]	; (80010c4 <HAL_RCC_OscConfig+0x5e8>)
 8000e42:	685b      	ldr	r3, [r3, #4]
 8000e44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d16c      	bne.n	8000f26 <HAL_RCC_OscConfig+0x44a>
 8000e4c:	2302      	movs	r3, #2
 8000e4e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e52:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8000e56:	fa93 f3a3 	rbit	r3, r3
 8000e5a:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8000e5e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e62:	fab3 f383 	clz	r3, r3
 8000e66:	b2db      	uxtb	r3, r3
 8000e68:	095b      	lsrs	r3, r3, #5
 8000e6a:	b2db      	uxtb	r3, r3
 8000e6c:	f043 0301 	orr.w	r3, r3, #1
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	2b01      	cmp	r3, #1
 8000e74:	d102      	bne.n	8000e7c <HAL_RCC_OscConfig+0x3a0>
 8000e76:	4b93      	ldr	r3, [pc, #588]	; (80010c4 <HAL_RCC_OscConfig+0x5e8>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	e013      	b.n	8000ea4 <HAL_RCC_OscConfig+0x3c8>
 8000e7c:	2302      	movs	r3, #2
 8000e7e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e82:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8000e86:	fa93 f3a3 	rbit	r3, r3
 8000e8a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000e8e:	2302      	movs	r3, #2
 8000e90:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000e94:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8000e98:	fa93 f3a3 	rbit	r3, r3
 8000e9c:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8000ea0:	4b88      	ldr	r3, [pc, #544]	; (80010c4 <HAL_RCC_OscConfig+0x5e8>)
 8000ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ea4:	2202      	movs	r2, #2
 8000ea6:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8000eaa:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000eae:	fa92 f2a2 	rbit	r2, r2
 8000eb2:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8000eb6:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8000eba:	fab2 f282 	clz	r2, r2
 8000ebe:	b2d2      	uxtb	r2, r2
 8000ec0:	f042 0220 	orr.w	r2, r2, #32
 8000ec4:	b2d2      	uxtb	r2, r2
 8000ec6:	f002 021f 	and.w	r2, r2, #31
 8000eca:	2101      	movs	r1, #1
 8000ecc:	fa01 f202 	lsl.w	r2, r1, r2
 8000ed0:	4013      	ands	r3, r2
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d00a      	beq.n	8000eec <HAL_RCC_OscConfig+0x410>
 8000ed6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000eda:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	691b      	ldr	r3, [r3, #16]
 8000ee2:	2b01      	cmp	r3, #1
 8000ee4:	d002      	beq.n	8000eec <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	f000 be2e 	b.w	8001b48 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eec:	4b75      	ldr	r3, [pc, #468]	; (80010c4 <HAL_RCC_OscConfig+0x5e8>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ef4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000ef8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	695b      	ldr	r3, [r3, #20]
 8000f00:	21f8      	movs	r1, #248	; 0xf8
 8000f02:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f06:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8000f0a:	fa91 f1a1 	rbit	r1, r1
 8000f0e:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8000f12:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8000f16:	fab1 f181 	clz	r1, r1
 8000f1a:	b2c9      	uxtb	r1, r1
 8000f1c:	408b      	lsls	r3, r1
 8000f1e:	4969      	ldr	r1, [pc, #420]	; (80010c4 <HAL_RCC_OscConfig+0x5e8>)
 8000f20:	4313      	orrs	r3, r2
 8000f22:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f24:	e0fd      	b.n	8001122 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f2a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	691b      	ldr	r3, [r3, #16]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	f000 8088 	beq.w	8001048 <HAL_RCC_OscConfig+0x56c>
 8000f38:	2301      	movs	r3, #1
 8000f3a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f3e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8000f42:	fa93 f3a3 	rbit	r3, r3
 8000f46:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8000f4a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f4e:	fab3 f383 	clz	r3, r3
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000f58:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000f5c:	009b      	lsls	r3, r3, #2
 8000f5e:	461a      	mov	r2, r3
 8000f60:	2301      	movs	r3, #1
 8000f62:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f64:	f7ff fb24 	bl	80005b0 <HAL_GetTick>
 8000f68:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f6c:	e00a      	b.n	8000f84 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f6e:	f7ff fb1f 	bl	80005b0 <HAL_GetTick>
 8000f72:	4602      	mov	r2, r0
 8000f74:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000f78:	1ad3      	subs	r3, r2, r3
 8000f7a:	2b02      	cmp	r3, #2
 8000f7c:	d902      	bls.n	8000f84 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8000f7e:	2303      	movs	r3, #3
 8000f80:	f000 bde2 	b.w	8001b48 <HAL_RCC_OscConfig+0x106c>
 8000f84:	2302      	movs	r3, #2
 8000f86:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f8a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8000f8e:	fa93 f3a3 	rbit	r3, r3
 8000f92:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8000f96:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f9a:	fab3 f383 	clz	r3, r3
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	095b      	lsrs	r3, r3, #5
 8000fa2:	b2db      	uxtb	r3, r3
 8000fa4:	f043 0301 	orr.w	r3, r3, #1
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	2b01      	cmp	r3, #1
 8000fac:	d102      	bne.n	8000fb4 <HAL_RCC_OscConfig+0x4d8>
 8000fae:	4b45      	ldr	r3, [pc, #276]	; (80010c4 <HAL_RCC_OscConfig+0x5e8>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	e013      	b.n	8000fdc <HAL_RCC_OscConfig+0x500>
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fba:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8000fbe:	fa93 f3a3 	rbit	r3, r3
 8000fc2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8000fcc:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8000fd0:	fa93 f3a3 	rbit	r3, r3
 8000fd4:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8000fd8:	4b3a      	ldr	r3, [pc, #232]	; (80010c4 <HAL_RCC_OscConfig+0x5e8>)
 8000fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fdc:	2202      	movs	r2, #2
 8000fde:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8000fe2:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8000fe6:	fa92 f2a2 	rbit	r2, r2
 8000fea:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8000fee:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8000ff2:	fab2 f282 	clz	r2, r2
 8000ff6:	b2d2      	uxtb	r2, r2
 8000ff8:	f042 0220 	orr.w	r2, r2, #32
 8000ffc:	b2d2      	uxtb	r2, r2
 8000ffe:	f002 021f 	and.w	r2, r2, #31
 8001002:	2101      	movs	r1, #1
 8001004:	fa01 f202 	lsl.w	r2, r1, r2
 8001008:	4013      	ands	r3, r2
 800100a:	2b00      	cmp	r3, #0
 800100c:	d0af      	beq.n	8000f6e <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800100e:	4b2d      	ldr	r3, [pc, #180]	; (80010c4 <HAL_RCC_OscConfig+0x5e8>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001016:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800101a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	695b      	ldr	r3, [r3, #20]
 8001022:	21f8      	movs	r1, #248	; 0xf8
 8001024:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001028:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800102c:	fa91 f1a1 	rbit	r1, r1
 8001030:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8001034:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8001038:	fab1 f181 	clz	r1, r1
 800103c:	b2c9      	uxtb	r1, r1
 800103e:	408b      	lsls	r3, r1
 8001040:	4920      	ldr	r1, [pc, #128]	; (80010c4 <HAL_RCC_OscConfig+0x5e8>)
 8001042:	4313      	orrs	r3, r2
 8001044:	600b      	str	r3, [r1, #0]
 8001046:	e06c      	b.n	8001122 <HAL_RCC_OscConfig+0x646>
 8001048:	2301      	movs	r3, #1
 800104a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800104e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001052:	fa93 f3a3 	rbit	r3, r3
 8001056:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800105a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800105e:	fab3 f383 	clz	r3, r3
 8001062:	b2db      	uxtb	r3, r3
 8001064:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001068:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800106c:	009b      	lsls	r3, r3, #2
 800106e:	461a      	mov	r2, r3
 8001070:	2300      	movs	r3, #0
 8001072:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001074:	f7ff fa9c 	bl	80005b0 <HAL_GetTick>
 8001078:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800107c:	e00a      	b.n	8001094 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800107e:	f7ff fa97 	bl	80005b0 <HAL_GetTick>
 8001082:	4602      	mov	r2, r0
 8001084:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001088:	1ad3      	subs	r3, r2, r3
 800108a:	2b02      	cmp	r3, #2
 800108c:	d902      	bls.n	8001094 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800108e:	2303      	movs	r3, #3
 8001090:	f000 bd5a 	b.w	8001b48 <HAL_RCC_OscConfig+0x106c>
 8001094:	2302      	movs	r3, #2
 8001096:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800109a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800109e:	fa93 f3a3 	rbit	r3, r3
 80010a2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80010a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010aa:	fab3 f383 	clz	r3, r3
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	095b      	lsrs	r3, r3, #5
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	f043 0301 	orr.w	r3, r3, #1
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	2b01      	cmp	r3, #1
 80010bc:	d104      	bne.n	80010c8 <HAL_RCC_OscConfig+0x5ec>
 80010be:	4b01      	ldr	r3, [pc, #4]	; (80010c4 <HAL_RCC_OscConfig+0x5e8>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	e015      	b.n	80010f0 <HAL_RCC_OscConfig+0x614>
 80010c4:	40021000 	.word	0x40021000
 80010c8:	2302      	movs	r3, #2
 80010ca:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ce:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80010d2:	fa93 f3a3 	rbit	r3, r3
 80010d6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80010da:	2302      	movs	r3, #2
 80010dc:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80010e0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80010e4:	fa93 f3a3 	rbit	r3, r3
 80010e8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80010ec:	4bc8      	ldr	r3, [pc, #800]	; (8001410 <HAL_RCC_OscConfig+0x934>)
 80010ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010f0:	2202      	movs	r2, #2
 80010f2:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80010f6:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80010fa:	fa92 f2a2 	rbit	r2, r2
 80010fe:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8001102:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001106:	fab2 f282 	clz	r2, r2
 800110a:	b2d2      	uxtb	r2, r2
 800110c:	f042 0220 	orr.w	r2, r2, #32
 8001110:	b2d2      	uxtb	r2, r2
 8001112:	f002 021f 	and.w	r2, r2, #31
 8001116:	2101      	movs	r1, #1
 8001118:	fa01 f202 	lsl.w	r2, r1, r2
 800111c:	4013      	ands	r3, r2
 800111e:	2b00      	cmp	r3, #0
 8001120:	d1ad      	bne.n	800107e <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001122:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001126:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f003 0308 	and.w	r3, r3, #8
 8001132:	2b00      	cmp	r3, #0
 8001134:	f000 8110 	beq.w	8001358 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001138:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800113c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	699b      	ldr	r3, [r3, #24]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d079      	beq.n	800123c <HAL_RCC_OscConfig+0x760>
 8001148:	2301      	movs	r3, #1
 800114a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800114e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001152:	fa93 f3a3 	rbit	r3, r3
 8001156:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800115a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800115e:	fab3 f383 	clz	r3, r3
 8001162:	b2db      	uxtb	r3, r3
 8001164:	461a      	mov	r2, r3
 8001166:	4bab      	ldr	r3, [pc, #684]	; (8001414 <HAL_RCC_OscConfig+0x938>)
 8001168:	4413      	add	r3, r2
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	461a      	mov	r2, r3
 800116e:	2301      	movs	r3, #1
 8001170:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001172:	f7ff fa1d 	bl	80005b0 <HAL_GetTick>
 8001176:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800117a:	e00a      	b.n	8001192 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800117c:	f7ff fa18 	bl	80005b0 <HAL_GetTick>
 8001180:	4602      	mov	r2, r0
 8001182:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001186:	1ad3      	subs	r3, r2, r3
 8001188:	2b02      	cmp	r3, #2
 800118a:	d902      	bls.n	8001192 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 800118c:	2303      	movs	r3, #3
 800118e:	f000 bcdb 	b.w	8001b48 <HAL_RCC_OscConfig+0x106c>
 8001192:	2302      	movs	r3, #2
 8001194:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001198:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800119c:	fa93 f3a3 	rbit	r3, r3
 80011a0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80011a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011a8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80011ac:	2202      	movs	r2, #2
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011b4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	fa93 f2a3 	rbit	r2, r3
 80011be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011c2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011cc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80011d0:	2202      	movs	r2, #2
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	fa93 f2a3 	rbit	r2, r3
 80011e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011e6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80011ea:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011ec:	4b88      	ldr	r3, [pc, #544]	; (8001410 <HAL_RCC_OscConfig+0x934>)
 80011ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80011f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011f4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80011f8:	2102      	movs	r1, #2
 80011fa:	6019      	str	r1, [r3, #0]
 80011fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001200:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	fa93 f1a3 	rbit	r1, r3
 800120a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800120e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001212:	6019      	str	r1, [r3, #0]
  return result;
 8001214:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001218:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	fab3 f383 	clz	r3, r3
 8001222:	b2db      	uxtb	r3, r3
 8001224:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001228:	b2db      	uxtb	r3, r3
 800122a:	f003 031f 	and.w	r3, r3, #31
 800122e:	2101      	movs	r1, #1
 8001230:	fa01 f303 	lsl.w	r3, r1, r3
 8001234:	4013      	ands	r3, r2
 8001236:	2b00      	cmp	r3, #0
 8001238:	d0a0      	beq.n	800117c <HAL_RCC_OscConfig+0x6a0>
 800123a:	e08d      	b.n	8001358 <HAL_RCC_OscConfig+0x87c>
 800123c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001240:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001244:	2201      	movs	r2, #1
 8001246:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001248:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800124c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	fa93 f2a3 	rbit	r2, r3
 8001256:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800125a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800125e:	601a      	str	r2, [r3, #0]
  return result;
 8001260:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001264:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001268:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800126a:	fab3 f383 	clz	r3, r3
 800126e:	b2db      	uxtb	r3, r3
 8001270:	461a      	mov	r2, r3
 8001272:	4b68      	ldr	r3, [pc, #416]	; (8001414 <HAL_RCC_OscConfig+0x938>)
 8001274:	4413      	add	r3, r2
 8001276:	009b      	lsls	r3, r3, #2
 8001278:	461a      	mov	r2, r3
 800127a:	2300      	movs	r3, #0
 800127c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800127e:	f7ff f997 	bl	80005b0 <HAL_GetTick>
 8001282:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001286:	e00a      	b.n	800129e <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001288:	f7ff f992 	bl	80005b0 <HAL_GetTick>
 800128c:	4602      	mov	r2, r0
 800128e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001292:	1ad3      	subs	r3, r2, r3
 8001294:	2b02      	cmp	r3, #2
 8001296:	d902      	bls.n	800129e <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8001298:	2303      	movs	r3, #3
 800129a:	f000 bc55 	b.w	8001b48 <HAL_RCC_OscConfig+0x106c>
 800129e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012a2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80012a6:	2202      	movs	r2, #2
 80012a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012ae:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	fa93 f2a3 	rbit	r2, r3
 80012b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012bc:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80012c0:	601a      	str	r2, [r3, #0]
 80012c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012c6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80012ca:	2202      	movs	r2, #2
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012d2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	fa93 f2a3 	rbit	r2, r3
 80012dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012e0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80012e4:	601a      	str	r2, [r3, #0]
 80012e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012ea:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80012ee:	2202      	movs	r2, #2
 80012f0:	601a      	str	r2, [r3, #0]
 80012f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012f6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	fa93 f2a3 	rbit	r2, r3
 8001300:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001304:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001308:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800130a:	4b41      	ldr	r3, [pc, #260]	; (8001410 <HAL_RCC_OscConfig+0x934>)
 800130c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800130e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001312:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001316:	2102      	movs	r1, #2
 8001318:	6019      	str	r1, [r3, #0]
 800131a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800131e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	fa93 f1a3 	rbit	r1, r3
 8001328:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800132c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001330:	6019      	str	r1, [r3, #0]
  return result;
 8001332:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001336:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	fab3 f383 	clz	r3, r3
 8001340:	b2db      	uxtb	r3, r3
 8001342:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001346:	b2db      	uxtb	r3, r3
 8001348:	f003 031f 	and.w	r3, r3, #31
 800134c:	2101      	movs	r1, #1
 800134e:	fa01 f303 	lsl.w	r3, r1, r3
 8001352:	4013      	ands	r3, r2
 8001354:	2b00      	cmp	r3, #0
 8001356:	d197      	bne.n	8001288 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001358:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800135c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f003 0304 	and.w	r3, r3, #4
 8001368:	2b00      	cmp	r3, #0
 800136a:	f000 81a1 	beq.w	80016b0 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800136e:	2300      	movs	r3, #0
 8001370:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001374:	4b26      	ldr	r3, [pc, #152]	; (8001410 <HAL_RCC_OscConfig+0x934>)
 8001376:	69db      	ldr	r3, [r3, #28]
 8001378:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800137c:	2b00      	cmp	r3, #0
 800137e:	d116      	bne.n	80013ae <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001380:	4b23      	ldr	r3, [pc, #140]	; (8001410 <HAL_RCC_OscConfig+0x934>)
 8001382:	69db      	ldr	r3, [r3, #28]
 8001384:	4a22      	ldr	r2, [pc, #136]	; (8001410 <HAL_RCC_OscConfig+0x934>)
 8001386:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800138a:	61d3      	str	r3, [r2, #28]
 800138c:	4b20      	ldr	r3, [pc, #128]	; (8001410 <HAL_RCC_OscConfig+0x934>)
 800138e:	69db      	ldr	r3, [r3, #28]
 8001390:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001394:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001398:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800139c:	601a      	str	r2, [r3, #0]
 800139e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013a2:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80013a6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80013a8:	2301      	movs	r3, #1
 80013aa:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013ae:	4b1a      	ldr	r3, [pc, #104]	; (8001418 <HAL_RCC_OscConfig+0x93c>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d11a      	bne.n	80013f0 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013ba:	4b17      	ldr	r3, [pc, #92]	; (8001418 <HAL_RCC_OscConfig+0x93c>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4a16      	ldr	r2, [pc, #88]	; (8001418 <HAL_RCC_OscConfig+0x93c>)
 80013c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013c4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013c6:	f7ff f8f3 	bl	80005b0 <HAL_GetTick>
 80013ca:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013ce:	e009      	b.n	80013e4 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013d0:	f7ff f8ee 	bl	80005b0 <HAL_GetTick>
 80013d4:	4602      	mov	r2, r0
 80013d6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80013da:	1ad3      	subs	r3, r2, r3
 80013dc:	2b64      	cmp	r3, #100	; 0x64
 80013de:	d901      	bls.n	80013e4 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80013e0:	2303      	movs	r3, #3
 80013e2:	e3b1      	b.n	8001b48 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013e4:	4b0c      	ldr	r3, [pc, #48]	; (8001418 <HAL_RCC_OscConfig+0x93c>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d0ef      	beq.n	80013d0 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013f4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	2b01      	cmp	r3, #1
 80013fe:	d10d      	bne.n	800141c <HAL_RCC_OscConfig+0x940>
 8001400:	4b03      	ldr	r3, [pc, #12]	; (8001410 <HAL_RCC_OscConfig+0x934>)
 8001402:	6a1b      	ldr	r3, [r3, #32]
 8001404:	4a02      	ldr	r2, [pc, #8]	; (8001410 <HAL_RCC_OscConfig+0x934>)
 8001406:	f043 0301 	orr.w	r3, r3, #1
 800140a:	6213      	str	r3, [r2, #32]
 800140c:	e03c      	b.n	8001488 <HAL_RCC_OscConfig+0x9ac>
 800140e:	bf00      	nop
 8001410:	40021000 	.word	0x40021000
 8001414:	10908120 	.word	0x10908120
 8001418:	40007000 	.word	0x40007000
 800141c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001420:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	68db      	ldr	r3, [r3, #12]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d10c      	bne.n	8001446 <HAL_RCC_OscConfig+0x96a>
 800142c:	4bc1      	ldr	r3, [pc, #772]	; (8001734 <HAL_RCC_OscConfig+0xc58>)
 800142e:	6a1b      	ldr	r3, [r3, #32]
 8001430:	4ac0      	ldr	r2, [pc, #768]	; (8001734 <HAL_RCC_OscConfig+0xc58>)
 8001432:	f023 0301 	bic.w	r3, r3, #1
 8001436:	6213      	str	r3, [r2, #32]
 8001438:	4bbe      	ldr	r3, [pc, #760]	; (8001734 <HAL_RCC_OscConfig+0xc58>)
 800143a:	6a1b      	ldr	r3, [r3, #32]
 800143c:	4abd      	ldr	r2, [pc, #756]	; (8001734 <HAL_RCC_OscConfig+0xc58>)
 800143e:	f023 0304 	bic.w	r3, r3, #4
 8001442:	6213      	str	r3, [r2, #32]
 8001444:	e020      	b.n	8001488 <HAL_RCC_OscConfig+0x9ac>
 8001446:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800144a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	68db      	ldr	r3, [r3, #12]
 8001452:	2b05      	cmp	r3, #5
 8001454:	d10c      	bne.n	8001470 <HAL_RCC_OscConfig+0x994>
 8001456:	4bb7      	ldr	r3, [pc, #732]	; (8001734 <HAL_RCC_OscConfig+0xc58>)
 8001458:	6a1b      	ldr	r3, [r3, #32]
 800145a:	4ab6      	ldr	r2, [pc, #728]	; (8001734 <HAL_RCC_OscConfig+0xc58>)
 800145c:	f043 0304 	orr.w	r3, r3, #4
 8001460:	6213      	str	r3, [r2, #32]
 8001462:	4bb4      	ldr	r3, [pc, #720]	; (8001734 <HAL_RCC_OscConfig+0xc58>)
 8001464:	6a1b      	ldr	r3, [r3, #32]
 8001466:	4ab3      	ldr	r2, [pc, #716]	; (8001734 <HAL_RCC_OscConfig+0xc58>)
 8001468:	f043 0301 	orr.w	r3, r3, #1
 800146c:	6213      	str	r3, [r2, #32]
 800146e:	e00b      	b.n	8001488 <HAL_RCC_OscConfig+0x9ac>
 8001470:	4bb0      	ldr	r3, [pc, #704]	; (8001734 <HAL_RCC_OscConfig+0xc58>)
 8001472:	6a1b      	ldr	r3, [r3, #32]
 8001474:	4aaf      	ldr	r2, [pc, #700]	; (8001734 <HAL_RCC_OscConfig+0xc58>)
 8001476:	f023 0301 	bic.w	r3, r3, #1
 800147a:	6213      	str	r3, [r2, #32]
 800147c:	4bad      	ldr	r3, [pc, #692]	; (8001734 <HAL_RCC_OscConfig+0xc58>)
 800147e:	6a1b      	ldr	r3, [r3, #32]
 8001480:	4aac      	ldr	r2, [pc, #688]	; (8001734 <HAL_RCC_OscConfig+0xc58>)
 8001482:	f023 0304 	bic.w	r3, r3, #4
 8001486:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001488:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800148c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	68db      	ldr	r3, [r3, #12]
 8001494:	2b00      	cmp	r3, #0
 8001496:	f000 8081 	beq.w	800159c <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800149a:	f7ff f889 	bl	80005b0 <HAL_GetTick>
 800149e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014a2:	e00b      	b.n	80014bc <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014a4:	f7ff f884 	bl	80005b0 <HAL_GetTick>
 80014a8:	4602      	mov	r2, r0
 80014aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80014ae:	1ad3      	subs	r3, r2, r3
 80014b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d901      	bls.n	80014bc <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80014b8:	2303      	movs	r3, #3
 80014ba:	e345      	b.n	8001b48 <HAL_RCC_OscConfig+0x106c>
 80014bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014c0:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80014c4:	2202      	movs	r2, #2
 80014c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014cc:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	fa93 f2a3 	rbit	r2, r3
 80014d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014da:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80014de:	601a      	str	r2, [r3, #0]
 80014e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014e4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80014e8:	2202      	movs	r2, #2
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014f0:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	fa93 f2a3 	rbit	r2, r3
 80014fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014fe:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001502:	601a      	str	r2, [r3, #0]
  return result;
 8001504:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001508:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800150c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800150e:	fab3 f383 	clz	r3, r3
 8001512:	b2db      	uxtb	r3, r3
 8001514:	095b      	lsrs	r3, r3, #5
 8001516:	b2db      	uxtb	r3, r3
 8001518:	f043 0302 	orr.w	r3, r3, #2
 800151c:	b2db      	uxtb	r3, r3
 800151e:	2b02      	cmp	r3, #2
 8001520:	d102      	bne.n	8001528 <HAL_RCC_OscConfig+0xa4c>
 8001522:	4b84      	ldr	r3, [pc, #528]	; (8001734 <HAL_RCC_OscConfig+0xc58>)
 8001524:	6a1b      	ldr	r3, [r3, #32]
 8001526:	e013      	b.n	8001550 <HAL_RCC_OscConfig+0xa74>
 8001528:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800152c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001530:	2202      	movs	r2, #2
 8001532:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001534:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001538:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	fa93 f2a3 	rbit	r2, r3
 8001542:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001546:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800154a:	601a      	str	r2, [r3, #0]
 800154c:	4b79      	ldr	r3, [pc, #484]	; (8001734 <HAL_RCC_OscConfig+0xc58>)
 800154e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001550:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001554:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8001558:	2102      	movs	r1, #2
 800155a:	6011      	str	r1, [r2, #0]
 800155c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001560:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8001564:	6812      	ldr	r2, [r2, #0]
 8001566:	fa92 f1a2 	rbit	r1, r2
 800156a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800156e:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001572:	6011      	str	r1, [r2, #0]
  return result;
 8001574:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001578:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800157c:	6812      	ldr	r2, [r2, #0]
 800157e:	fab2 f282 	clz	r2, r2
 8001582:	b2d2      	uxtb	r2, r2
 8001584:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001588:	b2d2      	uxtb	r2, r2
 800158a:	f002 021f 	and.w	r2, r2, #31
 800158e:	2101      	movs	r1, #1
 8001590:	fa01 f202 	lsl.w	r2, r1, r2
 8001594:	4013      	ands	r3, r2
 8001596:	2b00      	cmp	r3, #0
 8001598:	d084      	beq.n	80014a4 <HAL_RCC_OscConfig+0x9c8>
 800159a:	e07f      	b.n	800169c <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800159c:	f7ff f808 	bl	80005b0 <HAL_GetTick>
 80015a0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015a4:	e00b      	b.n	80015be <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015a6:	f7ff f803 	bl	80005b0 <HAL_GetTick>
 80015aa:	4602      	mov	r2, r0
 80015ac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d901      	bls.n	80015be <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80015ba:	2303      	movs	r3, #3
 80015bc:	e2c4      	b.n	8001b48 <HAL_RCC_OscConfig+0x106c>
 80015be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015c2:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80015c6:	2202      	movs	r2, #2
 80015c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015ce:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	fa93 f2a3 	rbit	r2, r3
 80015d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015dc:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80015e0:	601a      	str	r2, [r3, #0]
 80015e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015e6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80015ea:	2202      	movs	r2, #2
 80015ec:	601a      	str	r2, [r3, #0]
 80015ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015f2:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	fa93 f2a3 	rbit	r2, r3
 80015fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001600:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001604:	601a      	str	r2, [r3, #0]
  return result;
 8001606:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800160a:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800160e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001610:	fab3 f383 	clz	r3, r3
 8001614:	b2db      	uxtb	r3, r3
 8001616:	095b      	lsrs	r3, r3, #5
 8001618:	b2db      	uxtb	r3, r3
 800161a:	f043 0302 	orr.w	r3, r3, #2
 800161e:	b2db      	uxtb	r3, r3
 8001620:	2b02      	cmp	r3, #2
 8001622:	d102      	bne.n	800162a <HAL_RCC_OscConfig+0xb4e>
 8001624:	4b43      	ldr	r3, [pc, #268]	; (8001734 <HAL_RCC_OscConfig+0xc58>)
 8001626:	6a1b      	ldr	r3, [r3, #32]
 8001628:	e013      	b.n	8001652 <HAL_RCC_OscConfig+0xb76>
 800162a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800162e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001632:	2202      	movs	r2, #2
 8001634:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001636:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800163a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	fa93 f2a3 	rbit	r2, r3
 8001644:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001648:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	4b39      	ldr	r3, [pc, #228]	; (8001734 <HAL_RCC_OscConfig+0xc58>)
 8001650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001652:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001656:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800165a:	2102      	movs	r1, #2
 800165c:	6011      	str	r1, [r2, #0]
 800165e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001662:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8001666:	6812      	ldr	r2, [r2, #0]
 8001668:	fa92 f1a2 	rbit	r1, r2
 800166c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001670:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001674:	6011      	str	r1, [r2, #0]
  return result;
 8001676:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800167a:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800167e:	6812      	ldr	r2, [r2, #0]
 8001680:	fab2 f282 	clz	r2, r2
 8001684:	b2d2      	uxtb	r2, r2
 8001686:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800168a:	b2d2      	uxtb	r2, r2
 800168c:	f002 021f 	and.w	r2, r2, #31
 8001690:	2101      	movs	r1, #1
 8001692:	fa01 f202 	lsl.w	r2, r1, r2
 8001696:	4013      	ands	r3, r2
 8001698:	2b00      	cmp	r3, #0
 800169a:	d184      	bne.n	80015a6 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800169c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80016a0:	2b01      	cmp	r3, #1
 80016a2:	d105      	bne.n	80016b0 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016a4:	4b23      	ldr	r3, [pc, #140]	; (8001734 <HAL_RCC_OscConfig+0xc58>)
 80016a6:	69db      	ldr	r3, [r3, #28]
 80016a8:	4a22      	ldr	r2, [pc, #136]	; (8001734 <HAL_RCC_OscConfig+0xc58>)
 80016aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016ae:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016b4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	69db      	ldr	r3, [r3, #28]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	f000 8242 	beq.w	8001b46 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016c2:	4b1c      	ldr	r3, [pc, #112]	; (8001734 <HAL_RCC_OscConfig+0xc58>)
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	f003 030c 	and.w	r3, r3, #12
 80016ca:	2b08      	cmp	r3, #8
 80016cc:	f000 8213 	beq.w	8001af6 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016d4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	69db      	ldr	r3, [r3, #28]
 80016dc:	2b02      	cmp	r3, #2
 80016de:	f040 8162 	bne.w	80019a6 <HAL_RCC_OscConfig+0xeca>
 80016e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016e6:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80016ea:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80016ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016f4:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	fa93 f2a3 	rbit	r2, r3
 80016fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001702:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001706:	601a      	str	r2, [r3, #0]
  return result;
 8001708:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800170c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001710:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001712:	fab3 f383 	clz	r3, r3
 8001716:	b2db      	uxtb	r3, r3
 8001718:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800171c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	461a      	mov	r2, r3
 8001724:	2300      	movs	r3, #0
 8001726:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001728:	f7fe ff42 	bl	80005b0 <HAL_GetTick>
 800172c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001730:	e00c      	b.n	800174c <HAL_RCC_OscConfig+0xc70>
 8001732:	bf00      	nop
 8001734:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001738:	f7fe ff3a 	bl	80005b0 <HAL_GetTick>
 800173c:	4602      	mov	r2, r0
 800173e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001742:	1ad3      	subs	r3, r2, r3
 8001744:	2b02      	cmp	r3, #2
 8001746:	d901      	bls.n	800174c <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8001748:	2303      	movs	r3, #3
 800174a:	e1fd      	b.n	8001b48 <HAL_RCC_OscConfig+0x106c>
 800174c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001750:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001754:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001758:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800175a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800175e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	fa93 f2a3 	rbit	r2, r3
 8001768:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800176c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001770:	601a      	str	r2, [r3, #0]
  return result;
 8001772:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001776:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800177a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800177c:	fab3 f383 	clz	r3, r3
 8001780:	b2db      	uxtb	r3, r3
 8001782:	095b      	lsrs	r3, r3, #5
 8001784:	b2db      	uxtb	r3, r3
 8001786:	f043 0301 	orr.w	r3, r3, #1
 800178a:	b2db      	uxtb	r3, r3
 800178c:	2b01      	cmp	r3, #1
 800178e:	d102      	bne.n	8001796 <HAL_RCC_OscConfig+0xcba>
 8001790:	4bb0      	ldr	r3, [pc, #704]	; (8001a54 <HAL_RCC_OscConfig+0xf78>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	e027      	b.n	80017e6 <HAL_RCC_OscConfig+0xd0a>
 8001796:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800179a:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800179e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017a8:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	fa93 f2a3 	rbit	r2, r3
 80017b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017b6:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80017ba:	601a      	str	r2, [r3, #0]
 80017bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017c0:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80017c4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017c8:	601a      	str	r2, [r3, #0]
 80017ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017ce:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	fa93 f2a3 	rbit	r2, r3
 80017d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017dc:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80017e0:	601a      	str	r2, [r3, #0]
 80017e2:	4b9c      	ldr	r3, [pc, #624]	; (8001a54 <HAL_RCC_OscConfig+0xf78>)
 80017e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017e6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80017ea:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80017ee:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80017f2:	6011      	str	r1, [r2, #0]
 80017f4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80017f8:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80017fc:	6812      	ldr	r2, [r2, #0]
 80017fe:	fa92 f1a2 	rbit	r1, r2
 8001802:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001806:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800180a:	6011      	str	r1, [r2, #0]
  return result;
 800180c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001810:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001814:	6812      	ldr	r2, [r2, #0]
 8001816:	fab2 f282 	clz	r2, r2
 800181a:	b2d2      	uxtb	r2, r2
 800181c:	f042 0220 	orr.w	r2, r2, #32
 8001820:	b2d2      	uxtb	r2, r2
 8001822:	f002 021f 	and.w	r2, r2, #31
 8001826:	2101      	movs	r1, #1
 8001828:	fa01 f202 	lsl.w	r2, r1, r2
 800182c:	4013      	ands	r3, r2
 800182e:	2b00      	cmp	r3, #0
 8001830:	d182      	bne.n	8001738 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001832:	4b88      	ldr	r3, [pc, #544]	; (8001a54 <HAL_RCC_OscConfig+0xf78>)
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800183a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800183e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001846:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800184a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	6a1b      	ldr	r3, [r3, #32]
 8001852:	430b      	orrs	r3, r1
 8001854:	497f      	ldr	r1, [pc, #508]	; (8001a54 <HAL_RCC_OscConfig+0xf78>)
 8001856:	4313      	orrs	r3, r2
 8001858:	604b      	str	r3, [r1, #4]
 800185a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800185e:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001862:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001866:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001868:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800186c:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	fa93 f2a3 	rbit	r2, r3
 8001876:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800187a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800187e:	601a      	str	r2, [r3, #0]
  return result;
 8001880:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001884:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001888:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800188a:	fab3 f383 	clz	r3, r3
 800188e:	b2db      	uxtb	r3, r3
 8001890:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001894:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	461a      	mov	r2, r3
 800189c:	2301      	movs	r3, #1
 800189e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018a0:	f7fe fe86 	bl	80005b0 <HAL_GetTick>
 80018a4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018a8:	e009      	b.n	80018be <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018aa:	f7fe fe81 	bl	80005b0 <HAL_GetTick>
 80018ae:	4602      	mov	r2, r0
 80018b0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	2b02      	cmp	r3, #2
 80018b8:	d901      	bls.n	80018be <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80018ba:	2303      	movs	r3, #3
 80018bc:	e144      	b.n	8001b48 <HAL_RCC_OscConfig+0x106c>
 80018be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018c2:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80018c6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018d0:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	fa93 f2a3 	rbit	r2, r3
 80018da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018de:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80018e2:	601a      	str	r2, [r3, #0]
  return result;
 80018e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018e8:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80018ec:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018ee:	fab3 f383 	clz	r3, r3
 80018f2:	b2db      	uxtb	r3, r3
 80018f4:	095b      	lsrs	r3, r3, #5
 80018f6:	b2db      	uxtb	r3, r3
 80018f8:	f043 0301 	orr.w	r3, r3, #1
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	2b01      	cmp	r3, #1
 8001900:	d102      	bne.n	8001908 <HAL_RCC_OscConfig+0xe2c>
 8001902:	4b54      	ldr	r3, [pc, #336]	; (8001a54 <HAL_RCC_OscConfig+0xf78>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	e027      	b.n	8001958 <HAL_RCC_OscConfig+0xe7c>
 8001908:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800190c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001910:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001914:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001916:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800191a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	fa93 f2a3 	rbit	r2, r3
 8001924:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001928:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800192c:	601a      	str	r2, [r3, #0]
 800192e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001932:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001936:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800193a:	601a      	str	r2, [r3, #0]
 800193c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001940:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	fa93 f2a3 	rbit	r2, r3
 800194a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800194e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001952:	601a      	str	r2, [r3, #0]
 8001954:	4b3f      	ldr	r3, [pc, #252]	; (8001a54 <HAL_RCC_OscConfig+0xf78>)
 8001956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001958:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800195c:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001960:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001964:	6011      	str	r1, [r2, #0]
 8001966:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800196a:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800196e:	6812      	ldr	r2, [r2, #0]
 8001970:	fa92 f1a2 	rbit	r1, r2
 8001974:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001978:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800197c:	6011      	str	r1, [r2, #0]
  return result;
 800197e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001982:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001986:	6812      	ldr	r2, [r2, #0]
 8001988:	fab2 f282 	clz	r2, r2
 800198c:	b2d2      	uxtb	r2, r2
 800198e:	f042 0220 	orr.w	r2, r2, #32
 8001992:	b2d2      	uxtb	r2, r2
 8001994:	f002 021f 	and.w	r2, r2, #31
 8001998:	2101      	movs	r1, #1
 800199a:	fa01 f202 	lsl.w	r2, r1, r2
 800199e:	4013      	ands	r3, r2
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d082      	beq.n	80018aa <HAL_RCC_OscConfig+0xdce>
 80019a4:	e0cf      	b.n	8001b46 <HAL_RCC_OscConfig+0x106a>
 80019a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019aa:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80019ae:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80019b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019b8:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	fa93 f2a3 	rbit	r2, r3
 80019c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019c6:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80019ca:	601a      	str	r2, [r3, #0]
  return result;
 80019cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019d0:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80019d4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019d6:	fab3 f383 	clz	r3, r3
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80019e0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80019e4:	009b      	lsls	r3, r3, #2
 80019e6:	461a      	mov	r2, r3
 80019e8:	2300      	movs	r3, #0
 80019ea:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ec:	f7fe fde0 	bl	80005b0 <HAL_GetTick>
 80019f0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019f4:	e009      	b.n	8001a0a <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019f6:	f7fe fddb 	bl	80005b0 <HAL_GetTick>
 80019fa:	4602      	mov	r2, r0
 80019fc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	2b02      	cmp	r3, #2
 8001a04:	d901      	bls.n	8001a0a <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8001a06:	2303      	movs	r3, #3
 8001a08:	e09e      	b.n	8001b48 <HAL_RCC_OscConfig+0x106c>
 8001a0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a0e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001a12:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a16:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a1c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	fa93 f2a3 	rbit	r2, r3
 8001a26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a2a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001a2e:	601a      	str	r2, [r3, #0]
  return result;
 8001a30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a34:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001a38:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a3a:	fab3 f383 	clz	r3, r3
 8001a3e:	b2db      	uxtb	r3, r3
 8001a40:	095b      	lsrs	r3, r3, #5
 8001a42:	b2db      	uxtb	r3, r3
 8001a44:	f043 0301 	orr.w	r3, r3, #1
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d104      	bne.n	8001a58 <HAL_RCC_OscConfig+0xf7c>
 8001a4e:	4b01      	ldr	r3, [pc, #4]	; (8001a54 <HAL_RCC_OscConfig+0xf78>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	e029      	b.n	8001aa8 <HAL_RCC_OscConfig+0xfcc>
 8001a54:	40021000 	.word	0x40021000
 8001a58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a5c:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001a60:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a64:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a6a:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	fa93 f2a3 	rbit	r2, r3
 8001a74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a78:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8001a7c:	601a      	str	r2, [r3, #0]
 8001a7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a82:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001a86:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a90:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	fa93 f2a3 	rbit	r2, r3
 8001a9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a9e:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001aa2:	601a      	str	r2, [r3, #0]
 8001aa4:	4b2b      	ldr	r3, [pc, #172]	; (8001b54 <HAL_RCC_OscConfig+0x1078>)
 8001aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aa8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001aac:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001ab0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001ab4:	6011      	str	r1, [r2, #0]
 8001ab6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001aba:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001abe:	6812      	ldr	r2, [r2, #0]
 8001ac0:	fa92 f1a2 	rbit	r1, r2
 8001ac4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001ac8:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001acc:	6011      	str	r1, [r2, #0]
  return result;
 8001ace:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001ad2:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001ad6:	6812      	ldr	r2, [r2, #0]
 8001ad8:	fab2 f282 	clz	r2, r2
 8001adc:	b2d2      	uxtb	r2, r2
 8001ade:	f042 0220 	orr.w	r2, r2, #32
 8001ae2:	b2d2      	uxtb	r2, r2
 8001ae4:	f002 021f 	and.w	r2, r2, #31
 8001ae8:	2101      	movs	r1, #1
 8001aea:	fa01 f202 	lsl.w	r2, r1, r2
 8001aee:	4013      	ands	r3, r2
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d180      	bne.n	80019f6 <HAL_RCC_OscConfig+0xf1a>
 8001af4:	e027      	b.n	8001b46 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001af6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001afa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	69db      	ldr	r3, [r3, #28]
 8001b02:	2b01      	cmp	r3, #1
 8001b04:	d101      	bne.n	8001b0a <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e01e      	b.n	8001b48 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b0a:	4b12      	ldr	r3, [pc, #72]	; (8001b54 <HAL_RCC_OscConfig+0x1078>)
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001b12:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001b16:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001b1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b1e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	6a1b      	ldr	r3, [r3, #32]
 8001b26:	429a      	cmp	r2, r3
 8001b28:	d10b      	bne.n	8001b42 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001b2a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001b2e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001b32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b36:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001b3e:	429a      	cmp	r2, r3
 8001b40:	d001      	beq.n	8001b46 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8001b42:	2301      	movs	r3, #1
 8001b44:	e000      	b.n	8001b48 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8001b46:	2300      	movs	r3, #0
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	40021000 	.word	0x40021000

08001b58 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b09e      	sub	sp, #120	; 0x78
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001b62:	2300      	movs	r3, #0
 8001b64:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d101      	bne.n	8001b70 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e162      	b.n	8001e36 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b70:	4b90      	ldr	r3, [pc, #576]	; (8001db4 <HAL_RCC_ClockConfig+0x25c>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f003 0307 	and.w	r3, r3, #7
 8001b78:	683a      	ldr	r2, [r7, #0]
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	d910      	bls.n	8001ba0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b7e:	4b8d      	ldr	r3, [pc, #564]	; (8001db4 <HAL_RCC_ClockConfig+0x25c>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f023 0207 	bic.w	r2, r3, #7
 8001b86:	498b      	ldr	r1, [pc, #556]	; (8001db4 <HAL_RCC_ClockConfig+0x25c>)
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b8e:	4b89      	ldr	r3, [pc, #548]	; (8001db4 <HAL_RCC_ClockConfig+0x25c>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 0307 	and.w	r3, r3, #7
 8001b96:	683a      	ldr	r2, [r7, #0]
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	d001      	beq.n	8001ba0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e14a      	b.n	8001e36 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f003 0302 	and.w	r3, r3, #2
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d008      	beq.n	8001bbe <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bac:	4b82      	ldr	r3, [pc, #520]	; (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	497f      	ldr	r1, [pc, #508]	; (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f003 0301 	and.w	r3, r3, #1
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	f000 80dc 	beq.w	8001d84 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d13c      	bne.n	8001c4e <HAL_RCC_ClockConfig+0xf6>
 8001bd4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bd8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bda:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001bdc:	fa93 f3a3 	rbit	r3, r3
 8001be0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001be2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001be4:	fab3 f383 	clz	r3, r3
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	095b      	lsrs	r3, r3, #5
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	f043 0301 	orr.w	r3, r3, #1
 8001bf2:	b2db      	uxtb	r3, r3
 8001bf4:	2b01      	cmp	r3, #1
 8001bf6:	d102      	bne.n	8001bfe <HAL_RCC_ClockConfig+0xa6>
 8001bf8:	4b6f      	ldr	r3, [pc, #444]	; (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	e00f      	b.n	8001c1e <HAL_RCC_ClockConfig+0xc6>
 8001bfe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c02:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c04:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c06:	fa93 f3a3 	rbit	r3, r3
 8001c0a:	667b      	str	r3, [r7, #100]	; 0x64
 8001c0c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c10:	663b      	str	r3, [r7, #96]	; 0x60
 8001c12:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c14:	fa93 f3a3 	rbit	r3, r3
 8001c18:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001c1a:	4b67      	ldr	r3, [pc, #412]	; (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c1e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001c22:	65ba      	str	r2, [r7, #88]	; 0x58
 8001c24:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001c26:	fa92 f2a2 	rbit	r2, r2
 8001c2a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001c2c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001c2e:	fab2 f282 	clz	r2, r2
 8001c32:	b2d2      	uxtb	r2, r2
 8001c34:	f042 0220 	orr.w	r2, r2, #32
 8001c38:	b2d2      	uxtb	r2, r2
 8001c3a:	f002 021f 	and.w	r2, r2, #31
 8001c3e:	2101      	movs	r1, #1
 8001c40:	fa01 f202 	lsl.w	r2, r1, r2
 8001c44:	4013      	ands	r3, r2
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d17b      	bne.n	8001d42 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e0f3      	b.n	8001e36 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	2b02      	cmp	r3, #2
 8001c54:	d13c      	bne.n	8001cd0 <HAL_RCC_ClockConfig+0x178>
 8001c56:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c5a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c5e:	fa93 f3a3 	rbit	r3, r3
 8001c62:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001c64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c66:	fab3 f383 	clz	r3, r3
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	095b      	lsrs	r3, r3, #5
 8001c6e:	b2db      	uxtb	r3, r3
 8001c70:	f043 0301 	orr.w	r3, r3, #1
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d102      	bne.n	8001c80 <HAL_RCC_ClockConfig+0x128>
 8001c7a:	4b4f      	ldr	r3, [pc, #316]	; (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	e00f      	b.n	8001ca0 <HAL_RCC_ClockConfig+0x148>
 8001c80:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c84:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c88:	fa93 f3a3 	rbit	r3, r3
 8001c8c:	647b      	str	r3, [r7, #68]	; 0x44
 8001c8e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c92:	643b      	str	r3, [r7, #64]	; 0x40
 8001c94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c96:	fa93 f3a3 	rbit	r3, r3
 8001c9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c9c:	4b46      	ldr	r3, [pc, #280]	; (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ca0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ca4:	63ba      	str	r2, [r7, #56]	; 0x38
 8001ca6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001ca8:	fa92 f2a2 	rbit	r2, r2
 8001cac:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001cae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001cb0:	fab2 f282 	clz	r2, r2
 8001cb4:	b2d2      	uxtb	r2, r2
 8001cb6:	f042 0220 	orr.w	r2, r2, #32
 8001cba:	b2d2      	uxtb	r2, r2
 8001cbc:	f002 021f 	and.w	r2, r2, #31
 8001cc0:	2101      	movs	r1, #1
 8001cc2:	fa01 f202 	lsl.w	r2, r1, r2
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d13a      	bne.n	8001d42 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	e0b2      	b.n	8001e36 <HAL_RCC_ClockConfig+0x2de>
 8001cd0:	2302      	movs	r3, #2
 8001cd2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cd6:	fa93 f3a3 	rbit	r3, r3
 8001cda:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001cdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cde:	fab3 f383 	clz	r3, r3
 8001ce2:	b2db      	uxtb	r3, r3
 8001ce4:	095b      	lsrs	r3, r3, #5
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	f043 0301 	orr.w	r3, r3, #1
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	d102      	bne.n	8001cf8 <HAL_RCC_ClockConfig+0x1a0>
 8001cf2:	4b31      	ldr	r3, [pc, #196]	; (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	e00d      	b.n	8001d14 <HAL_RCC_ClockConfig+0x1bc>
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cfe:	fa93 f3a3 	rbit	r3, r3
 8001d02:	627b      	str	r3, [r7, #36]	; 0x24
 8001d04:	2302      	movs	r3, #2
 8001d06:	623b      	str	r3, [r7, #32]
 8001d08:	6a3b      	ldr	r3, [r7, #32]
 8001d0a:	fa93 f3a3 	rbit	r3, r3
 8001d0e:	61fb      	str	r3, [r7, #28]
 8001d10:	4b29      	ldr	r3, [pc, #164]	; (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d14:	2202      	movs	r2, #2
 8001d16:	61ba      	str	r2, [r7, #24]
 8001d18:	69ba      	ldr	r2, [r7, #24]
 8001d1a:	fa92 f2a2 	rbit	r2, r2
 8001d1e:	617a      	str	r2, [r7, #20]
  return result;
 8001d20:	697a      	ldr	r2, [r7, #20]
 8001d22:	fab2 f282 	clz	r2, r2
 8001d26:	b2d2      	uxtb	r2, r2
 8001d28:	f042 0220 	orr.w	r2, r2, #32
 8001d2c:	b2d2      	uxtb	r2, r2
 8001d2e:	f002 021f 	and.w	r2, r2, #31
 8001d32:	2101      	movs	r1, #1
 8001d34:	fa01 f202 	lsl.w	r2, r1, r2
 8001d38:	4013      	ands	r3, r2
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d101      	bne.n	8001d42 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e079      	b.n	8001e36 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d42:	4b1d      	ldr	r3, [pc, #116]	; (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	f023 0203 	bic.w	r2, r3, #3
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	491a      	ldr	r1, [pc, #104]	; (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001d50:	4313      	orrs	r3, r2
 8001d52:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d54:	f7fe fc2c 	bl	80005b0 <HAL_GetTick>
 8001d58:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d5a:	e00a      	b.n	8001d72 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d5c:	f7fe fc28 	bl	80005b0 <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d901      	bls.n	8001d72 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	e061      	b.n	8001e36 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d72:	4b11      	ldr	r3, [pc, #68]	; (8001db8 <HAL_RCC_ClockConfig+0x260>)
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	f003 020c 	and.w	r2, r3, #12
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	009b      	lsls	r3, r3, #2
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d1eb      	bne.n	8001d5c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d84:	4b0b      	ldr	r3, [pc, #44]	; (8001db4 <HAL_RCC_ClockConfig+0x25c>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 0307 	and.w	r3, r3, #7
 8001d8c:	683a      	ldr	r2, [r7, #0]
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	d214      	bcs.n	8001dbc <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d92:	4b08      	ldr	r3, [pc, #32]	; (8001db4 <HAL_RCC_ClockConfig+0x25c>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f023 0207 	bic.w	r2, r3, #7
 8001d9a:	4906      	ldr	r1, [pc, #24]	; (8001db4 <HAL_RCC_ClockConfig+0x25c>)
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001da2:	4b04      	ldr	r3, [pc, #16]	; (8001db4 <HAL_RCC_ClockConfig+0x25c>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 0307 	and.w	r3, r3, #7
 8001daa:	683a      	ldr	r2, [r7, #0]
 8001dac:	429a      	cmp	r2, r3
 8001dae:	d005      	beq.n	8001dbc <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001db0:	2301      	movs	r3, #1
 8001db2:	e040      	b.n	8001e36 <HAL_RCC_ClockConfig+0x2de>
 8001db4:	40022000 	.word	0x40022000
 8001db8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 0304 	and.w	r3, r3, #4
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d008      	beq.n	8001dda <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001dc8:	4b1d      	ldr	r3, [pc, #116]	; (8001e40 <HAL_RCC_ClockConfig+0x2e8>)
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	491a      	ldr	r1, [pc, #104]	; (8001e40 <HAL_RCC_ClockConfig+0x2e8>)
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f003 0308 	and.w	r3, r3, #8
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d009      	beq.n	8001dfa <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001de6:	4b16      	ldr	r3, [pc, #88]	; (8001e40 <HAL_RCC_ClockConfig+0x2e8>)
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	691b      	ldr	r3, [r3, #16]
 8001df2:	00db      	lsls	r3, r3, #3
 8001df4:	4912      	ldr	r1, [pc, #72]	; (8001e40 <HAL_RCC_ClockConfig+0x2e8>)
 8001df6:	4313      	orrs	r3, r2
 8001df8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001dfa:	f000 f829 	bl	8001e50 <HAL_RCC_GetSysClockFreq>
 8001dfe:	4601      	mov	r1, r0
 8001e00:	4b0f      	ldr	r3, [pc, #60]	; (8001e40 <HAL_RCC_ClockConfig+0x2e8>)
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e08:	22f0      	movs	r2, #240	; 0xf0
 8001e0a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e0c:	693a      	ldr	r2, [r7, #16]
 8001e0e:	fa92 f2a2 	rbit	r2, r2
 8001e12:	60fa      	str	r2, [r7, #12]
  return result;
 8001e14:	68fa      	ldr	r2, [r7, #12]
 8001e16:	fab2 f282 	clz	r2, r2
 8001e1a:	b2d2      	uxtb	r2, r2
 8001e1c:	40d3      	lsrs	r3, r2
 8001e1e:	4a09      	ldr	r2, [pc, #36]	; (8001e44 <HAL_RCC_ClockConfig+0x2ec>)
 8001e20:	5cd3      	ldrb	r3, [r2, r3]
 8001e22:	fa21 f303 	lsr.w	r3, r1, r3
 8001e26:	4a08      	ldr	r2, [pc, #32]	; (8001e48 <HAL_RCC_ClockConfig+0x2f0>)
 8001e28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001e2a:	4b08      	ldr	r3, [pc, #32]	; (8001e4c <HAL_RCC_ClockConfig+0x2f4>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7fe fb7a 	bl	8000528 <HAL_InitTick>
  
  return HAL_OK;
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3778      	adds	r7, #120	; 0x78
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	40021000 	.word	0x40021000
 8001e44:	08002210 	.word	0x08002210
 8001e48:	20000000 	.word	0x20000000
 8001e4c:	20000004 	.word	0x20000004

08001e50 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b08b      	sub	sp, #44	; 0x2c
 8001e54:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e56:	2300      	movs	r3, #0
 8001e58:	61fb      	str	r3, [r7, #28]
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	61bb      	str	r3, [r7, #24]
 8001e5e:	2300      	movs	r3, #0
 8001e60:	627b      	str	r3, [r7, #36]	; 0x24
 8001e62:	2300      	movs	r3, #0
 8001e64:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001e66:	2300      	movs	r3, #0
 8001e68:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001e6a:	4b29      	ldr	r3, [pc, #164]	; (8001f10 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e70:	69fb      	ldr	r3, [r7, #28]
 8001e72:	f003 030c 	and.w	r3, r3, #12
 8001e76:	2b04      	cmp	r3, #4
 8001e78:	d002      	beq.n	8001e80 <HAL_RCC_GetSysClockFreq+0x30>
 8001e7a:	2b08      	cmp	r3, #8
 8001e7c:	d003      	beq.n	8001e86 <HAL_RCC_GetSysClockFreq+0x36>
 8001e7e:	e03c      	b.n	8001efa <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e80:	4b24      	ldr	r3, [pc, #144]	; (8001f14 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001e82:	623b      	str	r3, [r7, #32]
      break;
 8001e84:	e03c      	b.n	8001f00 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001e86:	69fb      	ldr	r3, [r7, #28]
 8001e88:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001e8c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001e90:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e92:	68ba      	ldr	r2, [r7, #8]
 8001e94:	fa92 f2a2 	rbit	r2, r2
 8001e98:	607a      	str	r2, [r7, #4]
  return result;
 8001e9a:	687a      	ldr	r2, [r7, #4]
 8001e9c:	fab2 f282 	clz	r2, r2
 8001ea0:	b2d2      	uxtb	r2, r2
 8001ea2:	40d3      	lsrs	r3, r2
 8001ea4:	4a1c      	ldr	r2, [pc, #112]	; (8001f18 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001ea6:	5cd3      	ldrb	r3, [r2, r3]
 8001ea8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001eaa:	4b19      	ldr	r3, [pc, #100]	; (8001f10 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eae:	f003 030f 	and.w	r3, r3, #15
 8001eb2:	220f      	movs	r2, #15
 8001eb4:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb6:	693a      	ldr	r2, [r7, #16]
 8001eb8:	fa92 f2a2 	rbit	r2, r2
 8001ebc:	60fa      	str	r2, [r7, #12]
  return result;
 8001ebe:	68fa      	ldr	r2, [r7, #12]
 8001ec0:	fab2 f282 	clz	r2, r2
 8001ec4:	b2d2      	uxtb	r2, r2
 8001ec6:	40d3      	lsrs	r3, r2
 8001ec8:	4a14      	ldr	r2, [pc, #80]	; (8001f1c <HAL_RCC_GetSysClockFreq+0xcc>)
 8001eca:	5cd3      	ldrb	r3, [r2, r3]
 8001ecc:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d008      	beq.n	8001eea <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001ed8:	4a0e      	ldr	r2, [pc, #56]	; (8001f14 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001eda:	69bb      	ldr	r3, [r7, #24]
 8001edc:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	fb02 f303 	mul.w	r3, r2, r3
 8001ee6:	627b      	str	r3, [r7, #36]	; 0x24
 8001ee8:	e004      	b.n	8001ef4 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	4a0c      	ldr	r2, [pc, #48]	; (8001f20 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001eee:	fb02 f303 	mul.w	r3, r2, r3
 8001ef2:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ef6:	623b      	str	r3, [r7, #32]
      break;
 8001ef8:	e002      	b.n	8001f00 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001efa:	4b06      	ldr	r3, [pc, #24]	; (8001f14 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001efc:	623b      	str	r3, [r7, #32]
      break;
 8001efe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f00:	6a3b      	ldr	r3, [r7, #32]
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	372c      	adds	r7, #44	; 0x2c
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop
 8001f10:	40021000 	.word	0x40021000
 8001f14:	007a1200 	.word	0x007a1200
 8001f18:	08002220 	.word	0x08002220
 8001f1c:	08002230 	.word	0x08002230
 8001f20:	003d0900 	.word	0x003d0900

08001f24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d101      	bne.n	8001f36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e049      	b.n	8001fca <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d106      	bne.n	8001f50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2200      	movs	r2, #0
 8001f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f7fe fa50 	bl	80003f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2202      	movs	r2, #2
 8001f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	3304      	adds	r3, #4
 8001f60:	4619      	mov	r1, r3
 8001f62:	4610      	mov	r0, r2
 8001f64:	f000 f836 	bl	8001fd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2201      	movs	r2, #1
 8001f74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2201      	movs	r2, #1
 8001f84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2201      	movs	r2, #1
 8001f94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2201      	movs	r2, #1
 8001fac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2201      	movs	r2, #1
 8001fbc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001fc8:	2300      	movs	r3, #0
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3708      	adds	r7, #8
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
	...

08001fd4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b085      	sub	sp, #20
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	4a32      	ldr	r2, [pc, #200]	; (80020b0 <TIM_Base_SetConfig+0xdc>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d007      	beq.n	8001ffc <TIM_Base_SetConfig+0x28>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ff2:	d003      	beq.n	8001ffc <TIM_Base_SetConfig+0x28>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	4a2f      	ldr	r2, [pc, #188]	; (80020b4 <TIM_Base_SetConfig+0xe0>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d108      	bne.n	800200e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002002:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	68fa      	ldr	r2, [r7, #12]
 800200a:	4313      	orrs	r3, r2
 800200c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4a27      	ldr	r2, [pc, #156]	; (80020b0 <TIM_Base_SetConfig+0xdc>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d013      	beq.n	800203e <TIM_Base_SetConfig+0x6a>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800201c:	d00f      	beq.n	800203e <TIM_Base_SetConfig+0x6a>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	4a24      	ldr	r2, [pc, #144]	; (80020b4 <TIM_Base_SetConfig+0xe0>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d00b      	beq.n	800203e <TIM_Base_SetConfig+0x6a>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4a23      	ldr	r2, [pc, #140]	; (80020b8 <TIM_Base_SetConfig+0xe4>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d007      	beq.n	800203e <TIM_Base_SetConfig+0x6a>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4a22      	ldr	r2, [pc, #136]	; (80020bc <TIM_Base_SetConfig+0xe8>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d003      	beq.n	800203e <TIM_Base_SetConfig+0x6a>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4a21      	ldr	r2, [pc, #132]	; (80020c0 <TIM_Base_SetConfig+0xec>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d108      	bne.n	8002050 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002044:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	68db      	ldr	r3, [r3, #12]
 800204a:	68fa      	ldr	r2, [r7, #12]
 800204c:	4313      	orrs	r3, r2
 800204e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	695b      	ldr	r3, [r3, #20]
 800205a:	4313      	orrs	r3, r2
 800205c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	68fa      	ldr	r2, [r7, #12]
 8002062:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	689a      	ldr	r2, [r3, #8]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	681a      	ldr	r2, [r3, #0]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	4a0e      	ldr	r2, [pc, #56]	; (80020b0 <TIM_Base_SetConfig+0xdc>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d00b      	beq.n	8002094 <TIM_Base_SetConfig+0xc0>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	4a0e      	ldr	r2, [pc, #56]	; (80020b8 <TIM_Base_SetConfig+0xe4>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d007      	beq.n	8002094 <TIM_Base_SetConfig+0xc0>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	4a0d      	ldr	r2, [pc, #52]	; (80020bc <TIM_Base_SetConfig+0xe8>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d003      	beq.n	8002094 <TIM_Base_SetConfig+0xc0>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	4a0c      	ldr	r2, [pc, #48]	; (80020c0 <TIM_Base_SetConfig+0xec>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d103      	bne.n	800209c <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	691a      	ldr	r2, [r3, #16]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2201      	movs	r2, #1
 80020a0:	615a      	str	r2, [r3, #20]
}
 80020a2:	bf00      	nop
 80020a4:	3714      	adds	r7, #20
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	40012c00 	.word	0x40012c00
 80020b4:	40000400 	.word	0x40000400
 80020b8:	40014000 	.word	0x40014000
 80020bc:	40014400 	.word	0x40014400
 80020c0:	40014800 	.word	0x40014800

080020c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b085      	sub	sp, #20
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	d101      	bne.n	80020dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80020d8:	2302      	movs	r3, #2
 80020da:	e054      	b.n	8002186 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2201      	movs	r2, #1
 80020e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2202      	movs	r2, #2
 80020e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a24      	ldr	r2, [pc, #144]	; (8002194 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d108      	bne.n	8002118 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800210c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	68fa      	ldr	r2, [r7, #12]
 8002114:	4313      	orrs	r3, r2
 8002116:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800211e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	68fa      	ldr	r2, [r7, #12]
 8002126:	4313      	orrs	r3, r2
 8002128:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	68fa      	ldr	r2, [r7, #12]
 8002130:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4a17      	ldr	r2, [pc, #92]	; (8002194 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002138:	4293      	cmp	r3, r2
 800213a:	d00e      	beq.n	800215a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002144:	d009      	beq.n	800215a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a13      	ldr	r2, [pc, #76]	; (8002198 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d004      	beq.n	800215a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a11      	ldr	r2, [pc, #68]	; (800219c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d10c      	bne.n	8002174 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002160:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	689b      	ldr	r3, [r3, #8]
 8002166:	68ba      	ldr	r2, [r7, #8]
 8002168:	4313      	orrs	r3, r2
 800216a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	68ba      	ldr	r2, [r7, #8]
 8002172:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2201      	movs	r2, #1
 8002178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2200      	movs	r2, #0
 8002180:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002184:	2300      	movs	r3, #0
}
 8002186:	4618      	mov	r0, r3
 8002188:	3714      	adds	r7, #20
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	40012c00 	.word	0x40012c00
 8002198:	40000400 	.word	0x40000400
 800219c:	40014000 	.word	0x40014000

080021a0 <memset>:
 80021a0:	4402      	add	r2, r0
 80021a2:	4603      	mov	r3, r0
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d100      	bne.n	80021aa <memset+0xa>
 80021a8:	4770      	bx	lr
 80021aa:	f803 1b01 	strb.w	r1, [r3], #1
 80021ae:	e7f9      	b.n	80021a4 <memset+0x4>

080021b0 <__libc_init_array>:
 80021b0:	b570      	push	{r4, r5, r6, lr}
 80021b2:	4d0d      	ldr	r5, [pc, #52]	; (80021e8 <__libc_init_array+0x38>)
 80021b4:	4c0d      	ldr	r4, [pc, #52]	; (80021ec <__libc_init_array+0x3c>)
 80021b6:	1b64      	subs	r4, r4, r5
 80021b8:	10a4      	asrs	r4, r4, #2
 80021ba:	2600      	movs	r6, #0
 80021bc:	42a6      	cmp	r6, r4
 80021be:	d109      	bne.n	80021d4 <__libc_init_array+0x24>
 80021c0:	4d0b      	ldr	r5, [pc, #44]	; (80021f0 <__libc_init_array+0x40>)
 80021c2:	4c0c      	ldr	r4, [pc, #48]	; (80021f4 <__libc_init_array+0x44>)
 80021c4:	f000 f818 	bl	80021f8 <_init>
 80021c8:	1b64      	subs	r4, r4, r5
 80021ca:	10a4      	asrs	r4, r4, #2
 80021cc:	2600      	movs	r6, #0
 80021ce:	42a6      	cmp	r6, r4
 80021d0:	d105      	bne.n	80021de <__libc_init_array+0x2e>
 80021d2:	bd70      	pop	{r4, r5, r6, pc}
 80021d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80021d8:	4798      	blx	r3
 80021da:	3601      	adds	r6, #1
 80021dc:	e7ee      	b.n	80021bc <__libc_init_array+0xc>
 80021de:	f855 3b04 	ldr.w	r3, [r5], #4
 80021e2:	4798      	blx	r3
 80021e4:	3601      	adds	r6, #1
 80021e6:	e7f2      	b.n	80021ce <__libc_init_array+0x1e>
 80021e8:	08002240 	.word	0x08002240
 80021ec:	08002240 	.word	0x08002240
 80021f0:	08002240 	.word	0x08002240
 80021f4:	08002244 	.word	0x08002244

080021f8 <_init>:
 80021f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021fa:	bf00      	nop
 80021fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021fe:	bc08      	pop	{r3}
 8002200:	469e      	mov	lr, r3
 8002202:	4770      	bx	lr

08002204 <_fini>:
 8002204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002206:	bf00      	nop
 8002208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800220a:	bc08      	pop	{r3}
 800220c:	469e      	mov	lr, r3
 800220e:	4770      	bx	lr
