arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_astar	39.81	vpr	978.45 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	106a52a	release IPO VTR_ASSERT_LEVEL=3	GNU 9.5.0 on Linux-5.10.35-v8 x86_64	2024-03-01T18:56:15	gh-actions-runner-vtr-auto-spawned12	/root/vtr-verilog-to-routing/vtr-verilog-to-routing	1001932	10	10	168	178	1	62	30	11	8	88	io	auto	954.7 MiB	0.59	345	766	84	629	53	978.4 MiB	0.05	0.00	6.42093	-69.165	-6.42093	6.42093	3.07	0.000437885	0.00039127	0.0125651	0.0115806	20	749	20	0	0	100248.	1139.18	1.73	0.19564	0.171991	11180	23751	-1	759	16	363	1367	129159	52560	7.05752	7.05752	-76.511	-7.05752	0	0	125464.	1425.72	0.03	0.08	0.08	-1	-1	0.03	0.0329119	0.0303443	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_astar	40.02	vpr	978.43 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	106a52a	release IPO VTR_ASSERT_LEVEL=3	GNU 9.5.0 on Linux-5.10.35-v8 x86_64	2024-03-01T18:56:15	gh-actions-runner-vtr-auto-spawned12	/root/vtr-verilog-to-routing/vtr-verilog-to-routing	1001908	10	10	168	178	1	62	30	11	8	88	io	auto	954.8 MiB	0.62	344	720	82	581	57	978.4 MiB	0.05	0.00	6.39032	-69.1435	-6.39032	6.39032	3.05	0.000477436	0.000414516	0.0134354	0.0123555	18	826	22	0	0	88979.3	1011.13	1.84	0.21881	0.191881	11100	22242	-1	787	17	455	1856	167337	66315	7.03645	7.03645	-77.7495	-7.03645	0	0	114778.	1304.29	0.03	0.08	0.08	-1	-1	0.03	0.0333434	0.0307725	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_dijkstra	40.20	vpr	978.42 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	106a52a	release IPO VTR_ASSERT_LEVEL=3	GNU 9.5.0 on Linux-5.10.35-v8 x86_64	2024-03-01T18:56:15	gh-actions-runner-vtr-auto-spawned12	/root/vtr-verilog-to-routing/vtr-verilog-to-routing	1001904	10	10	168	178	1	62	30	11	8	88	io	auto	954.7 MiB	0.62	334	766	75	633	58	978.4 MiB	0.05	0.00	6.24004	-68.8638	-6.24004	6.24004	4.21	0.00043712	0.00039058	0.0135251	0.0124714	20	746	22	0	0	100248.	1139.18	0.58	0.10259	0.0909598	11180	23751	-1	649	15	376	1644	145960	58750	6.75777	6.75777	-74.5795	-6.75777	0	0	125464.	1425.72	0.04	0.08	0.08	-1	-1	0.04	0.0325761	0.0301424	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_dijkstra	41.96	vpr	978.61 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	106a52a	release IPO VTR_ASSERT_LEVEL=3	GNU 9.5.0 on Linux-5.10.35-v8 x86_64	2024-03-01T18:56:15	gh-actions-runner-vtr-auto-spawned12	/root/vtr-verilog-to-routing/vtr-verilog-to-routing	1002092	10	10	168	178	1	62	30	11	8	88	io	auto	954.8 MiB	0.62	339	720	76	599	45	978.6 MiB	0.05	0.00	6.3798	-68.6604	-6.3798	6.3798	4.27	0.000432929	0.000377889	0.0149805	0.0140656	18	805	24	0	0	88979.3	1011.13	2.25	0.280633	0.247426	11100	22242	-1	659	19	387	1549	135401	55869	6.92851	6.92851	-76.1613	-6.92851	0	0	114778.	1304.29	0.03	0.08	0.07	-1	-1	0.03	0.0337395	0.0309553	
