Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Sun May  1 02:22:29 2016
| Host         : menorca running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zboard_wrapper_timing_summary_postroute_physopted.rpt -rpx zboard_wrapper_timing_summary_postroute_physopted.rpx
| Design       : zboard_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.065        0.000                      0                 1303        0.040        0.000                      0                 1303        4.020        0.000                       0                   612  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.065        0.000                      0                 1270        0.040        0.000                      0                 1270        4.020        0.000                       0                   612  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.833        0.000                      0                   33        1.301        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_pix0_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/core0/pool/r_max_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.439ns  (logic 2.307ns (31.013%)  route 5.132ns (68.987%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.647     2.941    zboard_i/axi_slave_0/inst/top0/core0/buf_feat/ACLK
    SLICE_X38Y85         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_pix0_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.478     3.419 r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_pix0_1_reg[7]/Q
                         net (fo=6, routed)           0.995     4.414    zboard_i/axi_slave_0/inst/top0/core0/buf_feat/pixel_feat1[7]
    SLICE_X38Y86         LUT4 (Prop_lut4_I0_O)        0.298     4.712 r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max[15]_i_28/O
                         net (fo=1, routed)           0.000     4.712    zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max[15]_i_28_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.088 r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.088    zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max_reg[15]_i_5_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.205 r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max_reg[15]_i_2/CO[3]
                         net (fo=40, routed)          1.126     6.332    zboard_i/axi_slave_0/inst/top0/core0/buf_feat/pool/max_11
    SLICE_X36Y85         LUT3 (Prop_lut3_I1_O)        0.124     6.456 r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max[15]_i_60/O
                         net (fo=1, routed)           0.502     6.958    zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max[15]_i_60_n_0
    SLICE_X36Y85         LUT4 (Prop_lut4_I0_O)        0.124     7.082 r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max[15]_i_35/O
                         net (fo=1, routed)           0.379     7.461    zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max[15]_i_35_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.987 r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.987    zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max_reg[15]_i_14_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          1.152     9.253    zboard_i/axi_slave_0/inst/top0/core0/buf_feat/pool/max1
    SLICE_X36Y86         LUT4 (Prop_lut4_I3_O)        0.150     9.403 r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max[9]_i_1/O
                         net (fo=1, routed)           0.977    10.380    zboard_i/axi_slave_0/inst/top0/core0/pool/D[9]
    SLICE_X32Y86         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core0/pool/r_max_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.474    12.653    zboard_i/axi_slave_0/inst/top0/core0/pool/ACLK
    SLICE_X32Y86         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core0/pool/r_max_reg[9]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X32Y86         FDRE (Setup_fdre_C_D)       -0.283    12.445    zboard_i/axi_slave_0/inst/top0/core0/pool/r_max_reg[9]
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                         -10.380    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_pix0_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/core0/pool/r_max_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.366ns  (logic 2.309ns (31.346%)  route 5.057ns (68.654%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.647     2.941    zboard_i/axi_slave_0/inst/top0/core0/buf_feat/ACLK
    SLICE_X38Y85         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_pix0_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.478     3.419 r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_pix0_1_reg[7]/Q
                         net (fo=6, routed)           0.995     4.414    zboard_i/axi_slave_0/inst/top0/core0/buf_feat/pixel_feat1[7]
    SLICE_X38Y86         LUT4 (Prop_lut4_I0_O)        0.298     4.712 r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max[15]_i_28/O
                         net (fo=1, routed)           0.000     4.712    zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max[15]_i_28_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.088 r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.088    zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max_reg[15]_i_5_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.205 r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max_reg[15]_i_2/CO[3]
                         net (fo=40, routed)          1.126     6.332    zboard_i/axi_slave_0/inst/top0/core0/buf_feat/pool/max_11
    SLICE_X36Y85         LUT3 (Prop_lut3_I1_O)        0.124     6.456 r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max[15]_i_60/O
                         net (fo=1, routed)           0.502     6.958    zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max[15]_i_60_n_0
    SLICE_X36Y85         LUT4 (Prop_lut4_I0_O)        0.124     7.082 r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max[15]_i_35/O
                         net (fo=1, routed)           0.379     7.461    zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max[15]_i_35_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.987 r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.987    zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max_reg[15]_i_14_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          1.047     9.147    zboard_i/axi_slave_0/inst/top0/core0/buf_feat/pool/max1
    SLICE_X37Y88         LUT4 (Prop_lut4_I3_O)        0.152     9.299 r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max[11]_i_1/O
                         net (fo=1, routed)           1.008    10.307    zboard_i/axi_slave_0/inst/top0/core0/pool/D[11]
    SLICE_X32Y87         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core0/pool/r_max_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.475    12.654    zboard_i/axi_slave_0/inst/top0/core0/pool/ACLK
    SLICE_X32Y87         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core0/pool/r_max_reg[11]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X32Y87         FDRE (Setup_fdre_C_D)       -0.266    12.463    zboard_i/axi_slave_0/inst/top0/core0/pool/r_max_reg[11]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                         -10.307    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_pix0_1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.240ns  (logic 1.973ns (27.250%)  route 5.267ns (72.750%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.645     2.939    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/ACLK
    SLICE_X34Y84         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_pix0_1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.478     3.417 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_pix0_1_reg[13]/Q
                         net (fo=6, routed)           1.125     4.542    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/pixel_feat1[13]
    SLICE_X35Y83         LUT4 (Prop_lut4_I0_O)        0.301     4.843 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_11__0/O
                         net (fo=1, routed)           0.000     4.843    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_11__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.241 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max_reg[15]_i_2__0/CO[3]
                         net (fo=40, routed)          1.301     6.542    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/pool/max_11
    SLICE_X32Y84         LUT3 (Prop_lut3_I1_O)        0.124     6.666 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_41__0/O
                         net (fo=1, routed)           0.436     7.102    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_41__0_n_0
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     7.226 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_16__0/O
                         net (fo=1, routed)           0.568     7.794    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_16__0_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.192 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max_reg[15]_i_3__0/CO[3]
                         net (fo=16, routed)          1.084     9.276    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/pool/max1
    SLICE_X33Y84         LUT4 (Prop_lut4_I3_O)        0.150     9.426 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[9]_i_1__0/O
                         net (fo=1, routed)           0.754    10.179    zboard_i/axi_slave_0/inst/top0/core1/pool/D[9]
    SLICE_X32Y87         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.475    12.654    zboard_i/axi_slave_0/inst/top0/core1/pool/ACLK
    SLICE_X32Y87         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[9]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X32Y87         FDRE (Setup_fdre_C_D)       -0.266    12.463    zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[9]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                         -10.179    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_pix0_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/core0/pool/r_max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.236ns  (logic 2.307ns (31.883%)  route 4.929ns (68.117%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.647     2.941    zboard_i/axi_slave_0/inst/top0/core0/buf_feat/ACLK
    SLICE_X38Y85         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_pix0_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.478     3.419 r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_pix0_1_reg[7]/Q
                         net (fo=6, routed)           0.995     4.414    zboard_i/axi_slave_0/inst/top0/core0/buf_feat/pixel_feat1[7]
    SLICE_X38Y86         LUT4 (Prop_lut4_I0_O)        0.298     4.712 r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max[15]_i_28/O
                         net (fo=1, routed)           0.000     4.712    zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max[15]_i_28_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.088 r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.088    zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max_reg[15]_i_5_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.205 r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max_reg[15]_i_2/CO[3]
                         net (fo=40, routed)          1.126     6.332    zboard_i/axi_slave_0/inst/top0/core0/buf_feat/pool/max_11
    SLICE_X36Y85         LUT3 (Prop_lut3_I1_O)        0.124     6.456 r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max[15]_i_60/O
                         net (fo=1, routed)           0.502     6.958    zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max[15]_i_60_n_0
    SLICE_X36Y85         LUT4 (Prop_lut4_I0_O)        0.124     7.082 r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max[15]_i_35/O
                         net (fo=1, routed)           0.379     7.461    zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max[15]_i_35_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.987 r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.987    zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max_reg[15]_i_14_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.952     9.053    zboard_i/axi_slave_0/inst/top0/core0/buf_feat/pool/max1
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.150     9.203 r  zboard_i/axi_slave_0/inst/top0/core0/buf_feat/r_max[5]_i_1/O
                         net (fo=1, routed)           0.974    10.177    zboard_i/axi_slave_0/inst/top0/core0/pool/D[5]
    SLICE_X32Y86         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core0/pool/r_max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.474    12.653    zboard_i/axi_slave_0/inst/top0/core0/pool/ACLK
    SLICE_X32Y86         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core0/pool/r_max_reg[5]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X32Y86         FDRE (Setup_fdre_C_D)       -0.258    12.470    zboard_i/axi_slave_0/inst/top0/core0/pool/r_max_reg[5]
  -------------------------------------------------------------------
                         required time                         12.470    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.308ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_pix0_1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.242ns  (logic 1.975ns (27.273%)  route 5.267ns (72.727%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.645     2.939    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/ACLK
    SLICE_X34Y84         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_pix0_1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.478     3.417 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_pix0_1_reg[13]/Q
                         net (fo=6, routed)           1.125     4.542    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/pixel_feat1[13]
    SLICE_X35Y83         LUT4 (Prop_lut4_I0_O)        0.301     4.843 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_11__0/O
                         net (fo=1, routed)           0.000     4.843    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_11__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.241 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max_reg[15]_i_2__0/CO[3]
                         net (fo=40, routed)          1.301     6.542    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/pool/max_11
    SLICE_X32Y84         LUT3 (Prop_lut3_I1_O)        0.124     6.666 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_41__0/O
                         net (fo=1, routed)           0.436     7.102    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_41__0_n_0
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     7.226 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_16__0/O
                         net (fo=1, routed)           0.568     7.794    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_16__0_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.192 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max_reg[15]_i_3__0/CO[3]
                         net (fo=16, routed)          1.218     9.409    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/pool/max1
    SLICE_X32Y82         LUT4 (Prop_lut4_I3_O)        0.152     9.561 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[7]_i_1__0/O
                         net (fo=1, routed)           0.619    10.181    zboard_i/axi_slave_0/inst/top0/core1/pool/D[7]
    SLICE_X32Y83         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.472    12.651    zboard_i/axi_slave_0/inst/top0/core1/pool/ACLK
    SLICE_X32Y83         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[7]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X32Y83         FDRE (Setup_fdre_C_D)       -0.237    12.489    zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[7]
  -------------------------------------------------------------------
                         required time                         12.489    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  2.308    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_pix0_1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.241ns  (logic 1.976ns (27.289%)  route 5.265ns (72.711%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.645     2.939    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/ACLK
    SLICE_X34Y84         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_pix0_1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.478     3.417 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_pix0_1_reg[13]/Q
                         net (fo=6, routed)           1.125     4.542    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/pixel_feat1[13]
    SLICE_X35Y83         LUT4 (Prop_lut4_I0_O)        0.301     4.843 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_11__0/O
                         net (fo=1, routed)           0.000     4.843    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_11__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.241 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max_reg[15]_i_2__0/CO[3]
                         net (fo=40, routed)          1.301     6.542    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/pool/max_11
    SLICE_X32Y84         LUT3 (Prop_lut3_I1_O)        0.124     6.666 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_41__0/O
                         net (fo=1, routed)           0.436     7.102    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_41__0_n_0
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     7.226 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_16__0/O
                         net (fo=1, routed)           0.568     7.794    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_16__0_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.192 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max_reg[15]_i_3__0/CO[3]
                         net (fo=16, routed)          1.265     9.457    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/pool/max1
    SLICE_X32Y84         LUT4 (Prop_lut4_I3_O)        0.153     9.610 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[13]_i_1__0/O
                         net (fo=1, routed)           0.570    10.180    zboard_i/axi_slave_0/inst/top0/core1/pool/D[13]
    SLICE_X32Y87         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.475    12.654    zboard_i/axi_slave_0/inst/top0/core1/pool/ACLK
    SLICE_X32Y87         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[13]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X32Y87         FDRE (Setup_fdre_C_D)       -0.234    12.495    zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[13]
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.356ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_pix0_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/core2/pool/r_max_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 2.527ns (35.274%)  route 4.637ns (64.726%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.683     2.977    zboard_i/axi_slave_0/inst/top0/core2/buf_feat/ACLK
    SLICE_X26Y80         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_pix0_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y80         FDRE (Prop_fdre_C_Q)         0.478     3.455 r  zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_pix0_1_reg[7]/Q
                         net (fo=6, routed)           0.988     4.443    zboard_i/axi_slave_0/inst/top0/core2/buf_feat/pixel_feat1[7]
    SLICE_X28Y81         LUT4 (Prop_lut4_I0_O)        0.298     4.741 r  zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_max[15]_i_28__1/O
                         net (fo=1, routed)           0.000     4.741    zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_max[15]_i_28__1_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.142 r  zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_max_reg[15]_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     5.142    zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_max_reg[15]_i_5__1_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.256 r  zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_max_reg[15]_i_2__1/CO[3]
                         net (fo=40, routed)          0.988     6.244    zboard_i/axi_slave_0/inst/top0/core2/buf_feat/pool/max_11
    SLICE_X29Y81         LUT3 (Prop_lut3_I1_O)        0.118     6.362 r  zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_max[15]_i_60__1/O
                         net (fo=1, routed)           0.436     6.798    zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_max[15]_i_60__1_n_0
    SLICE_X29Y81         LUT4 (Prop_lut4_I0_O)        0.326     7.124 r  zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_max[15]_i_35__1/O
                         net (fo=1, routed)           0.479     7.603    zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_max[15]_i_35__1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.129 r  zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_max_reg[15]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     8.129    zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_max_reg[15]_i_14__1_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.243 r  zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_max_reg[15]_i_3__1/CO[3]
                         net (fo=16, routed)          1.400     9.643    zboard_i/axi_slave_0/inst/top0/core2/buf_feat/pool/max1
    SLICE_X28Y83         LUT4 (Prop_lut4_I3_O)        0.152     9.795 r  zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_max[13]_i_1__1/O
                         net (fo=1, routed)           0.346    10.141    zboard_i/axi_slave_0/inst/top0/core2/pool/D[13]
    SLICE_X28Y83         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core2/pool/r_max_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.518    12.697    zboard_i/axi_slave_0/inst/top0/core2/pool/ACLK
    SLICE_X28Y83         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core2/pool/r_max_reg[13]/C
                         clock pessimism              0.229    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X28Y83         FDRE (Setup_fdre_C_D)       -0.275    12.497    zboard_i/axi_slave_0/inst/top0/core2/pool/r_max_reg[13]
  -------------------------------------------------------------------
                         required time                         12.497    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  2.356    

Slack (MET) :             2.357ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_pix0_1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 1.973ns (27.510%)  route 5.199ns (72.490%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.645     2.939    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/ACLK
    SLICE_X34Y84         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_pix0_1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.478     3.417 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_pix0_1_reg[13]/Q
                         net (fo=6, routed)           1.125     4.542    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/pixel_feat1[13]
    SLICE_X35Y83         LUT4 (Prop_lut4_I0_O)        0.301     4.843 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_11__0/O
                         net (fo=1, routed)           0.000     4.843    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_11__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.241 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max_reg[15]_i_2__0/CO[3]
                         net (fo=40, routed)          1.301     6.542    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/pool/max_11
    SLICE_X32Y84         LUT3 (Prop_lut3_I1_O)        0.124     6.666 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_41__0/O
                         net (fo=1, routed)           0.436     7.102    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_41__0_n_0
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     7.226 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_16__0/O
                         net (fo=1, routed)           0.568     7.794    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_16__0_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.192 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max_reg[15]_i_3__0/CO[3]
                         net (fo=16, routed)          1.007     9.199    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/pool/max1
    SLICE_X35Y84         LUT4 (Prop_lut4_I3_O)        0.150     9.349 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[11]_i_1__0/O
                         net (fo=1, routed)           0.762    10.111    zboard_i/axi_slave_0/inst/top0/core1/pool/D[11]
    SLICE_X32Y87         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.475    12.654    zboard_i/axi_slave_0/inst/top0/core1/pool/ACLK
    SLICE_X32Y87         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[11]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X32Y87         FDRE (Setup_fdre_C_D)       -0.261    12.468    zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[11]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  2.357    

Slack (MET) :             2.360ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_pix0_1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.158ns  (logic 1.975ns (27.593%)  route 5.183ns (72.407%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.645     2.939    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/ACLK
    SLICE_X34Y84         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_pix0_1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.478     3.417 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_pix0_1_reg[13]/Q
                         net (fo=6, routed)           1.125     4.542    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/pixel_feat1[13]
    SLICE_X35Y83         LUT4 (Prop_lut4_I0_O)        0.301     4.843 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_11__0/O
                         net (fo=1, routed)           0.000     4.843    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_11__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.241 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max_reg[15]_i_2__0/CO[3]
                         net (fo=40, routed)          1.301     6.542    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/pool/max_11
    SLICE_X32Y84         LUT3 (Prop_lut3_I1_O)        0.124     6.666 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_41__0/O
                         net (fo=1, routed)           0.436     7.102    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_41__0_n_0
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     7.226 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_16__0/O
                         net (fo=1, routed)           0.568     7.794    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[15]_i_16__0_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.192 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max_reg[15]_i_3__0/CO[3]
                         net (fo=16, routed)          1.089     9.281    zboard_i/axi_slave_0/inst/top0/core1/buf_feat/pool/max1
    SLICE_X33Y84         LUT4 (Prop_lut4_I3_O)        0.152     9.433 r  zboard_i/axi_slave_0/inst/top0/core1/buf_feat/r_max[5]_i_1__0/O
                         net (fo=1, routed)           0.664    10.097    zboard_i/axi_slave_0/inst/top0/core1/pool/D[5]
    SLICE_X32Y86         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.474    12.653    zboard_i/axi_slave_0/inst/top0/core1/pool/ACLK
    SLICE_X32Y86         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[5]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X32Y86         FDRE (Setup_fdre_C_D)       -0.271    12.457    zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[5]
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  2.360    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_pix0_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/core2/pool/r_max_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.143ns  (logic 2.529ns (35.405%)  route 4.614ns (64.595%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.683     2.977    zboard_i/axi_slave_0/inst/top0/core2/buf_feat/ACLK
    SLICE_X26Y80         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_pix0_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y80         FDRE (Prop_fdre_C_Q)         0.478     3.455 r  zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_pix0_1_reg[7]/Q
                         net (fo=6, routed)           0.988     4.443    zboard_i/axi_slave_0/inst/top0/core2/buf_feat/pixel_feat1[7]
    SLICE_X28Y81         LUT4 (Prop_lut4_I0_O)        0.298     4.741 r  zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_max[15]_i_28__1/O
                         net (fo=1, routed)           0.000     4.741    zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_max[15]_i_28__1_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.142 r  zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_max_reg[15]_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     5.142    zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_max_reg[15]_i_5__1_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.256 r  zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_max_reg[15]_i_2__1/CO[3]
                         net (fo=40, routed)          0.988     6.244    zboard_i/axi_slave_0/inst/top0/core2/buf_feat/pool/max_11
    SLICE_X29Y81         LUT3 (Prop_lut3_I1_O)        0.118     6.362 r  zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_max[15]_i_60__1/O
                         net (fo=1, routed)           0.436     6.798    zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_max[15]_i_60__1_n_0
    SLICE_X29Y81         LUT4 (Prop_lut4_I0_O)        0.326     7.124 r  zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_max[15]_i_35__1/O
                         net (fo=1, routed)           0.479     7.603    zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_max[15]_i_35__1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.129 r  zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_max_reg[15]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     8.129    zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_max_reg[15]_i_14__1_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.243 r  zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_max_reg[15]_i_3__1/CO[3]
                         net (fo=16, routed)          1.248     9.491    zboard_i/axi_slave_0/inst/top0/core2/buf_feat/pool/max1
    SLICE_X29Y82         LUT4 (Prop_lut4_I3_O)        0.154     9.645 r  zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_max[9]_i_1__1/O
                         net (fo=1, routed)           0.475    10.120    zboard_i/axi_slave_0/inst/top0/core2/pool/D[9]
    SLICE_X29Y83         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core2/pool/r_max_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.518    12.697    zboard_i/axi_slave_0/inst/top0/core2/pool/ACLK
    SLICE_X29Y83         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core2/pool/r_max_reg[9]/C
                         clock pessimism              0.229    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X29Y83         FDRE (Setup_fdre_C_D)       -0.264    12.508    zboard_i/axi_slave_0/inst/top0/core2/pool/r_max_reg[9]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  2.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.577     0.913    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_0
    SLICE_X29Y98         FDRE                                         r  zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[62]/Q
                         net (fo=1, routed)           0.115     1.169    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/m_payload_i_reg[64][9]
    SLICE_X26Y97         SRLC32E                                      r  zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.844     1.210    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/s_ready_i_reg_0
    SLICE_X26Y97         SRLC32E                                      r  zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.129    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.573     0.909    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/s_ready_i_reg_1
    SLICE_X27Y93         FDRE                                         r  zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[62]/Q
                         net (fo=1, routed)           0.112     1.162    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/m_payload_i_reg[64][9]
    SLICE_X26Y94         SRLC32E                                      r  zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.843     1.209    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/s_ready_i_reg_0
    SLICE_X26Y94         SRLC32E                                      r  zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.925    
    SLICE_X26Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.535%)  route 0.251ns (60.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.553     0.889    zboard_i/axi_slave_0/inst/top0/core1/pool/ACLK
    SLICE_X32Y83         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[14]/Q
                         net (fo=1, routed)           0.251     1.303    zboard_i/axi_slave_0/inst/top0/mem_output1/write_data[14]
    RAMB18_X2Y35         RAMB18E1                                     r  zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.865     1.231    zboard_i/axi_slave_0/inst/top0/mem_output1/clk
    RAMB18_X2Y35         RAMB18E1                                     r  zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/CLKARDCLK
                         clock pessimism             -0.281     0.950    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.246    zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.345%)  route 0.253ns (60.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.553     0.889    zboard_i/axi_slave_0/inst/top0/core1/pool/ACLK
    SLICE_X32Y83         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[6]/Q
                         net (fo=1, routed)           0.253     1.305    zboard_i/axi_slave_0/inst/top0/mem_output1/write_data[6]
    RAMB18_X2Y35         RAMB18E1                                     r  zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.865     1.231    zboard_i/axi_slave_0/inst/top0/mem_output1/clk
    RAMB18_X2Y35         RAMB18E1                                     r  zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/CLKARDCLK
                         clock pessimism             -0.281     0.950    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.246    zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_0/inst/top0/core0/pool/r_max_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.814%)  route 0.270ns (62.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.554     0.890    zboard_i/axi_slave_0/inst/top0/core0/pool/ACLK
    SLICE_X36Y88         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core0/pool/r_max_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  zboard_i/axi_slave_0/inst/top0/core0/pool/r_max_reg[10]/Q
                         net (fo=1, routed)           0.270     1.323    zboard_i/axi_slave_0/inst/top0/mem_output0/write_data[10]
    RAMB18_X2Y34         RAMB18E1                                     r  zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.865     1.231    zboard_i/axi_slave_0/inst/top0/mem_output0/clk
    RAMB18_X2Y34         RAMB18E1                                     r  zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/CLKARDCLK
                         clock pessimism             -0.264     0.967    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.263    zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.574     0.910    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_0
    SLICE_X27Y97         FDRE                                         r  zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.056     1.106    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/m_payload_i_reg[64][1]
    SLICE_X26Y97         SRLC32E                                      r  zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.844     1.210    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/s_ready_i_reg_0
    SLICE_X26Y97         SRLC32E                                      r  zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][1]_srl32/CLK
                         clock pessimism             -0.287     0.923    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.040    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.573     0.909    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/s_ready_i_reg_1
    SLICE_X27Y93         FDRE                                         r  zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.056     1.105    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/m_payload_i_reg[64][0]
    SLICE_X26Y93         SRLC32E                                      r  zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.843     1.209    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/s_ready_i_reg_0
    SLICE_X26Y93         SRLC32E                                      r  zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/CLK
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.039    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.573     0.909    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_0
    SLICE_X27Y96         FDRE                                         r  zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.056     1.105    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/m_payload_i_reg[64][0]
    SLICE_X26Y96         SRLC32E                                      r  zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.843     1.209    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/s_ready_i_reg_0
    SLICE_X26Y96         SRLC32E                                      r  zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/CLK
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.039    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_0/inst/top0/core0/pool/r_max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.148ns (37.865%)  route 0.243ns (62.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.552     0.888    zboard_i/axi_slave_0/inst/top0/core0/pool/ACLK
    SLICE_X36Y85         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core0/pool/r_max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  zboard_i/axi_slave_0/inst/top0/core0/pool/r_max_reg[3]/Q
                         net (fo=1, routed)           0.243     1.278    zboard_i/axi_slave_0/inst/top0/mem_output0/write_data[3]
    RAMB18_X2Y34         RAMB18E1                                     r  zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.865     1.231    zboard_i/axi_slave_0/inst/top0/mem_output0/clk
    RAMB18_X2Y34         RAMB18E1                                     r  zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/CLKARDCLK
                         clock pessimism             -0.264     0.967    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.242     1.209    zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 zboard_i/axi_slave_0/inst/top0/core2/pool/r_max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/mem_output2/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.819%)  route 0.250ns (66.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.570     0.906    zboard_i/axi_slave_0/inst/top0/core2/pool/ACLK
    SLICE_X29Y82         FDRE                                         r  zboard_i/axi_slave_0/inst/top0/core2/pool/r_max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.128     1.034 r  zboard_i/axi_slave_0/inst/top0/core2/pool/r_max_reg[3]/Q
                         net (fo=1, routed)           0.250     1.284    zboard_i/axi_slave_0/inst/top0/mem_output2/write_data[3]
    RAMB18_X2Y33         RAMB18E1                                     r  zboard_i/axi_slave_0/inst/top0/mem_output2/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.860     1.226    zboard_i/axi_slave_0/inst/top0/mem_output2/clk
    RAMB18_X2Y33         RAMB18E1                                     r  zboard_i/axi_slave_0/inst/top0/mem_output2/mem_reg/CLKARDCLK
                         clock pessimism             -0.264     0.962    
    RAMB18_X2Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.243     1.205    zboard_i/axi_slave_0/inst/top0/mem_output2/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y35    zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y33    zboard_i/axi_slave_0/inst/top0/mem_output2/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34    zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y85    zboard_i/axi_slave_0/inst/top0/core0/pool/r_max_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y86    zboard_i/axi_slave_0/inst/top0/core0/pool/r_max_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y83    zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y83    zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y85    zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y87    zboard_i/axi_slave_0/inst/top0/core1/pool/r_max_reg[9]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y80    zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_pix0_2_reg[0]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y80    zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_pix0_2_reg[1]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y80    zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_pix0_2_reg[2]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y80    zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_pix0_2_reg[3]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y80    zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_pix0_2_reg[4]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y80    zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_pix0_2_reg[5]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y80    zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_pix0_2_reg[6]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y80    zboard_i/axi_slave_0/inst/top0/core2/buf_feat/r_pix0_2_reg[7]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y103   zboard_i/rst_processing_system7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y99    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y95    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89    zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][24]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.833ns  (required time - arrival time)
  Source:                 zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.642ns (15.086%)  route 3.613ns (84.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.845     3.139    zboard_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=27, routed)          2.458     6.115    zboard_i/axi_slave_0/inst/top0/ctrl/ARESETN
    SLICE_X34Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.239 f  zboard_i/axi_slave_0/inst/top0/ctrl/r_state[1]_i_2/O
                         net (fo=18, routed)          1.156     7.394    zboard_i/axi_slave_0/inst/top0/ctrl/r_state[1]_i_2_n_0
    SLICE_X37Y93         FDCE                                         f  zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.479    12.658    zboard_i/axi_slave_0/inst/top0/ctrl/ACLK
    SLICE_X37Y93         FDCE                                         r  zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[0]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X37Y93         FDCE (Recov_fdce_C_CLR)     -0.405    12.228    zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[0]
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  4.833    

Slack (MET) :             4.833ns  (required time - arrival time)
  Source:                 zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.642ns (15.086%)  route 3.613ns (84.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.845     3.139    zboard_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=27, routed)          2.458     6.115    zboard_i/axi_slave_0/inst/top0/ctrl/ARESETN
    SLICE_X34Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.239 f  zboard_i/axi_slave_0/inst/top0/ctrl/r_state[1]_i_2/O
                         net (fo=18, routed)          1.156     7.394    zboard_i/axi_slave_0/inst/top0/ctrl/r_state[1]_i_2_n_0
    SLICE_X37Y93         FDCE                                         f  zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.479    12.658    zboard_i/axi_slave_0/inst/top0/ctrl/ACLK
    SLICE_X37Y93         FDCE                                         r  zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[1]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X37Y93         FDCE (Recov_fdce_C_CLR)     -0.405    12.228    zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[1]
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  4.833    

Slack (MET) :             4.833ns  (required time - arrival time)
  Source:                 zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.642ns (15.086%)  route 3.613ns (84.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.845     3.139    zboard_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=27, routed)          2.458     6.115    zboard_i/axi_slave_0/inst/top0/ctrl/ARESETN
    SLICE_X34Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.239 f  zboard_i/axi_slave_0/inst/top0/ctrl/r_state[1]_i_2/O
                         net (fo=18, routed)          1.156     7.394    zboard_i/axi_slave_0/inst/top0/ctrl/r_state[1]_i_2_n_0
    SLICE_X37Y93         FDCE                                         f  zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.479    12.658    zboard_i/axi_slave_0/inst/top0/ctrl/ACLK
    SLICE_X37Y93         FDCE                                         r  zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[4]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X37Y93         FDCE (Recov_fdce_C_CLR)     -0.405    12.228    zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[4]
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  4.833    

Slack (MET) :             4.833ns  (required time - arrival time)
  Source:                 zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.642ns (15.086%)  route 3.613ns (84.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.845     3.139    zboard_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=27, routed)          2.458     6.115    zboard_i/axi_slave_0/inst/top0/ctrl/ARESETN
    SLICE_X34Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.239 f  zboard_i/axi_slave_0/inst/top0/ctrl/r_state[1]_i_2/O
                         net (fo=18, routed)          1.156     7.394    zboard_i/axi_slave_0/inst/top0/ctrl/r_state[1]_i_2_n_0
    SLICE_X37Y93         FDCE                                         f  zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.479    12.658    zboard_i/axi_slave_0/inst/top0/ctrl/ACLK
    SLICE_X37Y93         FDCE                                         r  zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[7]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X37Y93         FDCE (Recov_fdce_C_CLR)     -0.405    12.228    zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[7]
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  4.833    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.642ns (15.086%)  route 3.613ns (84.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.845     3.139    zboard_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=27, routed)          2.458     6.115    zboard_i/axi_slave_0/inst/top0/ctrl/ARESETN
    SLICE_X34Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.239 f  zboard_i/axi_slave_0/inst/top0/ctrl/r_state[1]_i_2/O
                         net (fo=18, routed)          1.156     7.394    zboard_i/axi_slave_0/inst/top0/ctrl/r_state[1]_i_2_n_0
    SLICE_X36Y93         FDCE                                         f  zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.479    12.658    zboard_i/axi_slave_0/inst/top0/ctrl/ACLK
    SLICE_X36Y93         FDCE                                         r  zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[2]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X36Y93         FDCE (Recov_fdce_C_CLR)     -0.319    12.314    zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[2]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.642ns (15.086%)  route 3.613ns (84.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.845     3.139    zboard_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=27, routed)          2.458     6.115    zboard_i/axi_slave_0/inst/top0/ctrl/ARESETN
    SLICE_X34Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.239 f  zboard_i/axi_slave_0/inst/top0/ctrl/r_state[1]_i_2/O
                         net (fo=18, routed)          1.156     7.394    zboard_i/axi_slave_0/inst/top0/ctrl/r_state[1]_i_2_n_0
    SLICE_X36Y93         FDCE                                         f  zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.479    12.658    zboard_i/axi_slave_0/inst/top0/ctrl/ACLK
    SLICE_X36Y93         FDCE                                         r  zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[3]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X36Y93         FDCE (Recov_fdce_C_CLR)     -0.319    12.314    zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[3]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.642ns (15.086%)  route 3.613ns (84.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.845     3.139    zboard_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=27, routed)          2.458     6.115    zboard_i/axi_slave_0/inst/top0/ctrl/ARESETN
    SLICE_X34Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.239 f  zboard_i/axi_slave_0/inst/top0/ctrl/r_state[1]_i_2/O
                         net (fo=18, routed)          1.156     7.394    zboard_i/axi_slave_0/inst/top0/ctrl/r_state[1]_i_2_n_0
    SLICE_X36Y93         FDCE                                         f  zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.479    12.658    zboard_i/axi_slave_0/inst/top0/ctrl/ACLK
    SLICE_X36Y93         FDCE                                         r  zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[5]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X36Y93         FDCE (Recov_fdce_C_CLR)     -0.319    12.314    zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[5]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.642ns (15.086%)  route 3.613ns (84.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.845     3.139    zboard_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=27, routed)          2.458     6.115    zboard_i/axi_slave_0/inst/top0/ctrl/ARESETN
    SLICE_X34Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.239 f  zboard_i/axi_slave_0/inst/top0/ctrl/r_state[1]_i_2/O
                         net (fo=18, routed)          1.156     7.394    zboard_i/axi_slave_0/inst/top0/ctrl/r_state[1]_i_2_n_0
    SLICE_X36Y93         FDCE                                         f  zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.479    12.658    zboard_i/axi_slave_0/inst/top0/ctrl/ACLK
    SLICE_X36Y93         FDCE                                         r  zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[6]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X36Y93         FDCE (Recov_fdce_C_CLR)     -0.319    12.314    zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[6]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/ctrl/r_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.642ns (15.634%)  route 3.465ns (84.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.845     3.139    zboard_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=27, routed)          2.458     6.115    zboard_i/axi_slave_0/inst/top0/ctrl/ARESETN
    SLICE_X34Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.239 f  zboard_i/axi_slave_0/inst/top0/ctrl/r_state[1]_i_2/O
                         net (fo=18, routed)          1.007     7.246    zboard_i/axi_slave_0/inst/top0/ctrl/r_state[1]_i_2_n_0
    SLICE_X36Y94         FDCE                                         f  zboard_i/axi_slave_0/inst/top0/ctrl/r_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.479    12.658    zboard_i/axi_slave_0/inst/top0/ctrl/ACLK
    SLICE_X36Y94         FDCE                                         r  zboard_i/axi_slave_0/inst/top0/ctrl/r_state_reg[0]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X36Y94         FDCE (Recov_fdce_C_CLR)     -0.319    12.314    zboard_i/axi_slave_0/inst/top0/ctrl/r_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/ctrl/r_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.642ns (15.634%)  route 3.465ns (84.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.845     3.139    zboard_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=27, routed)          2.458     6.115    zboard_i/axi_slave_0/inst/top0/ctrl/ARESETN
    SLICE_X34Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.239 f  zboard_i/axi_slave_0/inst/top0/ctrl/r_state[1]_i_2/O
                         net (fo=18, routed)          1.007     7.246    zboard_i/axi_slave_0/inst/top0/ctrl/r_state[1]_i_2_n_0
    SLICE_X36Y94         FDCE                                         f  zboard_i/axi_slave_0/inst/top0/ctrl/r_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         1.479    12.658    zboard_i/axi_slave_0/inst/top0/ctrl/ACLK
    SLICE_X36Y94         FDCE                                         r  zboard_i/axi_slave_0/inst/top0/ctrl/r_state_reg[1]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X36Y94         FDCE (Recov_fdce_C_CLR)     -0.319    12.314    zboard_i/axi_slave_0/inst/top0/ctrl/r_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                  5.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_we_d1_reg_c/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.209ns (14.801%)  route 1.203ns (85.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.641     0.977    zboard_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=27, routed)          0.995     2.136    zboard_i/axi_slave_0/inst/top0/ctrl/ARESETN
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.045     2.181 f  zboard_i/axi_slave_0/inst/top0/ctrl/r_conv_we_d1_i_1/O
                         net (fo=15, routed)          0.208     2.389    zboard_i/axi_slave_0/inst/top0/ctrl/r_conv_we_d1_reg_0
    SLICE_X34Y92         FDCE                                         f  zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_we_d1_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.824     1.190    zboard_i/axi_slave_0/inst/top0/ctrl/ACLK
    SLICE_X34Y92         FDCE                                         r  zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_we_d1_reg_c/C
                         clock pessimism             -0.035     1.155    
    SLICE_X34Y92         FDCE (Remov_fdce_C_CLR)     -0.067     1.088    zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_we_d1_reg_c
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_we_d2_reg_c/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.209ns (14.801%)  route 1.203ns (85.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.641     0.977    zboard_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=27, routed)          0.995     2.136    zboard_i/axi_slave_0/inst/top0/ctrl/ARESETN
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.045     2.181 f  zboard_i/axi_slave_0/inst/top0/ctrl/r_conv_we_d1_i_1/O
                         net (fo=15, routed)          0.208     2.389    zboard_i/axi_slave_0/inst/top0/ctrl/r_conv_we_d1_reg_0
    SLICE_X34Y92         FDCE                                         f  zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_we_d2_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.824     1.190    zboard_i/axi_slave_0/inst/top0/ctrl/ACLK
    SLICE_X34Y92         FDCE                                         r  zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_we_d2_reg_c/C
                         clock pessimism             -0.035     1.155    
    SLICE_X34Y92         FDCE (Remov_fdce_C_CLR)     -0.067     1.088    zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_we_d2_reg_c
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_we_d3_reg_c/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.209ns (14.801%)  route 1.203ns (85.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.641     0.977    zboard_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=27, routed)          0.995     2.136    zboard_i/axi_slave_0/inst/top0/ctrl/ARESETN
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.045     2.181 f  zboard_i/axi_slave_0/inst/top0/ctrl/r_conv_we_d1_i_1/O
                         net (fo=15, routed)          0.208     2.389    zboard_i/axi_slave_0/inst/top0/ctrl/r_conv_we_d1_reg_0
    SLICE_X34Y92         FDCE                                         f  zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_we_d3_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.824     1.190    zboard_i/axi_slave_0/inst/top0/ctrl/ACLK
    SLICE_X34Y92         FDCE                                         r  zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_we_d3_reg_c/C
                         clock pessimism             -0.035     1.155    
    SLICE_X34Y92         FDCE (Remov_fdce_C_CLR)     -0.067     1.088    zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_we_d3_reg_c
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_we_d4_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.209ns (14.801%)  route 1.203ns (85.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.641     0.977    zboard_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=27, routed)          0.995     2.136    zboard_i/axi_slave_0/inst/top0/ctrl/ARESETN
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.045     2.181 f  zboard_i/axi_slave_0/inst/top0/ctrl/r_conv_we_d1_i_1/O
                         net (fo=15, routed)          0.208     2.389    zboard_i/axi_slave_0/inst/top0/ctrl/r_conv_we_d1_reg_0
    SLICE_X34Y92         FDCE                                         f  zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_we_d4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.824     1.190    zboard_i/axi_slave_0/inst/top0/ctrl/ACLK
    SLICE_X34Y92         FDCE                                         r  zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_we_d4_reg/C
                         clock pessimism             -0.035     1.155    
    SLICE_X34Y92         FDCE (Remov_fdce_C_CLR)     -0.067     1.088    zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_we_d4_reg
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.400ns  (arrival time - required time)
  Source:                 zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.209ns (13.874%)  route 1.297ns (86.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.641     0.977    zboard_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=27, routed)          0.995     2.136    zboard_i/axi_slave_0/inst/top0/ctrl/ARESETN
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.045     2.181 f  zboard_i/axi_slave_0/inst/top0/ctrl/r_conv_we_d1_i_1/O
                         net (fo=15, routed)          0.303     2.483    zboard_i/axi_slave_0/inst/top0/ctrl/r_conv_we_d1_reg_0
    SLICE_X34Y86         FDCE                                         f  zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.820     1.186    zboard_i/axi_slave_0/inst/top0/ctrl/ACLK
    SLICE_X34Y86         FDCE                                         r  zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[0]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X34Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.084    zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (arrival time - required time)
  Source:                 zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.209ns (13.874%)  route 1.297ns (86.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.641     0.977    zboard_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=27, routed)          0.995     2.136    zboard_i/axi_slave_0/inst/top0/ctrl/ARESETN
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.045     2.181 f  zboard_i/axi_slave_0/inst/top0/ctrl/r_conv_we_d1_i_1/O
                         net (fo=15, routed)          0.303     2.483    zboard_i/axi_slave_0/inst/top0/ctrl/r_conv_we_d1_reg_0
    SLICE_X34Y86         FDCE                                         f  zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.820     1.186    zboard_i/axi_slave_0/inst/top0/ctrl/ACLK
    SLICE_X34Y86         FDCE                                         r  zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[1]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X34Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.084    zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (arrival time - required time)
  Source:                 zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.209ns (13.874%)  route 1.297ns (86.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.641     0.977    zboard_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=27, routed)          0.995     2.136    zboard_i/axi_slave_0/inst/top0/ctrl/ARESETN
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.045     2.181 f  zboard_i/axi_slave_0/inst/top0/ctrl/r_conv_we_d1_i_1/O
                         net (fo=15, routed)          0.303     2.483    zboard_i/axi_slave_0/inst/top0/ctrl/r_conv_we_d1_reg_0
    SLICE_X34Y86         FDCE                                         f  zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.820     1.186    zboard_i/axi_slave_0/inst/top0/ctrl/ACLK
    SLICE_X34Y86         FDCE                                         r  zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[2]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X34Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.084    zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (arrival time - required time)
  Source:                 zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.209ns (13.874%)  route 1.297ns (86.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.641     0.977    zboard_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=27, routed)          0.995     2.136    zboard_i/axi_slave_0/inst/top0/ctrl/ARESETN
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.045     2.181 f  zboard_i/axi_slave_0/inst/top0/ctrl/r_conv_we_d1_i_1/O
                         net (fo=15, routed)          0.303     2.483    zboard_i/axi_slave_0/inst/top0/ctrl/r_conv_we_d1_reg_0
    SLICE_X34Y86         FDCE                                         f  zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.820     1.186    zboard_i/axi_slave_0/inst/top0/ctrl/ACLK
    SLICE_X34Y86         FDCE                                         r  zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[3]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X34Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.084    zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (arrival time - required time)
  Source:                 zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.209ns (13.874%)  route 1.297ns (86.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.641     0.977    zboard_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=27, routed)          0.995     2.136    zboard_i/axi_slave_0/inst/top0/ctrl/ARESETN
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.045     2.181 f  zboard_i/axi_slave_0/inst/top0/ctrl/r_conv_we_d1_i_1/O
                         net (fo=15, routed)          0.303     2.483    zboard_i/axi_slave_0/inst/top0/ctrl/r_conv_we_d1_reg_0
    SLICE_X34Y86         FDCE                                         f  zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.820     1.186    zboard_i/axi_slave_0/inst/top0/ctrl/ACLK
    SLICE_X34Y86         FDCE                                         r  zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[4]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X34Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.084    zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.407ns  (arrival time - required time)
  Source:                 zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_y_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.209ns (13.992%)  route 1.285ns (86.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.641     0.977    zboard_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  zboard_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=27, routed)          1.085     2.226    zboard_i/axi_slave_0/inst/top0/ctrl/ARESETN
    SLICE_X34Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.271 f  zboard_i/axi_slave_0/inst/top0/ctrl/r_state[1]_i_2/O
                         net (fo=18, routed)          0.200     2.471    zboard_i/axi_slave_0/inst/top0/ctrl/r_state[1]_i_2_n_0
    SLICE_X35Y95         FDCE                                         f  zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=612, routed)         0.825     1.191    zboard_i/axi_slave_0/inst/top0/ctrl/ACLK
    SLICE_X35Y95         FDCE                                         r  zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_y_reg[0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X35Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  1.407    





