{
	"design__instance__displacement__total": 421.17,
	"design__instance__displacement__mean": 0.125,
	"design__instance__displacement__max": 6.4,
	"route__wirelength__estimated": 31595,
	"design__violations": 0,
	"design__violations": 0,
	"design__io": 78,
	"design__die__area": 412500,
	"design__core__area": 391196,
	"design__instance__count": 2403,
	"design__instance__area": 254249,
	"design__instance__count__stdcell": 2401,
	"design__instance__area__stdcell": 7218.17,
	"design__instance__count__macros": 2,
	"design__instance__area__macros": 247031,
	"design__instance__utilization": 0.649926,
	"design__instance__utilization__stdcell": 0.0500686,
	"design__instance__count__class:macro": 2,
	"design__instance__count__class:fill_cell": 962,
	"design__instance__count__class:tap_cell": 1530,
	"design__instance__count__class:antenna_cell": 386,
	"design__instance__count__class:clock_buffer": 15,
	"design__instance__count__class:timing_repair_buffer": 116,
	"design__instance__count__class:inverter": 39,
	"design__instance__count__class:clock_inverter": 2,
	"design__instance__count__class:sequential_cell": 59,
	"design__instance__count__class:multi_input_combinational_cell": 254,
	"design__io": 78,
	"design__die__area": 412500,
	"design__core__area": 391196,
	"design__instance__count": 2403,
	"design__instance__area": 254249,
	"design__instance__count__stdcell": 2401,
	"design__instance__area__stdcell": 7218.17,
	"design__instance__count__macros": 2,
	"design__instance__area__macros": 247031,
	"design__instance__utilization": 0.649926,
	"design__instance__utilization__stdcell": 0.0500686,
	"flow__warnings__count": 1,
	"flow__errors__count": 0
}