{"max_resources":[109572,219144,514,112],"name":"Kernel System","children":[{"name":"Board interface","type":"resource","data":[2160,1908,20,0],"details":[{"text":"Platform interface logic.","type":"text"}]},{"name":"Global interconnect","type":"resource","data":[6577,8915,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"vector_add","total_kernel_resources":[14381,20549,58,0],"type":"function","total_percent":[21.3656,13.1247,9.37694,11.284,0],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[644,234,0,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"No Source Line","children":[{"count":1,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[58,14,0,0]},{"count":1,"debug":[[{"filename":"","line":0}]],"name":"And","data":[11,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"","line":0}]],"name":"Integer Compare","data":[11,1,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"","line":0}]],"name":"Or","data":[11,1,0,0],"type":"resource"}],"type":"resource","data":[91,16,0,0]},{"replace_name":"true","debug":[[{"filename":"d:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/device/vector_add.cl","line":6}]],"name":"d:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/device/vector_add.cl:6","children":[{"count":10,"name":"Floating-point Add","debug":[[{"filename":"d","line":"/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/device/vector_add.cl"}]],"type":"resource","data":[9950,7170,0,0]},{"count":2,"name":"Load","debug":[[{"filename":"d","line":"/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/device/vector_add.cl"}]],"type":"resource","data":[1692,8212,42,0]},{"count":1,"name":"Store","debug":[[{"filename":"d","line":"/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/device/vector_add.cl"}]],"type":"resource","data":[430,3412,16,0]}],"data":[12072,18794,58,0],"type":"resource"}],"data":[14381,20549,58,0],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1}],"data":[23118,31372,78,0],"total_percent":[33.5122,21.0985,14.3157,15.1751,0],"total":[23118,31372,78,0],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","Details"],"type":"module"}