initSidebarItems({"mod":[["cc","SSI Clock Configuration"],["cpsr","SSI Clock Prescale"],["cr0","SSI Control 0"],["cr1","SSI Control 1"],["dmactl","SSI DMA Control"],["dr","SSI Data"],["icr","SSI Interrupt Clear"],["im","SSI Interrupt Mask"],["mis","SSI Masked Interrupt Status"],["ris","SSI Raw Interrupt Status"],["sr","SSI Status"]],"struct":[["RegisterBlock","Register block"]],"type":[["CC","SSI Clock Configuration"],["CPSR","SSI Clock Prescale"],["CR0","SSI Control 0"],["CR1","SSI Control 1"],["DMACTL","SSI DMA Control"],["DR","SSI Data"],["ICR","SSI Interrupt Clear"],["IM","SSI Interrupt Mask"],["MIS","SSI Masked Interrupt Status"],["RIS","SSI Raw Interrupt Status"],["SR","SSI Status"]]});