================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             |     452      | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  |  15,765      | user unroll pragmas are applied                                                        |
|               | (2) simplification          |   4,474      | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  |   3,912      | user inline pragmas are applied                                                        |
|               | (4) simplification          |   3,865      | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         | 146,325 *    | user array partition pragmas are applied                                               |
|               | (2) simplification          |   5,035      | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  |   5,035      | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           |   5,035      | apply array reshape pragmas                                                            |
|               | (5) access patterns         |   4,789      | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     |   4,789      | loop and instruction simplification                                                    |
|               | (2) parallelization         |   4,789      | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         |   4,789      | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          |   4,789      | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                |   7,125      | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           |   7,498      | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
    * - Exceeded design size warning message threshold

* Instructions per Function for each Compilation Phase
+-----------+-------------+--------------+---------------+--------------+-------------+---------------+
| Function  | Location    | Compile/Link | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+-----------+-------------+--------------+---------------+--------------+-------------+---------------+
| + forward | mvt.cpp:150 | 452          | 3,865         | 4,789        | 4,789       | 7,498         |
|    node4  | mvt.cpp:110 | 106          | 1,294         | 1,220        | 1,220       | 1,548         |
|    node3  | mvt.cpp:88  |  63          | 1,067         |  779         |  779        | 1,299         |
|    node2  | mvt.cpp:51  | 112          | 1,294         |  964         |  964        | 1,804         |
|    node1  | mvt.cpp:34  |  40          |   85          |   70         |   70        |  123          |
|    node0  | mvt.cpp:17  |  40          |   85          |   70         |   70        |  123          |
+-----------+-------------+--------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


