
*** Running vivado
    with args -log MemController.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MemController.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Aug 16 10:02:16 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script '/home/ykrcl/.Xilinx/Vivado/Vivado_init.tcl'
source MemController.tcl -notrace
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1642.078 ; gain = 15.898 ; free physical = 1682 ; free virtual = 11913
Command: read_checkpoint -auto_incremental -incremental /home/ykrcl/Projects/fpga/MemController/MemController.srcs/utils_1/imports/synth_1/MemController.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/ykrcl/Projects/fpga/MemController/MemController.srcs/utils_1/imports/synth_1/MemController.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top MemController -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 264049
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2404.645 ; gain = 412.715 ; free physical = 584 ; free virtual = 10815
---------------------------------------------------------------------------------
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [/home/ykrcl/Projects/fpga/MemController/MemController.srcs/sources_1/new/UartTX.v:61]
INFO: [Synth 8-11241] undeclared symbol 'buffer_f', assumed default net type 'wire' [/home/ykrcl/Projects/fpga/MemController/MemController.srcs/sources_1/new/MemController.v:66]
INFO: [Synth 8-6157] synthesizing module 'MemController' [/home/ykrcl/Projects/fpga/MemController/MemController.srcs/sources_1/new/MemController.v:24]
INFO: [Synth 8-6157] synthesizing module 'ClockDiv' [/home/ykrcl/Projects/fpga/MemController/MemController.srcs/sources_1/new/ClockDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ClockDiv' (0#1) [/home/ykrcl/Projects/fpga/MemController/MemController.srcs/sources_1/new/ClockDiv.v:23]
INFO: [Synth 8-6157] synthesizing module 'MemorySelector' [/home/ykrcl/Projects/fpga/MemController/MemController.srcs/sources_1/new/MemorySelector.v:23]
INFO: [Synth 8-226] default block is never used [/home/ykrcl/Projects/fpga/MemController/MemController.srcs/sources_1/new/MemorySelector.v:29]
INFO: [Synth 8-6155] done synthesizing module 'MemorySelector' (0#1) [/home/ykrcl/Projects/fpga/MemController/MemController.srcs/sources_1/new/MemorySelector.v:23]
INFO: [Synth 8-6157] synthesizing module 'UartRX' [/home/ykrcl/Projects/fpga/MemController/MemController.srcs/sources_1/new/UartRX.v:22]
INFO: [Synth 8-6155] done synthesizing module 'UartRX' (0#1) [/home/ykrcl/Projects/fpga/MemController/MemController.srcs/sources_1/new/UartRX.v:22]
INFO: [Synth 8-6157] synthesizing module 'UartTX' [/home/ykrcl/Projects/fpga/MemController/MemController.srcs/sources_1/new/UartTX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'UartTX' (0#1) [/home/ykrcl/Projects/fpga/MemController/MemController.srcs/sources_1/new/UartTX.v:23]
INFO: [Synth 8-6157] synthesizing module 'FifoBuffer' [/home/ykrcl/Projects/fpga/MemController/MemController.srcs/sources_1/new/FifoBuffer.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FifoBuffer' (0#1) [/home/ykrcl/Projects/fpga/MemController/MemController.srcs/sources_1/new/FifoBuffer.v:27]
WARNING: [Synth 8-689] width (3) of port connection 'data_pointer' does not match port width (2) of module 'FifoBuffer' [/home/ykrcl/Projects/fpga/MemController/MemController.srcs/sources_1/new/MemController.v:111]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [/home/ykrcl/Projects/fpga/MemController/MemController.runs/synth_1/.Xil/Vivado-263878-ykpc/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [/home/ykrcl/Projects/fpga/MemController/MemController.runs/synth_1/.Xil/Vivado-263878-ykpc/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MemoryOutSelector' [/home/ykrcl/Projects/fpga/MemController/MemController.srcs/sources_1/new/MemoryOutSelector.v:23]
INFO: [Synth 8-226] default block is never used [/home/ykrcl/Projects/fpga/MemController/MemController.srcs/sources_1/new/MemoryOutSelector.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MemoryOutSelector' (0#1) [/home/ykrcl/Projects/fpga/MemController/MemController.srcs/sources_1/new/MemoryOutSelector.v:23]
INFO: [Synth 8-226] default block is never used [/home/ykrcl/Projects/fpga/MemController/MemController.srcs/sources_1/new/MemController.v:191]
INFO: [Synth 8-6155] done synthesizing module 'MemController' (0#1) [/home/ykrcl/Projects/fpga/MemController/MemController.srcs/sources_1/new/MemController.v:24]
WARNING: [Synth 8-6014] Unused sequential element command_reg was removed.  [/home/ykrcl/Projects/fpga/MemController/MemController.srcs/sources_1/new/MemController.v:190]
WARNING: [Synth 8-3917] design MemController has port buffer_ptr[2] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2495.613 ; gain = 503.684 ; free physical = 481 ; free virtual = 10713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2513.426 ; gain = 521.496 ; free physical = 481 ; free virtual = 10713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2513.426 ; gain = 521.496 ; free physical = 481 ; free virtual = 10713
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2513.426 ; gain = 0.000 ; free physical = 481 ; free virtual = 10713
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ykrcl/Projects/fpga/MemController/MemController.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'memory_1'
Finished Parsing XDC File [/home/ykrcl/Projects/fpga/MemController/MemController.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'memory_1'
Parsing XDC File [/home/ykrcl/Projects/fpga/MemController/MemController.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'memory_2'
Finished Parsing XDC File [/home/ykrcl/Projects/fpga/MemController/MemController.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'memory_2'
Parsing XDC File [/home/ykrcl/Projects/fpga/MemController/MemController.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'memory_3'
Finished Parsing XDC File [/home/ykrcl/Projects/fpga/MemController/MemController.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'memory_3'
Parsing XDC File [/home/ykrcl/Projects/fpga/MemController/MemController.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'memory_4'
Finished Parsing XDC File [/home/ykrcl/Projects/fpga/MemController/MemController.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'memory_4'
Parsing XDC File [/home/ykrcl/Projects/fpga/MemController/MemController.srcs/constrs_1/new/bas3.xdc]
Finished Parsing XDC File [/home/ykrcl/Projects/fpga/MemController/MemController.srcs/constrs_1/new/bas3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ykrcl/Projects/fpga/MemController/MemController.srcs/constrs_1/new/bas3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MemController_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MemController_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2656.176 ; gain = 0.000 ; free physical = 478 ; free virtual = 10710
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2656.176 ; gain = 0.000 ; free physical = 478 ; free virtual = 10710
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'memory_1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'memory_2' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'memory_3' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'memory_4' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2656.176 ; gain = 664.246 ; free physical = 473 ; free virtual = 10705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2656.176 ; gain = 664.246 ; free physical = 473 ; free virtual = 10705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for memory_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for memory_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for memory_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for memory_4. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2656.176 ; gain = 664.246 ; free physical = 473 ; free virtual = 10705
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UartRX'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UartTX'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MemController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              idle_state |                               00 |                               00
             start_state |                               01 |                               01
         receiving_state |                               10 |                               10
              stop_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UartRX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              idle_state |                             0001 |                               00
         send_init_state |                             0010 |                               01
           sending_state |                             0100 |                               10
              stop_state |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'UartTX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              idle_state |                              000 |                              000
            read_command |                              001 |                              001
         get_ram_address |                              010 |                              010
            get_ram_data |                              011 |                              011
       apply_ram_changes |                              100 |                              100
     send_init_data_uart |                              101 |                              101
       sending_data_uart |                              110 |                              110
    finalize_instruction |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'MemController'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2656.176 ; gain = 664.246 ; free physical = 473 ; free virtual = 10706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   27 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   8 Input   16 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 20    
	   4 Input    1 Bit        Muxes := 16    
	   3 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design MemController has port buffer_ptr[2] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2656.176 ; gain = 664.246 ; free physical = 450 ; free virtual = 10688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2656.176 ; gain = 664.246 ; free physical = 450 ; free virtual = 10688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2656.176 ; gain = 664.246 ; free physical = 449 ; free virtual = 10686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2656.176 ; gain = 664.246 ; free physical = 449 ; free virtual = 10686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2656.176 ; gain = 664.246 ; free physical = 449 ; free virtual = 10686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2656.176 ; gain = 664.246 ; free physical = 449 ; free virtual = 10686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2656.176 ; gain = 664.246 ; free physical = 449 ; free virtual = 10686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2656.176 ; gain = 664.246 ; free physical = 449 ; free virtual = 10686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2656.176 ; gain = 664.246 ; free physical = 449 ; free virtual = 10686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2656.176 ; gain = 664.246 ; free physical = 449 ; free virtual = 10686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         4|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen   |     1|
|2     |blk_mem_gen_0 |     3|
|5     |BUFG          |     2|
|6     |CARRY4        |    11|
|7     |LUT1          |     2|
|8     |LUT2          |    21|
|9     |LUT3          |    18|
|10    |LUT4          |    48|
|11    |LUT5          |    22|
|12    |LUT6          |    79|
|13    |FDRE          |   178|
|14    |FDSE          |    10|
|15    |IBUF          |     3|
|16    |OBUF          |     7|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2656.176 ; gain = 664.246 ; free physical = 449 ; free virtual = 10686
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2656.176 ; gain = 521.496 ; free physical = 449 ; free virtual = 10686
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2656.184 ; gain = 664.246 ; free physical = 449 ; free virtual = 10686
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2656.184 ; gain = 0.000 ; free physical = 449 ; free virtual = 10686
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2656.184 ; gain = 0.000 ; free physical = 640 ; free virtual = 10877
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 30b1ea95
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 2656.184 ; gain = 998.262 ; free physical = 641 ; free virtual = 10878
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2009.215; main = 1618.704; forked = 439.929
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4393.320; main = 2656.180; forked = 1737.141
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2680.188 ; gain = 0.000 ; free physical = 641 ; free virtual = 10878
INFO: [Common 17-1381] The checkpoint '/home/ykrcl/Projects/fpga/MemController/MemController.runs/synth_1/MemController.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file MemController_utilization_synth.rpt -pb MemController_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 16 10:03:14 2024...
