module AND_Gate(a,b,x);
input a,b;
output x;
and a1(x,a,b);
endmodule