Analysis & Synthesis report for VGA
Wed Jun 21 19:58:58 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Top-level Entity: |VGA
 15. Parameter Settings for User Entity Instance: vga_pll_25_175:U1|altpll:altpll_component
 16. Parameter Settings for User Entity Instance: vga_controller:U2
 17. Parameter Settings for Inferred Entity Instance: gameLogic:U3|lpm_divide:Div4
 18. Parameter Settings for Inferred Entity Instance: gameLogic:U3|lpm_divide:Mod1
 19. Parameter Settings for Inferred Entity Instance: gameLogic:U3|lpm_divide:Mod0
 20. Parameter Settings for Inferred Entity Instance: gameLogic:U3|lpm_divide:Div0
 21. Parameter Settings for Inferred Entity Instance: gameLogic:U3|lpm_divide:Div3
 22. Parameter Settings for Inferred Entity Instance: gameLogic:U3|lpm_divide:Div1
 23. Parameter Settings for Inferred Entity Instance: gameLogic:U3|lpm_divide:Div2
 24. altpll Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "gameLogic:U3"
 26. Port Connectivity Checks: "vga_controller:U2"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 21 19:58:58 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; VGA                                         ;
; Top-level Entity Name              ; vga                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 5,188                                       ;
;     Total combinational functions  ; 5,169                                       ;
;     Dedicated logic registers      ; 142                                         ;
; Total registers                    ; 142                                         ;
; Total pins                         ; 44                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; VGA                ; VGA                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; ip/vgaText/commonPak.vhd         ; yes             ; User VHDL File               ; E:/quartus Projetos/Projeto_Final_Dino/ip/vgaText/commonPak.vhd            ;         ;
; VGA.vhd                          ; yes             ; User VHDL File               ; E:/quartus Projetos/Projeto_Final_Dino/VGA.vhd                             ;         ;
; ip/vga_controller.vhd            ; yes             ; User VHDL File               ; E:/quartus Projetos/Projeto_Final_Dino/ip/vga_controller.vhd               ;         ;
; ip/vga_pll_25_175.vhd            ; yes             ; User Wizard-Generated File   ; E:/quartus Projetos/Projeto_Final_Dino/ip/vga_pll_25_175.vhd               ;         ;
; Corpo.vhd                        ; yes             ; User VHDL File               ; E:/quartus Projetos/Projeto_Final_Dino/Corpo.vhd                           ;         ;
; gameLogic.vhd                    ; yes             ; User VHDL File               ; E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd                       ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf          ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc      ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc     ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc   ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc   ;         ;
; db/vga_pll_25_175_altpll.v       ; yes             ; Auto-Generated Megafunction  ; E:/quartus Projetos/Projeto_Final_Dino/db/vga_pll_25_175_altpll.v          ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; db/lpm_divide_mtl.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/quartus Projetos/Projeto_Final_Dino/db/lpm_divide_mtl.tdf               ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/quartus Projetos/Projeto_Final_Dino/db/sign_div_unsign_olh.tdf          ;         ;
; db/alt_u_div_qhe.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_qhe.tdf                ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/quartus Projetos/Projeto_Final_Dino/db/add_sub_t3c.tdf                  ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/quartus Projetos/Projeto_Final_Dino/db/add_sub_u3c.tdf                  ;         ;
; db/lpm_divide_anl.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/quartus Projetos/Projeto_Final_Dino/db/lpm_divide_anl.tdf               ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/quartus Projetos/Projeto_Final_Dino/db/sign_div_unsign_9nh.tdf          ;         ;
; db/alt_u_div_ske.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf                ;         ;
; db/lpm_divide_25o.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/quartus Projetos/Projeto_Final_Dino/db/lpm_divide_25o.tdf               ;         ;
; db/abs_divider_4dg.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/quartus Projetos/Projeto_Final_Dino/db/abs_divider_4dg.tdf              ;         ;
; db/lpm_abs_8b9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/quartus Projetos/Projeto_Final_Dino/db/lpm_abs_8b9.tdf                  ;         ;
; db/lpm_divide_ebo.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/quartus Projetos/Projeto_Final_Dino/db/lpm_divide_ebo.tdf               ;         ;
; db/abs_divider_jbg.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/quartus Projetos/Projeto_Final_Dino/db/abs_divider_jbg.tdf              ;         ;
; db/lpm_abs_n99.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/quartus Projetos/Projeto_Final_Dino/db/lpm_abs_n99.tdf                  ;         ;
; db/lpm_divide_cbo.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/quartus Projetos/Projeto_Final_Dino/db/lpm_divide_cbo.tdf               ;         ;
; db/abs_divider_hbg.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/quartus Projetos/Projeto_Final_Dino/db/abs_divider_hbg.tdf              ;         ;
; db/alt_u_div_mhe.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_mhe.tdf                ;         ;
; db/lpm_abs_m99.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/quartus Projetos/Projeto_Final_Dino/db/lpm_abs_m99.tdf                  ;         ;
; db/lpm_abs_7b9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/quartus Projetos/Projeto_Final_Dino/db/lpm_abs_7b9.tdf                  ;         ;
; db/lpm_divide_dbo.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/quartus Projetos/Projeto_Final_Dino/db/lpm_divide_dbo.tdf               ;         ;
; db/abs_divider_ibg.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/quartus Projetos/Projeto_Final_Dino/db/abs_divider_ibg.tdf              ;         ;
; db/alt_u_div_ohe.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ohe.tdf                ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                           ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Estimated Total logic elements              ; 5,188                   ;
;                                             ;                         ;
; Total combinational functions               ; 5169                    ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 1457                    ;
;     -- 3 input functions                    ; 1614                    ;
;     -- <=2 input functions                  ; 2098                    ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 3164                    ;
;     -- arithmetic mode                      ; 2005                    ;
;                                             ;                         ;
; Total registers                             ; 142                     ;
;     -- Dedicated logic registers            ; 142                     ;
;     -- I/O registers                        ; 0                       ;
;                                             ;                         ;
; I/O pins                                    ; 44                      ;
;                                             ;                         ;
; Embedded Multiplier 9-bit elements          ; 0                       ;
;                                             ;                         ;
; Total PLLs                                  ; 1                       ;
;     -- PLLs                                 ; 1                       ;
;                                             ;                         ;
; Maximum fan-out node                        ; gameLogic:U3|points[31] ;
; Maximum fan-out                             ; 143                     ;
; Total fan-out                               ; 14928                   ;
; Average fan-out                             ; 2.76                    ;
+---------------------------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                               ; Entity Name           ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |vga                                            ; 5169 (41)           ; 142 (21)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 44   ; 0            ; 0          ; |vga                                                                                                              ; vga                   ; work         ;
;    |gameLogic:U3|                               ; 5072 (1356)         ; 79 (79)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3                                                                                                 ; gameLogic             ; work         ;
;       |lpm_divide:Div0|                         ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Div0                                                                                 ; lpm_divide            ; work         ;
;          |lpm_divide_ebo:auto_generated|        ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Div0|lpm_divide_ebo:auto_generated                                                   ; lpm_divide_ebo        ; work         ;
;             |abs_divider_jbg:divider|           ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Div0|lpm_divide_ebo:auto_generated|abs_divider_jbg:divider                           ; abs_divider_jbg       ; work         ;
;                |alt_u_div_qhe:divider|          ; 56 (56)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Div0|lpm_divide_ebo:auto_generated|abs_divider_jbg:divider|alt_u_div_qhe:divider     ; alt_u_div_qhe         ; work         ;
;       |lpm_divide:Div1|                         ; 33 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Div1                                                                                 ; lpm_divide            ; work         ;
;          |lpm_divide_cbo:auto_generated|        ; 33 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Div1|lpm_divide_cbo:auto_generated                                                   ; lpm_divide_cbo        ; work         ;
;             |abs_divider_hbg:divider|           ; 33 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Div1|lpm_divide_cbo:auto_generated|abs_divider_hbg:divider                           ; abs_divider_hbg       ; work         ;
;                |alt_u_div_mhe:divider|          ; 33 (33)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Div1|lpm_divide_cbo:auto_generated|abs_divider_hbg:divider|alt_u_div_mhe:divider     ; alt_u_div_mhe         ; work         ;
;       |lpm_divide:Div2|                         ; 42 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Div2                                                                                 ; lpm_divide            ; work         ;
;          |lpm_divide_dbo:auto_generated|        ; 42 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Div2|lpm_divide_dbo:auto_generated                                                   ; lpm_divide_dbo        ; work         ;
;             |abs_divider_ibg:divider|           ; 42 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Div2|lpm_divide_dbo:auto_generated|abs_divider_ibg:divider                           ; abs_divider_ibg       ; work         ;
;                |alt_u_div_ohe:divider|          ; 42 (42)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Div2|lpm_divide_dbo:auto_generated|abs_divider_ibg:divider|alt_u_div_ohe:divider     ; alt_u_div_ohe         ; work         ;
;       |lpm_divide:Div3|                         ; 49 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Div3                                                                                 ; lpm_divide            ; work         ;
;          |lpm_divide_ebo:auto_generated|        ; 49 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Div3|lpm_divide_ebo:auto_generated                                                   ; lpm_divide_ebo        ; work         ;
;             |abs_divider_jbg:divider|           ; 49 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Div3|lpm_divide_ebo:auto_generated|abs_divider_jbg:divider                           ; abs_divider_jbg       ; work         ;
;                |alt_u_div_qhe:divider|          ; 49 (49)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Div3|lpm_divide_ebo:auto_generated|abs_divider_jbg:divider|alt_u_div_qhe:divider     ; alt_u_div_qhe         ; work         ;
;       |lpm_divide:Div4|                         ; 368 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Div4                                                                                 ; lpm_divide            ; work         ;
;          |lpm_divide_mtl:auto_generated|        ; 368 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Div4|lpm_divide_mtl:auto_generated                                                   ; lpm_divide_mtl        ; work         ;
;             |sign_div_unsign_olh:divider|       ; 368 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Div4|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh   ; work         ;
;                |alt_u_div_qhe:divider|          ; 368 (368)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Div4|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider ; alt_u_div_qhe         ; work         ;
;       |lpm_divide:Mod0|                         ; 1667 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Mod0                                                                                 ; lpm_divide            ; work         ;
;          |lpm_divide_25o:auto_generated|        ; 1667 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Mod0|lpm_divide_25o:auto_generated                                                   ; lpm_divide_25o        ; work         ;
;             |abs_divider_4dg:divider|           ; 1667 (64)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider                           ; abs_divider_4dg       ; work         ;
;                |alt_u_div_ske:divider|          ; 1566 (1566)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider     ; alt_u_div_ske         ; work         ;
;                |lpm_abs_8b9:my_abs_num|         ; 37 (37)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|lpm_abs_8b9:my_abs_num    ; lpm_abs_8b9           ; work         ;
;       |lpm_divide:Mod1|                         ; 1501 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Mod1                                                                                 ; lpm_divide            ; work         ;
;          |lpm_divide_anl:auto_generated|        ; 1501 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated                                                   ; lpm_divide_anl        ; work         ;
;             |sign_div_unsign_9nh:divider|       ; 1501 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh   ; work         ;
;                |alt_u_div_ske:divider|          ; 1501 (1501)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider ; alt_u_div_ske         ; work         ;
;    |vga_controller:U2|                          ; 56 (56)             ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|vga_controller:U2                                                                                            ; vga_controller        ; work         ;
;    |vga_pll_25_175:U1|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|vga_pll_25_175:U1                                                                                            ; vga_pll_25_175        ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|vga_pll_25_175:U1|altpll:altpll_component                                                                    ; altpll                ; work         ;
;          |vga_pll_25_175_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga|vga_pll_25_175:U1|altpll:altpll_component|vga_pll_25_175_altpll:auto_generated                               ; vga_pll_25_175_altpll ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                            ;
+-----------------------------------------------------+---------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal             ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------+------------------------+
; gameLogic:U3|digtMode[0]                            ; btreseta                        ; yes                    ;
; gameLogic:U3|digtMode[1]                            ; btreseta                        ; yes                    ;
; gameLogic:U3|digtMode[2]                            ; btreseta                        ; yes                    ;
; gameLogic:U3|digtMode[3]                            ; btreseta                        ; yes                    ;
; gameLogic:U3|digtMode[4]                            ; btreseta                        ; yes                    ;
; gameLogic:U3|digtMode[5]                            ; btreseta                        ; yes                    ;
; gameLogic:U3|digtMode[6]                            ; btreseta                        ; yes                    ;
; gameLogic:U3|PLargura[6]                            ; gameLogic:U3|PLargura[31]       ; yes                    ;
; gameLogic:U3|PLargura[5]                            ; gameLogic:U3|PLargura[31]       ; yes                    ;
; gameLogic:U3|PLargura[4]                            ; gameLogic:U3|PLargura[31]       ; yes                    ;
; gameLogic:U3|PLargura[3]                            ; gameLogic:U3|PLargura[31]       ; yes                    ;
; gameLogic:U3|PLargura[2]                            ; gameLogic:U3|PLargura[31]       ; yes                    ;
; gameLogic:U3|PALTURA[7]                             ; gameLogic:U3|PALTURA[0]         ; yes                    ;
; gameLogic:U3|PALTURA[6]                             ; gameLogic:U3|PALTURA[0]         ; yes                    ;
; gameLogic:U3|PALTURA[4]                             ; gameLogic:U3|PALTURA[0]         ; yes                    ;
; gameLogic:U3|PALTURA[2]                             ; gameLogic:U3|PALTURA[0]         ; yes                    ;
; gameLogic:U3|PALTURA[1]                             ; gameLogic:U3|PALTURA[0]         ; yes                    ;
; gameLogic:U3|OALTURA[6]                             ; gameLogic:U3|OALTURA[19]        ; yes                    ;
; gameLogic:U3|OALTURA[4]                             ; gameLogic:U3|OALTURA[19]        ; yes                    ;
; gameLogic:U3|OALTURA[3]                             ; gameLogic:U3|OALTURA[19]        ; yes                    ;
; gameLogic:U3|\jogo:invencible                       ; gameLogic:U3|\jogo:invencible   ; yes                    ;
; gameLogic:U3|GRAVITY[4]                             ; gameLogic:U3|GRAVITY[0]         ; yes                    ;
; gameLogic:U3|GRAVITY[3]                             ; gameLogic:U3|GRAVITY[0]         ; yes                    ;
; gameLogic:U3|GRAVITY[2]                             ; gameLogic:U3|GRAVITY[0]         ; yes                    ;
; gameLogic:U3|GRAVITY[1]                             ; gameLogic:U3|GRAVITY[0]         ; yes                    ;
; gameLogic:U3|GRAVITY[0]                             ; gameLogic:U3|GRAVITY[0]         ; yes                    ;
; gameLogic:U3|\jogo:JUMPFORCE[6]                     ; gameLogic:U3|\jogo:JUMPFORCE[0] ; yes                    ;
; gameLogic:U3|\jogo:JUMPFORCE[5]                     ; gameLogic:U3|\jogo:JUMPFORCE[0] ; yes                    ;
; gameLogic:U3|\jogo:JUMPFORCE[4]                     ; gameLogic:U3|\jogo:JUMPFORCE[0] ; yes                    ;
; gameLogic:U3|\jogo:JUMPFORCE[2]                     ; gameLogic:U3|\jogo:JUMPFORCE[0] ; yes                    ;
; gameLogic:U3|Ospeed[2]                              ; gameLogic:U3|Ospeed[31]         ; yes                    ;
; gameLogic:U3|Ospeed[3]                              ; gameLogic:U3|Ospeed[31]         ; yes                    ;
; gameLogic:U3|Ospeed[6]                              ; gameLogic:U3|Ospeed[31]         ; yes                    ;
; Number of user-specified and inferred latches = 33  ;                                 ;                        ;
+-----------------------------------------------------+---------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; gameLogic:U3|enemy_xy[9..15]           ; Stuck at GND due to stuck port data_in ;
; gameLogic:U3|enemy_xy[7,8]             ; Stuck at VCC due to stuck port data_in ;
; gameLogic:U3|enemy_xy[5,6]             ; Stuck at GND due to stuck port data_in ;
; gameLogic:U3|enemy_xy[4]               ; Stuck at VCC due to stuck port data_in ;
; gameLogic:U3|enemy_xy[0..3]            ; Stuck at GND due to stuck port data_in ;
; gameLogic:U3|enemy_xy[17]              ; Stuck at VCC due to stuck port data_in ;
; gameLogic:U3|enemy_xy[16]              ; Stuck at GND due to stuck port data_in ;
; gameLogic:U3|\jogo:fall_speed[16..31]  ; Lost fanout                            ;
; Total Number of Removed Registers = 34 ;                                        ;
+----------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                    ;
+-----------------------------------+--------------------+-----------------------------------------------------------------------+
; Register name                     ; Reason for Removal ; Registers Removed due to This Register                                ;
+-----------------------------------+--------------------+-----------------------------------------------------------------------+
; gameLogic:U3|\jogo:fall_speed[31] ; Lost Fanouts       ; gameLogic:U3|\jogo:fall_speed[30], gameLogic:U3|\jogo:fall_speed[29], ;
;                                   ;                    ; gameLogic:U3|\jogo:fall_speed[28], gameLogic:U3|\jogo:fall_speed[27], ;
;                                   ;                    ; gameLogic:U3|\jogo:fall_speed[26], gameLogic:U3|\jogo:fall_speed[25], ;
;                                   ;                    ; gameLogic:U3|\jogo:fall_speed[24], gameLogic:U3|\jogo:fall_speed[23], ;
;                                   ;                    ; gameLogic:U3|\jogo:fall_speed[22], gameLogic:U3|\jogo:fall_speed[21], ;
;                                   ;                    ; gameLogic:U3|\jogo:fall_speed[20], gameLogic:U3|\jogo:fall_speed[19], ;
;                                   ;                    ; gameLogic:U3|\jogo:fall_speed[18], gameLogic:U3|\jogo:fall_speed[17], ;
;                                   ;                    ; gameLogic:U3|\jogo:fall_speed[16]                                     ;
+-----------------------------------+--------------------+-----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 142   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 14    ;
; Number of registers using Asynchronous Clear ; 63    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 66    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; gameLogic:U3|enemy_xy[19]              ; 7       ;
; gameLogic:U3|enemy_xy[23]              ; 6       ;
; gameLogic:U3|enemy_xy[25]              ; 6       ;
; gameLogic:U3|player_xy[8]              ; 6       ;
; gameLogic:U3|player_xy[7]              ; 6       ;
; gameLogic:U3|player_xy[4]              ; 6       ;
; gameLogic:U3|\jogo:inited              ; 5       ;
; Total number of inverted registers = 7 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |vga|gameLogic:U3|player_xy[14]        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vga|gameLogic:U3|\jogo:fall_speed[10] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |vga|gameLogic:U3|player_xy[8]         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |vga|gameLogic:U3|rout[2]              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |vga|vga_controller:U2|v_count         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |VGA ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; g_bg_color     ; 1911  ; Signed Integer                             ;
; g_text_color   ; 0     ; Signed Integer                             ;
; red            ; 3840  ; Signed Integer                             ;
; green          ; 240   ; Signed Integer                             ;
; blue           ; 15    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pll_25_175:U1|altpll:altpll_component ;
+-------------------------------+----------------------------------+---------------------+
; Parameter Name                ; Value                            ; Type                ;
+-------------------------------+----------------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                           ; Untyped             ;
; PLL_TYPE                      ; AUTO                             ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_pll_25_175 ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                              ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                             ; Untyped             ;
; SCAN_CHAIN                    ; LONG                             ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                           ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                            ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                                ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                               ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                                ; Untyped             ;
; LOCK_HIGH                     ; 1                                ; Untyped             ;
; LOCK_LOW                      ; 1                                ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                                ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                                ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                              ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                              ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                              ; Untyped             ;
; SKIP_VCO                      ; OFF                              ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                                ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                             ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                          ; Untyped             ;
; BANDWIDTH                     ; 0                                ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                             ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                                ; Untyped             ;
; DOWN_SPREAD                   ; 0                                ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                              ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                              ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 74                               ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK0_DIVIDE_BY                ; 147                              ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                               ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                            ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                           ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                           ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                           ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                                ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                                ; Untyped             ;
; DPA_DIVIDER                   ; 0                                ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                               ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                               ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                               ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                               ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                                ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                                ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                ; Untyped             ;
; VCO_MIN                       ; 0                                ; Untyped             ;
; VCO_MAX                       ; 0                                ; Untyped             ;
; VCO_CENTER                    ; 0                                ; Untyped             ;
; PFD_MIN                       ; 0                                ; Untyped             ;
; PFD_MAX                       ; 0                                ; Untyped             ;
; M_INITIAL                     ; 0                                ; Untyped             ;
; M                             ; 0                                ; Untyped             ;
; N                             ; 1                                ; Untyped             ;
; M2                            ; 1                                ; Untyped             ;
; N2                            ; 1                                ; Untyped             ;
; SS                            ; 1                                ; Untyped             ;
; C0_HIGH                       ; 0                                ; Untyped             ;
; C1_HIGH                       ; 0                                ; Untyped             ;
; C2_HIGH                       ; 0                                ; Untyped             ;
; C3_HIGH                       ; 0                                ; Untyped             ;
; C4_HIGH                       ; 0                                ; Untyped             ;
; C5_HIGH                       ; 0                                ; Untyped             ;
; C6_HIGH                       ; 0                                ; Untyped             ;
; C7_HIGH                       ; 0                                ; Untyped             ;
; C8_HIGH                       ; 0                                ; Untyped             ;
; C9_HIGH                       ; 0                                ; Untyped             ;
; C0_LOW                        ; 0                                ; Untyped             ;
; C1_LOW                        ; 0                                ; Untyped             ;
; C2_LOW                        ; 0                                ; Untyped             ;
; C3_LOW                        ; 0                                ; Untyped             ;
; C4_LOW                        ; 0                                ; Untyped             ;
; C5_LOW                        ; 0                                ; Untyped             ;
; C6_LOW                        ; 0                                ; Untyped             ;
; C7_LOW                        ; 0                                ; Untyped             ;
; C8_LOW                        ; 0                                ; Untyped             ;
; C9_LOW                        ; 0                                ; Untyped             ;
; C0_INITIAL                    ; 0                                ; Untyped             ;
; C1_INITIAL                    ; 0                                ; Untyped             ;
; C2_INITIAL                    ; 0                                ; Untyped             ;
; C3_INITIAL                    ; 0                                ; Untyped             ;
; C4_INITIAL                    ; 0                                ; Untyped             ;
; C5_INITIAL                    ; 0                                ; Untyped             ;
; C6_INITIAL                    ; 0                                ; Untyped             ;
; C7_INITIAL                    ; 0                                ; Untyped             ;
; C8_INITIAL                    ; 0                                ; Untyped             ;
; C9_INITIAL                    ; 0                                ; Untyped             ;
; C0_MODE                       ; BYPASS                           ; Untyped             ;
; C1_MODE                       ; BYPASS                           ; Untyped             ;
; C2_MODE                       ; BYPASS                           ; Untyped             ;
; C3_MODE                       ; BYPASS                           ; Untyped             ;
; C4_MODE                       ; BYPASS                           ; Untyped             ;
; C5_MODE                       ; BYPASS                           ; Untyped             ;
; C6_MODE                       ; BYPASS                           ; Untyped             ;
; C7_MODE                       ; BYPASS                           ; Untyped             ;
; C8_MODE                       ; BYPASS                           ; Untyped             ;
; C9_MODE                       ; BYPASS                           ; Untyped             ;
; C0_PH                         ; 0                                ; Untyped             ;
; C1_PH                         ; 0                                ; Untyped             ;
; C2_PH                         ; 0                                ; Untyped             ;
; C3_PH                         ; 0                                ; Untyped             ;
; C4_PH                         ; 0                                ; Untyped             ;
; C5_PH                         ; 0                                ; Untyped             ;
; C6_PH                         ; 0                                ; Untyped             ;
; C7_PH                         ; 0                                ; Untyped             ;
; C8_PH                         ; 0                                ; Untyped             ;
; C9_PH                         ; 0                                ; Untyped             ;
; L0_HIGH                       ; 1                                ; Untyped             ;
; L1_HIGH                       ; 1                                ; Untyped             ;
; G0_HIGH                       ; 1                                ; Untyped             ;
; G1_HIGH                       ; 1                                ; Untyped             ;
; G2_HIGH                       ; 1                                ; Untyped             ;
; G3_HIGH                       ; 1                                ; Untyped             ;
; E0_HIGH                       ; 1                                ; Untyped             ;
; E1_HIGH                       ; 1                                ; Untyped             ;
; E2_HIGH                       ; 1                                ; Untyped             ;
; E3_HIGH                       ; 1                                ; Untyped             ;
; L0_LOW                        ; 1                                ; Untyped             ;
; L1_LOW                        ; 1                                ; Untyped             ;
; G0_LOW                        ; 1                                ; Untyped             ;
; G1_LOW                        ; 1                                ; Untyped             ;
; G2_LOW                        ; 1                                ; Untyped             ;
; G3_LOW                        ; 1                                ; Untyped             ;
; E0_LOW                        ; 1                                ; Untyped             ;
; E1_LOW                        ; 1                                ; Untyped             ;
; E2_LOW                        ; 1                                ; Untyped             ;
; E3_LOW                        ; 1                                ; Untyped             ;
; L0_INITIAL                    ; 1                                ; Untyped             ;
; L1_INITIAL                    ; 1                                ; Untyped             ;
; G0_INITIAL                    ; 1                                ; Untyped             ;
; G1_INITIAL                    ; 1                                ; Untyped             ;
; G2_INITIAL                    ; 1                                ; Untyped             ;
; G3_INITIAL                    ; 1                                ; Untyped             ;
; E0_INITIAL                    ; 1                                ; Untyped             ;
; E1_INITIAL                    ; 1                                ; Untyped             ;
; E2_INITIAL                    ; 1                                ; Untyped             ;
; E3_INITIAL                    ; 1                                ; Untyped             ;
; L0_MODE                       ; BYPASS                           ; Untyped             ;
; L1_MODE                       ; BYPASS                           ; Untyped             ;
; G0_MODE                       ; BYPASS                           ; Untyped             ;
; G1_MODE                       ; BYPASS                           ; Untyped             ;
; G2_MODE                       ; BYPASS                           ; Untyped             ;
; G3_MODE                       ; BYPASS                           ; Untyped             ;
; E0_MODE                       ; BYPASS                           ; Untyped             ;
; E1_MODE                       ; BYPASS                           ; Untyped             ;
; E2_MODE                       ; BYPASS                           ; Untyped             ;
; E3_MODE                       ; BYPASS                           ; Untyped             ;
; L0_PH                         ; 0                                ; Untyped             ;
; L1_PH                         ; 0                                ; Untyped             ;
; G0_PH                         ; 0                                ; Untyped             ;
; G1_PH                         ; 0                                ; Untyped             ;
; G2_PH                         ; 0                                ; Untyped             ;
; G3_PH                         ; 0                                ; Untyped             ;
; E0_PH                         ; 0                                ; Untyped             ;
; E1_PH                         ; 0                                ; Untyped             ;
; E2_PH                         ; 0                                ; Untyped             ;
; E3_PH                         ; 0                                ; Untyped             ;
; M_PH                          ; 0                                ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                              ; Untyped             ;
; CLK0_COUNTER                  ; G0                               ; Untyped             ;
; CLK1_COUNTER                  ; G0                               ; Untyped             ;
; CLK2_COUNTER                  ; G0                               ; Untyped             ;
; CLK3_COUNTER                  ; G0                               ; Untyped             ;
; CLK4_COUNTER                  ; G0                               ; Untyped             ;
; CLK5_COUNTER                  ; G0                               ; Untyped             ;
; CLK6_COUNTER                  ; E0                               ; Untyped             ;
; CLK7_COUNTER                  ; E1                               ; Untyped             ;
; CLK8_COUNTER                  ; E2                               ; Untyped             ;
; CLK9_COUNTER                  ; E3                               ; Untyped             ;
; L0_TIME_DELAY                 ; 0                                ; Untyped             ;
; L1_TIME_DELAY                 ; 0                                ; Untyped             ;
; G0_TIME_DELAY                 ; 0                                ; Untyped             ;
; G1_TIME_DELAY                 ; 0                                ; Untyped             ;
; G2_TIME_DELAY                 ; 0                                ; Untyped             ;
; G3_TIME_DELAY                 ; 0                                ; Untyped             ;
; E0_TIME_DELAY                 ; 0                                ; Untyped             ;
; E1_TIME_DELAY                 ; 0                                ; Untyped             ;
; E2_TIME_DELAY                 ; 0                                ; Untyped             ;
; E3_TIME_DELAY                 ; 0                                ; Untyped             ;
; M_TIME_DELAY                  ; 0                                ; Untyped             ;
; N_TIME_DELAY                  ; 0                                ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                               ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                               ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                               ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                               ; Untyped             ;
; ENABLE0_COUNTER               ; L0                               ; Untyped             ;
; ENABLE1_COUNTER               ; L0                               ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                                ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                        ; Untyped             ;
; LOOP_FILTER_C                 ; 5                                ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                             ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                             ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                             ; Untyped             ;
; VCO_POST_SCALE                ; 0                                ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                           ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                        ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                        ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                      ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                      ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                      ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                      ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                      ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                      ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                      ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                ; Untyped             ;
; M_TEST_SOURCE                 ; 5                                ; Untyped             ;
; C0_TEST_SOURCE                ; 5                                ; Untyped             ;
; C1_TEST_SOURCE                ; 5                                ; Untyped             ;
; C2_TEST_SOURCE                ; 5                                ; Untyped             ;
; C3_TEST_SOURCE                ; 5                                ; Untyped             ;
; C4_TEST_SOURCE                ; 5                                ; Untyped             ;
; C5_TEST_SOURCE                ; 5                                ; Untyped             ;
; C6_TEST_SOURCE                ; 5                                ; Untyped             ;
; C7_TEST_SOURCE                ; 5                                ; Untyped             ;
; C8_TEST_SOURCE                ; 5                                ; Untyped             ;
; C9_TEST_SOURCE                ; 5                                ; Untyped             ;
; CBXI_PARAMETER                ; vga_pll_25_175_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                             ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                                ; Untyped             ;
; WIDTH_CLOCK                   ; 5                                ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                              ; Untyped             ;
; DEVICE_FAMILY                 ; MAX 10                           ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                           ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                              ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                               ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                              ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                               ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                              ; IGNORE_CASCADE      ;
+-------------------------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:U2 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; h_pulse        ; 96    ; Signed Integer                        ;
; h_bp           ; 48    ; Signed Integer                        ;
; h_pixels       ; 640   ; Signed Integer                        ;
; h_fp           ; 16    ; Signed Integer                        ;
; h_pol          ; '0'   ; Enumerated                            ;
; v_pulse        ; 2     ; Signed Integer                        ;
; v_bp           ; 33    ; Signed Integer                        ;
; v_pixels       ; 480   ; Signed Integer                        ;
; v_fp           ; 10    ; Signed Integer                        ;
; v_pol          ; '0'   ; Enumerated                            ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gameLogic:U3|lpm_divide:Div4 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_mtl ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gameLogic:U3|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 32             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_anl ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gameLogic:U3|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 32             ; Untyped                             ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                             ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_25o ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gameLogic:U3|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                             ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_ebo ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gameLogic:U3|lpm_divide:Div3 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                             ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_ebo ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gameLogic:U3|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                             ;
; LPM_WIDTHD             ; 3              ; Untyped                             ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                             ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_cbo ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gameLogic:U3|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 3              ; Untyped                             ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                             ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_dbo ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; vga_pll_25_175:U1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "gameLogic:U3"      ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; row[15..9]  ; Input ; Info     ; Stuck at GND ;
; col[15..10] ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:U2"                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; n_blank ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_sync  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 44                          ;
; cycloneiii_ff         ; 142                         ;
;     CLR               ; 18                          ;
;     CLR SLD           ; 14                          ;
;     ENA               ; 35                          ;
;     ENA CLR           ; 31                          ;
;     plain             ; 44                          ;
; cycloneiii_lcell_comb ; 5172                        ;
;     arith             ; 2005                        ;
;         1 data inputs ; 155                         ;
;         2 data inputs ; 425                         ;
;         3 data inputs ; 1425                        ;
;     normal            ; 3167                        ;
;         0 data inputs ; 125                         ;
;         1 data inputs ; 58                          ;
;         2 data inputs ; 1338                        ;
;         3 data inputs ; 189                         ;
;         4 data inputs ; 1457                        ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 134.30                      ;
; Average LUT depth     ; 92.17                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Jun 21 19:58:21 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 0 entities, in source file ip/vgatext/commonpak.vhd
    Info (12022): Found design unit 1: commonPak File: E:/quartus Projetos/Projeto_Final_Dino/ip/vgaText/commonPak.vhd Line: 17
    Info (12022): Found design unit 2: commonPak-body File: E:/quartus Projetos/Projeto_Final_Dino/ip/vgaText/commonPak.vhd Line: 83
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: VGA-alo File: E:/quartus Projetos/Projeto_Final_Dino/VGA.vhd Line: 44
    Info (12023): Found entity 1: vga File: E:/quartus Projetos/Projeto_Final_Dino/VGA.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file ip/vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-behavior File: E:/quartus Projetos/Projeto_Final_Dino/ip/vga_controller.vhd Line: 55
    Info (12023): Found entity 1: vga_controller File: E:/quartus Projetos/Projeto_Final_Dino/ip/vga_controller.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file ip/vga_pll_25_175.vhd
    Info (12022): Found design unit 1: vga_pll_25_175-SYN File: E:/quartus Projetos/Projeto_Final_Dino/ip/vga_pll_25_175.vhd Line: 51
    Info (12023): Found entity 1: vga_pll_25_175 File: E:/quartus Projetos/Projeto_Final_Dino/ip/vga_pll_25_175.vhd Line: 42
Info (12021): Found 1 design units, including 0 entities, in source file corpo.vhd
    Info (12022): Found design unit 1: Corpo File: E:/quartus Projetos/Projeto_Final_Dino/Corpo.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file gamelogic.vhd
    Info (12022): Found design unit 1: gameLogic-main File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 46
    Info (12023): Found entity 1: gameLogic File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 10
Warning (12019): Can't analyze file -- file controles.vhd is missing
Info (12127): Elaborating entity "VGA" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at VGA.vhd(78): used implicit default value for signal "stop" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/quartus Projetos/Projeto_Final_Dino/VGA.vhd Line: 78
Info (12128): Elaborating entity "vga_pll_25_175" for hierarchy "vga_pll_25_175:U1" File: E:/quartus Projetos/Projeto_Final_Dino/VGA.vhd Line: 86
Info (12128): Elaborating entity "altpll" for hierarchy "vga_pll_25_175:U1|altpll:altpll_component" File: E:/quartus Projetos/Projeto_Final_Dino/ip/vga_pll_25_175.vhd Line: 133
Info (12130): Elaborated megafunction instantiation "vga_pll_25_175:U1|altpll:altpll_component" File: E:/quartus Projetos/Projeto_Final_Dino/ip/vga_pll_25_175.vhd Line: 133
Info (12133): Instantiated megafunction "vga_pll_25_175:U1|altpll:altpll_component" with the following parameter: File: E:/quartus Projetos/Projeto_Final_Dino/ip/vga_pll_25_175.vhd Line: 133
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "147"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "74"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_pll_25_175"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_pll_25_175_altpll.v
    Info (12023): Found entity 1: vga_pll_25_175_altpll File: E:/quartus Projetos/Projeto_Final_Dino/db/vga_pll_25_175_altpll.v Line: 30
Info (12128): Elaborating entity "vga_pll_25_175_altpll" for hierarchy "vga_pll_25_175:U1|altpll:altpll_component|vga_pll_25_175_altpll:auto_generated" File: e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:U2" File: E:/quartus Projetos/Projeto_Final_Dino/VGA.vhd Line: 87
Info (12128): Elaborating entity "gameLogic" for hierarchy "gameLogic:U3" File: E:/quartus Projetos/Projeto_Final_Dino/VGA.vhd Line: 102
Warning (10540): VHDL Signal Declaration warning at gameLogic.vhd(66): used explicit default value for signal "OLARGURA" because signal was never assigned a value File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 66
Warning (10036): Verilog HDL or VHDL warning at gameLogic.vhd(100): object "xdiv" assigned a value but never read File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 100
Warning (10036): Verilog HDL or VHDL warning at gameLogic.vhd(101): object "ydiv" assigned a value but never read File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 101
Warning (10492): VHDL Process Statement warning at gameLogic.vhd(110): signal "cheatcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 110
Warning (10631): VHDL Process Statement warning at gameLogic.vhd(80): inferring latch(es) for signal or variable "digtMode", which holds its previous value in one or more paths through the process File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Warning (10631): VHDL Process Statement warning at gameLogic.vhd(80): inferring latch(es) for signal or variable "GRAVITY", which holds its previous value in one or more paths through the process File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Warning (10631): VHDL Process Statement warning at gameLogic.vhd(80): inferring latch(es) for signal or variable "PALTURA", which holds its previous value in one or more paths through the process File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Warning (10631): VHDL Process Statement warning at gameLogic.vhd(80): inferring latch(es) for signal or variable "OALTURA", which holds its previous value in one or more paths through the process File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Warning (10631): VHDL Process Statement warning at gameLogic.vhd(80): inferring latch(es) for signal or variable "JUMPFORCE", which holds its previous value in one or more paths through the process File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Warning (10631): VHDL Process Statement warning at gameLogic.vhd(80): inferring latch(es) for signal or variable "Ospeed", which holds its previous value in one or more paths through the process File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Warning (10631): VHDL Process Statement warning at gameLogic.vhd(80): inferring latch(es) for signal or variable "PLargura", which holds its previous value in one or more paths through the process File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Warning (10631): VHDL Process Statement warning at gameLogic.vhd(80): inferring latch(es) for signal or variable "invencible", which holds its previous value in one or more paths through the process File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Warning (10631): VHDL Process Statement warning at gameLogic.vhd(80): inferring latch(es) for signal or variable "player_xy", which holds its previous value in one or more paths through the process File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Warning (10492): VHDL Process Statement warning at gameLogic.vhd(237): signal "PLargura" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 237
Warning (10492): VHDL Process Statement warning at gameLogic.vhd(237): signal "PALTURA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 237
Warning (10492): VHDL Process Statement warning at gameLogic.vhd(239): signal "PLargura" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 239
Warning (10492): VHDL Process Statement warning at gameLogic.vhd(240): signal "PALTURA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 240
Warning (10492): VHDL Process Statement warning at gameLogic.vhd(260): signal "OLARGURA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 260
Warning (10492): VHDL Process Statement warning at gameLogic.vhd(260): signal "OALTURA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 260
Warning (10492): VHDL Process Statement warning at gameLogic.vhd(261): signal "OLARGURA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 261
Warning (10492): VHDL Process Statement warning at gameLogic.vhd(262): signal "OALTURA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 262
Info (10041): Inferred latch for "player_xy[16]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "player_xy[17]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "player_xy[18]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "player_xy[19]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "player_xy[20]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "player_xy[21]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "player_xy[22]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "player_xy[23]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "player_xy[24]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "player_xy[25]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "player_xy[26]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "player_xy[27]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "player_xy[28]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "player_xy[29]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "player_xy[30]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "player_xy[31]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[0]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[1]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[2]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[3]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[4]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[5]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[6]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[7]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[8]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[9]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[10]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[11]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[12]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[13]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[14]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[15]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[16]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[17]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[18]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[19]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[20]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[21]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[22]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[23]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[24]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[25]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[26]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[27]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[28]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[29]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[30]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PLargura[31]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[0]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[1]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[2]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[3]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[4]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[5]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[6]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[7]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[8]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[9]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[10]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[11]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[12]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[13]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[14]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[15]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[16]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[17]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[18]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[19]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[20]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[21]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[22]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[23]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[24]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[25]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[26]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[27]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[28]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[29]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[30]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "Ospeed[31]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[0]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[1]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[2]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[3]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[4]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[5]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[6]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[7]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[8]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[9]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[10]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[11]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[12]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[13]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[14]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[15]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[16]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[17]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[18]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[19]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[20]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[21]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[22]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[23]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[24]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[25]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[26]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[27]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[28]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[29]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[30]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "OALTURA[31]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[0]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[1]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[2]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[3]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[4]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[5]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[6]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[7]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[8]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[9]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[10]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[11]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[12]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[13]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[14]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[15]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[16]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[17]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[18]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[19]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[20]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[21]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[22]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[23]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[24]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[25]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[26]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[27]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[28]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[29]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[30]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "PALTURA[31]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[0]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[1]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[2]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[3]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[4]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[5]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[6]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[7]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[8]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[9]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[10]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[11]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[12]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[13]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[14]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[15]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[16]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[17]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[18]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[19]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[20]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[21]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[22]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[23]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[24]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[25]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[26]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[27]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[28]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[29]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[30]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "GRAVITY[31]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "digtMode[0]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "digtMode[1]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "digtMode[2]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "digtMode[3]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "digtMode[4]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "digtMode[5]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "digtMode[6]" at gameLogic.vhd(80) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Info (10041): Inferred latch for "jogo:invencible" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[0]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[1]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[2]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[3]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[4]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[5]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[6]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[7]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[8]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[9]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[10]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[11]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[12]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[13]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[14]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[15]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[16]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[17]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[18]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[19]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[20]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[21]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[22]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[23]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[24]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[25]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[26]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[27]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[28]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[29]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[30]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (10041): Inferred latch for "jogo:JUMPFORCE[31]" at gameLogic.vhd(108) File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 108
Info (278001): Inferred 7 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "gameLogic:U3|Div4" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 308
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "gameLogic:U3|Mod1" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 308
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "gameLogic:U3|Mod0" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 307
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "gameLogic:U3|Div0" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 240
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "gameLogic:U3|Div3" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 262
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "gameLogic:U3|Div1" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 245
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "gameLogic:U3|Div2" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 245
Info (12130): Elaborated megafunction instantiation "gameLogic:U3|lpm_divide:Div4" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 308
Info (12133): Instantiated megafunction "gameLogic:U3|lpm_divide:Div4" with the following parameter: File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 308
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf
    Info (12023): Found entity 1: lpm_divide_mtl File: E:/quartus Projetos/Projeto_Final_Dino/db/lpm_divide_mtl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: E:/quartus Projetos/Projeto_Final_Dino/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf
    Info (12023): Found entity 1: alt_u_div_qhe File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_qhe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: E:/quartus Projetos/Projeto_Final_Dino/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: E:/quartus Projetos/Projeto_Final_Dino/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "gameLogic:U3|lpm_divide:Mod1" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 308
Info (12133): Instantiated megafunction "gameLogic:U3|lpm_divide:Mod1" with the following parameter: File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 308
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_anl.tdf
    Info (12023): Found entity 1: lpm_divide_anl File: E:/quartus Projetos/Projeto_Final_Dino/db/lpm_divide_anl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: E:/quartus Projetos/Projeto_Final_Dino/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf
    Info (12023): Found entity 1: alt_u_div_ske File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "gameLogic:U3|lpm_divide:Mod0" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 307
Info (12133): Instantiated megafunction "gameLogic:U3|lpm_divide:Mod0" with the following parameter: File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 307
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf
    Info (12023): Found entity 1: lpm_divide_25o File: E:/quartus Projetos/Projeto_Final_Dino/db/lpm_divide_25o.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: E:/quartus Projetos/Projeto_Final_Dino/db/abs_divider_4dg.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf
    Info (12023): Found entity 1: lpm_abs_8b9 File: E:/quartus Projetos/Projeto_Final_Dino/db/lpm_abs_8b9.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "gameLogic:U3|lpm_divide:Div0" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 240
Info (12133): Instantiated megafunction "gameLogic:U3|lpm_divide:Div0" with the following parameter: File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 240
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ebo.tdf
    Info (12023): Found entity 1: lpm_divide_ebo File: E:/quartus Projetos/Projeto_Final_Dino/db/lpm_divide_ebo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf
    Info (12023): Found entity 1: abs_divider_jbg File: E:/quartus Projetos/Projeto_Final_Dino/db/abs_divider_jbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_n99.tdf
    Info (12023): Found entity 1: lpm_abs_n99 File: E:/quartus Projetos/Projeto_Final_Dino/db/lpm_abs_n99.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "gameLogic:U3|lpm_divide:Div3" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 262
Info (12133): Instantiated megafunction "gameLogic:U3|lpm_divide:Div3" with the following parameter: File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 262
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "gameLogic:U3|lpm_divide:Div1" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 245
Info (12133): Instantiated megafunction "gameLogic:U3|lpm_divide:Div1" with the following parameter: File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 245
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cbo.tdf
    Info (12023): Found entity 1: lpm_divide_cbo File: E:/quartus Projetos/Projeto_Final_Dino/db/lpm_divide_cbo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_hbg.tdf
    Info (12023): Found entity 1: abs_divider_hbg File: E:/quartus Projetos/Projeto_Final_Dino/db/abs_divider_hbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mhe.tdf
    Info (12023): Found entity 1: alt_u_div_mhe File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_mhe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_m99.tdf
    Info (12023): Found entity 1: lpm_abs_m99 File: E:/quartus Projetos/Projeto_Final_Dino/db/lpm_abs_m99.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_7b9.tdf
    Info (12023): Found entity 1: lpm_abs_7b9 File: E:/quartus Projetos/Projeto_Final_Dino/db/lpm_abs_7b9.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "gameLogic:U3|lpm_divide:Div2" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 245
Info (12133): Instantiated megafunction "gameLogic:U3|lpm_divide:Div2" with the following parameter: File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 245
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dbo.tdf
    Info (12023): Found entity 1: lpm_divide_dbo File: E:/quartus Projetos/Projeto_Final_Dino/db/lpm_divide_dbo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_ibg.tdf
    Info (12023): Found entity 1: abs_divider_ibg File: E:/quartus Projetos/Projeto_Final_Dino/db/abs_divider_ibg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf
    Info (12023): Found entity 1: alt_u_div_ohe File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ohe.tdf Line: 27
Info (13014): Ignored 31 buffer(s)
    Info (13016): Ignored 31 CARRY_SUM buffer(s)
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "gameLogic:U3|PLargura[5]" merged with LATCH primitive "gameLogic:U3|PLargura[6]" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
    Info (13026): Duplicate LATCH primitive "gameLogic:U3|PLargura[4]" merged with LATCH primitive "gameLogic:U3|PLargura[6]" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
    Info (13026): Duplicate LATCH primitive "gameLogic:U3|PLargura[2]" merged with LATCH primitive "gameLogic:U3|PLargura[3]" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
    Info (13026): Duplicate LATCH primitive "gameLogic:U3|PALTURA[2]" merged with LATCH primitive "gameLogic:U3|PALTURA[6]" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
    Info (13026): Duplicate LATCH primitive "gameLogic:U3|PALTURA[1]" merged with LATCH primitive "gameLogic:U3|PALTURA[4]" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
    Info (13026): Duplicate LATCH primitive "gameLogic:U3|OALTURA[3]" merged with LATCH primitive "gameLogic:U3|OALTURA[4]" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
    Info (13026): Duplicate LATCH primitive "gameLogic:U3|GRAVITY[1]" merged with LATCH primitive "gameLogic:U3|GRAVITY[3]" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
    Info (13026): Duplicate LATCH primitive "gameLogic:U3|\jogo:JUMPFORCE[2]" merged with LATCH primitive "gameLogic:U3|\jogo:JUMPFORCE[6]"
    Info (13026): Duplicate LATCH primitive "gameLogic:U3|\jogo:JUMPFORCE[4]" merged with LATCH primitive "gameLogic:U3|\jogo:JUMPFORCE[5]"
    Info (13026): Duplicate LATCH primitive "gameLogic:U3|Ospeed[6]" merged with LATCH primitive "gameLogic:U3|Ospeed[2]" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
Warning (13012): Latch gameLogic:U3|PLargura[6] has unsafe behavior File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cheatc[0] File: E:/quartus Projetos/Projeto_Final_Dino/VGA.vhd Line: 26
Warning (13012): Latch gameLogic:U3|PLargura[3] has unsafe behavior File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cheatc[0] File: E:/quartus Projetos/Projeto_Final_Dino/VGA.vhd Line: 26
Warning (13012): Latch gameLogic:U3|PALTURA[7] has unsafe behavior File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cheatc[0] File: E:/quartus Projetos/Projeto_Final_Dino/VGA.vhd Line: 26
Warning (13012): Latch gameLogic:U3|PALTURA[6] has unsafe behavior File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cheatc[1] File: E:/quartus Projetos/Projeto_Final_Dino/VGA.vhd Line: 26
Warning (13012): Latch gameLogic:U3|PALTURA[4] has unsafe behavior File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cheatc[1] File: E:/quartus Projetos/Projeto_Final_Dino/VGA.vhd Line: 26
Warning (13012): Latch gameLogic:U3|OALTURA[6] has unsafe behavior File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cheatc[0] File: E:/quartus Projetos/Projeto_Final_Dino/VGA.vhd Line: 26
Warning (13012): Latch gameLogic:U3|OALTURA[4] has unsafe behavior File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cheatc[0] File: E:/quartus Projetos/Projeto_Final_Dino/VGA.vhd Line: 26
Warning (13012): Latch gameLogic:U3|\jogo:invencible has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cheatc[1] File: E:/quartus Projetos/Projeto_Final_Dino/VGA.vhd Line: 26
Warning (13012): Latch gameLogic:U3|GRAVITY[4] has unsafe behavior File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cheatc[0] File: E:/quartus Projetos/Projeto_Final_Dino/VGA.vhd Line: 26
Warning (13012): Latch gameLogic:U3|GRAVITY[3] has unsafe behavior File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cheatc[1] File: E:/quartus Projetos/Projeto_Final_Dino/VGA.vhd Line: 26
Warning (13012): Latch gameLogic:U3|GRAVITY[2] has unsafe behavior File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cheatc[1] File: E:/quartus Projetos/Projeto_Final_Dino/VGA.vhd Line: 26
Warning (13012): Latch gameLogic:U3|GRAVITY[0] has unsafe behavior File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cheatc[0] File: E:/quartus Projetos/Projeto_Final_Dino/VGA.vhd Line: 26
Warning (13012): Latch gameLogic:U3|\jogo:JUMPFORCE[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cheatc[1] File: E:/quartus Projetos/Projeto_Final_Dino/VGA.vhd Line: 26
Warning (13012): Latch gameLogic:U3|\jogo:JUMPFORCE[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cheatc[1] File: E:/quartus Projetos/Projeto_Final_Dino/VGA.vhd Line: 26
Warning (13012): Latch gameLogic:U3|Ospeed[2] has unsafe behavior File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cheatc[1] File: E:/quartus Projetos/Projeto_Final_Dino/VGA.vhd Line: 26
Warning (13012): Latch gameLogic:U3|Ospeed[3] has unsafe behavior File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 80
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cheatc[1] File: E:/quartus Projetos/Projeto_Final_Dino/VGA.vhd Line: 26
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_G[0]" is stuck at VCC File: E:/quartus Projetos/Projeto_Final_Dino/VGA.vhd Line: 40
Info (286030): Timing-Driven Synthesis is running
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_6_result_int[0]~14" File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf Line: 167
    Info (17048): Logic cell "gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_7_result_int[0]~16" File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf Line: 172
    Info (17048): Logic cell "gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_8_result_int[0]~18" File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf Line: 177
    Info (17048): Logic cell "gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_9_result_int[0]~20" File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf Line: 182
    Info (17048): Logic cell "gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_10_result_int[0]~22" File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf Line: 37
    Info (17048): Logic cell "gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_11_result_int[0]~24" File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf Line: 42
    Info (17048): Logic cell "gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_12_result_int[0]~26" File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf Line: 47
    Info (17048): Logic cell "gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_13_result_int[0]~28" File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf Line: 52
    Info (17048): Logic cell "gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_14_result_int[0]~30" File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf Line: 57
    Info (17048): Logic cell "gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_15_result_int[0]~32" File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf Line: 62
    Info (17048): Logic cell "gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_16_result_int[0]~34" File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf Line: 67
    Info (17048): Logic cell "gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_17_result_int[0]~36" File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf Line: 72
    Info (17048): Logic cell "gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_18_result_int[0]~38" File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf Line: 77
    Info (17048): Logic cell "gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_19_result_int[0]~40" File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf Line: 82
    Info (17048): Logic cell "gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_20_result_int[0]~42" File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf Line: 92
    Info (17048): Logic cell "gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_21_result_int[0]~44" File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf Line: 97
    Info (17048): Logic cell "gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_22_result_int[0]~46" File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf Line: 102
    Info (17048): Logic cell "gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_23_result_int[0]~48" File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf Line: 107
    Info (17048): Logic cell "gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_24_result_int[0]~50" File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf Line: 112
    Info (17048): Logic cell "gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_25_result_int[0]~52" File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf Line: 117
    Info (17048): Logic cell "gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_26_result_int[0]~54" File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf Line: 122
    Info (17048): Logic cell "gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_27_result_int[0]~56" File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf Line: 127
    Info (17048): Logic cell "gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_28_result_int[0]~58" File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf Line: 132
    Info (17048): Logic cell "gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_29_result_int[0]~60" File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf Line: 137
    Info (17048): Logic cell "gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_30_result_int[0]~62" File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf Line: 147
    Info (17048): Logic cell "gameLogic:U3|lpm_divide:Mod1|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_31_result_int[0]~64" File: E:/quartus Projetos/Projeto_Final_Dino/db/alt_u_div_ske.tdf Line: 152
    Info (17048): Logic cell "gameLogic:U3|Add12~10" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 237
    Info (17048): Logic cell "gameLogic:U3|Add12~12" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 237
    Info (17048): Logic cell "gameLogic:U3|Add33~0" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 248
    Info (17048): Logic cell "gameLogic:U3|Add33~2" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 248
    Info (17048): Logic cell "gameLogic:U3|Add33~4" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 248
    Info (17048): Logic cell "gameLogic:U3|Add33~6" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 248
    Info (17048): Logic cell "gameLogic:U3|Add33~8" File: E:/quartus Projetos/Projeto_Final_Dino/gameLogic.vhd Line: 248
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5253 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 35 output pins
    Info (21061): Implemented 5208 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 4899 megabytes
    Info: Processing ended: Wed Jun 21 19:58:58 2023
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:56


