<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="P4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="decoder_2to4_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="p4_TB.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="p4_TB.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="p4_TB.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="p4_TB.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="p4_TB.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="p4_TB_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="p4_TB_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="p4_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="p4_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="p4_TB_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="p4_TB_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="p4_TB_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="p4_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="p4_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="p4_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="p4_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="p4_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="p4_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="p4_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="p4_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="p4_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="p4_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="p4_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="p4_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="p4_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="p4_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="p4_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="p4_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="p4_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="p4_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="p4_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="p4_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="p4_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="p4_top_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="p4_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="p4_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="p4_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="p4_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="p4_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="p4_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="p4_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="p4_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="p4_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="p4_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="p4_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="p4_top_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="p4_top_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="p4_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1490798398" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1490798398">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491126987" xil_pn:in_ck="-4782043986550923568" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1491126987">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Src/ck_divider.vhd"/>
      <outfile xil_pn:name="../Src/counter_6bits.vhd"/>
      <outfile xil_pn:name="../Src/decoder_2to4.vhd"/>
      <outfile xil_pn:name="../Src/decoder_7seg.vhd"/>
      <outfile xil_pn:name="../Src/mux_2to1.vhd"/>
      <outfile xil_pn:name="../Src/p4_TB.vhd"/>
      <outfile xil_pn:name="../Src/p4_top.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1491127506" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3393627219494580125" xil_pn:start_ts="1491127506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491127506" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3860935613621719775" xil_pn:start_ts="1491127506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490799032" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2010686298412523899" xil_pn:start_ts="1490799032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491126987" xil_pn:in_ck="-4782043986550923568" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1491126987">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Src/ck_divider.vhd"/>
      <outfile xil_pn:name="../Src/counter_6bits.vhd"/>
      <outfile xil_pn:name="../Src/decoder_2to4.vhd"/>
      <outfile xil_pn:name="../Src/decoder_7seg.vhd"/>
      <outfile xil_pn:name="../Src/mux_2to1.vhd"/>
      <outfile xil_pn:name="../Src/p4_TB.vhd"/>
      <outfile xil_pn:name="../Src/p4_top.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1491127509" xil_pn:in_ck="-4782043986550923568" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3769178406391177842" xil_pn:start_ts="1491127506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="p4_TB_beh.prj"/>
      <outfile xil_pn:name="p4_TB_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1491127509" xil_pn:in_ck="221307061173119706" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1730203378641456677" xil_pn:start_ts="1491127509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="p4_TB_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1490699002" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1490699002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490801799" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2344765341769979681" xil_pn:start_ts="1490801799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490801799" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2010686298412523899" xil_pn:start_ts="1490801799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490699002" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1490699002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490801799" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3393627219494580125" xil_pn:start_ts="1490801799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490699002" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1490699002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490801799" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7240115548251219343" xil_pn:start_ts="1490801799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491126956" xil_pn:in_ck="-4782043986550923568" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-7363833147121763006" xil_pn:start_ts="1491126953">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="p4_TB.lso"/>
      <outfile xil_pn:name="p4_TB.prj"/>
      <outfile xil_pn:name="p4_TB.syr"/>
      <outfile xil_pn:name="p4_TB.xst"/>
      <outfile xil_pn:name="p4_TB_vhdl.prj"/>
      <outfile xil_pn:name="p4_TB_xst.xrpt"/>
      <outfile xil_pn:name="p4_top.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1490801803" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1093707510462850766" xil_pn:start_ts="1490801803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490701360" xil_pn:in_ck="5275422542162652" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-16876483313283250" xil_pn:start_ts="1490701356">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="p4_top.bld"/>
      <outfile xil_pn:name="p4_top.ngd"/>
      <outfile xil_pn:name="p4_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1490792943" xil_pn:in_ck="5275422542162653" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1490792937">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="p4_top.pcf"/>
      <outfile xil_pn:name="p4_top_map.map"/>
      <outfile xil_pn:name="p4_top_map.mrp"/>
      <outfile xil_pn:name="p4_top_map.ncd"/>
      <outfile xil_pn:name="p4_top_map.ngm"/>
      <outfile xil_pn:name="p4_top_map.xrpt"/>
      <outfile xil_pn:name="p4_top_summary.xml"/>
      <outfile xil_pn:name="p4_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1490792954" xil_pn:in_ck="2788137723331043446" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1490792943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="p4_top.ncd"/>
      <outfile xil_pn:name="p4_top.pad"/>
      <outfile xil_pn:name="p4_top.par"/>
      <outfile xil_pn:name="p4_top.ptwx"/>
      <outfile xil_pn:name="p4_top.unroutes"/>
      <outfile xil_pn:name="p4_top.xpi"/>
      <outfile xil_pn:name="p4_top_pad.csv"/>
      <outfile xil_pn:name="p4_top_pad.txt"/>
      <outfile xil_pn:name="p4_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1490792954" xil_pn:in_ck="5275422542162521" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1490792952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="p4_top.twr"/>
      <outfile xil_pn:name="p4_top.twx"/>
    </transform>
  </transforms>

</generated_project>
