// Seed: 286953453
`timescale 1ps / 1ps `timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    input id_5,
    output logic id_6,
    input logic id_7,
    input logic id_8
);
  reg id_9;
  always id_9 <= 1 ^ 1 - 1 << 1;
  reg id_10;
  assign id_9 = 1'h0;
  supply0 [1  **  1][1 : 1 'b0] id_11;
  assign id_10 = id_9;
endmodule
