Core/core_riscv.o: \
 D:/обть/github/©╙╥╒╟Е/opench-ch32v307-master/firmware/SRC/Core/core_riscv.c
