$date
	Thu Jul 23 19:45:53 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module shift4_tb $end
$var wire 4 ! data [3:0] $end
$var reg 1 " clk $end
$scope module C1 $end
$var wire 1 " clk $end
$var wire 1 # serin $end
$var wire 1 $ clk_pres $end
$var reg 4 % data [3:0] $end
$var reg 1 & load_shift $end
$scope module pres1 $end
$var wire 1 " clk_in $end
$var wire 1 $ clk_out $end
$var reg 1 ' count $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
bx %
0$
x#
0"
bx !
$end
#1
0#
1&
b1 !
b1 %
1$
1'
1"
#2
0"
#3
0$
0'
1"
#4
0"
#5
b10 !
b10 %
1$
1'
1"
#6
0"
#7
0$
0'
1"
#8
0"
#9
b100 !
b100 %
1$
1'
1"
#10
0"
#11
0$
0'
1"
#12
0"
#13
1#
b1000 !
b1000 %
1$
1'
1"
#14
0"
#15
0$
0'
1"
#16
0"
#17
0#
b1 !
b1 %
1$
1'
1"
#18
0"
#19
0$
0'
1"
#20
0"
#21
b10 !
b10 %
1$
1'
1"
#22
0"
#23
0$
0'
1"
#24
0"
#25
b100 !
b100 %
1$
1'
1"
#26
0"
#27
0$
0'
1"
#28
0"
#29
1#
b1000 !
b1000 %
1$
1'
1"
#30
0"
