{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756241075254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756241075254 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 26 15:44:35 2025 " "Processing started: Tue Aug 26 15:44:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756241075254 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756241075254 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ejercicio -c Ejercicio " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ejercicio -c Ejercicio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756241075255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756241075842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756241075842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ejercicio.v 2 2 " "Found 2 design units, including 2 entities, in source file ejercicio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ejercicio " "Found entity 1: Ejercicio" {  } { { "Ejercicio.v" "" { Text "C:/Users/nia_0/AppData/Local/quartus/Ejercicio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756241087718 ""} { "Info" "ISGN_ENTITY_NAME" "2 display_7seg " "Found entity 2: display_7seg" {  } { { "Ejercicio.v" "" { Text "C:/Users/nia_0/AppData/Local/quartus/Ejercicio.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756241087718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756241087718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ejercicio_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ejercicio_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_display " "Found entity 1: tb_display" {  } { { "Ejercicio_tb.v" "" { Text "C:/Users/nia_0/AppData/Local/quartus/Ejercicio_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756241087724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756241087724 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Ejercicio.v(31) " "Verilog HDL Instantiation warning at Ejercicio.v(31): instance has no name" {  } { { "Ejercicio.v" "" { Text "C:/Users/nia_0/AppData/Local/quartus/Ejercicio.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1756241087728 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Ejercicio.v(32) " "Verilog HDL Instantiation warning at Ejercicio.v(32): instance has no name" {  } { { "Ejercicio.v" "" { Text "C:/Users/nia_0/AppData/Local/quartus/Ejercicio.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1756241087728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ejercicio " "Elaborating entity \"Ejercicio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756241087797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Ejercicio.v(21) " "Verilog HDL assignment warning at Ejercicio.v(21): truncated value with size 32 to match size of target (12)" {  } { { "Ejercicio.v" "" { Text "C:/Users/nia_0/AppData/Local/quartus/Ejercicio.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756241087803 "|Ejercicio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_7seg display_7seg:h0 " "Elaborating entity \"display_7seg\" for hierarchy \"display_7seg:h0\"" {  } { { "Ejercicio.v" "h0" { Text "C:/Users/nia_0/AppData/Local/quartus/Ejercicio.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756241087809 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1756241088938 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1756241089738 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756241089738 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1756241089885 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1756241089885 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1756241089885 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1756241089885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756241089929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 26 15:44:49 2025 " "Processing ended: Tue Aug 26 15:44:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756241089929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756241089929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756241089929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756241089929 ""}
