|processor_design
CLOCK => registro_sostenimiento:registro1.CLK
CLOCK => ram:memoria1.clock
CLOCK => Fetch_Decode:decodificador1.CLK
CLOCK => REGISTER_FILE:registros.clock
CLOCK => CONTROL_UNIT:controlador.clock
RESET => registro_sostenimiento:registro1.RESET
RESET => Fetch_Decode:decodificador1.RESET
RESET => REGISTER_FILE:registros.reset
RESET => CONTROL_UNIT:controlador.reset
prueba_Enable <= CONTROL_UNIT:controlador.Enable
prueba_read_W_1 <= MEM_IF:registro_memoria1.oRnW
prueba_read_W_2 <= CONTROL_UNIT:controlador.RnW
prueba_LoadInstr <= CONTROL_UNIT:controlador.LoadInstr
prueba_AddrSel <= CONTROL_UNIT:controlador.AddrSel
prueba_incPC <= CONTROL_UNIT:controlador.incPC
prueba_LoadEn <= CONTROL_UNIT:controlador.LoadEn
prueba_ADDR[0] <= MEM_IF:registro_memoria1.oAddress[0]
prueba_ADDR[1] <= MEM_IF:registro_memoria1.oAddress[1]
prueba_ADDR[2] <= MEM_IF:registro_memoria1.oAddress[2]
prueba_ADDR[3] <= MEM_IF:registro_memoria1.oAddress[3]
prueba_ADDR[4] <= MEM_IF:registro_memoria1.oAddress[4]
prueba_ADDR[5] <= MEM_IF:registro_memoria1.oAddress[5]
prueba_ADDR[6] <= MEM_IF:registro_memoria1.oAddress[6]
prueba_ADDR[7] <= MEM_IF:registro_memoria1.oAddress[7]
prueba_ADDR[8] <= MEM_IF:registro_memoria1.oAddress[8]
prueba_ADDR[9] <= MEM_IF:registro_memoria1.oAddress[9]
prueba_ADDRESS[0] <= Fetch_Decode:decodificador1.Address[0]
prueba_ADDRESS[1] <= Fetch_Decode:decodificador1.Address[1]
prueba_ADDRESS[2] <= Fetch_Decode:decodificador1.Address[2]
prueba_ADDRESS[3] <= Fetch_Decode:decodificador1.Address[3]
prueba_ADDRESS[4] <= Fetch_Decode:decodificador1.Address[4]
prueba_ADDRESS[5] <= Fetch_Decode:decodificador1.Address[5]
prueba_ADDRESS[6] <= Fetch_Decode:decodificador1.Address[6]
prueba_ADDRESS[7] <= Fetch_Decode:decodificador1.Address[7]
prueba_ADDRESS[8] <= Fetch_Decode:decodificador1.Address[8]
prueba_ADDRESS[9] <= Fetch_Decode:decodificador1.Address[9]
prueba_immidiate[0] <= Fetch_Decode:decodificador1.immidiate[0]
prueba_immidiate[1] <= Fetch_Decode:decodificador1.immidiate[1]
prueba_immidiate[2] <= Fetch_Decode:decodificador1.immidiate[2]
prueba_immidiate[3] <= Fetch_Decode:decodificador1.immidiate[3]
prueba_immidiate[4] <= Fetch_Decode:decodificador1.immidiate[4]
prueba_Result[0] <= ALU:ALU1.Result[0]
prueba_Result[1] <= ALU:ALU1.Result[1]
prueba_Result[2] <= ALU:ALU1.Result[2]
prueba_Result[3] <= ALU:ALU1.Result[3]
prueba_Result[4] <= ALU:ALU1.Result[4]
prueba_RegisterAsel[0] <= Fetch_Decode:decodificador1.RegisterAsel[0]
prueba_RegisterAsel[1] <= Fetch_Decode:decodificador1.RegisterAsel[1]
prueba_RegisterAsel[2] <= Fetch_Decode:decodificador1.RegisterAsel[2]
prueba_RegisterAsel[3] <= Fetch_Decode:decodificador1.RegisterAsel[3]
prueba_RegisterAsel[4] <= Fetch_Decode:decodificador1.RegisterAsel[4]
prueba_RegisterBsel[0] <= Fetch_Decode:decodificador1.RegisterBsel[0]
prueba_RegisterBsel[1] <= Fetch_Decode:decodificador1.RegisterBsel[1]
prueba_RegisterBsel[2] <= Fetch_Decode:decodificador1.RegisterBsel[2]
prueba_RegisterBsel[3] <= Fetch_Decode:decodificador1.RegisterBsel[3]
prueba_RegisterBsel[4] <= Fetch_Decode:decodificador1.RegisterBsel[4]
prueba_RegisterRessel[0] <= Fetch_Decode:decodificador1.RegisterRessel[0]
prueba_RegisterRessel[1] <= Fetch_Decode:decodificador1.RegisterRessel[1]
prueba_RegisterRessel[2] <= Fetch_Decode:decodificador1.RegisterRessel[2]
prueba_RegisterRessel[3] <= Fetch_Decode:decodificador1.RegisterRessel[3]
prueba_RegisterRessel[4] <= Fetch_Decode:decodificador1.RegisterRessel[4]
prueba_Zero <= ALU:ALU1.odzero
prueba_OP1[0] <= REGISTER_FILE:registros.odRegA[0]
prueba_OP1[1] <= REGISTER_FILE:registros.odRegA[1]
prueba_OP1[2] <= REGISTER_FILE:registros.odRegA[2]
prueba_OP1[3] <= REGISTER_FILE:registros.odRegA[3]
prueba_OP1[4] <= REGISTER_FILE:registros.odRegA[4]
prueba_OP2[0] <= REGISTER_FILE:registros.odRegB[0]
prueba_OP2[1] <= REGISTER_FILE:registros.odRegB[1]
prueba_OP2[2] <= REGISTER_FILE:registros.odRegB[2]
prueba_OP2[3] <= REGISTER_FILE:registros.odRegB[3]
prueba_OP2[4] <= REGISTER_FILE:registros.odRegB[4]
prueba_Contador_Programa[0] <= Fetch_Decode:decodificador1.prueba_Contador_Programa[0]
prueba_Contador_Programa[1] <= Fetch_Decode:decodificador1.prueba_Contador_Programa[1]
prueba_Contador_Programa[2] <= Fetch_Decode:decodificador1.prueba_Contador_Programa[2]
prueba_Contador_Programa[3] <= Fetch_Decode:decodificador1.prueba_Contador_Programa[3]
prueba_Contador_Programa[4] <= Fetch_Decode:decodificador1.prueba_Contador_Programa[4]
prueba_Contador_Programa[5] <= Fetch_Decode:decodificador1.prueba_Contador_Programa[5]
prueba_Contador_Programa[6] <= Fetch_Decode:decodificador1.prueba_Contador_Programa[6]
prueba_Contador_Programa[7] <= Fetch_Decode:decodificador1.prueba_Contador_Programa[7]
prueba_Contador_Programa[8] <= Fetch_Decode:decodificador1.prueba_Contador_Programa[8]
prueba_Contador_Programa[9] <= Fetch_Decode:decodificador1.prueba_Contador_Programa[9]
prueba_OPCODE[0] <= Fetch_Decode:decodificador1.OpCode[0]
prueba_OPCODE[1] <= Fetch_Decode:decodificador1.OpCode[1]
prueba_OPCODE[2] <= Fetch_Decode:decodificador1.OpCode[2]
prueba_OPCODE[3] <= Fetch_Decode:decodificador1.OpCode[3]
prueba_OPCODE[4] <= Fetch_Decode:decodificador1.OpCode[4]
prueba_OPCODE[5] <= Fetch_Decode:decodificador1.OpCode[5]
prueba_Data[0] <= prueba_Data[0].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[1] <= prueba_Data[1].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[2] <= prueba_Data[2].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[3] <= prueba_Data[3].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[4] <= prueba_Data[4].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[5] <= prueba_Data[5].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[6] <= prueba_Data[6].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[7] <= prueba_Data[7].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[8] <= prueba_Data[8].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[9] <= prueba_Data[9].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[10] <= prueba_Data[10].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[11] <= prueba_Data[11].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[12] <= prueba_Data[12].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[13] <= prueba_Data[13].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[14] <= prueba_Data[14].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[15] <= prueba_Data[15].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[16] <= prueba_Data[16].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[17] <= prueba_Data[17].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[18] <= prueba_Data[18].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[19] <= prueba_Data[19].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[20] <= prueba_Data[20].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[21] <= prueba_Data[21].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[22] <= prueba_Data[22].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[23] <= prueba_Data[23].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[24] <= prueba_Data[24].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[25] <= prueba_Data[25].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[26] <= prueba_Data[26].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[27] <= prueba_Data[27].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[28] <= prueba_Data[28].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[29] <= prueba_Data[29].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[30] <= prueba_Data[30].DB_MAX_OUTPUT_PORT_TYPE
prueba_Data[31] <= prueba_Data[31].DB_MAX_OUTPUT_PORT_TYPE
prueba_INST[0] <= MEM_IF:registro_memoria1.instruction[0]
prueba_INST[1] <= MEM_IF:registro_memoria1.instruction[1]
prueba_INST[2] <= MEM_IF:registro_memoria1.instruction[2]
prueba_INST[3] <= MEM_IF:registro_memoria1.instruction[3]
prueba_INST[4] <= MEM_IF:registro_memoria1.instruction[4]
prueba_INST[5] <= MEM_IF:registro_memoria1.instruction[5]
prueba_INST[6] <= MEM_IF:registro_memoria1.instruction[6]
prueba_INST[7] <= MEM_IF:registro_memoria1.instruction[7]
prueba_INST[8] <= MEM_IF:registro_memoria1.instruction[8]
prueba_INST[9] <= MEM_IF:registro_memoria1.instruction[9]
prueba_INST[10] <= MEM_IF:registro_memoria1.instruction[10]
prueba_INST[11] <= MEM_IF:registro_memoria1.instruction[11]
prueba_INST[12] <= MEM_IF:registro_memoria1.instruction[12]
prueba_INST[13] <= MEM_IF:registro_memoria1.instruction[13]
prueba_INST[14] <= MEM_IF:registro_memoria1.instruction[14]
prueba_INST[15] <= MEM_IF:registro_memoria1.instruction[15]
prueba_INST[16] <= MEM_IF:registro_memoria1.instruction[16]
prueba_INST[17] <= MEM_IF:registro_memoria1.instruction[17]
prueba_INST[18] <= MEM_IF:registro_memoria1.instruction[18]
prueba_INST[19] <= MEM_IF:registro_memoria1.instruction[19]
prueba_INST[20] <= MEM_IF:registro_memoria1.instruction[20]
prueba_INST[21] <= MEM_IF:registro_memoria1.instruction[21]
prueba_INST[22] <= MEM_IF:registro_memoria1.instruction[22]
prueba_INST[23] <= MEM_IF:registro_memoria1.instruction[23]
prueba_INST[24] <= MEM_IF:registro_memoria1.instruction[24]
prueba_INST[25] <= MEM_IF:registro_memoria1.instruction[25]
prueba_INST[26] <= MEM_IF:registro_memoria1.instruction[26]
prueba_INST[27] <= MEM_IF:registro_memoria1.instruction[27]
prueba_INST[28] <= MEM_IF:registro_memoria1.instruction[28]
prueba_INST[29] <= MEM_IF:registro_memoria1.instruction[29]
prueba_INST[30] <= MEM_IF:registro_memoria1.instruction[30]
prueba_INST[31] <= MEM_IF:registro_memoria1.instruction[31]


|processor_design|registro_sostenimiento:registro1
D => Q1.DATAIN
CLK => Q1.CLK
RESET => Q1.ACLR
enable => Q1.ENA
Q <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|processor_design|ram:memoria1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|processor_design|ram:memoria1|altsyncram:altsyncram_component
wren_a => altsyncram_bb44:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bb44:auto_generated.data_a[0]
data_a[1] => altsyncram_bb44:auto_generated.data_a[1]
data_a[2] => altsyncram_bb44:auto_generated.data_a[2]
data_a[3] => altsyncram_bb44:auto_generated.data_a[3]
data_a[4] => altsyncram_bb44:auto_generated.data_a[4]
data_a[5] => altsyncram_bb44:auto_generated.data_a[5]
data_a[6] => altsyncram_bb44:auto_generated.data_a[6]
data_a[7] => altsyncram_bb44:auto_generated.data_a[7]
data_a[8] => altsyncram_bb44:auto_generated.data_a[8]
data_a[9] => altsyncram_bb44:auto_generated.data_a[9]
data_a[10] => altsyncram_bb44:auto_generated.data_a[10]
data_a[11] => altsyncram_bb44:auto_generated.data_a[11]
data_a[12] => altsyncram_bb44:auto_generated.data_a[12]
data_a[13] => altsyncram_bb44:auto_generated.data_a[13]
data_a[14] => altsyncram_bb44:auto_generated.data_a[14]
data_a[15] => altsyncram_bb44:auto_generated.data_a[15]
data_a[16] => altsyncram_bb44:auto_generated.data_a[16]
data_a[17] => altsyncram_bb44:auto_generated.data_a[17]
data_a[18] => altsyncram_bb44:auto_generated.data_a[18]
data_a[19] => altsyncram_bb44:auto_generated.data_a[19]
data_a[20] => altsyncram_bb44:auto_generated.data_a[20]
data_a[21] => altsyncram_bb44:auto_generated.data_a[21]
data_a[22] => altsyncram_bb44:auto_generated.data_a[22]
data_a[23] => altsyncram_bb44:auto_generated.data_a[23]
data_a[24] => altsyncram_bb44:auto_generated.data_a[24]
data_a[25] => altsyncram_bb44:auto_generated.data_a[25]
data_a[26] => altsyncram_bb44:auto_generated.data_a[26]
data_a[27] => altsyncram_bb44:auto_generated.data_a[27]
data_a[28] => altsyncram_bb44:auto_generated.data_a[28]
data_a[29] => altsyncram_bb44:auto_generated.data_a[29]
data_a[30] => altsyncram_bb44:auto_generated.data_a[30]
data_a[31] => altsyncram_bb44:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_bb44:auto_generated.address_a[0]
address_a[1] => altsyncram_bb44:auto_generated.address_a[1]
address_a[2] => altsyncram_bb44:auto_generated.address_a[2]
address_a[3] => altsyncram_bb44:auto_generated.address_a[3]
address_a[4] => altsyncram_bb44:auto_generated.address_a[4]
address_a[5] => altsyncram_bb44:auto_generated.address_a[5]
address_a[6] => altsyncram_bb44:auto_generated.address_a[6]
address_a[7] => altsyncram_bb44:auto_generated.address_a[7]
address_a[8] => altsyncram_bb44:auto_generated.address_a[8]
address_a[9] => altsyncram_bb44:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bb44:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_bb44:auto_generated.q_a[0]
q_a[1] <= altsyncram_bb44:auto_generated.q_a[1]
q_a[2] <= altsyncram_bb44:auto_generated.q_a[2]
q_a[3] <= altsyncram_bb44:auto_generated.q_a[3]
q_a[4] <= altsyncram_bb44:auto_generated.q_a[4]
q_a[5] <= altsyncram_bb44:auto_generated.q_a[5]
q_a[6] <= altsyncram_bb44:auto_generated.q_a[6]
q_a[7] <= altsyncram_bb44:auto_generated.q_a[7]
q_a[8] <= altsyncram_bb44:auto_generated.q_a[8]
q_a[9] <= altsyncram_bb44:auto_generated.q_a[9]
q_a[10] <= altsyncram_bb44:auto_generated.q_a[10]
q_a[11] <= altsyncram_bb44:auto_generated.q_a[11]
q_a[12] <= altsyncram_bb44:auto_generated.q_a[12]
q_a[13] <= altsyncram_bb44:auto_generated.q_a[13]
q_a[14] <= altsyncram_bb44:auto_generated.q_a[14]
q_a[15] <= altsyncram_bb44:auto_generated.q_a[15]
q_a[16] <= altsyncram_bb44:auto_generated.q_a[16]
q_a[17] <= altsyncram_bb44:auto_generated.q_a[17]
q_a[18] <= altsyncram_bb44:auto_generated.q_a[18]
q_a[19] <= altsyncram_bb44:auto_generated.q_a[19]
q_a[20] <= altsyncram_bb44:auto_generated.q_a[20]
q_a[21] <= altsyncram_bb44:auto_generated.q_a[21]
q_a[22] <= altsyncram_bb44:auto_generated.q_a[22]
q_a[23] <= altsyncram_bb44:auto_generated.q_a[23]
q_a[24] <= altsyncram_bb44:auto_generated.q_a[24]
q_a[25] <= altsyncram_bb44:auto_generated.q_a[25]
q_a[26] <= altsyncram_bb44:auto_generated.q_a[26]
q_a[27] <= altsyncram_bb44:auto_generated.q_a[27]
q_a[28] <= altsyncram_bb44:auto_generated.q_a[28]
q_a[29] <= altsyncram_bb44:auto_generated.q_a[29]
q_a[30] <= altsyncram_bb44:auto_generated.q_a[30]
q_a[31] <= altsyncram_bb44:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|processor_design|ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated
address_a[0] => altsyncram_st13:altsyncram1.address_a[0]
address_a[1] => altsyncram_st13:altsyncram1.address_a[1]
address_a[2] => altsyncram_st13:altsyncram1.address_a[2]
address_a[3] => altsyncram_st13:altsyncram1.address_a[3]
address_a[4] => altsyncram_st13:altsyncram1.address_a[4]
address_a[5] => altsyncram_st13:altsyncram1.address_a[5]
address_a[6] => altsyncram_st13:altsyncram1.address_a[6]
address_a[7] => altsyncram_st13:altsyncram1.address_a[7]
address_a[8] => altsyncram_st13:altsyncram1.address_a[8]
address_a[9] => altsyncram_st13:altsyncram1.address_a[9]
clock0 => altsyncram_st13:altsyncram1.clock0
data_a[0] => altsyncram_st13:altsyncram1.data_a[0]
data_a[1] => altsyncram_st13:altsyncram1.data_a[1]
data_a[2] => altsyncram_st13:altsyncram1.data_a[2]
data_a[3] => altsyncram_st13:altsyncram1.data_a[3]
data_a[4] => altsyncram_st13:altsyncram1.data_a[4]
data_a[5] => altsyncram_st13:altsyncram1.data_a[5]
data_a[6] => altsyncram_st13:altsyncram1.data_a[6]
data_a[7] => altsyncram_st13:altsyncram1.data_a[7]
data_a[8] => altsyncram_st13:altsyncram1.data_a[8]
data_a[9] => altsyncram_st13:altsyncram1.data_a[9]
data_a[10] => altsyncram_st13:altsyncram1.data_a[10]
data_a[11] => altsyncram_st13:altsyncram1.data_a[11]
data_a[12] => altsyncram_st13:altsyncram1.data_a[12]
data_a[13] => altsyncram_st13:altsyncram1.data_a[13]
data_a[14] => altsyncram_st13:altsyncram1.data_a[14]
data_a[15] => altsyncram_st13:altsyncram1.data_a[15]
data_a[16] => altsyncram_st13:altsyncram1.data_a[16]
data_a[17] => altsyncram_st13:altsyncram1.data_a[17]
data_a[18] => altsyncram_st13:altsyncram1.data_a[18]
data_a[19] => altsyncram_st13:altsyncram1.data_a[19]
data_a[20] => altsyncram_st13:altsyncram1.data_a[20]
data_a[21] => altsyncram_st13:altsyncram1.data_a[21]
data_a[22] => altsyncram_st13:altsyncram1.data_a[22]
data_a[23] => altsyncram_st13:altsyncram1.data_a[23]
data_a[24] => altsyncram_st13:altsyncram1.data_a[24]
data_a[25] => altsyncram_st13:altsyncram1.data_a[25]
data_a[26] => altsyncram_st13:altsyncram1.data_a[26]
data_a[27] => altsyncram_st13:altsyncram1.data_a[27]
data_a[28] => altsyncram_st13:altsyncram1.data_a[28]
data_a[29] => altsyncram_st13:altsyncram1.data_a[29]
data_a[30] => altsyncram_st13:altsyncram1.data_a[30]
data_a[31] => altsyncram_st13:altsyncram1.data_a[31]
q_a[0] <= altsyncram_st13:altsyncram1.q_a[0]
q_a[1] <= altsyncram_st13:altsyncram1.q_a[1]
q_a[2] <= altsyncram_st13:altsyncram1.q_a[2]
q_a[3] <= altsyncram_st13:altsyncram1.q_a[3]
q_a[4] <= altsyncram_st13:altsyncram1.q_a[4]
q_a[5] <= altsyncram_st13:altsyncram1.q_a[5]
q_a[6] <= altsyncram_st13:altsyncram1.q_a[6]
q_a[7] <= altsyncram_st13:altsyncram1.q_a[7]
q_a[8] <= altsyncram_st13:altsyncram1.q_a[8]
q_a[9] <= altsyncram_st13:altsyncram1.q_a[9]
q_a[10] <= altsyncram_st13:altsyncram1.q_a[10]
q_a[11] <= altsyncram_st13:altsyncram1.q_a[11]
q_a[12] <= altsyncram_st13:altsyncram1.q_a[12]
q_a[13] <= altsyncram_st13:altsyncram1.q_a[13]
q_a[14] <= altsyncram_st13:altsyncram1.q_a[14]
q_a[15] <= altsyncram_st13:altsyncram1.q_a[15]
q_a[16] <= altsyncram_st13:altsyncram1.q_a[16]
q_a[17] <= altsyncram_st13:altsyncram1.q_a[17]
q_a[18] <= altsyncram_st13:altsyncram1.q_a[18]
q_a[19] <= altsyncram_st13:altsyncram1.q_a[19]
q_a[20] <= altsyncram_st13:altsyncram1.q_a[20]
q_a[21] <= altsyncram_st13:altsyncram1.q_a[21]
q_a[22] <= altsyncram_st13:altsyncram1.q_a[22]
q_a[23] <= altsyncram_st13:altsyncram1.q_a[23]
q_a[24] <= altsyncram_st13:altsyncram1.q_a[24]
q_a[25] <= altsyncram_st13:altsyncram1.q_a[25]
q_a[26] <= altsyncram_st13:altsyncram1.q_a[26]
q_a[27] <= altsyncram_st13:altsyncram1.q_a[27]
q_a[28] <= altsyncram_st13:altsyncram1.q_a[28]
q_a[29] <= altsyncram_st13:altsyncram1.q_a[29]
q_a[30] <= altsyncram_st13:altsyncram1.q_a[30]
q_a[31] <= altsyncram_st13:altsyncram1.q_a[31]
wren_a => altsyncram_st13:altsyncram1.wren_a


|processor_design|ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|altsyncram_st13:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|processor_design|ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|processor_design|ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|processor_design|ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|processor_design|ram:memoria1|altsyncram:altsyncram_component|altsyncram_bb44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|processor_design|MEM_IF:registro_memoria1
inRnW => oRnW.DATAIN
inEnable => ~NO_FANOUT~
inAddress[0] => oAddress[0].DATAIN
inAddress[1] => oAddress[1].DATAIN
inAddress[2] => oAddress[2].DATAIN
inAddress[3] => oAddress[3].DATAIN
inAddress[4] => oAddress[4].DATAIN
inAddress[5] => oAddress[5].DATAIN
inAddress[6] => oAddress[6].DATAIN
inAddress[7] => oAddress[7].DATAIN
inAddress[8] => oAddress[8].DATAIN
inAddress[9] => oAddress[9].DATAIN
oRnW <= inRnW.DB_MAX_OUTPUT_PORT_TYPE
oAddress[0] <= inAddress[0].DB_MAX_OUTPUT_PORT_TYPE
oAddress[1] <= inAddress[1].DB_MAX_OUTPUT_PORT_TYPE
oAddress[2] <= inAddress[2].DB_MAX_OUTPUT_PORT_TYPE
oAddress[3] <= inAddress[3].DB_MAX_OUTPUT_PORT_TYPE
oAddress[4] <= inAddress[4].DB_MAX_OUTPUT_PORT_TYPE
oAddress[5] <= inAddress[5].DB_MAX_OUTPUT_PORT_TYPE
oAddress[6] <= inAddress[6].DB_MAX_OUTPUT_PORT_TYPE
oAddress[7] <= inAddress[7].DB_MAX_OUTPUT_PORT_TYPE
oAddress[8] <= inAddress[8].DB_MAX_OUTPUT_PORT_TYPE
oAddress[9] <= inAddress[9].DB_MAX_OUTPUT_PORT_TYPE
instruction[0] <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
instruction[1] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE
instruction[2] <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
instruction[3] <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
instruction[4] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
instruction[5] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
instruction[6] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE
instruction[7] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
instruction[8] <= instruction[8].DB_MAX_OUTPUT_PORT_TYPE
instruction[9] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
instruction[10] <= instruction[10].DB_MAX_OUTPUT_PORT_TYPE
instruction[11] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
instruction[12] <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
instruction[13] <= instruction[13].DB_MAX_OUTPUT_PORT_TYPE
instruction[14] <= instruction[14].DB_MAX_OUTPUT_PORT_TYPE
instruction[15] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
instruction[16] <= instruction[16].DB_MAX_OUTPUT_PORT_TYPE
instruction[17] <= instruction[17].DB_MAX_OUTPUT_PORT_TYPE
instruction[18] <= instruction[18].DB_MAX_OUTPUT_PORT_TYPE
instruction[19] <= instruction[19].DB_MAX_OUTPUT_PORT_TYPE
instruction[20] <= instruction[20].DB_MAX_OUTPUT_PORT_TYPE
instruction[21] <= instruction[21].DB_MAX_OUTPUT_PORT_TYPE
instruction[22] <= instruction[22].DB_MAX_OUTPUT_PORT_TYPE
instruction[23] <= instruction[23].DB_MAX_OUTPUT_PORT_TYPE
instruction[24] <= instruction[24].DB_MAX_OUTPUT_PORT_TYPE
instruction[25] <= instruction[25].DB_MAX_OUTPUT_PORT_TYPE
instruction[26] <= instruction[26].DB_MAX_OUTPUT_PORT_TYPE
instruction[27] <= instruction[27].DB_MAX_OUTPUT_PORT_TYPE
instruction[28] <= instruction[28].DB_MAX_OUTPUT_PORT_TYPE
instruction[29] <= instruction[29].DB_MAX_OUTPUT_PORT_TYPE
instruction[30] <= instruction[30].DB_MAX_OUTPUT_PORT_TYPE
instruction[31] <= instruction[31].DB_MAX_OUTPUT_PORT_TYPE


|processor_design|Fetch_Decode:decodificador1
CLK => Program_Counter:PC1.clock
CLK => jump_register:JR1.CLK
RESET => Program_Counter:PC1.reset
RESET => jump_register:JR1.RESET
Instruction[0] => Program_Counter:PC1.Dato_In[0]
Instruction[0] => jump_register:JR1.D[0]
Instruction[0] => immidiate[0].DATAIN
Instruction[1] => Program_Counter:PC1.Dato_In[1]
Instruction[1] => jump_register:JR1.D[1]
Instruction[1] => immidiate[1].DATAIN
Instruction[2] => Program_Counter:PC1.Dato_In[2]
Instruction[2] => jump_register:JR1.D[2]
Instruction[2] => immidiate[2].DATAIN
Instruction[3] => Program_Counter:PC1.Dato_In[3]
Instruction[3] => jump_register:JR1.D[3]
Instruction[3] => immidiate[3].DATAIN
Instruction[4] => Program_Counter:PC1.Dato_In[4]
Instruction[4] => jump_register:JR1.D[4]
Instruction[4] => immidiate[4].DATAIN
Instruction[5] => Program_Counter:PC1.Dato_In[5]
Instruction[5] => jump_register:JR1.D[5]
Instruction[6] => Program_Counter:PC1.Dato_In[6]
Instruction[6] => jump_register:JR1.D[6]
Instruction[7] => Program_Counter:PC1.Dato_In[7]
Instruction[7] => jump_register:JR1.D[7]
Instruction[8] => Program_Counter:PC1.Dato_In[8]
Instruction[8] => jump_register:JR1.D[8]
Instruction[9] => Program_Counter:PC1.Dato_In[9]
Instruction[9] => jump_register:JR1.D[9]
Instruction[10] => ~NO_FANOUT~
Instruction[11] => RegisterBsel[0].DATAIN
Instruction[12] => RegisterBsel[1].DATAIN
Instruction[13] => RegisterBsel[2].DATAIN
Instruction[14] => RegisterBsel[3].DATAIN
Instruction[15] => RegisterBsel[4].DATAIN
Instruction[16] => RegisterAsel[0].DATAIN
Instruction[17] => RegisterAsel[1].DATAIN
Instruction[18] => RegisterAsel[2].DATAIN
Instruction[19] => RegisterAsel[3].DATAIN
Instruction[20] => RegisterAsel[4].DATAIN
Instruction[21] => RegisterRessel[0].DATAIN
Instruction[22] => RegisterRessel[1].DATAIN
Instruction[23] => RegisterRessel[2].DATAIN
Instruction[24] => RegisterRessel[3].DATAIN
Instruction[25] => RegisterRessel[4].DATAIN
Instruction[26] => OpCode[0].DATAIN
Instruction[27] => OpCode[1].DATAIN
Instruction[28] => OpCode[2].DATAIN
Instruction[29] => OpCode[3].DATAIN
Instruction[30] => OpCode[4].DATAIN
Instruction[31] => OpCode[5].DATAIN
Load_Instr => ~NO_FANOUT~
AddrSel => Address[3]$latch.LATCH_ENABLE
AddrSel => Address[2]$latch.LATCH_ENABLE
AddrSel => Address[1]$latch.LATCH_ENABLE
AddrSel => Address[0]$latch.LATCH_ENABLE
AddrSel => Address[4]$latch.LATCH_ENABLE
AddrSel => Address[5]$latch.LATCH_ENABLE
AddrSel => Address[6]$latch.LATCH_ENABLE
AddrSel => Address[7]$latch.LATCH_ENABLE
AddrSel => Address[8]$latch.LATCH_ENABLE
AddrSel => Address[9]$latch.LATCH_ENABLE
incPC => Program_Counter:PC1.incremento
Jump => jump_register:JR1.enable
Jump => Program_Counter:PC1.Ld
Address[0] <= Address[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Address[1] <= Address[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Address[2] <= Address[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Address[3] <= Address[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Address[4] <= Address[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Address[5] <= Address[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Address[6] <= Address[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Address[7] <= Address[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Address[8] <= Address[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Address[9] <= Address[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
OpCode[0] <= Instruction[26].DB_MAX_OUTPUT_PORT_TYPE
OpCode[1] <= Instruction[27].DB_MAX_OUTPUT_PORT_TYPE
OpCode[2] <= Instruction[28].DB_MAX_OUTPUT_PORT_TYPE
OpCode[3] <= Instruction[29].DB_MAX_OUTPUT_PORT_TYPE
OpCode[4] <= Instruction[30].DB_MAX_OUTPUT_PORT_TYPE
OpCode[5] <= Instruction[31].DB_MAX_OUTPUT_PORT_TYPE
immidiate[0] <= Instruction[0].DB_MAX_OUTPUT_PORT_TYPE
immidiate[1] <= Instruction[1].DB_MAX_OUTPUT_PORT_TYPE
immidiate[2] <= Instruction[2].DB_MAX_OUTPUT_PORT_TYPE
immidiate[3] <= Instruction[3].DB_MAX_OUTPUT_PORT_TYPE
immidiate[4] <= Instruction[4].DB_MAX_OUTPUT_PORT_TYPE
RegisterAsel[0] <= Instruction[16].DB_MAX_OUTPUT_PORT_TYPE
RegisterAsel[1] <= Instruction[17].DB_MAX_OUTPUT_PORT_TYPE
RegisterAsel[2] <= Instruction[18].DB_MAX_OUTPUT_PORT_TYPE
RegisterAsel[3] <= Instruction[19].DB_MAX_OUTPUT_PORT_TYPE
RegisterAsel[4] <= Instruction[20].DB_MAX_OUTPUT_PORT_TYPE
RegisterBsel[0] <= Instruction[11].DB_MAX_OUTPUT_PORT_TYPE
RegisterBsel[1] <= Instruction[12].DB_MAX_OUTPUT_PORT_TYPE
RegisterBsel[2] <= Instruction[13].DB_MAX_OUTPUT_PORT_TYPE
RegisterBsel[3] <= Instruction[14].DB_MAX_OUTPUT_PORT_TYPE
RegisterBsel[4] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
RegisterRessel[0] <= Instruction[21].DB_MAX_OUTPUT_PORT_TYPE
RegisterRessel[1] <= Instruction[22].DB_MAX_OUTPUT_PORT_TYPE
RegisterRessel[2] <= Instruction[23].DB_MAX_OUTPUT_PORT_TYPE
RegisterRessel[3] <= Instruction[24].DB_MAX_OUTPUT_PORT_TYPE
RegisterRessel[4] <= Instruction[25].DB_MAX_OUTPUT_PORT_TYPE
prueba_Contador_Programa[0] <= Program_Counter:PC1.salida[0]
prueba_Contador_Programa[1] <= Program_Counter:PC1.salida[1]
prueba_Contador_Programa[2] <= Program_Counter:PC1.salida[2]
prueba_Contador_Programa[3] <= Program_Counter:PC1.salida[3]
prueba_Contador_Programa[4] <= Program_Counter:PC1.salida[4]
prueba_Contador_Programa[5] <= Program_Counter:PC1.salida[5]
prueba_Contador_Programa[6] <= Program_Counter:PC1.salida[6]
prueba_Contador_Programa[7] <= Program_Counter:PC1.salida[7]
prueba_Contador_Programa[8] <= Program_Counter:PC1.salida[8]
prueba_Contador_Programa[9] <= Program_Counter:PC1.salida[9]


|processor_design|Fetch_Decode:decodificador1|Program_Counter:PC1
clock => flag.CLK
clock => salida[0]~reg0.CLK
clock => salida[1]~reg0.CLK
clock => salida[2]~reg0.CLK
clock => salida[3]~reg0.CLK
clock => salida[4]~reg0.CLK
clock => salida[5]~reg0.CLK
clock => salida[6]~reg0.CLK
clock => salida[7]~reg0.CLK
clock => salida[8]~reg0.CLK
clock => salida[9]~reg0.CLK
reset => salida[0]~reg0.ACLR
reset => salida[1]~reg0.ACLR
reset => salida[2]~reg0.ACLR
reset => salida[3]~reg0.ACLR
reset => salida[4]~reg0.ACLR
reset => salida[5]~reg0.ACLR
reset => salida[6]~reg0.ACLR
reset => salida[7]~reg0.ACLR
reset => salida[8]~reg0.ACLR
reset => salida[9]~reg0.ACLR
reset => flag.ENA
Ld => salida.OUTPUTSELECT
Ld => salida.OUTPUTSELECT
Ld => salida.OUTPUTSELECT
Ld => salida.OUTPUTSELECT
Ld => salida.OUTPUTSELECT
Ld => salida.OUTPUTSELECT
Ld => salida.OUTPUTSELECT
Ld => salida.OUTPUTSELECT
Ld => salida.OUTPUTSELECT
Ld => salida.OUTPUTSELECT
Ld => flag.OUTPUTSELECT
Dato_In[0] => salida.DATAB
Dato_In[1] => salida.DATAB
Dato_In[2] => salida.DATAB
Dato_In[3] => salida.DATAB
Dato_In[4] => salida.DATAB
Dato_In[5] => salida.DATAB
Dato_In[6] => salida.DATAB
Dato_In[7] => salida.DATAB
Dato_In[8] => salida.DATAB
Dato_In[9] => salida.DATAB
incremento => process_0.IN1
incremento => flag.OUTPUTSELECT
salida[0] <= salida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
salida[1] <= salida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
salida[2] <= salida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
salida[3] <= salida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
salida[4] <= salida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
salida[5] <= salida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
salida[6] <= salida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
salida[7] <= salida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
salida[8] <= salida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
salida[9] <= salida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_design|Fetch_Decode:decodificador1|jump_register:JR1
D[0] => Q1[0].DATAIN
D[1] => Q1[1].DATAIN
D[2] => Q1[2].DATAIN
D[3] => Q1[3].DATAIN
D[4] => Q1[4].DATAIN
D[5] => Q1[5].DATAIN
D[6] => Q1[6].DATAIN
D[7] => Q1[7].DATAIN
D[8] => Q1[8].DATAIN
D[9] => Q1[9].DATAIN
CLK => Q1[0].CLK
CLK => Q1[1].CLK
CLK => Q1[2].CLK
CLK => Q1[3].CLK
CLK => Q1[4].CLK
CLK => Q1[5].CLK
CLK => Q1[6].CLK
CLK => Q1[7].CLK
CLK => Q1[8].CLK
CLK => Q1[9].CLK
RESET => Q1[0].ACLR
RESET => Q1[1].ACLR
RESET => Q1[2].ACLR
RESET => Q1[3].ACLR
RESET => Q1[4].ACLR
RESET => Q1[5].ACLR
RESET => Q1[6].ACLR
RESET => Q1[7].ACLR
RESET => Q1[8].ACLR
RESET => Q1[9].ACLR
enable => Q1[0].ENA
enable => Q1[1].ENA
enable => Q1[2].ENA
enable => Q1[3].ENA
enable => Q1[4].ENA
enable => Q1[5].ENA
enable => Q1[6].ENA
enable => Q1[7].ENA
enable => Q1[8].ENA
enable => Q1[9].ENA
Q[0] <= Q1[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q1[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q1[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q1[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q1[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q1[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q1[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q1[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q1[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q1[9].DB_MAX_OUTPUT_PORT_TYPE


|processor_design|REGISTER_FILE:registros
clock => flag.CLK
clock => sdZero.CLK
clock => sdCarry.CLK
clock => registerFile[0][0].CLK
clock => registerFile[0][1].CLK
clock => registerFile[0][2].CLK
clock => registerFile[0][3].CLK
clock => registerFile[0][4].CLK
clock => registerFile[1][0].CLK
clock => registerFile[1][1].CLK
clock => registerFile[1][2].CLK
clock => registerFile[1][3].CLK
clock => registerFile[1][4].CLK
clock => registerFile[2][0].CLK
clock => registerFile[2][1].CLK
clock => registerFile[2][2].CLK
clock => registerFile[2][3].CLK
clock => registerFile[2][4].CLK
clock => registerFile[3][0].CLK
clock => registerFile[3][1].CLK
clock => registerFile[3][2].CLK
clock => registerFile[3][3].CLK
clock => registerFile[3][4].CLK
clock => registerFile[4][0].CLK
clock => registerFile[4][1].CLK
clock => registerFile[4][2].CLK
clock => registerFile[4][3].CLK
clock => registerFile[4][4].CLK
clock => registerFile[5][0].CLK
clock => registerFile[5][1].CLK
clock => registerFile[5][2].CLK
clock => registerFile[5][3].CLK
clock => registerFile[5][4].CLK
clock => registerFile[6][0].CLK
clock => registerFile[6][1].CLK
clock => registerFile[6][2].CLK
clock => registerFile[6][3].CLK
clock => registerFile[6][4].CLK
clock => registerFile[7][0].CLK
clock => registerFile[7][1].CLK
clock => registerFile[7][2].CLK
clock => registerFile[7][3].CLK
clock => registerFile[7][4].CLK
clock => registerFile[8][0].CLK
clock => registerFile[8][1].CLK
clock => registerFile[8][2].CLK
clock => registerFile[8][3].CLK
clock => registerFile[8][4].CLK
clock => registerFile[9][0].CLK
clock => registerFile[9][1].CLK
clock => registerFile[9][2].CLK
clock => registerFile[9][3].CLK
clock => registerFile[9][4].CLK
clock => registerFile[10][0].CLK
clock => registerFile[10][1].CLK
clock => registerFile[10][2].CLK
clock => registerFile[10][3].CLK
clock => registerFile[10][4].CLK
clock => registerFile[11][0].CLK
clock => registerFile[11][1].CLK
clock => registerFile[11][2].CLK
clock => registerFile[11][3].CLK
clock => registerFile[11][4].CLK
clock => registerFile[12][0].CLK
clock => registerFile[12][1].CLK
clock => registerFile[12][2].CLK
clock => registerFile[12][3].CLK
clock => registerFile[12][4].CLK
clock => registerFile[13][0].CLK
clock => registerFile[13][1].CLK
clock => registerFile[13][2].CLK
clock => registerFile[13][3].CLK
clock => registerFile[13][4].CLK
clock => registerFile[14][0].CLK
clock => registerFile[14][1].CLK
clock => registerFile[14][2].CLK
clock => registerFile[14][3].CLK
clock => registerFile[14][4].CLK
clock => registerFile[15][0].CLK
clock => registerFile[15][1].CLK
clock => registerFile[15][2].CLK
clock => registerFile[15][3].CLK
clock => registerFile[15][4].CLK
clock => registerFile[16][0].CLK
clock => registerFile[16][1].CLK
clock => registerFile[16][2].CLK
clock => registerFile[16][3].CLK
clock => registerFile[16][4].CLK
clock => registerFile[17][0].CLK
clock => registerFile[17][1].CLK
clock => registerFile[17][2].CLK
clock => registerFile[17][3].CLK
clock => registerFile[17][4].CLK
clock => registerFile[18][0].CLK
clock => registerFile[18][1].CLK
clock => registerFile[18][2].CLK
clock => registerFile[18][3].CLK
clock => registerFile[18][4].CLK
clock => registerFile[19][0].CLK
clock => registerFile[19][1].CLK
clock => registerFile[19][2].CLK
clock => registerFile[19][3].CLK
clock => registerFile[19][4].CLK
clock => registerFile[20][0].CLK
clock => registerFile[20][1].CLK
clock => registerFile[20][2].CLK
clock => registerFile[20][3].CLK
clock => registerFile[20][4].CLK
clock => registerFile[21][0].CLK
clock => registerFile[21][1].CLK
clock => registerFile[21][2].CLK
clock => registerFile[21][3].CLK
clock => registerFile[21][4].CLK
clock => registerFile[22][0].CLK
clock => registerFile[22][1].CLK
clock => registerFile[22][2].CLK
clock => registerFile[22][3].CLK
clock => registerFile[22][4].CLK
clock => registerFile[23][0].CLK
clock => registerFile[23][1].CLK
clock => registerFile[23][2].CLK
clock => registerFile[23][3].CLK
clock => registerFile[23][4].CLK
clock => registerFile[24][0].CLK
clock => registerFile[24][1].CLK
clock => registerFile[24][2].CLK
clock => registerFile[24][3].CLK
clock => registerFile[24][4].CLK
clock => registerFile[25][0].CLK
clock => registerFile[25][1].CLK
clock => registerFile[25][2].CLK
clock => registerFile[25][3].CLK
clock => registerFile[25][4].CLK
clock => registerFile[26][0].CLK
clock => registerFile[26][1].CLK
clock => registerFile[26][2].CLK
clock => registerFile[26][3].CLK
clock => registerFile[26][4].CLK
clock => registerFile[27][0].CLK
clock => registerFile[27][1].CLK
clock => registerFile[27][2].CLK
clock => registerFile[27][3].CLK
clock => registerFile[27][4].CLK
clock => registerFile[28][0].CLK
clock => registerFile[28][1].CLK
clock => registerFile[28][2].CLK
clock => registerFile[28][3].CLK
clock => registerFile[28][4].CLK
clock => registerFile[29][0].CLK
clock => registerFile[29][1].CLK
clock => registerFile[29][2].CLK
clock => registerFile[29][3].CLK
clock => registerFile[29][4].CLK
clock => registerFile[30][0].CLK
clock => registerFile[30][1].CLK
clock => registerFile[30][2].CLK
clock => registerFile[30][3].CLK
clock => registerFile[30][4].CLK
clock => registerFile[31][0].CLK
clock => registerFile[31][1].CLK
clock => registerFile[31][2].CLK
clock => registerFile[31][3].CLK
clock => registerFile[31][4].CLK
reset => flag.ACLR
reset => sdZero.ACLR
reset => sdCarry.ACLR
reset => registerFile[0][0].ACLR
reset => registerFile[0][1].ACLR
reset => registerFile[0][2].ACLR
reset => registerFile[0][3].ACLR
reset => registerFile[0][4].ACLR
reset => registerFile[1][0].ACLR
reset => registerFile[1][1].ACLR
reset => registerFile[1][2].ACLR
reset => registerFile[1][3].ACLR
reset => registerFile[1][4].ACLR
reset => registerFile[2][0].ACLR
reset => registerFile[2][1].ACLR
reset => registerFile[2][2].ACLR
reset => registerFile[2][3].ACLR
reset => registerFile[2][4].ACLR
reset => registerFile[3][0].ACLR
reset => registerFile[3][1].ACLR
reset => registerFile[3][2].ACLR
reset => registerFile[3][3].ACLR
reset => registerFile[3][4].ACLR
reset => registerFile[4][0].ACLR
reset => registerFile[4][1].ACLR
reset => registerFile[4][2].ACLR
reset => registerFile[4][3].ACLR
reset => registerFile[4][4].ACLR
reset => registerFile[5][0].ACLR
reset => registerFile[5][1].ACLR
reset => registerFile[5][2].ACLR
reset => registerFile[5][3].ACLR
reset => registerFile[5][4].ACLR
reset => registerFile[6][0].ACLR
reset => registerFile[6][1].ACLR
reset => registerFile[6][2].ACLR
reset => registerFile[6][3].ACLR
reset => registerFile[6][4].ACLR
reset => registerFile[7][0].ACLR
reset => registerFile[7][1].ACLR
reset => registerFile[7][2].ACLR
reset => registerFile[7][3].ACLR
reset => registerFile[7][4].ACLR
reset => registerFile[8][0].ACLR
reset => registerFile[8][1].ACLR
reset => registerFile[8][2].ACLR
reset => registerFile[8][3].ACLR
reset => registerFile[8][4].ACLR
reset => registerFile[9][0].ACLR
reset => registerFile[9][1].ACLR
reset => registerFile[9][2].ACLR
reset => registerFile[9][3].ACLR
reset => registerFile[9][4].ACLR
reset => registerFile[10][0].ACLR
reset => registerFile[10][1].ACLR
reset => registerFile[10][2].ACLR
reset => registerFile[10][3].ACLR
reset => registerFile[10][4].ACLR
reset => registerFile[11][0].ACLR
reset => registerFile[11][1].ACLR
reset => registerFile[11][2].ACLR
reset => registerFile[11][3].ACLR
reset => registerFile[11][4].ACLR
reset => registerFile[12][0].ACLR
reset => registerFile[12][1].ACLR
reset => registerFile[12][2].ACLR
reset => registerFile[12][3].ACLR
reset => registerFile[12][4].ACLR
reset => registerFile[13][0].ACLR
reset => registerFile[13][1].ACLR
reset => registerFile[13][2].ACLR
reset => registerFile[13][3].ACLR
reset => registerFile[13][4].ACLR
reset => registerFile[14][0].ACLR
reset => registerFile[14][1].ACLR
reset => registerFile[14][2].ACLR
reset => registerFile[14][3].ACLR
reset => registerFile[14][4].ACLR
reset => registerFile[15][0].ACLR
reset => registerFile[15][1].ACLR
reset => registerFile[15][2].ACLR
reset => registerFile[15][3].ACLR
reset => registerFile[15][4].ACLR
reset => registerFile[16][0].ACLR
reset => registerFile[16][1].ACLR
reset => registerFile[16][2].ACLR
reset => registerFile[16][3].ACLR
reset => registerFile[16][4].ACLR
reset => registerFile[17][0].ACLR
reset => registerFile[17][1].ACLR
reset => registerFile[17][2].ACLR
reset => registerFile[17][3].ACLR
reset => registerFile[17][4].ACLR
reset => registerFile[18][0].ACLR
reset => registerFile[18][1].ACLR
reset => registerFile[18][2].ACLR
reset => registerFile[18][3].ACLR
reset => registerFile[18][4].ACLR
reset => registerFile[19][0].ACLR
reset => registerFile[19][1].ACLR
reset => registerFile[19][2].ACLR
reset => registerFile[19][3].ACLR
reset => registerFile[19][4].ACLR
reset => registerFile[20][0].ACLR
reset => registerFile[20][1].ACLR
reset => registerFile[20][2].ACLR
reset => registerFile[20][3].ACLR
reset => registerFile[20][4].ACLR
reset => registerFile[21][0].ACLR
reset => registerFile[21][1].ACLR
reset => registerFile[21][2].ACLR
reset => registerFile[21][3].ACLR
reset => registerFile[21][4].ACLR
reset => registerFile[22][0].ACLR
reset => registerFile[22][1].ACLR
reset => registerFile[22][2].ACLR
reset => registerFile[22][3].ACLR
reset => registerFile[22][4].ACLR
reset => registerFile[23][0].ACLR
reset => registerFile[23][1].ACLR
reset => registerFile[23][2].ACLR
reset => registerFile[23][3].ACLR
reset => registerFile[23][4].ACLR
reset => registerFile[24][0].ACLR
reset => registerFile[24][1].ACLR
reset => registerFile[24][2].ACLR
reset => registerFile[24][3].ACLR
reset => registerFile[24][4].ACLR
reset => registerFile[25][0].ACLR
reset => registerFile[25][1].ACLR
reset => registerFile[25][2].ACLR
reset => registerFile[25][3].ACLR
reset => registerFile[25][4].ACLR
reset => registerFile[26][0].ACLR
reset => registerFile[26][1].ACLR
reset => registerFile[26][2].ACLR
reset => registerFile[26][3].ACLR
reset => registerFile[26][4].ACLR
reset => registerFile[27][0].ACLR
reset => registerFile[27][1].ACLR
reset => registerFile[27][2].ACLR
reset => registerFile[27][3].ACLR
reset => registerFile[27][4].ACLR
reset => registerFile[28][0].ACLR
reset => registerFile[28][1].ACLR
reset => registerFile[28][2].ACLR
reset => registerFile[28][3].ACLR
reset => registerFile[28][4].ACLR
reset => registerFile[29][0].ACLR
reset => registerFile[29][1].ACLR
reset => registerFile[29][2].ACLR
reset => registerFile[29][3].ACLR
reset => registerFile[29][4].ACLR
reset => registerFile[30][0].ACLR
reset => registerFile[30][1].ACLR
reset => registerFile[30][2].ACLR
reset => registerFile[30][3].ACLR
reset => registerFile[30][4].ACLR
reset => registerFile[31][0].ACLR
reset => registerFile[31][1].ACLR
reset => registerFile[31][2].ACLR
reset => registerFile[31][3].ACLR
reset => registerFile[31][4].ACLR
RegisterAsel[0] => Mux0.IN4
RegisterAsel[0] => Mux1.IN4
RegisterAsel[0] => Mux2.IN4
RegisterAsel[0] => Mux3.IN4
RegisterAsel[0] => Mux4.IN4
RegisterAsel[1] => Mux0.IN3
RegisterAsel[1] => Mux1.IN3
RegisterAsel[1] => Mux2.IN3
RegisterAsel[1] => Mux3.IN3
RegisterAsel[1] => Mux4.IN3
RegisterAsel[2] => Mux0.IN2
RegisterAsel[2] => Mux1.IN2
RegisterAsel[2] => Mux2.IN2
RegisterAsel[2] => Mux3.IN2
RegisterAsel[2] => Mux4.IN2
RegisterAsel[3] => Mux0.IN1
RegisterAsel[3] => Mux1.IN1
RegisterAsel[3] => Mux2.IN1
RegisterAsel[3] => Mux3.IN1
RegisterAsel[3] => Mux4.IN1
RegisterAsel[4] => Mux0.IN0
RegisterAsel[4] => Mux1.IN0
RegisterAsel[4] => Mux2.IN0
RegisterAsel[4] => Mux3.IN0
RegisterAsel[4] => Mux4.IN0
RegisterBsel[0] => Mux5.IN4
RegisterBsel[0] => Mux6.IN4
RegisterBsel[0] => Mux7.IN4
RegisterBsel[0] => Mux8.IN4
RegisterBsel[0] => Mux9.IN4
RegisterBsel[1] => Mux5.IN3
RegisterBsel[1] => Mux6.IN3
RegisterBsel[1] => Mux7.IN3
RegisterBsel[1] => Mux8.IN3
RegisterBsel[1] => Mux9.IN3
RegisterBsel[2] => Mux5.IN2
RegisterBsel[2] => Mux6.IN2
RegisterBsel[2] => Mux7.IN2
RegisterBsel[2] => Mux8.IN2
RegisterBsel[2] => Mux9.IN2
RegisterBsel[3] => Mux5.IN1
RegisterBsel[3] => Mux6.IN1
RegisterBsel[3] => Mux7.IN1
RegisterBsel[3] => Mux8.IN1
RegisterBsel[3] => Mux9.IN1
RegisterBsel[4] => Mux5.IN0
RegisterBsel[4] => Mux6.IN0
RegisterBsel[4] => Mux7.IN0
RegisterBsel[4] => Mux8.IN0
RegisterBsel[4] => Mux9.IN0
RegRessel[0] => Decoder0.IN4
RegRessel[1] => Decoder0.IN3
RegRessel[2] => Decoder0.IN2
RegRessel[3] => Decoder0.IN1
RegRessel[4] => Decoder0.IN0
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[0] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[1] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[2] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[3] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
DATA_IN[4] => registerFile.DATAB
LoadEn => process_0.IN1
LoadEn => flag.OUTPUTSELECT
idCarryIn => sdCarry.DATAIN
idZeroIn => sdZero.DATAIN
odZeroOut <= sdZero.DB_MAX_OUTPUT_PORT_TYPE
odCarryOut <= sdCarry.DB_MAX_OUTPUT_PORT_TYPE
odRegA[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
odRegA[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
odRegA[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
odRegA[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
odRegA[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
odRegB[0] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
odRegB[1] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
odRegB[2] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
odRegB[3] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
odRegB[4] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE


|processor_design|ALU:ALU1
OP1[0] => Add0.IN10
OP1[0] => Add1.IN5
OP1[0] => Result.IN0
OP1[0] => Result.IN0
OP1[0] => Result.IN0
OP1[0] => Mux9.IN12
OP1[0] => Mux9.IN11
OP1[1] => Add0.IN9
OP1[1] => Add1.IN4
OP1[1] => Result.IN0
OP1[1] => Result.IN0
OP1[1] => Result.IN0
OP1[1] => Mux10.IN11
OP1[1] => Mux10.IN12
OP1[1] => Mux10.IN10
OP1[2] => Add0.IN8
OP1[2] => Add1.IN3
OP1[2] => Result.IN0
OP1[2] => Result.IN0
OP1[2] => Result.IN0
OP1[2] => Mux11.IN11
OP1[2] => Mux11.IN12
OP1[2] => Mux11.IN10
OP1[3] => Add0.IN7
OP1[3] => Add1.IN2
OP1[3] => Result.IN0
OP1[3] => Result.IN0
OP1[3] => Result.IN0
OP1[3] => Mux12.IN11
OP1[3] => Mux12.IN12
OP1[3] => Mux12.IN10
OP1[4] => Add0.IN6
OP1[4] => Add1.IN1
OP1[4] => Result.IN0
OP1[4] => Result.IN0
OP1[4] => Result.IN0
OP1[4] => Mux13.IN12
OP1[4] => Mux13.IN11
OP2[0] => Add1.IN10
OP2[0] => Result.IN1
OP2[0] => Result.IN1
OP2[0] => Result.IN1
OP2[0] => Add0.IN5
OP2[1] => Add1.IN9
OP2[1] => Result.IN1
OP2[1] => Result.IN1
OP2[1] => Result.IN1
OP2[1] => Add0.IN4
OP2[2] => Add1.IN8
OP2[2] => Result.IN1
OP2[2] => Result.IN1
OP2[2] => Result.IN1
OP2[2] => Add0.IN3
OP2[3] => Add1.IN7
OP2[3] => Result.IN1
OP2[3] => Result.IN1
OP2[3] => Result.IN1
OP2[3] => Add0.IN2
OP2[4] => Add1.IN6
OP2[4] => Result.IN1
OP2[4] => Result.IN1
OP2[4] => Result.IN1
OP2[4] => Add0.IN1
izero => ~NO_FANOUT~
icarry => ~NO_FANOUT~
immidiate[0] => Mux9.IN13
immidiate[1] => Mux10.IN13
immidiate[2] => Mux11.IN13
immidiate[3] => Mux12.IN13
immidiate[4] => Mux13.IN13
OpCode[0] => Mux3.IN69
OpCode[0] => Mux2.IN67
OpCode[0] => Mux1.IN69
OpCode[0] => Mux0.IN69
OpCode[0] => Mux4.IN69
OpCode[0] => Mux5.IN69
OpCode[0] => Mux6.IN69
OpCode[0] => Mux7.IN69
OpCode[0] => Mux8.IN69
OpCode[0] => Mux9.IN17
OpCode[0] => Mux10.IN17
OpCode[0] => Mux11.IN17
OpCode[0] => Mux12.IN17
OpCode[0] => Mux13.IN17
OpCode[0] => Mux14.IN19
OpCode[1] => Mux3.IN68
OpCode[1] => Mux2.IN66
OpCode[1] => Mux1.IN68
OpCode[1] => Mux0.IN68
OpCode[1] => Mux4.IN68
OpCode[1] => Mux5.IN68
OpCode[1] => Mux6.IN68
OpCode[1] => Mux7.IN68
OpCode[1] => Mux8.IN68
OpCode[1] => Mux9.IN16
OpCode[1] => Mux10.IN16
OpCode[1] => Mux11.IN16
OpCode[1] => Mux12.IN16
OpCode[1] => Mux13.IN16
OpCode[1] => Mux14.IN18
OpCode[2] => Mux3.IN67
OpCode[2] => Mux2.IN65
OpCode[2] => Mux1.IN67
OpCode[2] => Mux0.IN67
OpCode[2] => Mux4.IN67
OpCode[2] => Mux5.IN67
OpCode[2] => Mux6.IN67
OpCode[2] => Mux7.IN67
OpCode[2] => Mux8.IN67
OpCode[2] => Mux9.IN15
OpCode[2] => Mux10.IN15
OpCode[2] => Mux11.IN15
OpCode[2] => Mux12.IN15
OpCode[2] => Mux13.IN15
OpCode[2] => Mux14.IN17
OpCode[3] => Mux3.IN66
OpCode[3] => Mux2.IN64
OpCode[3] => Mux1.IN66
OpCode[3] => Mux0.IN66
OpCode[3] => Mux4.IN66
OpCode[3] => Mux5.IN66
OpCode[3] => Mux6.IN66
OpCode[3] => Mux7.IN66
OpCode[3] => Mux8.IN66
OpCode[3] => Mux9.IN14
OpCode[3] => Mux10.IN14
OpCode[3] => Mux11.IN14
OpCode[3] => Mux12.IN14
OpCode[3] => Mux13.IN14
OpCode[3] => Mux14.IN16
OpCode[4] => Mux3.IN65
OpCode[4] => Mux2.IN63
OpCode[4] => Mux1.IN65
OpCode[4] => Mux0.IN65
OpCode[4] => Mux4.IN65
OpCode[4] => Mux5.IN65
OpCode[4] => Mux6.IN65
OpCode[4] => Mux7.IN65
OpCode[4] => Mux8.IN65
OpCode[5] => Mux3.IN64
OpCode[5] => Mux2.IN62
OpCode[5] => Mux1.IN64
OpCode[5] => Mux0.IN64
OpCode[5] => Mux4.IN64
OpCode[5] => Mux5.IN64
OpCode[5] => Mux6.IN64
OpCode[5] => Mux7.IN64
OpCode[5] => Mux8.IN64
odzero <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
odcarry <= odcarry$latch.DB_MAX_OUTPUT_PORT_TYPE
Result[0] <= Result[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Result[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Result[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Result[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Result[4]$latch.DB_MAX_OUTPUT_PORT_TYPE


|processor_design|CONTROL_UNIT:controlador
clock => sState_next~1.DATAIN
clock => sState~1.DATAIN
reset => sState_next.exjp.OUTPUTSELECT
reset => sState_next.exjpz.OUTPUTSELECT
reset => sState_next.exopnot.OUTPUTSELECT
reset => sState_next.exopxor.OUTPUTSELECT
reset => sState_next.exopor.OUTPUTSELECT
reset => sState_next.exopand.OUTPUTSELECT
reset => sState_next.exsubc.OUTPUTSELECT
reset => sState_next.exaddc.OUTPUTSELECT
reset => sState_next.exsub.OUTPUTSELECT
reset => sState_next.exadd.OUTPUTSELECT
reset => sState_next.exli.OUTPUTSELECT
reset => sState_next.exloa.OUTPUTSELECT
reset => sState_next.exsto.OUTPUTSELECT
reset => sState_next.exshr.OUTPUTSELECT
reset => sState_next.exshl.OUTPUTSELECT
reset => sState_next.decode.OUTPUTSELECT
reset => sState_next.load.OUTPUTSELECT
reset => sState_next.start.OUTPUTSELECT
reset => sState~3.DATAIN
Zero => Mux16.IN14
Zero => Mux1.IN14
carry => ~NO_FANOUT~
OpCode[0] => Mux0.IN69
OpCode[0] => Mux1.IN69
OpCode[0] => Mux2.IN69
OpCode[0] => Mux3.IN69
OpCode[0] => Mux4.IN69
OpCode[0] => Mux5.IN69
OpCode[0] => Mux6.IN69
OpCode[0] => Mux7.IN69
OpCode[0] => Mux8.IN69
OpCode[0] => Mux9.IN69
OpCode[0] => Mux10.IN69
OpCode[0] => Mux11.IN69
OpCode[0] => Mux12.IN69
OpCode[0] => Mux13.IN69
OpCode[0] => Mux14.IN69
OpCode[0] => Mux15.IN69
OpCode[0] => Mux16.IN69
OpCode[0] => Mux17.IN69
OpCode[0] => Equal0.IN4
OpCode[1] => Mux0.IN68
OpCode[1] => Mux1.IN68
OpCode[1] => Mux2.IN68
OpCode[1] => Mux3.IN68
OpCode[1] => Mux4.IN68
OpCode[1] => Mux5.IN68
OpCode[1] => Mux6.IN68
OpCode[1] => Mux7.IN68
OpCode[1] => Mux8.IN68
OpCode[1] => Mux9.IN68
OpCode[1] => Mux10.IN68
OpCode[1] => Mux11.IN68
OpCode[1] => Mux12.IN68
OpCode[1] => Mux13.IN68
OpCode[1] => Mux14.IN68
OpCode[1] => Mux15.IN68
OpCode[1] => Mux16.IN68
OpCode[1] => Mux17.IN68
OpCode[1] => Equal0.IN3
OpCode[2] => Mux0.IN67
OpCode[2] => Mux1.IN67
OpCode[2] => Mux2.IN67
OpCode[2] => Mux3.IN67
OpCode[2] => Mux4.IN67
OpCode[2] => Mux5.IN67
OpCode[2] => Mux6.IN67
OpCode[2] => Mux7.IN67
OpCode[2] => Mux8.IN67
OpCode[2] => Mux9.IN67
OpCode[2] => Mux10.IN67
OpCode[2] => Mux11.IN67
OpCode[2] => Mux12.IN67
OpCode[2] => Mux13.IN67
OpCode[2] => Mux14.IN67
OpCode[2] => Mux15.IN67
OpCode[2] => Mux16.IN67
OpCode[2] => Mux17.IN67
OpCode[2] => Equal0.IN2
OpCode[3] => Mux0.IN66
OpCode[3] => Mux1.IN66
OpCode[3] => Mux2.IN66
OpCode[3] => Mux3.IN66
OpCode[3] => Mux4.IN66
OpCode[3] => Mux5.IN66
OpCode[3] => Mux6.IN66
OpCode[3] => Mux7.IN66
OpCode[3] => Mux8.IN66
OpCode[3] => Mux9.IN66
OpCode[3] => Mux10.IN66
OpCode[3] => Mux11.IN66
OpCode[3] => Mux12.IN66
OpCode[3] => Mux13.IN66
OpCode[3] => Mux14.IN66
OpCode[3] => Mux15.IN66
OpCode[3] => Mux16.IN66
OpCode[3] => Mux17.IN66
OpCode[3] => Equal0.IN1
OpCode[4] => Mux0.IN65
OpCode[4] => Mux1.IN65
OpCode[4] => Mux2.IN65
OpCode[4] => Mux3.IN65
OpCode[4] => Mux4.IN65
OpCode[4] => Mux5.IN65
OpCode[4] => Mux6.IN65
OpCode[4] => Mux7.IN65
OpCode[4] => Mux8.IN65
OpCode[4] => Mux9.IN65
OpCode[4] => Mux10.IN65
OpCode[4] => Mux11.IN65
OpCode[4] => Mux12.IN65
OpCode[4] => Mux13.IN65
OpCode[4] => Mux14.IN65
OpCode[4] => Mux15.IN65
OpCode[4] => Mux16.IN65
OpCode[4] => Mux17.IN65
OpCode[4] => Equal0.IN5
OpCode[5] => Mux0.IN64
OpCode[5] => Mux1.IN64
OpCode[5] => Mux2.IN64
OpCode[5] => Mux3.IN64
OpCode[5] => Mux4.IN64
OpCode[5] => Mux5.IN64
OpCode[5] => Mux6.IN64
OpCode[5] => Mux7.IN64
OpCode[5] => Mux8.IN64
OpCode[5] => Mux9.IN64
OpCode[5] => Mux10.IN64
OpCode[5] => Mux11.IN64
OpCode[5] => Mux12.IN64
OpCode[5] => Mux13.IN64
OpCode[5] => Mux14.IN64
OpCode[5] => Mux15.IN64
OpCode[5] => Mux16.IN64
OpCode[5] => Mux17.IN64
OpCode[5] => Equal0.IN0
Enable <= ocEnableRAM.DB_MAX_OUTPUT_PORT_TYPE
RnW <= <VCC>
LoadInstr <= ocLoadInstr.DB_MAX_OUTPUT_PORT_TYPE
AddrSel <= ocAddrSel.DB_MAX_OUTPUT_PORT_TYPE
incPC <= ocNextPC.DB_MAX_OUTPUT_PORT_TYPE
jump <= ocJump.DB_MAX_OUTPUT_PORT_TYPE
LoadEn <= ocLoadEn.DB_MAX_OUTPUT_PORT_TYPE


