{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707324866567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707324866568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  7 17:54:26 2024 " "Processing started: Wed Feb  7 17:54:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707324866568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324866568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hyperram_system -c hyperram_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off hyperram_system -c hyperram_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324866568 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707324867192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707324867192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/pll/pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877131 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/pll/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_hram_converter_TEST_advanced-rtl " "Found design unit 1: avs_hram_converter_TEST_advanced-rtl" {  } { { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877133 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced " "Found entity 1: avs_hram_converter_TEST_advanced" {  } { { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_test_advanced_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_test_advanced_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_hram_converter_test_advanced_rst_controller-rtl " "Found design unit 1: avs_hram_converter_test_advanced_rst_controller-rtl" {  } { { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_test_advanced_rst_controller.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_test_advanced_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877134 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_test_advanced_rst_controller " "Found entity 1: avs_hram_converter_test_advanced_rst_controller" {  } { { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_test_advanced_rst_controller.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_test_advanced_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_test_advanced_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_test_advanced_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_hram_converter_test_advanced_rst_controller_001-rtl " "Found design unit 1: avs_hram_converter_test_advanced_rst_controller_001-rtl" {  } { { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_test_advanced_rst_controller_001.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_test_advanced_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877135 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_test_advanced_rst_controller_001 " "Found entity 1: avs_hram_converter_test_advanced_rst_controller_001" {  } { { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_test_advanced_rst_controller_001.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_test_advanced_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_irq_mapper " "Found entity 1: avs_hram_converter_TEST_advanced_irq_mapper" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_irq_mapper.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_mm_interconnect_0 " "Found entity 1: avs_hram_converter_TEST_advanced_mm_interconnect_0" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter " "Found entity 1: avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux_001 " "Found entity 1: avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux_001" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877154 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux " "Found entity 1: avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux_001 " "Found entity 1: avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux_001" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux " "Found entity 1: avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001 " "Found entity 1: avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux " "Found entity 1: avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux_001 " "Found entity 1: avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux_001" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux " "Found entity 1: avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877164 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877164 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877164 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877164 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877164 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707324877168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707324877171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877180 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707324877183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707324877183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006_default_decode " "Found entity 1: avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006_default_decode" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877183 ""} { "Info" "ISGN_ENTITY_NAME" "2 avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006 " "Found entity 2: avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707324877184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707324877184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004_default_decode " "Found entity 1: avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004_default_decode" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877184 ""} { "Info" "ISGN_ENTITY_NAME" "2 avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004 " "Found entity 2: avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707324877185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707324877185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003_default_decode " "Found entity 1: avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003_default_decode" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877186 ""} { "Info" "ISGN_ENTITY_NAME" "2 avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003 " "Found entity 2: avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877186 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707324877186 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707324877186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002_default_decode " "Found entity 1: avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002_default_decode" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877187 ""} { "Info" "ISGN_ENTITY_NAME" "2 avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002 " "Found entity 2: avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877187 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707324877187 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707324877187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001_default_decode " "Found entity 1: avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001_default_decode" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877188 ""} { "Info" "ISGN_ENTITY_NAME" "2 avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001 " "Found entity 2: avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877188 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avs_hram_converter_TEST_advanced_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at avs_hram_converter_TEST_advanced_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707324877188 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avs_hram_converter_TEST_advanced_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at avs_hram_converter_TEST_advanced_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707324877189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_mm_interconnect_0_router_default_decode " "Found entity 1: avs_hram_converter_TEST_advanced_mm_interconnect_0_router_default_decode" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877189 ""} { "Info" "ISGN_ENTITY_NAME" "2 avs_hram_converter_TEST_advanced_mm_interconnect_0_router " "Found entity 2: avs_hram_converter_TEST_advanced_mm_interconnect_0_router" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_switches " "Found entity 1: avs_hram_converter_TEST_advanced_switches" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_switches.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_nios2 " "Found entity 1: avs_hram_converter_TEST_advanced_nios2" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_nios2_cpu_ic_data_module " "Found entity 1: avs_hram_converter_TEST_advanced_nios2_cpu_ic_data_module" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877232 ""} { "Info" "ISGN_ENTITY_NAME" "2 avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module " "Found entity 2: avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877232 ""} { "Info" "ISGN_ENTITY_NAME" "3 avs_hram_converter_TEST_advanced_nios2_cpu_bht_module " "Found entity 3: avs_hram_converter_TEST_advanced_nios2_cpu_bht_module" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877232 ""} { "Info" "ISGN_ENTITY_NAME" "4 avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a_module " "Found entity 4: avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a_module" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877232 ""} { "Info" "ISGN_ENTITY_NAME" "5 avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_b_module " "Found entity 5: avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_b_module" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877232 ""} { "Info" "ISGN_ENTITY_NAME" "6 avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module " "Found entity 6: avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877232 ""} { "Info" "ISGN_ENTITY_NAME" "7 avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module " "Found entity 7: avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877232 ""} { "Info" "ISGN_ENTITY_NAME" "8 avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module " "Found entity 8: avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877232 ""} { "Info" "ISGN_ENTITY_NAME" "9 avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug " "Found entity 9: avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877232 ""} { "Info" "ISGN_ENTITY_NAME" "10 avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_break " "Found entity 10: avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_break" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877232 ""} { "Info" "ISGN_ENTITY_NAME" "11 avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_xbrk " "Found entity 11: avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_xbrk" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 1014 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877232 ""} { "Info" "ISGN_ENTITY_NAME" "12 avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_dbrk " "Found entity 12: avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_dbrk" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 1275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877232 ""} { "Info" "ISGN_ENTITY_NAME" "13 avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_itrace " "Found entity 13: avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_itrace" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 1464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877232 ""} { "Info" "ISGN_ENTITY_NAME" "14 avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_td_mode " "Found entity 14: avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_td_mode" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 1655 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877232 ""} { "Info" "ISGN_ENTITY_NAME" "15 avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_dtrace " "Found entity 15: avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_dtrace" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 1723 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877232 ""} { "Info" "ISGN_ENTITY_NAME" "16 avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 1805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877232 ""} { "Info" "ISGN_ENTITY_NAME" "17 avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 1877 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877232 ""} { "Info" "ISGN_ENTITY_NAME" "18 avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 1920 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877232 ""} { "Info" "ISGN_ENTITY_NAME" "19 avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo " "Found entity 19: avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 1967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877232 ""} { "Info" "ISGN_ENTITY_NAME" "20 avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_pib " "Found entity 20: avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_pib" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 2453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877232 ""} { "Info" "ISGN_ENTITY_NAME" "21 avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_im " "Found entity 21: avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_im" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877232 ""} { "Info" "ISGN_ENTITY_NAME" "22 avs_hram_converter_TEST_advanced_nios2_cpu_nios2_performance_monitors " "Found entity 22: avs_hram_converter_TEST_advanced_nios2_cpu_nios2_performance_monitors" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 2546 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877232 ""} { "Info" "ISGN_ENTITY_NAME" "23 avs_hram_converter_TEST_advanced_nios2_cpu_nios2_avalon_reg " "Found entity 23: avs_hram_converter_TEST_advanced_nios2_cpu_nios2_avalon_reg" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 2563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877232 ""} { "Info" "ISGN_ENTITY_NAME" "24 avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module " "Found entity 24: avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 2656 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877232 ""} { "Info" "ISGN_ENTITY_NAME" "25 avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem " "Found entity 25: avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 2721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877232 ""} { "Info" "ISGN_ENTITY_NAME" "26 avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci " "Found entity 26: avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 2902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877232 ""} { "Info" "ISGN_ENTITY_NAME" "27 avs_hram_converter_TEST_advanced_nios2_cpu " "Found entity 27: avs_hram_converter_TEST_advanced_nios2_cpu" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 3447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk " "Found entity 1: avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_nios2_cpu_test_bench " "Found entity 1: avs_hram_converter_TEST_advanced_nios2_cpu_test_bench" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_test_bench.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper " "Found entity 1: avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck " "Found entity 1: avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell " "Found entity 1: avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_nios2_gen2_rtl_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_nios2_gen2_rtl_module " "Found entity 1: altera_nios2_gen2_rtl_module" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_leds " "Found entity 1: avs_hram_converter_TEST_advanced_leds" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_leds.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_instruction_OCROM.v 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_instruction_OCROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_instruction_OCROM " "Found entity 1: avs_hram_converter_TEST_advanced_instruction_OCROM" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_instruction_OCROM.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_instruction_OCROM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_avs_hram_converter " "Found entity 1: avs_hram_converter_TEST_advanced_avs_hram_converter" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl-rtl " "Found design unit 1: avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl-rtl" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877404 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl " "Found entity 1: avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub " "Found entity 1: avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877438 ""} { "Info" "ISGN_ENTITY_NAME" "2 avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0 " "Found entity 2: avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-behavior " "Found design unit 1: d_flipflop-behavior" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/d_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/d_flipflop.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877439 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/d_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/d_flipflop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/dff_negedge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/dff_negedge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_negedge-behavior " "Found design unit 1: dff_negedge-behavior" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/dff_negedge.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/dff_negedge.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877440 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_negedge " "Found entity 1: dff_negedge" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/dff_negedge.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/dff_negedge.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/sr_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/sr_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_flipflop-behavior " "Found design unit 1: sr_flipflop-behavior" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/sr_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/sr_flipflop.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877440 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_flipflop " "Found entity 1: sr_flipflop" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/sr_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/sr_flipflop.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/t_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/t_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_flipflop-behavior " "Found design unit 1: t_flipflop-behavior" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/t_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/t_flipflop.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877441 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_flipflop " "Found entity 1: t_flipflop" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/t_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/t_flipflop.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/reg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877441 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/reg_negedge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/reg_negedge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_negedge-behavior " "Found design unit 1: reg_negedge-behavior" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/reg_negedge.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/reg_negedge.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877442 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_negedge " "Found entity 1: reg_negedge" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/reg_negedge.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/reg_negedge.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-behavior " "Found design unit 1: mux_2to1-behavior" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/mux_2to1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877443 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/mux_2to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/mux_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/mux_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-behavior " "Found design unit 1: mux_4to1-behavior" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/mux_4to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/mux_4to1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877443 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/mux_4to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/mux_4to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/CA_builder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/CA_builder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CA_builder-rtl " "Found design unit 1: CA_builder-rtl" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/CA_builder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/CA_builder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877444 ""} { "Info" "ISGN_ENTITY_NAME" "1 CA_builder " "Found entity 1: CA_builder" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/CA_builder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/CA_builder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/CA_unpacker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/CA_unpacker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CA_unpacker-rtl " "Found design unit 1: CA_unpacker-rtl" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/CA_unpacker.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/CA_unpacker.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877444 ""} { "Info" "ISGN_ENTITY_NAME" "1 CA_unpacker " "Found entity 1: CA_unpacker" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/CA_unpacker.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/CA_unpacker.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/comparator_Nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/comparator_Nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_Nbit-behavior " "Found design unit 1: comparator_Nbit-behavior" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/comparator_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/comparator_Nbit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877445 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_Nbit " "Found entity 1: comparator_Nbit" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/comparator_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/comparator_Nbit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/counter_Nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/counter_Nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_Nbit-rtl " "Found design unit 1: counter_Nbit-rtl" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/counter_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/counter_Nbit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877446 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_Nbit " "Found entity 1: counter_Nbit" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/counter_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/counter_Nbit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/conf_builder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/conf_builder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conf_builder-rtl " "Found design unit 1: conf_builder-rtl" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/conf_builder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/conf_builder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877446 ""} { "Info" "ISGN_ENTITY_NAME" "1 conf_builder " "Found entity 1: conf_builder" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/conf_builder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/conf_builder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/decoder_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/decoder_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_2bit-behavior " "Found design unit 1: decoder_2bit-behavior" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/decoder_2bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/decoder_2bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877447 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_2bit " "Found entity 1: decoder_2bit" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/decoder_2bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/decoder_2bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-behavior " "Found design unit 1: fulladder-behavior" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/fulladder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/fulladder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877447 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/fulladder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/fulladder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadder-behavior " "Found design unit 1: halfadder-behavior" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/halfadder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/halfadder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877448 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/halfadder.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/halfadder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/SDR_to_DDR_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/SDR_to_DDR_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDR_to_DDR_converter-rtl " "Found design unit 1: SDR_to_DDR_converter-rtl" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/SDR_to_DDR_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/SDR_to_DDR_converter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877449 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDR_to_DDR_converter " "Found entity 1: SDR_to_DDR_converter" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/SDR_to_DDR_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/SDR_to_DDR_converter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/timer_14bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/timer_14bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_14bit-rtl " "Found design unit 1: timer_14bit-rtl" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/timer_14bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/timer_14bit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877450 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_14bit " "Found entity 1: timer_14bit" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/timer_14bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/timer_14bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/tristate_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/tristate_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate_buffer-behavior " "Found design unit 1: tristate_buffer-behavior" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/tristate_buffer.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877450 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffer " "Found entity 1: tristate_buffer" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/tristate_buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/voter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/voter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 voter-behavior " "Found design unit 1: voter-behavior" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/voter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/voter.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877451 ""} { "Info" "ISGN_ENTITY_NAME" "1 voter " "Found entity 1: voter" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/voter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/voter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/adder_22bit_1pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/adder_22bit_1pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_22bit_1pipe-SYN " "Found design unit 1: adder_22bit_1pipe-SYN" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/adder_22bit_1pipe.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/adder_22bit_1pipe.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877452 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_22bit_1pipe " "Found entity 1: adder_22bit_1pipe" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/adder_22bit_1pipe.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/adder_22bit_1pipe.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/counter_11bit_updown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/counter_11bit_updown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_11bit_updown-SYN " "Found design unit 1: counter_11bit_updown-SYN" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/counter_11bit_updown.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/counter_11bit_updown.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877453 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_11bit_updown " "Found entity 1: counter_11bit_updown" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/counter_11bit_updown.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/counter_11bit_updown.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dll_90-SYN " "Found design unit 1: dll_90-SYN" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877454 ""} { "Info" "ISGN_ENTITY_NAME" "1 dll_90 " "Found entity 1: dll_90" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/pll_x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/pll_x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_x8-SYN " "Found design unit 1: pll_x8-SYN" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/pll_x8.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/pll_x8.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877455 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_x8 " "Found entity 1: pll_x8" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/pll_x8.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/pll_x8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter_EU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter_EU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DDR_to_SDR_converter_EU-rtl " "Found design unit 1: DDR_to_SDR_converter_EU-rtl" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter_EU.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877456 ""} { "Info" "ISGN_ENTITY_NAME" "1 DDR_to_SDR_converter_EU " "Found entity 1: DDR_to_SDR_converter_EU" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter_EU.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter_CU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter_CU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DDR_to_SDR_converter_CU-fsm " "Found design unit 1: DDR_to_SDR_converter_CU-fsm" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter_CU.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877456 ""} { "Info" "ISGN_ENTITY_NAME" "1 DDR_to_SDR_converter_CU " "Found entity 1: DDR_to_SDR_converter_CU" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter_CU.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DDR_to_SDR_converter-rtl " "Found design unit 1: DDR_to_SDR_converter-rtl" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877457 ""} { "Info" "ISGN_ENTITY_NAME" "1 DDR_to_SDR_converter " "Found entity 1: DDR_to_SDR_converter" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer_CU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer_CU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer_CU-fsm " "Found design unit 1: synchronizer_CU-fsm" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer_CU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877458 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_CU " "Found entity 1: synchronizer_CU" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer_CU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer_EU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer_EU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer_EU-rtl " "Found design unit 1: synchronizer_EU-rtl" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer_EU.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877459 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_EU " "Found entity 1: synchronizer_EU" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer_EU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-rtl " "Found design unit 1: synchronizer-rtl" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877460 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_CU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_CU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_hram_mainconv_CU-fsm " "Found design unit 1: avs_hram_mainconv_CU-fsm" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_CU.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877461 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_mainconv_CU " "Found entity 1: avs_hram_mainconv_CU" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_CU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_hram_mainconv_EU-rtl " "Found design unit 1: avs_hram_mainconv_EU-rtl" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877462 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_mainconv_EU " "Found entity 1: avs_hram_mainconv_EU" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_hram_mainconv-rtl " "Found design unit 1: avs_hram_mainconv-rtl" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877463 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_hram_mainconv " "Found entity 1: avs_hram_mainconv" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-behavior " "Found design unit 1: d_flipflop-behavior" {  } { { "hdl/d_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/d_flipflop.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877464 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "hdl/d_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/d_flipflop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/delayer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/delayer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delayer-rtl " "Found design unit 1: delayer-rtl" {  } { { "hdl/delayer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/delayer.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877465 ""} { "Info" "ISGN_ENTITY_NAME" "1 delayer " "Found entity 1: delayer" {  } { { "hdl/delayer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/delayer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-behavior " "Found design unit 1: top_level-behavior" {  } { { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877465 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877465 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707324877604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "hdl/top_level.vhd" "pll_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324877619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll/pll.vhd" "altpll_component" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/pll/pll.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324877666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/pll/pll.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324877678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1000 " "Parameter \"clk1_divide_by\" = \"1000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877678 ""}  } { { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/pll/pll.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707324877678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324877722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324877722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324877724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delayer delayer:pllreset_generator " "Elaborating entity \"delayer\" for hierarchy \"delayer:pllreset_generator\"" {  } { { "hdl/top_level.vhd" "pllreset_generator" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324877732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop delayer:pllreset_generator\|d_flipflop:entry_dff " "Elaborating entity \"d_flipflop\" for hierarchy \"delayer:pllreset_generator\|d_flipflop:entry_dff\"" {  } { { "hdl/delayer.vhd" "entry_dff" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/delayer.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324877736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delayer delayer:switch0_generator " "Elaborating entity \"delayer\" for hierarchy \"delayer:switch0_generator\"" {  } { { "hdl/top_level.vhd" "switch0_generator" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324877752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced avs_hram_converter_TEST_advanced:PDS " "Elaborating entity \"avs_hram_converter_TEST_advanced\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\"" {  } { { "hdl/top_level.vhd" "PDS" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324877845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_avs_hram_converter avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter " "Elaborating entity \"avs_hram_converter_TEST_advanced_avs_hram_converter\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "avs_hram_converter" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324877865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_mainconv avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv " "Elaborating entity \"avs_hram_mainconv\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" "avs_hram_mainconv" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324877871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_mainconv_EU avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU " "Elaborating entity \"avs_hram_mainconv_EU\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" "EU" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324877878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|reg:addr_reg " "Elaborating entity \"reg\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|reg:addr_reg\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "addr_reg" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324877900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|reg:burstcnt_reg " "Elaborating entity \"reg\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|reg:burstcnt_reg\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "burstcnt_reg" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324877907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|reg:datain_reg " "Elaborating entity \"reg\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|reg:datain_reg\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "datain_reg" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324877914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|reg:conf_reg " "Elaborating entity \"reg\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|reg:conf_reg\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "conf_reg" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324877919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conf_builder avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|conf_builder:conf_builder_inst " "Elaborating entity \"conf_builder\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|conf_builder:conf_builder_inst\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "conf_builder_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324877923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|mux_4to1:dq_mux " "Elaborating entity \"mux_4to1\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|mux_4to1:dq_mux\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "dq_mux" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324877927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|mux_4to1:address_mux " "Elaborating entity \"mux_4to1\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|mux_4to1:address_mux\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "address_mux" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324877932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CA_builder avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|CA_builder:CA_builder_inst " "Elaborating entity \"CA_builder\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|CA_builder:CA_builder_inst\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "CA_builder_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324877939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CA_unpacker avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|CA_unpacker:CA_unpacker_inst " "Elaborating entity \"CA_unpacker\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|CA_unpacker:CA_unpacker_inst\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "CA_unpacker_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324877943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_buffer avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|tristate_buffer:dq_buffer " "Elaborating entity \"tristate_buffer\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|tristate_buffer:dq_buffer\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "dq_buffer" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324877960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_to_DDR_converter avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|SDR_to_DDR_converter:writedata_converter " "Elaborating entity \"SDR_to_DDR_converter\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|SDR_to_DDR_converter:writedata_converter\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "writedata_converter" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324877963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|SDR_to_DDR_converter:writedata_converter\|mux_2to1:outmux " "Elaborating entity \"mux_2to1\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|SDR_to_DDR_converter:writedata_converter\|mux_2to1:outmux\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/SDR_to_DDR_converter.vhd" "outmux" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/SDR_to_DDR_converter.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324877969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dll_90 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter " "Elaborating entity \"dll_90\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "clk_shifter" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324877973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" "altpll_component" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324877982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324877993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component " "Instantiated megafunction \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 5000 " "Parameter \"clk0_phase_shift\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=dll_90 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=dll_90\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324877993 ""}  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707324877993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dll_90_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/dll_90_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 dll_90_altpll " "Found entity 1: dll_90_altpll" {  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324878043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324878043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dll_90_altpll avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated " "Elaborating entity \"dll_90_altpll\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|d_flipflop:hCKen_pipe " "Elaborating entity \"d_flipflop\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|d_flipflop:hCKen_pipe\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "hCKen_pipe" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_buffer avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|tristate_buffer:RWDS_buffer " "Elaborating entity \"tristate_buffer\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|tristate_buffer:RWDS_buffer\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "RWDS_buffer" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_x8 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst " "Elaborating entity \"pll_x8\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "pll_x8_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/pll_x8.vhd" "altpll_component" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/pll_x8.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/pll_x8.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/pll_x8.vhd" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component " "Instantiated megafunction \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_x8 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_x8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878079 ""}  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/pll_x8.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/pll_x8.vhd" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707324878079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_x8_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_x8_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_x8_altpll " "Found entity 1: pll_x8_altpll" {  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_x8_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324878120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324878120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_x8_altpll avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated " "Elaborating entity \"pll_x8_altpll\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDR_to_SDR_converter avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter " "Elaborating entity \"DDR_to_SDR_converter\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "readdata_converter" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDR_to_SDR_converter_EU avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU " "Elaborating entity \"DDR_to_SDR_converter_EU\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter.vhd" "EU" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_negedge avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|dff_negedge:ndff4 " "Elaborating entity \"dff_negedge\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|dff_negedge:ndff4\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter_EU.vhd" "ndff4" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter_EU.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "voter avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|voter:voter_inst " "Elaborating entity \"voter\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|voter:voter_inst\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter_EU.vhd" "voter_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter_EU.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|reg:pipereg1 " "Elaborating entity \"reg\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|reg:pipereg1\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/voter.vhd" "pipereg1" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/voter.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|fulladder:fa00 " "Elaborating entity \"fulladder\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|fulladder:fa00\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/voter.vhd" "fa00" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/voter.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadder avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|fulladder:fa00\|halfadder:ha1_inst " "Elaborating entity \"halfadder\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|fulladder:fa00\|halfadder:ha1_inst\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/fulladder.vhd" "ha1_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/fulladder.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|reg:pipereg2 " "Elaborating entity \"reg\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|reg:pipereg2\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/voter.vhd" "pipereg2" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/voter.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|reg:pipereg3 " "Elaborating entity \"reg\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|voter:voter_inst\|reg:pipereg3\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/voter.vhd" "pipereg3" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/voter.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flipflop avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:tracker " "Elaborating entity \"t_flipflop\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:tracker\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter_EU.vhd" "tracker" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter_EU.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDR_to_SDR_converter_CU avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU " "Elaborating entity \"DDR_to_SDR_converter_CU\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_CU:CU\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter.vhd" "CU" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/DDR_to_SDR_converter.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst " "Elaborating entity \"synchronizer\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "synchronizer_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer_EU avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU " "Elaborating entity \"synchronizer_EU\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer.vhd" "EU" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_Nbit avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_Nbit:code_counter " "Elaborating entity \"counter_Nbit\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_Nbit:code_counter\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer_EU.vhd" "code_counter" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer_EU.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_flipflop avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|sr_flipflop:synchronizer " "Elaborating entity \"sr_flipflop\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|sr_flipflop:synchronizer\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer_EU.vhd" "synchronizer" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer_EU.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2bit avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|decoder_2bit:dec " "Elaborating entity \"decoder_2bit\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|decoder_2bit:dec\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer_EU.vhd" "dec" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer_EU.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_11bit_updown avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter " "Elaborating entity \"counter_11bit_updown\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer_EU.vhd" "burstlen_counter" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer_EU.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/counter_11bit_updown.vhd" "LPM_COUNTER_component" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/counter_11bit_updown.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/counter_11bit_updown.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/counter_11bit_updown.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878341 ""}  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/counter_11bit_updown.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/counter_11bit_updown.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707324878341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7lh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7lh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7lh " "Found entity 1: cntr_7lh" {  } { { "db/cntr_7lh.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/cntr_7lh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324878378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324878378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7lh avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component\|cntr_7lh:auto_generated " "Elaborating entity \"cntr_7lh\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|counter_11bit_updown:burstlen_counter\|lpm_counter:LPM_COUNTER_component\|cntr_7lh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_Nbit avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|comparator_Nbit:burstlen_cmp " "Elaborating entity \"comparator_Nbit\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_EU:EU\|comparator_Nbit:burstlen_cmp\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer_EU.vhd" "burstlen_cmp" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer_EU.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer_CU avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_CU:CU " "Elaborating entity \"synchronizer_CU\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|synchronizer:synchronizer_inst\|synchronizer_CU:CU\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer.vhd" "CU" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/synchronizer.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|mux_2to1:readdatamux " "Elaborating entity \"mux_2to1\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|mux_2to1:readdatamux\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "readdatamux" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_22bit_1pipe avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|adder_22bit_1pipe:addressgen " "Elaborating entity \"adder_22bit_1pipe\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|adder_22bit_1pipe:addressgen\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "addressgen" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|adder_22bit_1pipe:addressgen\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|adder_22bit_1pipe:addressgen\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/adder_22bit_1pipe.vhd" "LPM_ADD_SUB_component" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/adder_22bit_1pipe.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|adder_22bit_1pipe:addressgen\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|adder_22bit_1pipe:addressgen\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/adder_22bit_1pipe.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/adder_22bit_1pipe.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|adder_22bit_1pipe:addressgen\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|adder_22bit_1pipe:addressgen\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Parameter \"lpm_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878442 ""}  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/adder_22bit_1pipe.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/adder_22bit_1pipe.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707324878442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_89k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_89k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_89k " "Found entity 1: add_sub_89k" {  } { { "db/add_sub_89k.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/add_sub_89k.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324878487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324878487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_89k avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|adder_22bit_1pipe:addressgen\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_89k:auto_generated " "Elaborating entity \"add_sub_89k\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|adder_22bit_1pipe:addressgen\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_89k:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_14bit avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|timer_14bit:deadline_timer " "Elaborating entity \"timer_14bit\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|timer_14bit:deadline_timer\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "deadline_timer" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_Nbit avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|timer_14bit:deadline_timer\|counter_Nbit:cnt " "Elaborating entity \"counter_Nbit\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|timer_14bit:deadline_timer\|counter_Nbit:cnt\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/timer_14bit.vhd" "cnt" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/timer_14bit.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_mainconv_CU avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_CU:CU " "Elaborating entity \"avs_hram_mainconv_CU\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_CU:CU\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" "CU" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl:clkctrl " "Elaborating entity \"avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl:clkctrl\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" "clkctrl" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl:clkctrl\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl:clkctrl\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0:altclkctrl_0\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl.vhd" "altclkctrl_0" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl:clkctrl\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0:altclkctrl_0\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub:avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub_component " "Elaborating entity \"avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl:clkctrl\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0:altclkctrl_0\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub:avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub_component\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0.v" "avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub_component" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|altera_reset_controller:rst_controller\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" "rst_controller" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_instruction_OCROM avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_instruction_OCROM:instruction_ocrom " "Elaborating entity \"avs_hram_converter_TEST_advanced_instruction_OCROM\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_instruction_OCROM:instruction_ocrom\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "instruction_ocrom" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_instruction_OCROM:instruction_ocrom\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_instruction_OCROM:instruction_ocrom\|altsyncram:the_altsyncram\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_instruction_OCROM.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_instruction_OCROM.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_instruction_OCROM:instruction_ocrom\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_instruction_OCROM:instruction_ocrom\|altsyncram:the_altsyncram\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_instruction_OCROM.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_instruction_OCROM.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_instruction_OCROM:instruction_ocrom\|altsyncram:the_altsyncram " "Instantiated megafunction \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_instruction_OCROM:instruction_ocrom\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/SBT_workspace/avs_hram_converter_TEST_advanced/mem_init/avs_hram_converter_TEST_advanced_instruction_OCROM.hex " "Parameter \"init_file\" = \"/home/andrea/Documents/Tesi_287628/287628/hyperram_system/SBT_workspace/avs_hram_converter_TEST_advanced/mem_init/avs_hram_converter_TEST_advanced_instruction_OCROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324878626 ""}  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_instruction_OCROM.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_instruction_OCROM.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707324878626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_klu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_klu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_klu1 " "Found entity 1: altsyncram_klu1" {  } { { "db/altsyncram_klu1.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altsyncram_klu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324878666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324878666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_klu1 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_instruction_OCROM:instruction_ocrom\|altsyncram:the_altsyncram\|altsyncram_klu1:auto_generated " "Elaborating entity \"altsyncram_klu1\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_instruction_OCROM:instruction_ocrom\|altsyncram:the_altsyncram\|altsyncram_klu1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_leds avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_leds:leds " "Elaborating entity \"avs_hram_converter_TEST_advanced_leds\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_leds:leds\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "leds" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2 " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "nios2" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2.v" "cpu" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324878738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_test_bench avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_test_bench:the_avs_hram_converter_TEST_advanced_nios2_cpu_test_bench " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_test_bench\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_test_bench:the_avs_hram_converter_TEST_advanced_nios2_cpu_test_bench\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_avs_hram_converter_TEST_advanced_nios2_cpu_test_bench" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 5950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_ic_data_module avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_ic_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_data " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_ic_data_module\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_ic_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_data\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "avs_hram_converter_TEST_advanced_nios2_cpu_ic_data" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 6952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_ic_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_ic_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_ic_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_ic_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_ic_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_ic_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879166 ""}  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707324879166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5jd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5jd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5jd1 " "Found entity 1: altsyncram_5jd1" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altsyncram_5jd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324879217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324879217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5jd1 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_ic_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated " "Elaborating entity \"altsyncram_5jd1\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_ic_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 7018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879258 ""}  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707324879258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a7d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a7d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a7d1 " "Found entity 1: altsyncram_a7d1" {  } { { "db/altsyncram_a7d1.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altsyncram_a7d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324879297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324879297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a7d1 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_a7d1:auto_generated " "Elaborating entity \"altsyncram_a7d1\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_a7d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_bht_module avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_bht_module:avs_hram_converter_TEST_advanced_nios2_cpu_bht " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_bht_module\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_bht_module:avs_hram_converter_TEST_advanced_nios2_cpu_bht\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "avs_hram_converter_TEST_advanced_nios2_cpu_bht" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 7216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_bht_module:avs_hram_converter_TEST_advanced_nios2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_bht_module:avs_hram_converter_TEST_advanced_nios2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_bht_module:avs_hram_converter_TEST_advanced_nios2_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_bht_module:avs_hram_converter_TEST_advanced_nios2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_bht_module:avs_hram_converter_TEST_advanced_nios2_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_bht_module:avs_hram_converter_TEST_advanced_nios2_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879331 ""}  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707324879331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_27d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_27d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_27d1 " "Found entity 1: altsyncram_27d1" {  } { { "db/altsyncram_27d1.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altsyncram_27d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324879370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324879370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_27d1 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_bht_module:avs_hram_converter_TEST_advanced_nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_27d1:auto_generated " "Elaborating entity \"altsyncram_27d1\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_bht_module:avs_hram_converter_TEST_advanced_nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_27d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a_module avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a_module:avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a_module\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a_module:avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 8157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a_module:avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a_module:avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a_module:avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a_module:avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a_module:avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a_module:avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879394 ""}  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707324879394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ic1 " "Found entity 1: altsyncram_8ic1" {  } { { "db/altsyncram_8ic1.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altsyncram_8ic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324879439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324879439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ic1 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a_module:avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8ic1:auto_generated " "Elaborating entity \"altsyncram_8ic1\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a_module:avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8ic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_b_module avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_b_module:avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_b " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_b_module\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_b_module:avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_b\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "avs_hram_converter_TEST_advanced_nios2_cpu_register_bank_b" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 8175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 8632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONE10LP " "Parameter \"selected_device_family\" = \"CYCLONE10LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879495 ""}  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707324879495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_hkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_hkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_hkp2 " "Found entity 1: altera_mult_add_hkp2" {  } { { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altera_mult_add_hkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324879537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324879537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_hkp2 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated " "Elaborating entity \"altera_mult_add_hkp2\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_hkp2.v" "altera_mult_add_rtl1" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone 10 LP " "Parameter \"selected_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324879632 ""}  } { { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707324879632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879639 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879647 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879657 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879672 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879707 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879720 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879737 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879755 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879769 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879779 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879793 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879889 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879925 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879935 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879951 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879968 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879981 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879994 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324879999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 9054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324880493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324880502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324880513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880513 ""}  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707324880513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oic1 " "Found entity 1: altsyncram_oic1" {  } { { "db/altsyncram_oic1.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altsyncram_oic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324880554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324880554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oic1 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_oic1:auto_generated " "Elaborating entity \"altsyncram_oic1\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_oic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324880555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "avs_hram_converter_TEST_advanced_nios2_cpu_dc_data" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 9120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324880567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324880576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324880584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880584 ""}  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707324880584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ddf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ddf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ddf1 " "Found entity 1: altsyncram_ddf1" {  } { { "db/altsyncram_ddf1.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altsyncram_ddf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324880629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324880629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ddf1 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_ddf1:auto_generated " "Elaborating entity \"altsyncram_ddf1\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_data_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_ddf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324880630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 9232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324880650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324880658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324880667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324880667 ""}  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707324880667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k3d1 " "Found entity 1: altsyncram_k3d1" {  } { { "db/altsyncram_k3d1.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altsyncram_k3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324880711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324880711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k3d1 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_k3d1:auto_generated " "Elaborating entity \"altsyncram_k3d1\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim_module:avs_hram_converter_TEST_advanced_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_k3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324880712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_nios2_gen2_rtl_module avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl " "Elaborating entity \"altera_nios2_gen2_rtl_module\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_nios2_rtl" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 9811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324880792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 10016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324880990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 3119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_altera_std_synchronizer" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 634 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324881040 ""}  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 634 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707324881040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_break avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_break:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_break " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_break\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_break:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_break\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_break" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 3149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_xbrk avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_xbrk:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_xbrk\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_xbrk:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_xbrk\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_xbrk" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 3172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_dbrk avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_dbrk:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_dbrk\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_dbrk:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_dbrk\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_dbrk" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 3199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_itrace avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_itrace:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_itrace " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_itrace\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_itrace:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_itrace\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_itrace" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 3237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_dtrace avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_dtrace:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_dtrace\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_dtrace:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_dtrace\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_dtrace" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_td_mode avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_dtrace:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_dtrace\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_td_mode:avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_td_mode\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_dtrace:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_dtrace\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_td_mode:avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 1773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_compute_input_tm_cnt avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 2086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo_wrptr_inc avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 2095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo_cnt_inc avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo_cnt_inc:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo_cnt_inc:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_pib avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_pib:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_pib " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_pib\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_pib:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_pib\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_pib" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_im avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_im:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_im " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_im\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_im:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_im\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_im" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_nios2_avalon_reg avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_avalon_reg:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_avalon_reg " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_nios2_avalon_reg\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_avalon_reg:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_avalon_reg\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_avalon_reg" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 3305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 3325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem\|avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module:avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem\|avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module:avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 2872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem\|avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module:avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem\|avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module:avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 2696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem\|avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module:avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem\|avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module:avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 2696 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem\|avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module:avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem\|avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module:avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324881210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324881210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324881210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324881210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324881210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324881210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324881210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324881210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324881210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324881210 ""}  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 2696 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707324881210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3c71 " "Found entity 1: altsyncram_3c71" {  } { { "db/altsyncram_3c71.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altsyncram_3c71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324881254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324881254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3c71 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem\|avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module:avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated " "Elaborating entity \"altsyncram_3c71\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem\|avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram_module:avs_hram_converter_TEST_advanced_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 3427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper\|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper\|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper.v" "the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper\|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk " "Elaborating entity \"avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper\|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper.v" "the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_sysclk" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_phy\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper.v" "avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_phy" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_phy\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_phy " "Instantiated megafunction \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324881332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324881332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324881332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324881332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324881332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324881332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324881332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324881332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324881332 ""}  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707324881332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881334 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_switches avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_switches:switches " "Elaborating entity \"avs_hram_converter_TEST_advanced_switches\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_switches:switches\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "switches" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_mm_interconnect_0 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"avs_hram_converter_TEST_advanced_mm_interconnect_0\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "mm_interconnect_0" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324881775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "nios2_data_master_translator" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avs_hram_converter_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avs_hram_converter_avalon_slave_translator\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "avs_hram_converter_avalon_slave_translator" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_s1_translator\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "switches_s1_translator" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:instruction_ocrom_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:instruction_ocrom_s1_translator\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "instruction_ocrom_s1_translator" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "nios2_data_master_agent" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 1068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avs_hram_converter_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avs_hram_converter_avalon_slave_agent\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "avs_hram_converter_avalon_slave_agent" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avs_hram_converter_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avs_hram_converter_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "avs_hram_converter_avalon_slave_agent_rsp_fifo" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 1193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_debug_mem_slave_agent\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "nios2_debug_mem_slave_agent" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 1277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "nios2_debug_mem_slave_agent_rsp_fifo" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 1318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:instruction_ocrom_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:instruction_ocrom_s1_agent\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "instruction_ocrom_s1_agent" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 1652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_mm_interconnect_0_router avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router:router " "Elaborating entity \"avs_hram_converter_TEST_advanced_mm_interconnect_0_router\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router:router\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "router" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 1709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_mm_interconnect_0_router_default_decode avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router:router\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"avs_hram_converter_TEST_advanced_mm_interconnect_0_router_default_decode\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router:router\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001:router_001\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "router_001" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 1725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001_default_decode avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001:router_001\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001_default_decode\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001:router_001\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002:router_002\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "router_002" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 1741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002_default_decode avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002:router_002\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002_default_decode\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002:router_002\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003:router_003\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "router_003" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 1757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003_default_decode avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003:router_003\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003_default_decode\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003:router_003\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004:router_004\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "router_004" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 1773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004_default_decode avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004:router_004\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004_default_decode\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004:router_004\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006:router_006\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "router_006" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 1805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006_default_decode avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006:router_006\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006_default_decode\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006:router_006\|avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_data_master_limiter\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "nios2_data_master_limiter" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 1855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_instruction_master_limiter\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "nios2_instruction_master_limiter" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 1905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:instruction_ocrom_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:instruction_ocrom_s1_burst_adapter\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "instruction_ocrom_s1_burst_adapter" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 1955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:instruction_ocrom_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:instruction_ocrom_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "cmd_demux" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 1990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux_001 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux_001\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 2013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "cmd_mux" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 2030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 2053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "rsp_demux" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 2121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux_001 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux_001\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 2144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "rsp_mux" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 2230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux_001 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux_001\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 2253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "avs_hram_converter_avalon_slave_cmd_width_adapter" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 2319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "avs_hram_converter_avalon_slave_rsp_width_adapter" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 2385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882554 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707324882564 "|top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707324882565 "|top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707324882565 "|top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 2546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_error_adapter_0 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0.v" 2575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0\|avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_TEST_advanced_irq_mapper avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_irq_mapper:irq_mapper " "Elaborating entity \"avs_hram_converter_TEST_advanced_irq_mapper\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_irq_mapper:irq_mapper\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "irq_mapper" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_test_advanced_rst_controller avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_test_advanced_rst_controller:rst_controller " "Elaborating entity \"avs_hram_converter_test_advanced_rst_controller\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_test_advanced_rst_controller:rst_controller\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "rst_controller" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882642 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req avs_hram_converter_test_advanced_rst_controller.vhd(55) " "VHDL Signal Declaration warning at avs_hram_converter_test_advanced_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_test_advanced_rst_controller.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_test_advanced_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1707324882642 "|top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_test_advanced_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_test_advanced_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_test_advanced_rst_controller.vhd" "rst_controller" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_test_advanced_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_hram_converter_test_advanced_rst_controller_001 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001 " "Elaborating entity \"avs_hram_converter_test_advanced_rst_controller_001\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "rst_controller_001" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_test_advanced_rst_controller_001.vhd" "rst_controller_001" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_test_advanced_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324882657 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1707324885158 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.02.07.17:54:49 Progress: Loading sld1fdddc61/alt_sld_fab_wrapper_hw.tcl " "2024.02.07.17:54:49 Progress: Loading sld1fdddc61/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324889568 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324891755 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324891904 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324893300 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324893503 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324893709 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324893943 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324893946 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324893946 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1707324894620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1fdddc61/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1fdddc61/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1fdddc61/alt_sld_fab.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/ip/sld1fdddc61/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324894988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324894988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1fdddc61/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1fdddc61/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1fdddc61/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/ip/sld1fdddc61/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324895156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324895156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1fdddc61/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1fdddc61/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1fdddc61/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/ip/sld1fdddc61/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324895158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324895158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1fdddc61/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1fdddc61/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1fdddc61/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/ip/sld1fdddc61/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324895292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324895292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1fdddc61/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1fdddc61/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1fdddc61/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/ip/sld1fdddc61/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324895448 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1fdddc61/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/ip/sld1fdddc61/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324895448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324895448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1fdddc61/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1fdddc61/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1fdddc61/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/ip/sld1fdddc61/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324895588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324895588 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "delayer:switch0_generator\|d_flipflop:entry_dff\|dout_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"delayer:switch0_generator\|d_flipflop:entry_dff\|dout_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707324901537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 100 " "Parameter TAP_DISTANCE set to 100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707324901537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707324901537 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707324901537 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|reg:cntpipe1\|dout_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|reg:cntpipe1\|dout_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707324901537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707324901537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 11 " "Parameter WIDTH set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707324901537 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707324901537 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1707324901537 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707324901539 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707324901539 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707324901539 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1707324901539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "delayer:switch0_generator\|d_flipflop:entry_dff\|altshift_taps:dout_rtl_0 " "Elaborated megafunction instantiation \"delayer:switch0_generator\|d_flipflop:entry_dff\|altshift_taps:dout_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324901654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "delayer:switch0_generator\|d_flipflop:entry_dff\|altshift_taps:dout_rtl_0 " "Instantiated megafunction \"delayer:switch0_generator\|d_flipflop:entry_dff\|altshift_taps:dout_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324901654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 100 " "Parameter \"TAP_DISTANCE\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324901654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324901654 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707324901654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_d7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_d7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_d7m " "Found entity 1: shift_taps_d7m" {  } { { "db/shift_taps_d7m.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/shift_taps_d7m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324901693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324901693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_me81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_me81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_me81 " "Found entity 1: altsyncram_me81" {  } { { "db/altsyncram_me81.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altsyncram_me81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324901740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324901740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3rf " "Found entity 1: cntr_3rf" {  } { { "db/cntr_3rf.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/cntr_3rf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324901779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324901779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mgc " "Found entity 1: cmpr_mgc" {  } { { "db/cmpr_mgc.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/cmpr_mgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324901822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324901822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|reg:cntpipe1\|altshift_taps:dout_rtl_0 " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|reg:cntpipe1\|altshift_taps:dout_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324901895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|reg:cntpipe1\|altshift_taps:dout_rtl_0 " "Instantiated megafunction \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|reg:cntpipe1\|altshift_taps:dout_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324901895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324901895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 11 " "Parameter \"WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324901895 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707324901895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_06m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_06m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_06m " "Found entity 1: shift_taps_06m" {  } { { "db/shift_taps_06m.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/shift_taps_06m.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324901939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324901939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ik31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ik31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ik31 " "Found entity 1: altsyncram_ik31" {  } { { "db/altsyncram_ik31.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/altsyncram_ik31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324901980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324901980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r3e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r3e " "Found entity 1: add_sub_r3e" {  } { { "db/add_sub_r3e.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/add_sub_r3e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324902027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324902027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vof.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vof.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vof " "Found entity 1: cntr_vof" {  } { { "db/cntr_vof.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/cntr_vof.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324902066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324902066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hgc " "Found entity 1: cmpr_hgc" {  } { { "db/cmpr_hgc.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/cmpr_hgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324902108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324902108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324902135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324902135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324902135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324902135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324902135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324902135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324902135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324902135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324902135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324902135 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707324902135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_cp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cp01 " "Found entity 1: mult_cp01" {  } { { "db/mult_cp01.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/mult_cp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324902172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324902172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324902185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell:the_avs_hram_converter_TEST_advanced_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324902185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324902185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324902185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324902185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324902185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324902185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324902185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324902185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707324902185 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707324902185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c011 " "Found entity 1: mult_c011" {  } { { "db/mult_c011.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/mult_c011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707324902232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324902232 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Embedded Processor Encrypted output " "\"Nios II Embedded Processor Encrypted output\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1707324903412 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1707324903412 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Nios II Processor will be deactivated when the evaluation time expires. " "Nios II Processor will be deactivated when the evaluation time expires." {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1707324903476 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1707324903476 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1707324903476 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1707324903476 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1707324903500 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 7622 -1 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 4053 -1 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.v" 5873 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1707324903704 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1707324903704 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324905979 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "191 " "191 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1707324909444 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324909754 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/output_files/hyperram_system.map.smsg " "Generated suppressed messages file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/output_files/hyperram_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324910862 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "4 0 3 0 0 " "Adding 4 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707324914847 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707324914847 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slowClk " "No output dependent on input pin \"slowClk\"" {  } { { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707324915348 "|top_level|slowClk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707324915348 "|top_level|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuSpiCk " "No output dependent on input pin \"mcuSpiCk\"" {  } { { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707324915348 "|top_level|mcuSpiCk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuSpiCs " "No output dependent on input pin \"mcuSpiCs\"" {  } { { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707324915348 "|top_level|mcuSpiCs"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuUartTx " "No output dependent on input pin \"mcuUartTx\"" {  } { { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707324915348 "|top_level|mcuUartTx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuI2cScl " "No output dependent on input pin \"mcuI2cScl\"" {  } { { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707324915348 "|top_level|mcuI2cScl"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1707324915348 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4617 " "Implemented 4617 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707324915349 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707324915349 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "46 " "Implemented 46 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1707324915349 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4293 " "Implemented 4293 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707324915349 ""} { "Info" "ICUT_CUT_TM_RAMS" "247 " "Implemented 247 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1707324915349 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1707324915349 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1707324915349 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707324915349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "595 " "Peak virtual memory: 595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707324915444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  7 17:55:15 2024 " "Processing ended: Wed Feb  7 17:55:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707324915444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707324915444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707324915444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707324915444 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1707324917151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707324917152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  7 17:55:16 2024 " "Processing started: Wed Feb  7 17:55:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707324917152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1707324917152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hyperram_system -c hyperram_system " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hyperram_system -c hyperram_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1707324917152 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1707324917187 ""}
{ "Info" "0" "" "Project  = hyperram_system" {  } {  } 0 0 "Project  = hyperram_system" 0 0 "Fitter" 0 0 1707324917187 ""}
{ "Info" "0" "" "Revision = hyperram_system" {  } {  } 0 0 "Revision = hyperram_system" 0 0 "Fitter" 0 0 1707324917187 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1707324917343 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1707324917343 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hyperram_system 10CL025YE144C8G " "Selected device 10CL025YE144C8G for design \"hyperram_system\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1707324917372 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707324917440 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707324917441 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 90 5000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (5000 ps) for avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1707324917496 ""}  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1707324917496 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1707324917497 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1000 0 0 " "Implementing clock multiplication of 1, clock division of 1000, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1707324917497 ""}  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1707324917497 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|wire_pll1_clk\[0\] 8 1 0 0 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_x8_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1707324917498 ""}  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_x8_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1707324917498 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_instruction_OCROM:instruction_ocrom\|altsyncram:the_altsyncram\|altsyncram_klu1:auto_generated\|ram_block1a13 " "Atom \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_instruction_OCROM:instruction_ocrom\|altsyncram:the_altsyncram\|altsyncram_klu1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1707324917500 "|top_level|avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_instruction_OCROM:instruction_ocrom|altsyncram:the_altsyncram|altsyncram_klu1:auto_generated|ram_block1a13"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1707324917500 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1707324917693 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1707324917699 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YE144C8G " "Device 10CL006YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707324917995 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YE144C8G " "Device 10CL010YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707324917995 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YE144C8G " "Device 10CL016YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707324917995 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1707324917995 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 13365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707324918014 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 13367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707324918014 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1707324918014 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1707324918015 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1707324918015 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1707324918022 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1707324918317 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 " "The parameters of the PLL avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 and the PLL avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 and PLL avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1707324918897 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 8 " "The value of the parameter \"M\" for the PLL atom avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 is 8" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1707324918897 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1707324918897 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 and PLL avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1707324918897 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 12304 " "The value of the parameter \"Min Lock Period\" for the PLL atom avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 is 12304" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1707324918897 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1707324918897 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 and PLL avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1707324918897 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 26664 " "The value of the parameter \"Max Lock Period\" for the PLL atom avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 is 26664" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1707324918897 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1707324918897 ""}  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_x8_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4405 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4427 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v" 81 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1707324918897 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1707324918988 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1000 0 0 " "Implementing clock multiplication of 1, clock division of 1000, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1707324918988 ""}  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1707324918988 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 90 5000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (5000 ps) for avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1707324918990 ""}  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1707324918990 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|wire_pll1_clk\[0\] 8 1 0 0 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_x8_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1707324918992 ""}  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_x8_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1707324918992 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324919684 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324919684 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324919684 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324919684 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324919684 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324919684 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324919684 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324919684 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324919684 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324919684 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1707324919684 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324919684 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1707324919684 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324919684 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1707324919684 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324919684 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324919684 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1707324919684 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1707324919684 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1707324919771 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1707324919773 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1707324919773 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1707324919783 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1707324919819 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1707324919853 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1707324919907 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "rwdsgen " "Overwriting existing clock: rwdsgen" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1707324919907 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "shifted_clock " "Overwriting existing clock: shifted_clock" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1707324919907 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "clk_x8 " "Overwriting existing clock: clk_x8" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1707324919908 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1707324919908 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1707324919970 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1707324920024 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707324920024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707324920024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707324920024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "100000.000    clk_10kHz " "100000.000    clk_10kHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707324920024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    clk_50MHz " "  20.000    clk_50MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707324920024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500       clk_x8 " "   2.500       clk_x8" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707324920024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       hBusCk " "  20.000       hBusCk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707324920024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000      mainClk " " 100.000      mainClk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707324920024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      rwdsgen " "  20.000      rwdsgen" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707324920024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 shifted_clock " "  20.000 shifted_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707324920024 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1707324920024 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Promoted node avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl:clkctrl\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0:altclkctrl_0\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub:avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub_component\|clkctrl1 Global Clock CLKCTRL_G13 " "Automatically promoted avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl:clkctrl\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0:altclkctrl_0\|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub:avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G13" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707324920797 ""}  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707324920797 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707324920798 ""}  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_x8_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707324920798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "mainClk~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Promoted node mainClk~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707324920798 ""}  } { { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 13347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707324920798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707324920798 ""}  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707324920798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707324920798 ""}  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707324920798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707324920798 ""}  } { { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 12599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707324920798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out  " "Automatically promoted node avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707324920798 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out~0 " "Destination node avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|DDR_to_SDR_converter:readdata_converter\|DDR_to_SDR_converter_EU:EU\|t_flipflop:rwdsgen\|dummy_out~0" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/t_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/t_flipflop.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 7904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1707324920798 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1707324920798 ""}  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/t_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/t_flipflop.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 4977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707324920798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707324920798 ""}  } { { "pzdyqx.vhd" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/pzdyqx.vhd" 829 0 0 } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 12708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707324920798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707324920798 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 12847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1707324920798 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1707324920798 ""}  } { { "pzdyqx.vhd" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 12686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707324920798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707324920798 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 6024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1707324920798 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci\|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 1517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1707324920798 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_nios2:nios2\|avs_hram_converter_TEST_advanced_nios2_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 5164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1707324920798 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1707324920798 ""}  } { { "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707324920798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_test_advanced_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_test_advanced_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707324920798 ""}  } { { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 6019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707324920798 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1707324921785 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707324921795 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707324921796 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707324921812 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707324921834 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1707324921852 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1707324922192 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 Block RAM " "Packed 2 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1707324922203 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1707324922203 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1707324922203 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "48 " "Created 48 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1707324922203 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1707324922203 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 0 " "PLL \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 driven by pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1\" is driven by pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" 136 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 551 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" 232 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" 50 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 367 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 245 0 0 } } { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v" 47 -1 0 } } { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/pll/pll.vhd" 144 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 115 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1707324922323 ""}  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" 136 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 551 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" 232 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" 50 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 367 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 245 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1707324922323 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" 136 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 551 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" 232 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" 50 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 367 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 245 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1707324922324 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 clk\[0\] hBusCk~output " "PLL \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"hBusCk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" 136 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 551 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" 232 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" 50 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 367 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 245 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 21 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1707324922324 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1 clk\[0\] hBusnCk~output " "PLL \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|dll_90:clk_shifter\|altpll:altpll_component\|dll_90_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"hBusnCk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/dll_90_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/dll_90_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/dll_90.vhd" 136 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 551 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" 232 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" 50 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 367 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 245 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 22 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1707324922324 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 driven by mainClk~inputclkctrl which is OUTCLK output port of Clock control block type node mainClk~inputclkctrl " "Input port INCLK\[0\] of node \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" is driven by mainClk~inputclkctrl which is OUTCLK output port of Clock control block type node mainClk~inputclkctrl" {  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/pll/pll.vhd" 144 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 115 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 16 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1707324922327 ""}  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/pll/pll.vhd" 144 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 115 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1707324922327 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 0 " "PLL \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1 driven by pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"avs_hram_converter_TEST_advanced:PDS\|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter\|avs_hram_mainconv:avs_hram_mainconv\|avs_hram_mainconv_EU:EU\|pll_x8:pll_x8_inst\|altpll:altpll_component\|pll_x8_altpll:auto_generated\|pll1\" is driven by pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_x8_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/pll_x8.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/pll_x8.vhd" 136 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 599 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" 232 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" 50 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 367 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 245 0 0 } } { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_altpll.v" 47 -1 0 } } { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/pll/pll.vhd" 144 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 115 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1707324922343 ""}  } { { "db/pll_x8_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/db/pll_x8_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/pll_x8.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/pll_x8.vhd" 136 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv_EU.vhd" 599 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_mainconv.vhd" 232 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_avs_hram_converter.v" 50 0 0 } } { "avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/avs_hram_converter_TEST_advanced.vhd" 367 0 0 } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 245 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1707324922343 ""}
{ "Warning" "WFSAC_FSAC_CK_CKN_PLACED_ON_PLL_PIN" "hBusnCk " "CK/CKn pin hBusnCk has been placed on a PLL CLKOUT pin. The pin should be placed on Differential IO (DIFFIO) pins only." {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusnCk } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusnCk" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176687 "CK/CKn pin %1!s! has been placed on a PLL CLKOUT pin. The pin should be placed on Differential IO (DIFFIO) pins only." 0 0 "Fitter" 0 -1 1707324922650 ""}
{ "Warning" "WFSAC_FSAC_CK_CKN_PLACED_ON_PLL_PIN" "hBusCk " "CK/CKn pin hBusCk has been placed on a PLL CLKOUT pin. The pin should be placed on Differential IO (DIFFIO) pins only." {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusCk } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusCk" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176687 "CK/CKn pin %1!s! has been placed on a PLL CLKOUT pin. The pin should be placed on Differential IO (DIFFIO) pins only." 0 0 "Fitter" 0 -1 1707324922650 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707324922664 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1707324922674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1707324924267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707324925879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1707324925954 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1707324933637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707324933637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1707324934899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1707324939458 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1707324939458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1707324942611 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1707324942611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707324942613 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.24 " "Total time spent on timing analysis during the Fitter is 5.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1707324942897 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707324942960 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707324943640 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707324943643 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707324944489 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707324946632 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1707324947297 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuI2cScl 3.3-V LVTTL 6 " "Pin mcuI2cScl uses I/O standard 3.3-V LVTTL at 6" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuI2cScl } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuI2cScl" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1707324947326 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "52 Cyclone 10 LP " "52 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "slowClk 3.3-V LVTTL 23 " "Pin slowClk uses I/O standard 3.3-V LVTTL at 23" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { slowClk } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "slowClk" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVTTL 24 " "Pin reset uses I/O standard 3.3-V LVTTL at 24" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { reset } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuSpiCk 3.3-V LVTTL 25 " "Pin mcuSpiCk uses I/O standard 3.3-V LVTTL at 25" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiCk } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiCk" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuSpiCs 3.3-V LVTTL 11 " "Pin mcuSpiCs uses I/O standard 3.3-V LVTTL at 11" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiCs } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiCs" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuUartTx 3.3-V LVTTL 10 " "Pin mcuUartTx uses I/O standard 3.3-V LVTTL at 10" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuUartTx } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuUartTx" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[0\] 3.3-V LVTTL 58 " "Pin hBusD\[0\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[0] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[0\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[1\] 3.3-V LVTTL 59 " "Pin hBusD\[1\] uses I/O standard 3.3-V LVTTL at 59" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[1] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[1\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[2\] 3.3-V LVTTL 49 " "Pin hBusD\[2\] uses I/O standard 3.3-V LVTTL at 49" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[2] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[2\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[3\] 3.3-V LVTTL 50 " "Pin hBusD\[3\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[3] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[3\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[4\] 3.3-V LVTTL 46 " "Pin hBusD\[4\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[4] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[4\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[5\] 3.3-V LVTTL 60 " "Pin hBusD\[5\] uses I/O standard 3.3-V LVTTL at 60" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[5] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[5\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[6\] 3.3-V LVTTL 65 " "Pin hBusD\[6\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[6] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[6\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[7\] 3.3-V LVTTL 66 " "Pin hBusD\[7\] uses I/O standard 3.3-V LVTTL at 66" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[7] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[7\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusRwds 3.3-V LVTTL 51 " "Pin hBusRwds uses I/O standard 3.3-V LVTTL at 51" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusRwds } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusRwds" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuSpiIo\[0\] 3.3-V LVTTL 33 " "Pin mcuSpiIo\[0\] uses I/O standard 3.3-V LVTTL at 33" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[0] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[0\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuSpiIo\[1\] 3.3-V LVTTL 32 " "Pin mcuSpiIo\[1\] uses I/O standard 3.3-V LVTTL at 32" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[1] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[1\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuSpiIo\[2\] 3.3-V LVTTL 31 " "Pin mcuSpiIo\[2\] uses I/O standard 3.3-V LVTTL at 31" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[2] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[2\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuSpiIo\[3\] 3.3-V LVTTL 28 " "Pin mcuSpiIo\[3\] uses I/O standard 3.3-V LVTTL at 28" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[3] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[3\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuI2cSda 3.3-V LVTTL 7 " "Pin mcuI2cSda uses I/O standard 3.3-V LVTTL at 7" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuI2cSda } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuI2cSda" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[0\] 3.3-V LVTTL 76 " "Pin lsasBus\[0\] uses I/O standard 3.3-V LVTTL at 76" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[0] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[0\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[1\] 3.3-V LVTTL 77 " "Pin lsasBus\[1\] uses I/O standard 3.3-V LVTTL at 77" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[1] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[1\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[2\] 3.3-V LVTTL 80 " "Pin lsasBus\[2\] uses I/O standard 3.3-V LVTTL at 80" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[2] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[2\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[3\] 3.3-V LVTTL 83 " "Pin lsasBus\[3\] uses I/O standard 3.3-V LVTTL at 83" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[3] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[3\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[4\] 3.3-V LVTTL 85 " "Pin lsasBus\[4\] uses I/O standard 3.3-V LVTTL at 85" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[4] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[4\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[5\] 3.3-V LVTTL 86 " "Pin lsasBus\[5\] uses I/O standard 3.3-V LVTTL at 86" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[5] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[5\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[6\] 3.3-V LVTTL 87 " "Pin lsasBus\[6\] uses I/O standard 3.3-V LVTTL at 87" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[6] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[6\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[7\] 3.3-V LVTTL 98 " "Pin lsasBus\[7\] uses I/O standard 3.3-V LVTTL at 98" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[7] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[7\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[8\] 3.3-V LVTTL 99 " "Pin lsasBus\[8\] uses I/O standard 3.3-V LVTTL at 99" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[8] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[8\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[9\] 3.3-V LVTTL 100 " "Pin lsasBus\[9\] uses I/O standard 3.3-V LVTTL at 100" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[9] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[9\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[10\] 3.3-V LVTTL 101 " "Pin lsasBus\[10\] uses I/O standard 3.3-V LVTTL at 101" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[10] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[10\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[11\] 3.3-V LVTTL 103 " "Pin lsasBus\[11\] uses I/O standard 3.3-V LVTTL at 103" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[11] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[11\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[12\] 3.3-V LVTTL 105 " "Pin lsasBus\[12\] uses I/O standard 3.3-V LVTTL at 105" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[12] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[12\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[13\] 3.3-V LVTTL 106 " "Pin lsasBus\[13\] uses I/O standard 3.3-V LVTTL at 106" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[13] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[13\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[14\] 3.3-V LVTTL 111 " "Pin lsasBus\[14\] uses I/O standard 3.3-V LVTTL at 111" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[14] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[14\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[15\] 3.3-V LVTTL 112 " "Pin lsasBus\[15\] uses I/O standard 3.3-V LVTTL at 112" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[15] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[15\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[16\] 3.3-V LVTTL 113 " "Pin lsasBus\[16\] uses I/O standard 3.3-V LVTTL at 113" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[16] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[16\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[17\] 3.3-V LVTTL 114 " "Pin lsasBus\[17\] uses I/O standard 3.3-V LVTTL at 114" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[17] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[17\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[18\] 3.3-V LVTTL 115 " "Pin lsasBus\[18\] uses I/O standard 3.3-V LVTTL at 115" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[18] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[18\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[19\] 3.3-V LVTTL 119 " "Pin lsasBus\[19\] uses I/O standard 3.3-V LVTTL at 119" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[19] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[19\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[20\] 3.3-V LVTTL 120 " "Pin lsasBus\[20\] uses I/O standard 3.3-V LVTTL at 120" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[20] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[20\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[21\] 3.3-V LVTTL 121 " "Pin lsasBus\[21\] uses I/O standard 3.3-V LVTTL at 121" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[21] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[21\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[22\] 3.3-V LVTTL 125 " "Pin lsasBus\[22\] uses I/O standard 3.3-V LVTTL at 125" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[22] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[22\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[23\] 3.3-V LVTTL 132 " "Pin lsasBus\[23\] uses I/O standard 3.3-V LVTTL at 132" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[23] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[23\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[24\] 3.3-V LVTTL 133 " "Pin lsasBus\[24\] uses I/O standard 3.3-V LVTTL at 133" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[24] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[24\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[25\] 3.3-V LVTTL 135 " "Pin lsasBus\[25\] uses I/O standard 3.3-V LVTTL at 135" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[25] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[25\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[26\] 3.3-V LVTTL 136 " "Pin lsasBus\[26\] uses I/O standard 3.3-V LVTTL at 136" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[26] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[26\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[27\] 3.3-V LVTTL 137 " "Pin lsasBus\[27\] uses I/O standard 3.3-V LVTTL at 137" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[27] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[27\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[28\] 3.3-V LVTTL 141 " "Pin lsasBus\[28\] uses I/O standard 3.3-V LVTTL at 141" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[28] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[28\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[29\] 3.3-V LVTTL 142 " "Pin lsasBus\[29\] uses I/O standard 3.3-V LVTTL at 142" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[29] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[29\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[30\] 3.3-V LVTTL 143 " "Pin lsasBus\[30\] uses I/O standard 3.3-V LVTTL at 143" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[30] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[30\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[31\] 3.3-V LVTTL 144 " "Pin lsasBus\[31\] uses I/O standard 3.3-V LVTTL at 144" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[31] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[31\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mainClk 3.3-V LVTTL 22 " "Pin mainClk uses I/O standard 3.3-V LVTTL at 22" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mainClk } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mainClk" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947326 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1707324947326 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuI2cScl 3.3-V LVTTL 6 " "Pin mcuI2cScl uses I/O standard 3.3-V LVTTL at 6" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuI2cScl } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuI2cScl" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707324947328 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1707324947328 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "37 " "Following 37 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mcuSpiIo\[0\] a permanently disabled " "Pin mcuSpiIo\[0\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[0] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[0\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mcuSpiIo\[1\] a permanently disabled " "Pin mcuSpiIo\[1\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[1] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[1\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mcuSpiIo\[2\] a permanently disabled " "Pin mcuSpiIo\[2\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[2] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[2\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mcuSpiIo\[3\] a permanently disabled " "Pin mcuSpiIo\[3\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[3] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[3\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mcuI2cSda a permanently disabled " "Pin mcuI2cSda has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuI2cSda } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuI2cSda" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[0\] a permanently disabled " "Pin lsasBus\[0\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[0] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[0\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[1\] a permanently disabled " "Pin lsasBus\[1\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[1] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[1\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[2\] a permanently disabled " "Pin lsasBus\[2\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[2] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[2\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[3\] a permanently disabled " "Pin lsasBus\[3\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[3] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[3\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[4\] a permanently disabled " "Pin lsasBus\[4\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[4] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[4\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[5\] a permanently disabled " "Pin lsasBus\[5\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[5] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[5\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[6\] a permanently disabled " "Pin lsasBus\[6\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[6] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[6\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[7\] a permanently disabled " "Pin lsasBus\[7\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[7] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[7\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[8\] a permanently disabled " "Pin lsasBus\[8\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[8] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[8\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[9\] a permanently disabled " "Pin lsasBus\[9\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[9] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[9\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[10\] a permanently disabled " "Pin lsasBus\[10\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[10] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[10\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[11\] a permanently disabled " "Pin lsasBus\[11\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[11] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[11\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[12\] a permanently disabled " "Pin lsasBus\[12\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[12] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[12\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[13\] a permanently disabled " "Pin lsasBus\[13\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[13] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[13\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[14\] a permanently disabled " "Pin lsasBus\[14\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[14] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[14\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[15\] a permanently disabled " "Pin lsasBus\[15\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[15] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[15\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[16\] a permanently disabled " "Pin lsasBus\[16\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[16] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[16\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[17\] a permanently disabled " "Pin lsasBus\[17\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[17] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[17\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[18\] a permanently disabled " "Pin lsasBus\[18\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[18] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[18\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[19\] a permanently disabled " "Pin lsasBus\[19\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[19] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[19\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[20\] a permanently disabled " "Pin lsasBus\[20\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[20] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[20\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[21\] a permanently disabled " "Pin lsasBus\[21\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[21] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[21\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[22\] a permanently disabled " "Pin lsasBus\[22\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[22] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[22\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[23\] a permanently disabled " "Pin lsasBus\[23\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[23] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[23\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[24\] a permanently disabled " "Pin lsasBus\[24\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[24] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[24\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[25\] a permanently disabled " "Pin lsasBus\[25\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[25] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[25\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[26\] a permanently disabled " "Pin lsasBus\[26\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[26] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[26\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[27\] a permanently disabled " "Pin lsasBus\[27\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[27] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[27\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[28\] a permanently disabled " "Pin lsasBus\[28\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[28] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[28\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[29\] a permanently disabled " "Pin lsasBus\[29\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[29] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[29\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[30\] a permanently disabled " "Pin lsasBus\[30\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[30] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[30\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[31\] a permanently disabled " "Pin lsasBus\[31\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[31] } } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[31\]" } } } } { "hdl/top_level.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/hdl/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707324947329 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1707324947329 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/output_files/hyperram_system.fit.smsg " "Generated suppressed messages file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/output_files/hyperram_system.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1707324947739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "777 " "Peak virtual memory: 777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707324948955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  7 17:55:48 2024 " "Processing ended: Wed Feb  7 17:55:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707324948955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707324948955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707324948955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1707324948955 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1707324950489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707324950489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  7 17:55:50 2024 " "Processing started: Wed Feb  7 17:55:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707324950489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1707324950489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hyperram_system -c hyperram_system " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hyperram_system -c hyperram_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1707324950489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1707324950892 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1707324953219 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1707324953246 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1707324953252 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1707324953329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "386 " "Peak virtual memory: 386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707324953396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  7 17:55:53 2024 " "Processing ended: Wed Feb  7 17:55:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707324953396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707324953396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707324953396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1707324953396 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1707324954144 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1707324954934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707324954934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  7 17:55:54 2024 " "Processing started: Wed Feb  7 17:55:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707324954934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1707324954934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hyperram_system -c hyperram_system " "Command: quartus_sta hyperram_system -c hyperram_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1707324954934 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1707324954972 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1707324955266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1707324955267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707324955344 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707324955344 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324955857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324955857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324955857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324955857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324955857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324955857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324955857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324955857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324955857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324955857 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1707324955857 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324955857 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1707324955857 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324955857 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1707324955857 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324955857 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707324955857 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1707324955857 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1707324955857 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1707324955945 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1707324955947 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1707324955947 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1707324955956 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1707324955975 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1707324956009 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1707324956040 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "rwdsgen " "Overwriting existing clock: rwdsgen" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1707324956040 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "shifted_clock " "Overwriting existing clock: shifted_clock" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1707324956040 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "clk_x8 " "Overwriting existing clock: clk_x8" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1707324956040 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1707324956040 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707324956113 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1707324956164 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1707324956181 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707324956250 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707324956250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.687 " "Worst-case setup slack is -3.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.687             -16.187 clk_50MHz  " "   -3.687             -16.187 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 clk_x8  " "    0.334               0.000 clk_x8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.986               0.000 mainClk  " "    0.986               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.900               0.000 rwdsgen  " "    7.900               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.417               0.000 shifted_clock  " "    8.417               0.000 shifted_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.628               0.000 altera_reserved_tck  " "   44.628               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "99996.321               0.000 clk_10kHz  " "99996.321               0.000 clk_10kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707324956251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.417 " "Worst-case hold slack is 0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 clk_50MHz  " "    0.417               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 altera_reserved_tck  " "    0.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 clk_x8  " "    0.455               0.000 clk_x8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 rwdsgen  " "    0.455               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 clk_10kHz  " "    0.470               0.000 clk_10kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503               0.000 mainClk  " "    0.503               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.604               0.000 shifted_clock  " "   10.604               0.000 shifted_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707324956265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.820 " "Worst-case recovery slack is 8.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.820               0.000 rwdsgen  " "    8.820               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.784               0.000 clk_50MHz  " "   14.784               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.239               0.000 altera_reserved_tck  " "   96.239               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707324956273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.900 " "Worst-case removal slack is 0.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.900               0.000 clk_50MHz  " "    0.900               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.334               0.000 altera_reserved_tck  " "    1.334               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.002               0.000 rwdsgen  " "   10.002               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707324956282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.013 " "Worst-case minimum pulse width slack is 0.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 clk_x8  " "    0.013               0.000 clk_x8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.351               0.000 clk_50MHz  " "    9.351               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.718               0.000 rwdsgen  " "    9.718               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.790               0.000 shifted_clock  " "    9.790               0.000 shifted_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000               0.000 hBusCk  " "   10.000               0.000 hBusCk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.438               0.000 altera_reserved_tck  " "   49.438               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.716               0.000 mainClk  " "   49.716               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.647               0.000 clk_10kHz  " "49999.647               0.000 clk_10kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324956291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707324956291 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707324956426 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707324956426 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707324956426 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.400 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.400" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707324956426 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.589 ns " "Worst Case Available Settling Time: 37.589 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707324956426 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707324956426 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707324956426 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707324956426 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707324956426 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707324956434 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1707324956466 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1707324957426 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707324957745 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707324957849 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707324957849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.537 " "Worst-case setup slack is -2.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.537              -8.833 clk_50MHz  " "   -2.537              -8.833 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 clk_x8  " "    0.441               0.000 clk_x8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.229               0.000 mainClk  " "    1.229               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.849               0.000 rwdsgen  " "    7.849               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.954               0.000 shifted_clock  " "    8.954               0.000 shifted_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.028               0.000 altera_reserved_tck  " "   45.028               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "99996.661               0.000 clk_10kHz  " "99996.661               0.000 clk_10kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707324957853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.385 " "Worst-case hold slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 clk_50MHz  " "    0.385               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clk_x8  " "    0.403               0.000 clk_x8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 rwdsgen  " "    0.404               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 clk_10kHz  " "    0.444               0.000 clk_10kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 mainClk  " "    0.471               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.012               0.000 shifted_clock  " "   10.012               0.000 shifted_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707324957870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.761 " "Worst-case recovery slack is 8.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.761               0.000 rwdsgen  " "    8.761               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.165               0.000 clk_50MHz  " "   15.165               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.436               0.000 altera_reserved_tck  " "   96.436               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707324957881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.779 " "Worst-case removal slack is 0.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.779               0.000 clk_50MHz  " "    0.779               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.233               0.000 altera_reserved_tck  " "    1.233               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.062               0.000 rwdsgen  " "   10.062               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707324957893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.013 " "Worst-case minimum pulse width slack is 0.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 clk_x8  " "    0.013               0.000 clk_x8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.240               0.000 clk_50MHz  " "    9.240               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 rwdsgen  " "    9.673               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.768               0.000 shifted_clock  " "    9.768               0.000 shifted_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000               0.000 hBusCk  " "   10.000               0.000 hBusCk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.310               0.000 altera_reserved_tck  " "   49.310               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.731               0.000 mainClk  " "   49.731               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.654               0.000 clk_10kHz  " "49999.654               0.000 clk_10kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324957906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707324957906 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707324958104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707324958104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707324958104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.400 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.400" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707324958104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.805 ns " "Worst Case Available Settling Time: 37.805 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707324958104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707324958104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707324958104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707324958104 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707324958104 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707324958115 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707324958383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.808 " "Worst-case setup slack is 0.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 clk_x8  " "    0.808               0.000 clk_x8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.983               0.000 clk_50MHz  " "    0.983               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.337               0.000 mainClk  " "    2.337               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.145               0.000 rwdsgen  " "    9.145               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.928               0.000 shifted_clock  " "   11.928               0.000 shifted_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.943               0.000 altera_reserved_tck  " "   47.943               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "99998.456               0.000 clk_10kHz  " "99998.456               0.000 clk_10kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707324958477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.142 " "Worst-case hold slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 clk_50MHz  " "    0.142               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 clk_10kHz  " "    0.159               0.000 clk_10kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 rwdsgen  " "    0.185               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clk_x8  " "    0.187               0.000 clk_x8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 mainClk  " "    0.192               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.547               0.000 shifted_clock  " "    7.547               0.000 shifted_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707324958508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.529 " "Worst-case recovery slack is 9.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.529               0.000 rwdsgen  " "    9.529               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.578               0.000 clk_50MHz  " "   17.578               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.278               0.000 altera_reserved_tck  " "   98.278               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707324958528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.375 " "Worst-case removal slack is 0.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 clk_50MHz  " "    0.375               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 altera_reserved_tck  " "    0.564               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.777               0.000 rwdsgen  " "    9.777               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707324958547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.500 " "Worst-case minimum pulse width slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 clk_x8  " "    0.500               0.000 clk_x8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.708               0.000 rwdsgen  " "    9.708               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.721               0.000 clk_50MHz  " "    9.721               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.926               0.000 shifted_clock  " "    9.926               0.000 shifted_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000               0.000 hBusCk  " "   10.000               0.000 hBusCk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.246               0.000 mainClk  " "   49.246               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.290               0.000 altera_reserved_tck  " "   49.290               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.725               0.000 clk_10kHz  " "49999.725               0.000 clk_10kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707324958562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707324958562 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707324958822 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707324958822 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707324958822 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.400 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.400" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707324958822 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.955 ns " "Worst Case Available Settling Time: 38.955 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707324958822 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707324958822 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707324958822 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707324958822 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707324958822 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707324959276 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707324959276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "506 " "Peak virtual memory: 506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707324959439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  7 17:55:59 2024 " "Processing ended: Wed Feb  7 17:55:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707324959439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707324959439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707324959439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1707324959439 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1707324961136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707324961139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  7 17:56:01 2024 " "Processing started: Wed Feb  7 17:56:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707324961139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1707324961139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off hyperram_system -c hyperram_system " "Command: quartus_eda --read_settings_files=off --write_settings_files=off hyperram_system -c hyperram_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1707324961140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1707324961630 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_nios2_gen2_rtl_module.sv " "Can't generate netlist output files because the file \"/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_nios2_gen2_rtl_module.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1707324962411 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_nios2_gen2_rtl_module.sv " "Can't generate netlist output files because the license for encrypted file \"/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_nios2_gen2_rtl_module.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1707324962412 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_nios2_gen2_rtl_module.sv " "Can't generate netlist output files because the file \"/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_nios2_gen2_rtl_module.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1707324963194 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_nios2_gen2_rtl_module.sv " "Can't generate netlist output files because the license for encrypted file \"/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_nios2_gen2_rtl_module.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1707324963194 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_nios2_gen2_rtl_module.sv " "Can't generate netlist output files because the file \"/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_nios2_gen2_rtl_module.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1707324963990 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_nios2_gen2_rtl_module.sv " "Can't generate netlist output files because the license for encrypted file \"/home/andrea/Documents/Tesi_287628/287628/hyperram_system/avs_hram_converter_TEST_advanced/synthesis/submodules/altera_nios2_gen2_rtl_module.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1707324963990 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 6 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "626 " "Peak virtual memory: 626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707324964063 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb  7 17:56:04 2024 " "Processing ended: Wed Feb  7 17:56:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707324964063 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707324964063 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707324964063 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1707324964063 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 49 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 49 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1707324964896 ""}
