
*** Running vivado
    with args -log Main_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main_processing_system7_0_0.tcl


****** Vivado v2017.3.1 (64-bit)
  **** SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
  **** IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Main_processing_system7_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 368.488 ; gain = 104.848
INFO: [Synth 8-638] synthesizing module 'Main_processing_system7_0_0' [d:/Repositories/FPGA/Xilinx/Vivado/SevenSegmentsTest/SevenSegmentsTest.srcs/sources_1/bd/Main/ip/Main_processing_system7_0_0/synth/Main_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [d:/Repositories/FPGA/Xilinx/Vivado/SevenSegmentsTest/SevenSegmentsTest.srcs/sources_1/bd/Main/ip/Main_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [d:/Repositories/FPGA/Xilinx/Vivado/SevenSegmentsTest/SevenSegmentsTest.srcs/sources_1/bd/Main/ip/Main_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-256] done synthesizing module 'Main_processing_system7_0_0' (5#1) [d:/Repositories/FPGA/Xilinx/Vivado/SevenSegmentsTest/SevenSegmentsTest.srcs/sources_1/bd/Main/ip/Main_processing_system7_0_0/synth/Main_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 420.652 ; gain = 157.012
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 420.652 ; gain = 157.012
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.865 . Memory (MB): peak = 708.430 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:51 . Memory (MB): peak = 708.430 ; gain = 444.789
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:51 . Memory (MB): peak = 708.430 ; gain = 444.789
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 708.430 ; gain = 444.789
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 708.430 ; gain = 444.789
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 708.430 ; gain = 444.789
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:06 . Memory (MB): peak = 922.664 ; gain = 659.023
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:06 . Memory (MB): peak = 942.863 ; gain = 679.223
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:01:07 . Memory (MB): peak = 948.457 ; gain = 684.816
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:01:08 . Memory (MB): peak = 948.457 ; gain = 684.816
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:01:08 . Memory (MB): peak = 948.457 ; gain = 684.816
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:01:08 . Memory (MB): peak = 948.457 ; gain = 684.816
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:01:08 . Memory (MB): peak = 948.457 ; gain = 684.816
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:01:08 . Memory (MB): peak = 948.457 ; gain = 684.816
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:01:08 . Memory (MB): peak = 948.457 ; gain = 684.816

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     1|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:01:08 . Memory (MB): peak = 948.457 ; gain = 684.816
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:18 . Memory (MB): peak = 960.250 ; gain = 703.828
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 960.250 ; gain = 0.000
config_ip_cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 960.250 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 960.250 ; gain = 0.000
