--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

N:\Xilinx_ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf nexys3.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "sys_clk" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 558645 paths analyzed, 984 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.898ns.
--------------------------------------------------------------------------------

Paths for end point ZeroM (SLICE_X29Y35.AX), 28803 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Data_memory/Mram_DataMem2 (RAM)
  Destination:          ZeroM (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.838ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.270 - 0.295)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Data_memory/Mram_DataMem2 to ZeroM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA11   Trcko_DOA             1.850   Data_memory/Mram_DataMem2
                                                       Data_memory/Mram_DataMem2
    SLICE_X31Y36.C5      net (fanout=2)        1.120   ReadDataW<29>
    SLICE_X31Y36.CMUX    Tilo                  0.313   Data_selector/N28
                                                       Data_selector/Mmux_SrcBE22_SW0
    SLICE_X31Y36.A6      net (fanout=1)        0.938   Data_selector/N92
    SLICE_X31Y36.A       Tilo                  0.259   Data_selector/N28
                                                       Data_selector/Mmux_SrcBE22
    SLICE_X23Y40.C4      net (fanout=4)        1.456   SrcBE<29>
    SLICE_X23Y40.CMUX    Tilo                  0.313   ALU/N30
                                                       ALU/_n0107<29>_SW0
    SLICE_X23Y40.A1      net (fanout=1)        1.084   ALU/N40
    SLICE_X23Y40.A       Tilo                  0.259   ALU/N30
                                                       ALU/_n0107<29>
    SLICE_X21Y39.B6      net (fanout=2)        0.358   ALURes<29>
    SLICE_X21Y39.B       Tilo                  0.259   ALU/Zero<31>4
                                                       ALU/Zero<31>5
    SLICE_X28Y36.C6      net (fanout=1)        0.886   ALU/Zero<31>4
    SLICE_X28Y36.C       Tilo                  0.205   Zero
                                                       ALU/Zero<31>7
    SLICE_X29Y35.AX      net (fanout=1)        0.475   Zero
    SLICE_X29Y35.CLK     Tdick                 0.063   ALUOutW<1>
                                                       ZeroM
    -------------------------------------------------  ---------------------------
    Total                                      9.838ns (3.521ns logic, 6.317ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Data_memory/Mram_DataMem2 (RAM)
  Destination:          ZeroM (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.821ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.270 - 0.295)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Data_memory/Mram_DataMem2 to ZeroM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA11   Trcko_DOA             1.850   Data_memory/Mram_DataMem2
                                                       Data_memory/Mram_DataMem2
    SLICE_X31Y36.C5      net (fanout=2)        1.120   ReadDataW<29>
    SLICE_X31Y36.CMUX    Tilo                  0.313   Data_selector/N28
                                                       Data_selector/Mmux_SrcBE22_SW0
    SLICE_X31Y36.A6      net (fanout=1)        0.938   Data_selector/N92
    SLICE_X31Y36.A       Tilo                  0.259   Data_selector/N28
                                                       Data_selector/Mmux_SrcBE22
    SLICE_X22Y40.B5      net (fanout=4)        1.347   SrcBE<29>
    SLICE_X22Y40.DMUX    Topbd                 0.571   ALU/SrcA[31]_SrcB[31]_sub_5_OUT<31>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_lut<29>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_xor<31>
    SLICE_X21Y39.A6      net (fanout=1)        0.519   ALU/SrcA[31]_SrcB[31]_sub_5_OUT<31>
    SLICE_X21Y39.A       Tilo                  0.259   ALU/Zero<31>4
                                                       ALU/_n0107<31>
    SLICE_X21Y39.B5      net (fanout=2)        0.757   ALURes<31>
    SLICE_X21Y39.B       Tilo                  0.259   ALU/Zero<31>4
                                                       ALU/Zero<31>5
    SLICE_X28Y36.C6      net (fanout=1)        0.886   ALU/Zero<31>4
    SLICE_X28Y36.C       Tilo                  0.205   Zero
                                                       ALU/Zero<31>7
    SLICE_X29Y35.AX      net (fanout=1)        0.475   Zero
    SLICE_X29Y35.CLK     Tdick                 0.063   ALUOutW<1>
                                                       ZeroM
    -------------------------------------------------  ---------------------------
    Total                                      9.821ns (3.779ns logic, 6.042ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Data_memory/Mram_DataMem2 (RAM)
  Destination:          ZeroM (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.747ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.270 - 0.295)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Data_memory/Mram_DataMem2 to ZeroM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA11   Trcko_DOA             1.850   Data_memory/Mram_DataMem2
                                                       Data_memory/Mram_DataMem2
    SLICE_X31Y36.C5      net (fanout=2)        1.120   ReadDataW<29>
    SLICE_X31Y36.CMUX    Tilo                  0.313   Data_selector/N28
                                                       Data_selector/Mmux_SrcBE22_SW0
    SLICE_X31Y36.A6      net (fanout=1)        0.938   Data_selector/N92
    SLICE_X31Y36.A       Tilo                  0.259   Data_selector/N28
                                                       Data_selector/Mmux_SrcBE22
    SLICE_X22Y40.B5      net (fanout=4)        1.347   SrcBE<29>
    SLICE_X22Y40.CMUX    Topbc                 0.526   ALU/SrcA[31]_SrcB[31]_sub_5_OUT<31>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_lut<29>
                                                       ALU/Msub_SrcA[31]_SrcB[31]_sub_5_OUT_xor<31>
    SLICE_X21Y40.C6      net (fanout=1)        0.729   ALU/SrcA[31]_SrcB[31]_sub_5_OUT<30>
    SLICE_X21Y40.C       Tilo                  0.259   ALU/N44
                                                       ALU/_n0107<30>
    SLICE_X21Y39.B3      net (fanout=2)        0.518   ALURes<30>
    SLICE_X21Y39.B       Tilo                  0.259   ALU/Zero<31>4
                                                       ALU/Zero<31>5
    SLICE_X28Y36.C6      net (fanout=1)        0.886   ALU/Zero<31>4
    SLICE_X28Y36.C       Tilo                  0.205   Zero
                                                       ALU/Zero<31>7
    SLICE_X29Y35.AX      net (fanout=1)        0.475   Zero
    SLICE_X29Y35.CLK     Tdick                 0.063   ALUOutW<1>
                                                       ZeroM
    -------------------------------------------------  ---------------------------
    Total                                      9.747ns (3.734ns logic, 6.013ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point register/Mram_regFile1 (RAMB8_X1Y17.DIBDI8), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Data_memory/Mram_DataMem2 (RAM)
  Destination:          register/Mram_regFile1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.804ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.290 - 0.295)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Data_memory/Mram_DataMem2 to register/Mram_regFile1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA6    Trcko_DOA             1.850   Data_memory/Mram_DataMem2
                                                       Data_memory/Mram_DataMem2
    SLICE_X32Y35.A4      net (fanout=2)        1.139   ReadDataW<24>
    SLICE_X32Y35.A       Tilo                  0.205   WriteDataM<11>
                                                       mux1611
    RAMB8_X1Y17.DIBDI8   net (fanout=2)        1.310   ResultW<24>
    RAMB8_X1Y17.CLKAWRCLKTrdck_DIB             0.300   register/Mram_regFile1
                                                       register/Mram_regFile1
    -------------------------------------------------  ---------------------------
    Total                                      4.804ns (2.355ns logic, 2.449ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MemToRegW (FF)
  Destination:          register/Mram_regFile1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.548ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.290 - 0.294)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MemToRegW to register/Mram_regFile1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y36.BQ      Tcko                  0.447   MemToRegW
                                                       MemToRegW
    SLICE_X32Y35.A2      net (fanout=16)       1.286   MemToRegW
    SLICE_X32Y35.A       Tilo                  0.205   WriteDataM<11>
                                                       mux1611
    RAMB8_X1Y17.DIBDI8   net (fanout=2)        1.310   ResultW<24>
    RAMB8_X1Y17.CLKAWRCLKTrdck_DIB             0.300   register/Mram_regFile1
                                                       register/Mram_regFile1
    -------------------------------------------------  ---------------------------
    Total                                      3.548ns (0.952ns logic, 2.596ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ALUOutW_24 (FF)
  Destination:          register/Mram_regFile1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.431ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.290 - 0.275)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ALUOutW_24 to register/Mram_regFile1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y39.AMUX    Tshcko                0.461   SignExtOutE<10>
                                                       ALUOutW_24
    SLICE_X32Y35.A3      net (fanout=2)        1.155   ALUOutW<24>
    SLICE_X32Y35.A       Tilo                  0.205   WriteDataM<11>
                                                       mux1611
    RAMB8_X1Y17.DIBDI8   net (fanout=2)        1.310   ResultW<24>
    RAMB8_X1Y17.CLKAWRCLKTrdck_DIB             0.300   register/Mram_regFile1
                                                       register/Mram_regFile1
    -------------------------------------------------  ---------------------------
    Total                                      3.431ns (0.966ns logic, 2.465ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point register/Mram_regFile (RAMB8_X1Y16.DIBDI14), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Data_memory/Mram_DataMem2 (RAM)
  Destination:          register/Mram_regFile (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.758ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.291 - 0.295)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Data_memory/Mram_DataMem2 to register/Mram_regFile
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA12   Trcko_DOA             1.850   Data_memory/Mram_DataMem2
                                                       Data_memory/Mram_DataMem2
    SLICE_X33Y35.A5      net (fanout=2)        1.454   ReadDataW<30>
    SLICE_X33Y35.AMUX    Tilo                  0.313   WriteDataM<15>
                                                       mux2311
    RAMB8_X1Y16.DIBDI14  net (fanout=2)        0.841   ResultW<30>
    RAMB8_X1Y16.CLKAWRCLKTrdck_DIB             0.300   register/Mram_regFile
                                                       register/Mram_regFile
    -------------------------------------------------  ---------------------------
    Total                                      4.758ns (2.463ns logic, 2.295ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MemToRegW (FF)
  Destination:          register/Mram_regFile (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.222ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.291 - 0.294)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MemToRegW to register/Mram_regFile
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y36.BQ      Tcko                  0.447   MemToRegW
                                                       MemToRegW
    SLICE_X33Y35.A1      net (fanout=16)       1.321   MemToRegW
    SLICE_X33Y35.AMUX    Tilo                  0.313   WriteDataM<15>
                                                       mux2311
    RAMB8_X1Y16.DIBDI14  net (fanout=2)        0.841   ResultW<30>
    RAMB8_X1Y16.CLKAWRCLKTrdck_DIB             0.300   register/Mram_regFile
                                                       register/Mram_regFile
    -------------------------------------------------  ---------------------------
    Total                                      3.222ns (1.060ns logic, 2.162ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ALUOutW_30 (FF)
  Destination:          register/Mram_regFile (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.198ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.291 - 0.277)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ALUOutW_30 to register/Mram_regFile
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y38.CMUX    Tshcko                0.455   SignExtOutE<6>
                                                       ALUOutW_30
    SLICE_X33Y35.A2      net (fanout=2)        1.289   ALUOutW<30>
    SLICE_X33Y35.AMUX    Tilo                  0.313   WriteDataM<15>
                                                       mux2311
    RAMB8_X1Y16.DIBDI14  net (fanout=2)        0.841   ResultW<30>
    RAMB8_X1Y16.CLKAWRCLKTrdck_DIB             0.300   register/Mram_regFile
                                                       register/Mram_regFile
    -------------------------------------------------  ---------------------------
    Total                                      3.198ns (1.068ns logic, 2.130ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Clk = PERIOD TIMEGRP "sys_clk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Data_memory/Mram_DataMem1 (RAMB16_X1Y18.DIA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.296ns (requirement - (clock path skew + uncertainty - data path))
  Source:               WriteDataM_9 (FF)
  Destination:          Data_memory/Mram_DataMem1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.118 - 0.117)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: WriteDataM_9 to Data_memory/Mram_DataMem1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y35.BQ      Tcko                  0.200   WriteDataM<11>
                                                       WriteDataM_9
    RAMB16_X1Y18.DIA9    net (fanout=1)        0.150   WriteDataM<9>
    RAMB16_X1Y18.CLKA    Trckd_DIA   (-Th)     0.053   Data_memory/Mram_DataMem1
                                                       Data_memory/Mram_DataMem1
    -------------------------------------------------  ---------------------------
    Total                                      0.297ns (0.147ns logic, 0.150ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point Data_memory/Mram_DataMem1 (RAMB16_X1Y18.DIA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               WriteDataM_12 (FF)
  Destination:          Data_memory/Mram_DataMem1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.118 - 0.117)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: WriteDataM_12 to Data_memory/Mram_DataMem1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y35.AQ      Tcko                  0.198   WriteDataM<15>
                                                       WriteDataM_12
    RAMB16_X1Y18.DIA12   net (fanout=1)        0.219   WriteDataM<12>
    RAMB16_X1Y18.CLKA    Trckd_DIA   (-Th)     0.053   Data_memory/Mram_DataMem1
                                                       Data_memory/Mram_DataMem1
    -------------------------------------------------  ---------------------------
    Total                                      0.364ns (0.145ns logic, 0.219ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point Data_memory/Mram_DataMem1 (RAMB16_X1Y18.DIA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               WriteDataM_8 (FF)
  Destination:          Data_memory/Mram_DataMem1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.118 - 0.117)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: WriteDataM_8 to Data_memory/Mram_DataMem1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y35.AQ      Tcko                  0.200   WriteDataM<11>
                                                       WriteDataM_8
    RAMB16_X1Y18.DIA8    net (fanout=1)        0.219   WriteDataM<8>
    RAMB16_X1Y18.CLKA    Trckd_DIA   (-Th)     0.053   Data_memory/Mram_DataMem1
                                                       Data_memory/Mram_DataMem1
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.147ns logic, 0.219ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "sys_clk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Data_memory/Mram_DataMem1/CLKA
  Logical resource: Data_memory/Mram_DataMem1/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Data_memory/Mram_DataMem2/CLKA
  Logical resource: Data_memory/Mram_DataMem2/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Imem/Mram_InstMem/CLKA
  Logical resource: Imem/Mram_InstMem/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    9.898|         |    4.844|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 558645 paths, 0 nets, and 2776 connections

Design statistics:
   Minimum period:   9.898ns{1}   (Maximum frequency: 101.031MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 06 21:57:14 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4576 MB



