module alu(input logic [2:0] ALUcontrol, input logic SrcA, SrcB, cin, addSubSignal, less, output logic set, ALUresult, cout);
	
	//logic OutAND, OutNAND, OutOR, OutNOR, OutXOR, OutSomador, B_or_Complement2;
	logic [7:0]out;
	
	and andULA(out[6], SrcA, SrcB);
	nand nandULA(out[5], SrcA, SrcB);
	or orULA(out[4], SrcA, SrcB);
	nor norULA(out[3], SrcA, SrcB);
	xor xorULA(out[2], SrcA, SrcB);
	
	xor addSub(B_or_Complement2, SrcB, addSubSignal);
	
	somador somadorULA(SrcA, B_or_Complement2, cin, out[1], cout);
	
	assign set = out[1];
	assign less = out [0];
	
	mux8 ALU(out, ALUcontrol, ALUresult);
	
endmodule 
