
;; Function LL_SetFlashLatency.part.0 (LL_SetFlashLatency.part.0, funcdef_no=642, decl_uid=11266, cgraph_uid=647, symbol_order=648)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 25 n_edges 34 count 25 (    1)


LL_SetFlashLatency.part.0

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,24u} r13={1d,24u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={13d,13u} r102={1d,24u} r103={1d,23u} r113={1d,1u} r115={1d,1u} r117={10d,5u} r118={1d,1u} r119={1d,2u} r121={1d,2u} r126={2d,2u} r127={1d,10u,10e} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r139={1d,1u} r140={1d,1u} r143={1d,1u} r144={1d,4u} r145={1d,1u} r148={1d,1u} r150={1d,1u} r152={1d,1u} 
;;    total ref usage 239{74d,155u,10e} in 103{103 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,36] 102[37,37] 103[38,38] 113[39,39] 115[40,40] 117[41,50] 118[51,51] 119[52,52] 121[53,53] 126[54,55] 127[56,56] 128[57,57] 129[58,58] 130[59,59] 131[60,60] 132[61,61] 133[62,62] 134[63,63] 135[64,64] 136[65,65] 139[66,66] 140[67,67] 143[68,68] 144[69,69] 145[70,70] 148[71,71] 150[72,72] 152[73,73] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d37(102){ }d38(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[37],103[38]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[37],103[38]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[37],103[38]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 11 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d37(bb 0 insn -1) }u3(103){ d38(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 127 128 129
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 127 128 129
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[37],103[38]
;; rd  gen 	(5) 100[36],113[39],127[56],128[57],129[58]
;; rd  kill	(17) 100[24,25,26,27,28,29,30,31,32,33,34,35,36],113[39],127[56],128[57],129[58]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; rd  out 	(5) 7[5],13[6],102[37],103[38],127[56]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d37(bb 0 insn -1) }
;;   reg 103 { d38(bb 0 insn -1) }

( 2 )->[3]->( 13 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d5(bb 0 insn -1) }u10(13){ d6(bb 0 insn -1) }u11(102){ d37(bb 0 insn -1) }u12(103){ d38(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  gen 	 100 [cc] 130
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[37],103[38],127[56]
;; rd  gen 	(2) 100[35],130[59]
;; rd  kill	(14) 100[24,25,26,27,28,29,30,31,32,33,34,35,36],130[59]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; rd  out 	(5) 7[5],13[6],102[37],103[38],127[56]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d37(bb 0 insn -1) }
;;   reg 103 { d38(bb 0 insn -1) }

( 3 )->[4]->( 14 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ d5(bb 0 insn -1) }u18(13){ d6(bb 0 insn -1) }u19(102){ d37(bb 0 insn -1) }u20(103){ d38(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  gen 	 100 [cc] 131
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[37],103[38],127[56]
;; rd  gen 	(2) 100[34],131[60]
;; rd  kill	(14) 100[24,25,26,27,28,29,30,31,32,33,34,35,36],131[60]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; rd  out 	(5) 7[5],13[6],102[37],103[38],127[56]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d37(bb 0 insn -1) }
;;   reg 103 { d38(bb 0 insn -1) }

( 4 )->[5]->( 15 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ d5(bb 0 insn -1) }u26(13){ d6(bb 0 insn -1) }u27(102){ d37(bb 0 insn -1) }u28(103){ d38(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  gen 	 100 [cc] 132
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[37],103[38],127[56]
;; rd  gen 	(2) 100[33],132[61]
;; rd  kill	(14) 100[24,25,26,27,28,29,30,31,32,33,34,35,36],132[61]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; rd  out 	(5) 7[5],13[6],102[37],103[38],127[56]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d37(bb 0 insn -1) }
;;   reg 103 { d38(bb 0 insn -1) }

( 5 )->[6]->( 16 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(7){ d5(bb 0 insn -1) }u34(13){ d6(bb 0 insn -1) }u35(102){ d37(bb 0 insn -1) }u36(103){ d38(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  gen 	 100 [cc] 133
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[37],103[38],127[56]
;; rd  gen 	(2) 100[32],133[62]
;; rd  kill	(14) 100[24,25,26,27,28,29,30,31,32,33,34,35,36],133[62]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; rd  out 	(5) 7[5],13[6],102[37],103[38],127[56]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d37(bb 0 insn -1) }
;;   reg 103 { d38(bb 0 insn -1) }

( 6 )->[7]->( 17 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u41(7){ d5(bb 0 insn -1) }u42(13){ d6(bb 0 insn -1) }u43(102){ d37(bb 0 insn -1) }u44(103){ d38(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  gen 	 100 [cc] 134
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[37],103[38],127[56]
;; rd  gen 	(2) 100[31],134[63]
;; rd  kill	(14) 100[24,25,26,27,28,29,30,31,32,33,34,35,36],134[63]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; rd  out 	(5) 7[5],13[6],102[37],103[38],127[56]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d37(bb 0 insn -1) }
;;   reg 103 { d38(bb 0 insn -1) }

( 7 )->[8]->( 18 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u49(7){ d5(bb 0 insn -1) }u50(13){ d6(bb 0 insn -1) }u51(102){ d37(bb 0 insn -1) }u52(103){ d38(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  gen 	 100 [cc] 135
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[37],103[38],127[56]
;; rd  gen 	(2) 100[30],135[64]
;; rd  kill	(14) 100[24,25,26,27,28,29,30,31,32,33,34,35,36],135[64]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; rd  out 	(5) 7[5],13[6],102[37],103[38],127[56]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d37(bb 0 insn -1) }
;;   reg 103 { d38(bb 0 insn -1) }

( 8 )->[9]->( 19 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u57(7){ d5(bb 0 insn -1) }u58(13){ d6(bb 0 insn -1) }u59(102){ d37(bb 0 insn -1) }u60(103){ d38(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  gen 	 100 [cc] 136
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[37],103[38],127[56]
;; rd  gen 	(2) 100[29],136[65]
;; rd  kill	(14) 100[24,25,26,27,28,29,30,31,32,33,34,35,36],136[65]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; rd  out 	(5) 7[5],13[6],102[37],103[38],127[56]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d37(bb 0 insn -1) }
;;   reg 103 { d38(bb 0 insn -1) }

( 9 )->[10]->( 21 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u65(7){ d5(bb 0 insn -1) }u66(13){ d6(bb 0 insn -1) }u67(102){ d37(bb 0 insn -1) }u68(103){ d38(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 117 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  gen 	 100 [cc] 117 139
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[37],103[38],127[56]
;; rd  gen 	(3) 100[28],117[42],139[66]
;; rd  kill	(24) 100[24,25,26,27,28,29,30,31,32,33,34,35,36],117[41,42,43,44,45,46,47,48,49,50],139[66]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[37],103[38],117[42]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d37(bb 0 insn -1) }
;;   reg 103 { d38(bb 0 insn -1) }

( 2 )->[11]->( 20 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u73(7){ d5(bb 0 insn -1) }u74(13){ d6(bb 0 insn -1) }u75(102){ d37(bb 0 insn -1) }u76(103){ d38(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  gen 	 100 [cc] 140
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[37],103[38],127[56]
;; rd  gen 	(2) 100[27],140[67]
;; rd  kill	(14) 100[24,25,26,27,28,29,30,31,32,33,34,35,36],140[67]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; rd  out 	(5) 7[5],13[6],102[37],103[38],127[56]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d37(bb 0 insn -1) }
;;   reg 103 { d38(bb 0 insn -1) }

( 11 )->[12]->( 21 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u81(7){ d5(bb 0 insn -1) }u82(13){ d6(bb 0 insn -1) }u83(102){ d37(bb 0 insn -1) }u84(103){ d38(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 117 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  gen 	 100 [cc] 117 143
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[37],103[38],127[56]
;; rd  gen 	(3) 100[26],117[41],143[68]
;; rd  kill	(24) 100[24,25,26,27,28,29,30,31,32,33,34,35,36],117[41,42,43,44,45,46,47,48,49,50],143[68]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[37],103[38],117[41]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d37(bb 0 insn -1) }
;;   reg 103 { d38(bb 0 insn -1) }

( 3 )->[13]->( 21 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u89(7){ d5(bb 0 insn -1) }u90(13){ d6(bb 0 insn -1) }u91(102){ d37(bb 0 insn -1) }u92(103){ d38(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[37],103[38],127[56]
;; rd  gen 	(1) 117[50]
;; rd  kill	(10) 117[41,42,43,44,45,46,47,48,49,50]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[37],103[38],117[50]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d37(bb 0 insn -1) }
;;   reg 103 { d38(bb 0 insn -1) }

( 4 )->[14]->( 21 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u93(7){ d5(bb 0 insn -1) }u94(13){ d6(bb 0 insn -1) }u95(102){ d37(bb 0 insn -1) }u96(103){ d38(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[37],103[38],127[56]
;; rd  gen 	(1) 117[49]
;; rd  kill	(10) 117[41,42,43,44,45,46,47,48,49,50]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[37],103[38],117[49]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d37(bb 0 insn -1) }
;;   reg 103 { d38(bb 0 insn -1) }

( 5 )->[15]->( 21 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u97(7){ d5(bb 0 insn -1) }u98(13){ d6(bb 0 insn -1) }u99(102){ d37(bb 0 insn -1) }u100(103){ d38(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[37],103[38],127[56]
;; rd  gen 	(1) 117[48]
;; rd  kill	(10) 117[41,42,43,44,45,46,47,48,49,50]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[37],103[38],117[48]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d37(bb 0 insn -1) }
;;   reg 103 { d38(bb 0 insn -1) }

( 6 )->[16]->( 21 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u101(7){ d5(bb 0 insn -1) }u102(13){ d6(bb 0 insn -1) }u103(102){ d37(bb 0 insn -1) }u104(103){ d38(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[37],103[38],127[56]
;; rd  gen 	(1) 117[47]
;; rd  kill	(10) 117[41,42,43,44,45,46,47,48,49,50]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[37],103[38],117[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d37(bb 0 insn -1) }
;;   reg 103 { d38(bb 0 insn -1) }

( 7 )->[17]->( 21 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u105(7){ d5(bb 0 insn -1) }u106(13){ d6(bb 0 insn -1) }u107(102){ d37(bb 0 insn -1) }u108(103){ d38(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[37],103[38],127[56]
;; rd  gen 	(1) 117[46]
;; rd  kill	(10) 117[41,42,43,44,45,46,47,48,49,50]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[37],103[38],117[46]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d37(bb 0 insn -1) }
;;   reg 103 { d38(bb 0 insn -1) }

( 8 )->[18]->( 21 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u109(7){ d5(bb 0 insn -1) }u110(13){ d6(bb 0 insn -1) }u111(102){ d37(bb 0 insn -1) }u112(103){ d38(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[37],103[38],127[56]
;; rd  gen 	(1) 117[45]
;; rd  kill	(10) 117[41,42,43,44,45,46,47,48,49,50]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[37],103[38],117[45]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d37(bb 0 insn -1) }
;;   reg 103 { d38(bb 0 insn -1) }

( 9 )->[19]->( 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u113(7){ d5(bb 0 insn -1) }u114(13){ d6(bb 0 insn -1) }u115(102){ d37(bb 0 insn -1) }u116(103){ d38(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[37],103[38],127[56]
;; rd  gen 	(1) 117[44]
;; rd  kill	(10) 117[41,42,43,44,45,46,47,48,49,50]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[37],103[38],117[44]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d37(bb 0 insn -1) }
;;   reg 103 { d38(bb 0 insn -1) }

( 11 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u117(7){ d5(bb 0 insn -1) }u118(13){ d6(bb 0 insn -1) }u119(102){ d37(bb 0 insn -1) }u120(103){ d38(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[37],103[38],127[56]
;; rd  gen 	(1) 117[43]
;; rd  kill	(10) 117[41,42,43,44,45,46,47,48,49,50]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[37],103[38],117[43]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d37(bb 0 insn -1) }
;;   reg 103 { d38(bb 0 insn -1) }

( 18 17 12 13 14 15 16 10 20 19 )->[21]->( 22 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u121(7){ d5(bb 0 insn -1) }u122(13){ d6(bb 0 insn -1) }u123(102){ d37(bb 0 insn -1) }u124(103){ d38(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 115 118 119 144 145 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 115 118 119 144 145 148
;; live  kill	
;; rd  in  	(14) 7[5],13[6],102[37],103[38],117[41,42,43,44,45,46,47,48,49,50]
;; rd  gen 	(7) 100[25],115[40],118[51],119[52],144[69],145[70],148[71]
;; rd  kill	(19) 100[24,25,26,27,28,29,30,31,32,33,34,35,36],115[40],118[51],119[52],144[69],145[70],148[71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 144
;; rd  out 	(15) 7[5],13[6],102[37],103[38],117[41,42,43,44,45,46,47,48,49,50],144[69]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d37(bb 0 insn -1) }
;;   reg 103 { d38(bb 0 insn -1) }

( 21 )->[22]->( 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u139(7){ d5(bb 0 insn -1) }u140(13){ d6(bb 0 insn -1) }u141(102){ d37(bb 0 insn -1) }u142(103){ d38(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 144
;; lr  def 	 100 [cc] 121 126 150 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 144
;; live  gen 	 100 [cc] 121 126 150 152
;; live  kill	
;; rd  in  	(15) 7[5],13[6],102[37],103[38],117[41,42,43,44,45,46,47,48,49,50],144[69]
;; rd  gen 	(5) 100[24],121[53],126[54],150[72],152[73]
;; rd  kill	(18) 100[24,25,26,27,28,29,30,31,32,33,34,35,36],121[53],126[54,55],150[72],152[73]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; rd  out 	(5) 7[5],13[6],102[37],103[38],126[54]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d37(bb 0 insn -1) }
;;   reg 103 { d38(bb 0 insn -1) }

( 21 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u150(7){ d5(bb 0 insn -1) }u151(13){ d6(bb 0 insn -1) }u152(102){ d37(bb 0 insn -1) }u153(103){ d38(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 126
;; live  kill	
;; rd  in  	(15) 7[5],13[6],102[37],103[38],117[41,42,43,44,45,46,47,48,49,50],144[69]
;; rd  gen 	(1) 126[55]
;; rd  kill	(2) 126[54,55]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; rd  out 	(5) 7[5],13[6],102[37],103[38],126[55]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d37(bb 0 insn -1) }
;;   reg 103 { d38(bb 0 insn -1) }

( 23 22 )->[24]->( 1 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u154(7){ d5(bb 0 insn -1) }u155(13){ d6(bb 0 insn -1) }u156(102){ d37(bb 0 insn -1) }u157(103){ d38(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[37],103[38],126[54,55]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[37],103[38]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d37(bb 0 insn -1) }
;;   reg 103 { d38(bb 0 insn -1) }

( 24 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u161(0){ d0(bb 24 insn 154) }u162(7){ d5(bb 0 insn -1) }u163(13){ d6(bb 0 insn -1) }u164(102){ d37(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[37],103[38]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 24 insn 154) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d37(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 22 to worklist
  Adding insn 19 to worklist
  Adding insn 29 to worklist
  Adding insn 36 to worklist
  Adding insn 43 to worklist
  Adding insn 50 to worklist
  Adding insn 57 to worklist
  Adding insn 64 to worklist
  Adding insn 71 to worklist
  Adding insn 89 to worklist
  Adding insn 127 to worklist
  Adding insn 120 to worklist
  Adding insn 111 to worklist
  Adding insn 107 to worklist
  Adding insn 135 to worklist
  Adding insn 155 to worklist
Finished finding needed instructions:
  Adding insn 154 to worklist
Processing use of (reg 126 [ <retval> ]) in insn 154:
  Adding insn 12 to worklist
  Adding insn 145 to worklist
Processing use of (subreg (reg 152) 0) in insn 145:
  Adding insn 143 to worklist
Processing use of (reg 100 cc) in insn 143:
  Adding insn 142 to worklist
Processing use of (reg 117 [ latency ]) in insn 142:
  Adding insn 6 to worklist
  Adding insn 7 to worklist
  Adding insn 8 to worklist
  Adding insn 9 to worklist
  Adding insn 10 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
  Adding insn 11 to worklist
  Adding insn 78 to worklist
  Adding insn 96 to worklist
Processing use of (reg 150) in insn 142:
  Adding insn 141 to worklist
Processing use of (reg 121 [ _16 ]) in insn 141:
Processing use of (reg 100 cc) in insn 96:
  Adding insn 95 to worklist
Processing use of (reg 127 [ HCLKFrequency ]) in insn 95:
  Adding insn 2 to worklist
Processing use of (reg 143) in insn 95:
  Adding insn 94 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 100 cc) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 127 [ HCLKFrequency ]) in insn 77:
Processing use of (reg 139) in insn 77:
  Adding insn 76 to worklist
Processing use of (reg 0 r0) in insn 155:
Processing use of (reg 144) in insn 135:
  Adding insn 106 to worklist
Processing use of (reg 144) in insn 107:
Processing use of (reg 118 [ _7 ]) in insn 111:
  Adding insn 109 to worklist
Processing use of (reg 144) in insn 111:
Processing use of (reg 117 [ latency ]) in insn 109:
Processing use of (reg 145) in insn 109:
  Adding insn 108 to worklist
Processing use of (reg 115 [ _4 ]) in insn 108:
Processing use of (reg 144) in insn 120:
Processing use of (reg 100 cc) in insn 127:
  Adding insn 126 to worklist
Processing use of (reg 117 [ latency ]) in insn 126:
Processing use of (reg 148) in insn 126:
  Adding insn 125 to worklist
Processing use of (reg 119 [ _8 ]) in insn 125:
Processing use of (reg 100 cc) in insn 89:
  Adding insn 88 to worklist
Processing use of (reg 127 [ HCLKFrequency ]) in insn 88:
Processing use of (reg 140) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 100 cc) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 127 [ HCLKFrequency ]) in insn 70:
Processing use of (reg 136) in insn 70:
  Adding insn 69 to worklist
Processing use of (reg 100 cc) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 127 [ HCLKFrequency ]) in insn 63:
Processing use of (reg 135) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 100 cc) in insn 57:
  Adding insn 56 to worklist
Processing use of (reg 127 [ HCLKFrequency ]) in insn 56:
Processing use of (reg 134) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 100 cc) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 127 [ HCLKFrequency ]) in insn 49:
Processing use of (reg 133) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 100 cc) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 127 [ HCLKFrequency ]) in insn 42:
Processing use of (reg 132) in insn 42:
  Adding insn 41 to worklist
Processing use of (reg 100 cc) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 127 [ HCLKFrequency ]) in insn 35:
Processing use of (reg 131) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 100 cc) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 127 [ HCLKFrequency ]) in insn 28:
Processing use of (reg 130) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 128) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 100 cc) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 129) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 113 [ _1 ]) in insn 20:
starting the processing of deferred insns
ending the processing of deferred insns


LL_SetFlashLatency.part.0

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,24u} r13={1d,24u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={13d,13u} r102={1d,24u} r103={1d,23u} r113={1d,1u} r115={1d,1u} r117={10d,5u} r118={1d,1u} r119={1d,2u} r121={1d,2u} r126={2d,2u} r127={1d,10u,10e} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r139={1d,1u} r140={1d,1u} r143={1d,1u} r144={1d,4u} r145={1d,1u} r148={1d,1u} r150={1d,1u} r152={1d,1u} 
;;    total ref usage 239{74d,155u,10e} in 103{103 regular + 0 call} insns.
(note 13 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 13 3 2 (set (reg/v:SI 127 [ HCLKFrequency ])
        (reg:SI 0 r0 [ HCLKFrequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":277:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ HCLKFrequency ])
        (nil)))
(note 3 2 15 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 15 3 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":292:5 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h":330:26 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h":332:3 -1
     (nil))
(insn 18 17 19 2 (set (reg/f:SI 128)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h":332:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 20 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 128) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h":332:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128)
        (nil)))
(insn 20 19 21 2 (set (reg:SI 129)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 1536 [0x600]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h":332:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 21 20 22 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129)
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":292:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(jump_insn 22 21 23 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 82)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":292:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 82)
(note 23 22 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 24 23 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":294:7 -1
     (nil))
(insn 27 24 28 3 (set (reg:SI 130)
        (const_int 160000000 [0x9896800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":294:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
            (reg:SI 130))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":294:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
                (const_int 160000000 [0x9896800]))
            (nil))))
(jump_insn 29 28 30 3 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 160)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":294:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 160)
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 34 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":299:12 -1
     (nil))
(insn 34 31 35 4 (set (reg:SI 131)
        (const_int 140000000 [0x8583b00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":299:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
            (reg:SI 131))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":299:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
                (const_int 140000000 [0x8583b00]))
            (nil))))
(jump_insn 36 35 37 4 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 164)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":299:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 164)
(note 37 36 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 41 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":304:12 -1
     (nil))
(insn 41 38 42 5 (set (reg:SI 132)
        (const_int 120000000 [0x7270e00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":304:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 43 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
            (reg:SI 132))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":304:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 132)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
                (const_int 120000000 [0x7270e00]))
            (nil))))
(jump_insn 43 42 44 5 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 168)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":304:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 168)
(note 44 43 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 45 44 48 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":309:12 -1
     (nil))
(insn 48 45 49 6 (set (reg:SI 133)
        (const_int 100000000 [0x5f5e100])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":309:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
            (reg:SI 133))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":309:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 133)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
                (const_int 100000000 [0x5f5e100]))
            (nil))))
(jump_insn 50 49 51 6 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 172)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":309:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 172)
(note 51 50 52 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 55 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":314:12 -1
     (nil))
(insn 55 52 56 7 (set (reg:SI 134)
        (const_int 80000000 [0x4c4b400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":314:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 55 57 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
            (reg:SI 134))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":314:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
                (const_int 80000000 [0x4c4b400]))
            (nil))))
(jump_insn 57 56 58 7 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 176)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":314:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 176)
(note 58 57 59 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 59 58 62 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":319:12 -1
     (nil))
(insn 62 59 63 8 (set (reg:SI 135)
        (const_int 60000000 [0x3938700])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":319:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 64 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
            (reg:SI 135))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":319:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
                (const_int 60000000 [0x3938700]))
            (nil))))
(jump_insn 64 63 65 8 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 180)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":319:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 180)
(note 65 64 66 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 66 65 69 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":324:12 -1
     (nil))
(insn 69 66 70 9 (set (reg:SI 136)
        (const_int 40000000 [0x2625a00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":324:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
            (reg:SI 136))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":324:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
                (const_int 40000000 [0x2625a00]))
            (nil))))
(jump_insn 71 70 72 9 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 184)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":324:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 184)
(note 72 71 73 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 76 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":331:9 -1
     (nil))
(insn 76 73 77 10 (set (reg:SI 139)
        (const_int 20000000 [0x1312d00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":331:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 78 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
            (reg:SI 139))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":331:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_DEAD (reg/v:SI 127 [ HCLKFrequency ])
            (expr_list:REG_EQUAL (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
                    (const_int 20000000 [0x1312d00]))
                (nil)))))
(insn 78 77 82 10 (set (reg/v:SI 117 [ latency ])
        (gtu:SI (reg:CC 100 cc)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":331:11 981 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
      ; pc falls through to BB 21
(code_label 82 78 83 11 2 (nil) [1 uses])
(note 83 82 84 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 84 83 87 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":341:7 -1
     (nil))
(insn 87 84 88 11 (set (reg:SI 140)
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":341:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 87 89 11 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
            (reg:SI 140))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":341:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
                (const_int 16000000 [0xf42400]))
            (nil))))
(jump_insn 89 88 90 11 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 188)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":341:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 188)
(note 90 89 91 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 91 90 94 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":348:9 -1
     (nil))
(insn 94 91 95 12 (set (reg:SI 143)
        (const_int 8000000 [0x7a1200])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":348:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 95 94 96 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
            (reg:SI 143))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":348:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg/v:SI 127 [ HCLKFrequency ])
            (expr_list:REG_EQUAL (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
                    (const_int 8000000 [0x7a1200]))
                (nil)))))
(insn 96 95 160 12 (set (reg/v:SI 117 [ latency ])
        (gtu:SI (reg:CC 100 cc)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":348:11 981 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
      ; pc falls through to BB 21
(code_label 160 96 159 13 5 (nil) [1 uses])
(note 159 160 6 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 6 159 164 13 (set (reg/v:SI 117 [ latency ])
        (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":297:17 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 21
(code_label 164 6 163 14 6 (nil) [1 uses])
(note 163 164 7 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 7 163 168 14 (set (reg/v:SI 117 [ latency ])
        (const_int 7 [0x7])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":302:17 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 21
(code_label 168 7 167 15 7 (nil) [1 uses])
(note 167 168 8 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 8 167 172 15 (set (reg/v:SI 117 [ latency ])
        (const_int 6 [0x6])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":307:17 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 21
(code_label 172 8 171 16 8 (nil) [1 uses])
(note 171 172 9 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 9 171 176 16 (set (reg/v:SI 117 [ latency ])
        (const_int 5 [0x5])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":312:17 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 21
(code_label 176 9 175 17 9 (nil) [1 uses])
(note 175 176 10 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 10 175 180 17 (set (reg/v:SI 117 [ latency ])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":317:17 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 21
(code_label 180 10 179 18 10 (nil) [1 uses])
(note 179 180 5 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 5 179 184 18 (set (reg/v:SI 117 [ latency ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":322:17 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 21
(code_label 184 5 183 19 11 (nil) [1 uses])
(note 183 184 4 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 4 183 188 19 (set (reg/v:SI 117 [ latency ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":327:17 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 21
(code_label 188 4 187 20 12 (nil) [1 uses])
(note 187 188 11 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 11 187 98 20 (set (reg/v:SI 117 [ latency ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":327:17 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 98 11 99 21 3 (nil) [0 uses])
(note 99 98 100 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 100 99 101 21 (var_location:SI latency (reg/v:SI 117 [ latency ])) -1
     (nil))
(debug_insn 101 100 102 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":357:5 -1
     (nil))
(debug_insn 102 101 103 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":359:7 -1
     (nil))
(debug_insn 103 102 104 21 (var_location:SI Latency (reg/v:SI 117 [ latency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":359:7 -1
     (nil))
(debug_insn 104 103 105 21 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1289:22 -1
     (nil))
(debug_insn 105 104 106 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1291:3 -1
     (nil))
(insn 106 105 107 21 (set (reg/f:SI 144)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1291:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 107 106 108 21 (set (reg:SI 115 [ _4 ])
        (mem/v:SI (reg/f:SI 144) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1291:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 107 109 21 (set (reg:SI 145)
        (and:SI (reg:SI 115 [ _4 ])
            (const_int -16 [0xfffffffffffffff0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1291:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _4 ])
        (nil)))
(insn 109 108 111 21 (set (reg:SI 118 [ _7 ])
        (ior:SI (reg:SI 145)
            (reg/v:SI 117 [ latency ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1291:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(insn 111 109 112 21 (set (mem/v:SI (reg/f:SI 144) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 118 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1291:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _7 ])
        (nil)))
(debug_insn 112 111 113 21 (var_location:SI Latency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":359:7 -1
     (nil))
(debug_insn 113 112 114 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":363:7 -1
     (nil))
(debug_insn 114 113 115 21 (var_location:SI timeout (const_int 2 [0x2])) -1
     (nil))
(debug_insn 115 114 116 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":364:7 -1
     (nil))
(debug_insn 116 115 117 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":367:9 -1
     (nil))
(debug_insn 117 116 118 21 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1317:26 -1
     (nil))
(debug_insn 118 117 120 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1319:3 -1
     (nil))
(insn 120 118 121 21 (set (reg:SI 119 [ _8 ])
        (mem/v:SI (reg/f:SI 144) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1319:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 121 120 122 21 (var_location:SI getlatency (and:SI (reg:SI 119 [ _8 ])
        (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":367:22 -1
     (nil))
(debug_insn 122 121 123 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":368:9 -1
     (nil))
(debug_insn 123 122 124 21 (var_location:SI timeout (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":368:16 -1
     (nil))
(debug_insn 124 123 125 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":369:15 -1
     (nil))
(insn 125 124 126 21 (set (reg:SI 148)
        (and:SI (reg:SI 119 [ _8 ])
            (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1319:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
        (nil)))
(insn 126 125 127 21 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 117 [ latency ])
            (reg:SI 148))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":369:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(jump_insn 127 126 128 21 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 192)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":369:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 192)
(note 128 127 129 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 129 128 130 22 (var_location:SI timeout (const_int 1 [0x1])) -1
     (nil))
(debug_insn 130 129 131 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":364:7 -1
     (nil))
(debug_insn 131 130 132 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":367:9 -1
     (nil))
(debug_insn 132 131 133 22 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1317:26 -1
     (nil))
(debug_insn 133 132 135 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1319:3 -1
     (nil))
(insn 135 133 136 22 (set (reg:SI 121 [ _16 ])
        (mem/v:SI (reg/f:SI 144) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1319:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 144)
        (nil)))
(debug_insn 136 135 137 22 (var_location:SI getlatency (and:SI (reg:SI 121 [ _16 ])
        (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":367:22 -1
     (nil))
(debug_insn 137 136 138 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":368:9 -1
     (nil))
(debug_insn 138 137 139 22 (var_location:SI timeout (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":368:16 -1
     (nil))
(debug_insn 139 138 140 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":369:15 -1
     (nil))
(debug_insn 140 139 141 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":371:7 -1
     (nil))
(insn 141 140 142 22 (set (reg:SI 150)
        (and:SI (reg:SI 121 [ _16 ])
            (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1319:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _16 ])
        (nil)))
(insn 142 141 143 22 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 150)
            (reg/v:SI 117 [ latency ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":371:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_DEAD (reg/v:SI 117 [ latency ])
            (nil))))
(insn 143 142 145 22 (set (reg:SI 152)
        (ne:SI (reg:CC 100 cc)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":371:9 981 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 145 143 192 22 (set (reg/v:SI 126 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 152) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:15 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
      ; pc falls through to BB 24
(code_label 192 145 191 23 13 (nil) [1 uses])
(note 191 192 12 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 12 191 146 23 (set (reg/v:SI 126 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:15 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 146 12 147 24 4 (nil) [0 uses])
(note 147 146 148 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 148 147 149 24 (var_location:QI status (subreg:QI (reg/v:SI 126 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 149 148 154 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":378:3 -1
     (nil))
(insn 154 149 155 24 (set (reg/i:SI 0 r0)
        (reg/v:SI 126 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":379:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 126 [ <retval> ])
        (nil)))
(insn 155 154 0 24 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":379:1 -1
     (nil))

;; Function UTILS_EnablePLLAndSwitchSystem (UTILS_EnablePLLAndSwitchSystem, funcdef_no=641, decl_uid=11011, cgraph_uid=645, symbol_order=644)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 17 n_edges 25 count 19 (  1.1)


UTILS_EnablePLLAndSwitchSystem

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={1d,1u} r2={3d} r3={3d} r7={1d,16u} r12={2d} r13={1d,18u} r14={3d} r15={2d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={11d,9u} r101={2d} r102={1d,16u} r103={1d,15u} r104={2d} r105={2d} r106={2d} r113={2d,2u} r118={2d,2u} r123={1d,13u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r146={4d,7u} r147={1d,1u} r148={1d,7u} r149={1d,1u} r150={1d,1u} r151={1d,1u,1e} r153={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u,1e} r158={1d,1u} r161={1d,9u} r166={1d,1u} r168={1d,1u} r171={1d,1u} r173={1d,5u} r174={1d,1u} r176={1d,1u} r177={1d,1u} r180={1d,1u} r181={1d,1u} r185={1d,1u} r187={1d,1u,1e} r188={1d,1u} r190={1d,4u} 
;;    total ref usage 378{210d,165u,3e} in 181{179 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 157, 158, 159, 160, 161, 162
;;  reg->defs[] map:	0[0,5] 1[6,6] 2[7,9] 3[10,12] 7[13,13] 12[14,15] 13[16,16] 14[17,19] 15[20,21] 16[22,22] 17[23,23] 18[24,24] 19[25,25] 20[26,26] 21[27,27] 22[28,28] 23[29,29] 24[30,30] 25[31,31] 26[32,32] 27[33,33] 28[34,34] 29[35,35] 30[36,36] 31[37,37] 48[38,39] 49[40,41] 50[42,43] 51[44,45] 52[46,47] 53[48,49] 54[50,51] 55[52,53] 56[54,55] 57[56,57] 58[58,59] 59[60,61] 60[62,63] 61[64,65] 62[66,67] 63[68,69] 64[70,71] 65[72,73] 66[74,75] 67[76,77] 68[78,79] 69[80,81] 70[82,83] 71[84,85] 72[86,87] 73[88,89] 74[90,91] 75[92,93] 76[94,95] 77[96,97] 78[98,99] 79[100,101] 80[102,103] 81[104,105] 82[106,107] 83[108,109] 84[110,111] 85[112,113] 86[114,115] 87[116,117] 88[118,119] 89[120,121] 90[122,123] 91[124,125] 92[126,127] 93[128,129] 94[130,131] 95[132,133] 96[134,135] 97[136,137] 98[138,139] 99[140,141] 100[142,152] 101[153,154] 102[155,155] 103[156,156] 104[157,158] 105[159,160] 106[161,162] 113[163,164] 118[165,166] 123[167,167] 125[168,168] 126[169,169] 127[170,170] 128[171,171] 129[172,172] 131[173,173] 133[174,174] 134[175,175] 136[176,176] 137[177,177] 139[178,178] 141[179,179] 142[180,180] 144[181,181] 146[182,185] 147[186,186] 148[187,187] 149[188,188] 150[189,189] 151[190,190] 153[191,191] 154[192,192] 155[193,193] 157[194,194] 158[195,195] 161[196,196] 166[197,197] 168[198,198] 171[199,199] 173[200,200] 174[201,201] 176[202,202] 177[203,203] 180[204,204] 181[205,205] 185[206,206] 187[207,207] 188[208,208] 190[209,209] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d6(1){ }d9(2){ }d12(3){ }d13(7){ }d16(13){ }d19(14){ }d22(16){ }d23(17){ }d24(18){ }d25(19){ }d26(20){ }d27(21){ }d28(22){ }d29(23){ }d30(24){ }d31(25){ }d32(26){ }d33(27){ }d34(28){ }d35(29){ }d36(30){ }d37(31){ }d155(102){ }d156(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[5],1[6],2[9],3[12],7[13],13[16],14[19],16[22],17[23],18[24],19[25],20[26],21[27],22[28],23[29],24[30],25[31],26[32],27[33],28[34],29[35],30[36],31[37],102[155],103[156]
;; rd  kill	(36) 0[0,1,2,3,4,5],1[6],2[7,8,9],3[10,11,12],7[13],13[16],14[17,18,19],16[22],17[23],18[24],19[25],20[26],21[27],22[28],23[29],24[30],25[31],26[32],27[33],28[34],29[35],30[36],31[37],102[155],103[156]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[5],1[6],7[13],13[16],102[155],103[156]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 7 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d13(bb 0 insn -1) }u1(13){ d16(bb 0 insn -1) }u2(102){ d155(bb 0 insn -1) }u3(103){ d156(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 118 123 147 148 149 150 151 153 154 155 190
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 118 123 147 148 149 150 151 153 154 155 190
;; live  kill	
;; rd  in  	(6) 0[5],1[6],7[13],13[16],102[155],103[156]
;; rd  gen 	(13) 100[152],113[164],118[166],123[167],147[186],148[187],149[188],150[189],151[190],153[191],154[192],155[193],190[209]
;; rd  kill	(25) 100[142,143,144,145,146,147,148,149,150,151,152],113[163,164],118[165,166],123[167],147[186],148[187],149[188],150[189],151[190],153[191],154[192],155[193],190[209]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 190
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 190
;; rd  out 	(9) 7[13],13[16],102[155],103[156],113[164],118[166],123[167],148[187],190[209]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d155(bb 0 insn -1) }
;;   reg 103 { d156(bb 0 insn -1) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u21(7){ d13(bb 0 insn -1) }u22(13){ d16(bb 0 insn -1) }u23(102){ d155(bb 0 insn -1) }u24(103){ d156(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 148 190
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc] 157 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 148 190
;; live  gen 	 100 [cc] 157 158
;; live  kill	
;; rd  in  	(9) 7[13],13[16],102[155],103[156],113[164],118[166],123[167],148[187],190[209]
;; rd  gen 	(3) 100[151],157[194],158[195]
;; rd  kill	(13) 100[142,143,144,145,146,147,148,149,150,151,152],157[194],158[195]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 148 190
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 148 190
;; rd  out 	(7) 7[13],13[16],102[155],103[156],123[167],148[187],190[209]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d155(bb 0 insn -1) }
;;   reg 103 { d156(bb 0 insn -1) }

( 3 15 )->[4]->( 16 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u31(7){ d13(bb 0 insn -1) }u32(13){ d16(bb 0 insn -1) }u33(102){ d155(bb 0 insn -1) }u34(103){ d156(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 146
;; live  kill	
;; rd  in  	(7) 7[13],13[16],102[155],103[156],123[167],148[187],190[209]
;; rd  gen 	(1) 146[185]
;; rd  kill	(4) 146[182,183,184,185]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; rd  out 	(5) 7[13],13[16],102[155],103[156],146[185]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d155(bb 0 insn -1) }
;;   reg 103 { d156(bb 0 insn -1) }

( 3 )->[5]->( 6 13 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(7){ d13(bb 0 insn -1) }u36(13){ d16(bb 0 insn -1) }u37(102){ d155(bb 0 insn -1) }u38(103){ d156(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 148 190
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 148 190
;; live  gen 	 0 [r0] 100 [cc] 146
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[13],13[16],102[155],103[156],123[167],148[187],190[209]
;; rd  gen 	(3) 0[3],100[149],146[183]
;; rd  kill	(26) 0[0,1,2,3,4,5],12[14,15],14[17,18,19],100[142,143,144,145,146,147,148,149,150,151,152],146[182,183,184,185]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 146 148 190
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 146 148 190
;; rd  out 	(8) 7[13],13[16],102[155],103[156],123[167],146[183],148[187],190[209]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d155(bb 0 insn -1) }
;;   reg 103 { d156(bb 0 insn -1) }

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u47(7){ d13(bb 0 insn -1) }u48(13){ d16(bb 0 insn -1) }u49(102){ d155(bb 0 insn -1) }u50(103){ d156(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 148 190
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 190
;; lr  def 	 113 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 148 190
;; live  gen 	 113 118
;; live  kill	
;; rd  in  	(8) 7[13],13[16],102[155],103[156],123[167],146[183],148[187],190[209]
;; rd  gen 	(2) 113[163],118[165]
;; rd  kill	(4) 113[163,164],118[165,166]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 190
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 190
;; rd  out 	(9) 7[13],13[16],102[155],103[156],113[163],118[165],123[167],148[187],190[209]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d155(bb 0 insn -1) }
;;   reg 103 { d156(bb 0 insn -1) }

( 6 2 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u53(7){ d13(bb 0 insn -1) }u54(13){ d16(bb 0 insn -1) }u55(102){ d155(bb 0 insn -1) }u56(103){ d156(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 190
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 126 127 128 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 190
;; live  gen 	 125 126 127 128 161
;; live  kill	
;; rd  in  	(11) 7[13],13[16],102[155],103[156],113[163,164],118[165,166],123[167],148[187],190[209]
;; rd  gen 	(5) 125[168],126[169],127[170],128[171],161[196]
;; rd  kill	(5) 125[168],126[169],127[170],128[171],161[196]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 161 190
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 161 190
;; rd  out 	(12) 7[13],13[16],102[155],103[156],113[163,164],118[165,166],123[167],148[187],161[196],190[209]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d155(bb 0 insn -1) }
;;   reg 103 { d156(bb 0 insn -1) }

( 7 8 )->[8]->( 9 8 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u66(7){ d13(bb 0 insn -1) }u67(13){ d16(bb 0 insn -1) }u68(102){ d155(bb 0 insn -1) }u69(103){ d156(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 161 190
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; lr  def 	 100 [cc] 129 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 161 190
;; live  gen 	 100 [cc] 129 166
;; live  kill	
;; rd  in  	(15) 7[13],13[16],100[148],102[155],103[156],113[163,164],118[165,166],123[167],129[172],148[187],161[196],166[197],190[209]
;; rd  gen 	(3) 100[148],129[172],166[197]
;; rd  kill	(13) 100[142,143,144,145,146,147,148,149,150,151,152],129[172],166[197]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 161 190
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 161 190
;; rd  out 	(12) 7[13],13[16],102[155],103[156],113[163,164],118[165,166],123[167],148[187],161[196],190[209]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d155(bb 0 insn -1) }
;;   reg 103 { d156(bb 0 insn -1) }

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u74(7){ d13(bb 0 insn -1) }u75(13){ d16(bb 0 insn -1) }u76(102){ d155(bb 0 insn -1) }u77(103){ d156(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 161 190
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 161
;; lr  def 	 131 133 134 136 168 171 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 161 190
;; live  gen 	 131 133 134 136 168 171 173
;; live  kill	
;; rd  in  	(12) 7[13],13[16],102[155],103[156],113[163,164],118[165,166],123[167],148[187],161[196],190[209]
;; rd  gen 	(7) 131[173],133[174],134[175],136[176],168[198],171[199],173[200]
;; rd  kill	(7) 131[173],133[174],134[175],136[176],168[198],171[199],173[200]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 148 173 190
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 148 173 190
;; rd  out 	(10) 7[13],13[16],102[155],103[156],118[165,166],123[167],148[187],173[200],190[209]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d155(bb 0 insn -1) }
;;   reg 103 { d156(bb 0 insn -1) }

( 9 10 )->[10]->( 10 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u90(7){ d13(bb 0 insn -1) }u91(13){ d16(bb 0 insn -1) }u92(102){ d155(bb 0 insn -1) }u93(103){ d156(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 148 173 190
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173
;; lr  def 	 100 [cc] 137 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 148 173 190
;; live  gen 	 100 [cc] 137 174
;; live  kill	
;; rd  in  	(13) 7[13],13[16],100[147],102[155],103[156],118[165,166],123[167],137[177],148[187],173[200],174[201],190[209]
;; rd  gen 	(3) 100[147],137[177],174[201]
;; rd  kill	(13) 100[142,143,144,145,146,147,148,149,150,151,152],137[177],174[201]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 148 173 190
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 148 173 190
;; rd  out 	(10) 7[13],13[16],102[155],103[156],118[165,166],123[167],148[187],173[200],190[209]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d155(bb 0 insn -1) }
;;   reg 103 { d156(bb 0 insn -1) }

( 10 )->[11]->( 15 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u98(7){ d13(bb 0 insn -1) }u99(13){ d16(bb 0 insn -1) }u100(102){ d155(bb 0 insn -1) }u101(103){ d156(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 148 173 190
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 148 173
;; lr  def 	 100 [cc] 139 141 142 144 176 177 180 181
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 148 173 190
;; live  gen 	 100 [cc] 139 141 142 144 176 177 180 181
;; live  kill	
;; rd  in  	(10) 7[13],13[16],102[155],103[156],118[165,166],123[167],148[187],173[200],190[209]
;; rd  gen 	(9) 100[146],139[178],141[179],142[180],144[181],176[202],177[203],180[204],181[205]
;; rd  kill	(19) 100[142,143,144,145,146,147,148,149,150,151,152],139[178],141[179],142[180],144[181],176[202],177[203],180[204],181[205]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190
;; rd  out 	(6) 7[13],13[16],102[155],103[156],123[167],190[209]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d155(bb 0 insn -1) }
;;   reg 103 { d156(bb 0 insn -1) }

( 11 14 )->[12]->( 16 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u121(7){ d13(bb 0 insn -1) }u122(13){ d16(bb 0 insn -1) }u123(102){ d155(bb 0 insn -1) }u124(103){ d156(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190
;; lr  def 	 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190
;; live  gen 	 146
;; live  kill	
;; rd  in  	(7) 7[13],13[16],102[155],103[156],123[167],146[182],190[209]
;; rd  gen 	(1) 146[184]
;; rd  kill	(4) 146[182,183,184,185]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; rd  out 	(5) 7[13],13[16],102[155],103[156],146[184]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d155(bb 0 insn -1) }
;;   reg 103 { d156(bb 0 insn -1) }

( 5 )->[13]->( 14 16 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u128(7){ d13(bb 0 insn -1) }u129(13){ d16(bb 0 insn -1) }u130(102){ d155(bb 0 insn -1) }u131(103){ d156(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 146 190
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190
;; lr  def 	 100 [cc] 185
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 146 190
;; live  gen 	 100 [cc] 185
;; live  kill	
;; rd  in  	(8) 7[13],13[16],102[155],103[156],123[167],146[183],148[187],190[209]
;; rd  gen 	(2) 100[145],185[206]
;; rd  kill	(12) 100[142,143,144,145,146,147,148,149,150,151,152],185[206]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 146 190
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 146 190
;; rd  out 	(7) 7[13],13[16],102[155],103[156],123[167],146[183],190[209]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d155(bb 0 insn -1) }
;;   reg 103 { d156(bb 0 insn -1) }

( 13 15 )->[14]->( 12 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u136(7){ d13(bb 0 insn -1) }u137(13){ d16(bb 0 insn -1) }u138(102){ d155(bb 0 insn -1) }u139(103){ d156(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190
;; live  gen 	 0 [r0] 100 [cc] 146
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[13],13[16],102[155],103[156],123[167],146[183],190[209]
;; rd  gen 	(3) 0[1],100[143],146[182]
;; rd  kill	(26) 0[0,1,2,3,4,5],12[14,15],14[17,18,19],100[142,143,144,145,146,147,148,149,150,151,152],146[182,183,184,185]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 146 190
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 146 190
;; rd  out 	(7) 7[13],13[16],102[155],103[156],123[167],146[182],190[209]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d155(bb 0 insn -1) }
;;   reg 103 { d156(bb 0 insn -1) }

( 11 )->[15]->( 4 14 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u149(7){ d13(bb 0 insn -1) }u150(13){ d16(bb 0 insn -1) }u151(102){ d155(bb 0 insn -1) }u152(103){ d156(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc] 187 188
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190
;; live  gen 	 100 [cc] 187 188
;; live  kill	
;; rd  in  	(6) 7[13],13[16],102[155],103[156],123[167],190[209]
;; rd  gen 	(3) 100[142],187[207],188[208]
;; rd  kill	(13) 100[142,143,144,145,146,147,148,149,150,151,152],187[207],188[208]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190
;; rd  out 	(6) 7[13],13[16],102[155],103[156],123[167],190[209]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d155(bb 0 insn -1) }
;;   reg 103 { d156(bb 0 insn -1) }

( 13 12 4 14 )->[16]->( 1 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u159(7){ d13(bb 0 insn -1) }u160(13){ d16(bb 0 insn -1) }u161(102){ d155(bb 0 insn -1) }u162(103){ d156(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(10) 7[13],13[16],102[155],103[156],123[167],146[182,183,184,185],190[209]
;; rd  gen 	(1) 0[0]
;; rd  kill	(6) 0[0,1,2,3,4,5]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[13],13[16],102[155],103[156]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d155(bb 0 insn -1) }
;;   reg 103 { d156(bb 0 insn -1) }

( 16 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u165(0){ d0(bb 16 insn 244) }u166(7){ d13(bb 0 insn -1) }u167(13){ d16(bb 0 insn -1) }u168(102){ d155(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[13],13[16],102[155],103[156]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 16 insn 244) }
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d155(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 30 to worklist
  Adding insn 47 to worklist
  Adding insn 64 to worklist
  Adding insn 54 to worklist
  Adding insn 87 to worklist
  Adding insn 84 to worklist
  Adding insn 79 to worklist
  Adding insn 76 to worklist
  Adding insn 98 to worklist
  Adding insn 94 to worklist
  Adding insn 121 to worklist
  Adding insn 117 to worklist
  Adding insn 110 to worklist
  Adding insn 106 to worklist
  Adding insn 133 to worklist
  Adding insn 129 to worklist
  Adding insn 164 to worklist
  Adding insn 157 to worklist
  Adding insn 152 to worklist
  Adding insn 145 to worklist
  Adding insn 140 to worklist
  Adding insn 172 to worklist
  Adding insn 185 to worklist
  Adding insn 202 to worklist
  Adding insn 191 to worklist
  Adding insn 224 to worklist
  Adding insn 245 to worklist
Finished finding needed instructions:
  Adding insn 244 to worklist
Processing use of (reg 146 [ <retval> ]) in insn 244:
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 55 to worklist
  Adding insn 192 to worklist
Processing use of (reg 0 r0) in insn 192:
Processing use of (reg 0 r0) in insn 55:
Processing use of (reg 0 r0) in insn 245:
Processing use of (reg 100 cc) in insn 224:
  Adding insn 223 to worklist
Processing use of (reg 187) in insn 223:
  Adding insn 219 to worklist
Processing use of (reg 188) in insn 223:
  Adding insn 222 to worklist
Processing use of (reg 123 [ hclk_frequency ]) in insn 219:
  Adding insn 24 to worklist
Processing use of (reg 147 [ SYSCLK_Frequency ]) in insn 24:
  Adding insn 2 to worklist
Processing use of (reg 155) in insn 24:
  Adding insn 23 to worklist
Processing use of (subreg (reg 154) 0) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 153 [ AHBPrescTable[_3] ]) in insn 22:
  Adding insn 20 to worklist
Processing use of (reg 149) in insn 20:
  Adding insn 17 to worklist
Processing use of (reg 151) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 150) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 113 [ _1 ]) in insn 18:
  Adding insn 16 to worklist
Processing use of (reg 148 [ UTILS_ClkInitStruct ]) in insn 16:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 13 sp) in insn 191:
Processing use of (reg 0 r0) in insn 191:
  Adding insn 190 to worklist
Processing use of (reg 123 [ hclk_frequency ]) in insn 190:
Processing use of (reg 100 cc) in insn 202:
  Adding insn 201 to worklist
Processing use of (reg 146 [ <retval> ]) in insn 201:
Processing use of (reg 100 cc) in insn 185:
  Adding insn 184 to worklist
Processing use of (reg 123 [ hclk_frequency ]) in insn 184:
Processing use of (reg 185 [ SystemCoreClock ]) in insn 184:
  Adding insn 183 to worklist
Processing use of (reg 190) in insn 183:
  Adding insn 27 to worklist
Processing use of (reg 123 [ hclk_frequency ]) in insn 172:
Processing use of (reg 190) in insn 172:
Processing use of (reg 173) in insn 140:
  Adding insn 128 to worklist
Processing use of (reg 144 [ _47 ]) in insn 145:
  Adding insn 143 to worklist
Processing use of (reg 173) in insn 145:
Processing use of (reg 176) in insn 143:
  Adding insn 141 to worklist
Processing use of (reg 177 [ UTILS_ClkInitStruct_19(D)->APB1CLKDivider ]) in insn 143:
  Adding insn 142 to worklist
Processing use of (reg 148 [ UTILS_ClkInitStruct ]) in insn 142:
Processing use of (reg 142 [ _45 ]) in insn 141:
Processing use of (reg 173) in insn 152:
Processing use of (reg 141 [ _44 ]) in insn 157:
  Adding insn 155 to worklist
Processing use of (reg 173) in insn 157:
Processing use of (reg 180) in insn 155:
  Adding insn 153 to worklist
Processing use of (reg 181 [ UTILS_ClkInitStruct_19(D)->APB2CLKDivider ]) in insn 155:
  Adding insn 154 to worklist
Processing use of (reg 148 [ UTILS_ClkInitStruct ]) in insn 154:
Processing use of (reg 139 [ _42 ]) in insn 153:
Processing use of (reg 100 cc) in insn 164:
  Adding insn 163 to worklist
Processing use of (reg 118 [ SystemCoreClock.3_6 ]) in insn 163:
  Adding insn 28 to worklist
  Adding insn 68 to worklist
Processing use of (reg 123 [ hclk_frequency ]) in insn 163:
Processing use of (reg 190) in insn 68:
Processing use of (reg 190) in insn 28:
Processing use of (reg 173) in insn 129:
Processing use of (reg 100 cc) in insn 133:
  Adding insn 132 to worklist
Processing use of (reg 174) in insn 132:
  Adding insn 131 to worklist
Processing use of (reg 137 [ _40 ]) in insn 131:
Processing use of (reg 161) in insn 106:
  Adding insn 75 to worklist
Processing use of (reg 136 [ _39 ]) in insn 110:
  Adding insn 108 to worklist
Processing use of (reg 161) in insn 110:
Processing use of (reg 113 [ _1 ]) in insn 108:
  Adding insn 66 to worklist
Processing use of (reg 168) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 134 [ _37 ]) in insn 107:
Processing use of (reg 148 [ UTILS_ClkInitStruct ]) in insn 66:
Processing use of (reg 161) in insn 117:
Processing use of (reg 133 [ _36 ]) in insn 121:
  Adding insn 119 to worklist
Processing use of (reg 161) in insn 121:
Processing use of (reg 171) in insn 119:
  Adding insn 118 to worklist
Processing use of (reg 131 [ _34 ]) in insn 118:
Processing use of (reg 161) in insn 94:
Processing use of (reg 100 cc) in insn 98:
  Adding insn 97 to worklist
Processing use of (reg 166) in insn 97:
  Adding insn 96 to worklist
Processing use of (reg 129 [ _32 ]) in insn 96:
Processing use of (reg 161) in insn 76:
Processing use of (reg 128 [ _31 ]) in insn 79:
  Adding insn 77 to worklist
Processing use of (reg 161) in insn 79:
Processing use of (reg 127 [ _30 ]) in insn 77:
Processing use of (reg 161) in insn 84:
Processing use of (reg 126 [ _29 ]) in insn 87:
  Adding insn 85 to worklist
Processing use of (reg 161) in insn 87:
Processing use of (reg 125 [ _28 ]) in insn 85:
Processing use of (reg 13 sp) in insn 54:
Processing use of (reg 0 r0) in insn 54:
  Adding insn 53 to worklist
Processing use of (reg 123 [ hclk_frequency ]) in insn 53:
Processing use of (reg 100 cc) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 146 [ <retval> ]) in insn 63:
Processing use of (reg 100 cc) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 157) in insn 46:
  Adding insn 42 to worklist
Processing use of (reg 158) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 123 [ hclk_frequency ]) in insn 42:
Processing use of (reg 100 cc) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 118 [ SystemCoreClock.3_6 ]) in insn 29:
Processing use of (reg 123 [ hclk_frequency ]) in insn 29:
starting the processing of deferred insns
ending the processing of deferred insns


UTILS_EnablePLLAndSwitchSystem

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={1d,1u} r2={3d} r3={3d} r7={1d,16u} r12={2d} r13={1d,18u} r14={3d} r15={2d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={11d,9u} r101={2d} r102={1d,16u} r103={1d,15u} r104={2d} r105={2d} r106={2d} r113={2d,2u} r118={2d,2u} r123={1d,13u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r146={4d,7u} r147={1d,1u} r148={1d,7u} r149={1d,1u} r150={1d,1u} r151={1d,1u,1e} r153={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u,1e} r158={1d,1u} r161={1d,9u} r166={1d,1u} r168={1d,1u} r171={1d,1u} r173={1d,5u} r174={1d,1u} r176={1d,1u} r177={1d,1u} r180={1d,1u} r181={1d,1u} r185={1d,1u} r187={1d,1u,1e} r188={1d,1u} r190={1d,4u} 
;;    total ref usage 378{210d,165u,3e} in 181{179 regular + 2 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v:SI 147 [ SYSCLK_Frequency ])
        (reg:SI 0 r0 [ SYSCLK_Frequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":630:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ SYSCLK_Frequency ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 148 [ UTILS_ClkInitStruct ])
        (reg:SI 1 r1 [ UTILS_ClkInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":630:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ UTILS_ClkInitStruct ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":631:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":631:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":632:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":634:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":635:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":636:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":639:3 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 148 [ UTILS_ClkInitStruct ]) [1 UTILS_ClkInitStruct_19(D)->AHBCLKDivider+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":639:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 2 (set (reg/f:SI 149)
        (symbol_ref:SI ("AHBPrescTable") [flags 0xc0]  <var_decl 0000000005e81cf0 AHBPrescTable>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":639:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 19 2 (set (reg:SI 150)
        (lshiftrt:SI (reg:SI 113 [ _1 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":639:20 147 {*arm_shiftsi3}
     (nil))
(insn 19 18 20 2 (set (reg:SI 151)
        (and:SI (reg:SI 150)
            (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":639:20 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(insn 20 19 22 2 (set (reg:SI 153 [ AHBPrescTable[_3] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 149)
                    (reg:SI 151)) [0 AHBPrescTable[_3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":639:20 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg/f:SI 149)
            (expr_list:REG_EQUAL (zero_extend:SI (mem/u:QI (plus:SI (reg:SI 151)
                            (symbol_ref:SI ("AHBPrescTable") [flags 0xc0]  <var_decl 0000000005e81cf0 AHBPrescTable>)) [0 AHBPrescTable[_3]+0 S1 A8]))
                (nil)))))
(insn 22 20 23 2 (set (reg:SI 154)
        (and:SI (reg:SI 153 [ AHBPrescTable[_3] ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":639:20 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 153 [ AHBPrescTable[_3] ])
        (nil)))
(insn 23 22 24 2 (set (reg:SI 155)
        (zero_extend:SI (subreg:QI (reg:SI 154) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":639:20 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(insn 24 23 25 2 (set (reg/v:SI 123 [ hclk_frequency ])
        (lshiftrt:SI (reg/v:SI 147 [ SYSCLK_Frequency ])
            (reg:SI 155))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":639:18 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_DEAD (reg/v:SI 147 [ SYSCLK_Frequency ])
            (nil))))
(debug_insn 25 24 26 2 (var_location:SI hclk_frequency (reg/v:SI 123 [ hclk_frequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":639:18 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":642:3 -1
     (nil))
(insn 27 26 28 2 (set (reg/f:SI 190)
        (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005e81c60 SystemCoreClock>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":642:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 2 (set (reg:SI 118 [ SystemCoreClock.3_6 ])
        (mem/c:SI (reg/f:SI 190) [1 SystemCoreClock+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":642:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005e81c60 SystemCoreClock>) [1 SystemCoreClock+0 S4 A32])
        (nil)))
(insn 29 28 30 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 118 [ SystemCoreClock.3_6 ])
            (reg/v:SI 123 [ hclk_frequency ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":642:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 30 29 31 2 (set (pc)
        (if_then_else (geu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 69)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":642:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 69)
(note 31 30 32 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":645:5 -1
     (nil))
(debug_insn 33 32 34 3 (var_location:SI HCLKFrequency (reg/v:SI 123 [ hclk_frequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":645:5 -1
     (nil))
(debug_insn 34 33 35 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":277:13 -1
     (nil))
(debug_insn 35 34 36 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":279:3 -1
     (nil))
(debug_insn 36 35 37 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":280:3 -1
     (nil))
(debug_insn 37 36 38 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:3 -1
     (nil))
(debug_insn 38 37 39 3 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:15 -1
     (nil))
(debug_insn 39 38 40 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":283:3 -1
     (nil))
(debug_insn 40 39 41 3 (var_location:SI latency (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":283:12 -1
     (nil))
(debug_insn 41 40 42 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:3 -1
     (nil))
(insn 42 41 45 3 (set (reg:SI 157)
        (plus:SI (reg/v:SI 123 [ hclk_frequency ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:28 7 {*arm_addsi3}
     (nil))
(insn 45 42 46 3 (set (reg:SI 158)
        (const_int 169999999 [0xa21fe7f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 45 47 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 157)
            (reg:SI 158))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_DEAD (reg:SI 157)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 157)
                    (const_int 169999999 [0xa21fe7f]))
                (nil)))))
(jump_insn 47 46 218 3 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 51)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 51)
(code_label 218 47 48 4 28 (nil) [1 uses])
(note 48 218 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 48 51 4 (set (reg/v:SI 146 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":288:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 16
(code_label 51 6 52 5 21 (nil) [1 uses])
(note 52 51 53 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 5 (set (reg:SI 0 r0)
        (reg/v:SI 123 [ hclk_frequency ])) 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 54 53 55 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_SetFlashLatency.part.0") [flags 0x3]  <function_decl 0000000006e2e500 LL_SetFlashLatency.part.0>) [0 LL_SetFlashLatency.part.0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_SetFlashLatency.part.0") [flags 0x3]  <function_decl 0000000006e2e500 LL_SetFlashLatency.part.0>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 55 54 57 5 (set (reg/v:SI 146 [ <retval> ])
        (reg:SI 0 r0)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 57 55 58 5 (var_location:QI status (subreg:QI (reg/v:SI 146 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 58 57 59 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":378:3 -1
     (nil))
(debug_insn 59 58 60 5 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":645:14 -1
     (nil))
(debug_insn 60 59 61 5 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":645:14 -1
     (nil))
(debug_insn 61 60 62 5 (var_location:QI status (subreg:QI (reg/v:SI 146 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 62 61 63 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":649:3 -1
     (nil))
(insn 63 62 64 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 146 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":649:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 64 63 65 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 175)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":649:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 175)
(note 65 64 66 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 66 65 68 6 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 148 [ UTILS_ClkInitStruct ]) [1 UTILS_ClkInitStruct_19(D)->AHBCLKDivider+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":660:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 66 69 6 (set (reg:SI 118 [ SystemCoreClock.3_6 ])
        (mem/c:SI (reg/f:SI 190) [1 SystemCoreClock+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":673:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005e81c60 SystemCoreClock>) [1 SystemCoreClock+0 S4 A32])
        (nil)))
(code_label 69 68 70 7 20 (nil) [1 uses])
(note 70 69 71 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 71 70 72 7 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 72 71 73 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":652:5 -1
     (nil))
(debug_insn 73 72 74 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2053:22 -1
     (nil))
(debug_insn 74 73 75 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2055:3 -1
     (nil))
(insn 75 74 76 7 (set (reg/f:SI 161)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2055:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 76 75 77 7 (set (reg:SI 127 [ _30 ])
        (mem/v:SI (reg/f:SI 161) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2055:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 79 7 (set (reg:SI 128 [ _31 ])
        (ior:SI (reg:SI 127 [ _30 ])
            (const_int 16777216 [0x1000000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2055:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _30 ])
        (nil)))
(insn 79 77 80 7 (set (mem/v:SI (reg/f:SI 161) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])
        (reg:SI 128 [ _31 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2055:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _31 ])
        (nil)))
(debug_insn 80 79 81 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":653:5 -1
     (nil))
(debug_insn 81 80 82 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2446:22 -1
     (nil))
(debug_insn 82 81 84 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2448:3 -1
     (nil))
(insn 84 82 85 7 (set (reg:SI 125 [ _28 ])
        (mem/v:SI (plus:SI (reg/f:SI 161)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2448:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 85 84 87 7 (set (reg:SI 126 [ _29 ])
        (ior:SI (reg:SI 125 [ _28 ])
            (const_int 16777216 [0x1000000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2448:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _28 ])
        (nil)))
(insn 87 85 95 7 (set (mem/v:SI (plus:SI (reg/f:SI 161)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])
        (reg:SI 126 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2448:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _29 ])
        (nil)))
(code_label 95 87 88 8 24 (nil) [1 uses])
(note 88 95 89 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 89 88 90 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":657:5 -1
     (nil))
(debug_insn 90 89 91 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":654:11 -1
     (nil))
(debug_insn 91 90 92 8 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2074:26 -1
     (nil))
(debug_insn 92 91 94 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:3 -1
     (nil))
(insn 94 92 96 8 (set (reg:SI 129 [ _32 ])
        (mem/v:SI (reg/f:SI 161) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 96 94 97 8 (set (reg:SI 166)
        (and:SI (reg:SI 129 [ _32 ])
            (const_int 33554432 [0x2000000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _32 ])
        (nil)))
(insn 97 96 98 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 166)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:71 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(jump_insn 98 97 99 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 95)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 95)
(note 99 98 100 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 100 99 101 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":660:5 -1
     (nil))
(debug_insn 101 100 102 9 (var_location:SI D#1 (mem:SI (reg/v/f:SI 148 [ UTILS_ClkInitStruct ]) [1 UTILS_ClkInitStruct_19(D)->AHBCLKDivider+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":660:5 -1
     (nil))
(debug_insn 102 101 103 9 (var_location:SI Prescaler (debug_expr:SI D#1)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":660:5 -1
     (nil))
(debug_insn 103 102 104 9 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1373:22 -1
     (nil))
(debug_insn 104 103 106 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1375:3 -1
     (nil))
(insn 106 104 107 9 (set (reg:SI 134 [ _37 ])
        (mem/v:SI (plus:SI (reg/f:SI 161)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1375:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 107 106 108 9 (set (reg:SI 168)
        (and:SI (reg:SI 134 [ _37 ])
            (const_int -241 [0xffffffffffffff0f]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1375:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ _37 ])
        (nil)))
(insn 108 107 110 9 (set (reg:SI 136 [ _39 ])
        (ior:SI (reg:SI 168)
            (reg:SI 113 [ _1 ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1375:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(insn 110 108 111 9 (set (mem/v:SI (plus:SI (reg/f:SI 161)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])
        (reg:SI 136 [ _39 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1375:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ _39 ])
        (nil)))
(debug_insn 111 110 112 9 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":660:5 -1
     (nil))
(debug_insn 112 111 113 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":661:5 -1
     (nil))
(debug_insn 113 112 114 9 (var_location:SI Source (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":661:5 -1
     (nil))
(debug_insn 114 113 115 9 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1340:22 -1
     (nil))
(debug_insn 115 114 117 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1342:3 -1
     (nil))
(insn 117 115 118 9 (set (reg:SI 131 [ _34 ])
        (mem/v:SI (plus:SI (reg/f:SI 161)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1342:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 119 9 (set (reg:SI 171)
        (and:SI (reg:SI 131 [ _34 ])
            (const_int -4 [0xfffffffffffffffc]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1342:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _34 ])
        (nil)))
(insn 119 118 121 9 (set (reg:SI 133 [ _36 ])
        (ior:SI (reg:SI 171)
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1342:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))
(insn 121 119 128 9 (set (mem/v:SI (plus:SI (reg/f:SI 161)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])
        (reg:SI 133 [ _36 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1342:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 161)
        (expr_list:REG_DEAD (reg:SI 133 [ _36 ])
            (nil))))
(insn 128 121 130 9 (set (reg/f:SI 173)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1355:21 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 130 128 122 10 25 (nil) [1 uses])
(note 122 130 123 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 123 122 124 10 (var_location:SI Source (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":661:5 -1
     (nil))
(debug_insn 124 123 125 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":665:5 -1
     (nil))
(debug_insn 125 124 126 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":662:11 -1
     (nil))
(debug_insn 126 125 127 10 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1353:26 -1
     (nil))
(debug_insn 127 126 129 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1355:3 -1
     (nil))
(insn 129 127 131 10 (set (reg:SI 137 [ _40 ])
        (mem/v:SI (plus:SI (reg/f:SI 173)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1355:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 131 129 132 10 (set (reg:SI 174)
        (and:SI (reg:SI 137 [ _40 ])
            (const_int 12 [0xc]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1355:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ _40 ])
        (nil)))
(insn 132 131 133 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 174)
            (const_int 12 [0xc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":662:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 174)
        (nil)))
(jump_insn 133 132 134 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 130)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":662:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 130)
(note 134 133 135 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 135 134 136 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":668:5 -1
     (nil))
(debug_insn 136 135 137 11 (var_location:SI Prescaler (mem:SI (plus:SI (reg/v/f:SI 148 [ UTILS_ClkInitStruct ])
            (const_int 4 [0x4])) [1 UTILS_ClkInitStruct_19(D)->APB1CLKDivider+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":668:5 -1
     (nil))
(debug_insn 137 136 138 11 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1389:22 -1
     (nil))
(debug_insn 138 137 140 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1391:3 -1
     (nil))
(insn 140 138 141 11 (set (reg:SI 142 [ _45 ])
        (mem/v:SI (plus:SI (reg/f:SI 173)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1391:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 141 140 142 11 (set (reg:SI 176)
        (and:SI (reg:SI 142 [ _45 ])
            (const_int -1793 [0xfffffffffffff8ff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1391:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ _45 ])
        (nil)))
(insn 142 141 143 11 (set (reg:SI 177 [ UTILS_ClkInitStruct_19(D)->APB1CLKDivider ])
        (mem:SI (plus:SI (reg/v/f:SI 148 [ UTILS_ClkInitStruct ])
                (const_int 4 [0x4])) [1 UTILS_ClkInitStruct_19(D)->APB1CLKDivider+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1391:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 143 142 145 11 (set (reg:SI 144 [ _47 ])
        (ior:SI (reg:SI 176)
            (reg:SI 177 [ UTILS_ClkInitStruct_19(D)->APB1CLKDivider ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1391:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 177 [ UTILS_ClkInitStruct_19(D)->APB1CLKDivider ])
        (expr_list:REG_DEAD (reg:SI 176)
            (nil))))
(insn 145 143 146 11 (set (mem/v:SI (plus:SI (reg/f:SI 173)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])
        (reg:SI 144 [ _47 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1391:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 144 [ _47 ])
        (nil)))
(debug_insn 146 145 147 11 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":668:5 -1
     (nil))
(debug_insn 147 146 148 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":669:5 -1
     (nil))
(debug_insn 148 147 149 11 (var_location:SI Prescaler (mem:SI (plus:SI (reg/v/f:SI 148 [ UTILS_ClkInitStruct ])
            (const_int 8 [0x8])) [1 UTILS_ClkInitStruct_19(D)->APB2CLKDivider+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":669:5 -1
     (nil))
(debug_insn 149 148 150 11 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1405:22 -1
     (nil))
(debug_insn 150 149 152 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1407:3 -1
     (nil))
(insn 152 150 153 11 (set (reg:SI 139 [ _42 ])
        (mem/v:SI (plus:SI (reg/f:SI 173)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1407:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 153 152 154 11 (set (reg:SI 180)
        (and:SI (reg:SI 139 [ _42 ])
            (const_int -14337 [0xffffffffffffc7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1407:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _42 ])
        (nil)))
(insn 154 153 155 11 (set (reg:SI 181 [ UTILS_ClkInitStruct_19(D)->APB2CLKDivider ])
        (mem:SI (plus:SI (reg/v/f:SI 148 [ UTILS_ClkInitStruct ])
                (const_int 8 [0x8])) [1 UTILS_ClkInitStruct_19(D)->APB2CLKDivider+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1407:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 148 [ UTILS_ClkInitStruct ])
        (nil)))
(insn 155 154 157 11 (set (reg:SI 141 [ _44 ])
        (ior:SI (reg:SI 180)
            (reg:SI 181 [ UTILS_ClkInitStruct_19(D)->APB2CLKDivider ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1407:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 181 [ UTILS_ClkInitStruct_19(D)->APB2CLKDivider ])
        (expr_list:REG_DEAD (reg:SI 180)
            (nil))))
(insn 157 155 158 11 (set (mem/v:SI (plus:SI (reg/f:SI 173)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])
        (reg:SI 141 [ _44 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1407:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 173)
        (expr_list:REG_DEAD (reg:SI 141 [ _44 ])
            (nil))))
(debug_insn 158 157 159 11 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":645:14 -1
     (nil))
(debug_insn 159 158 160 11 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":645:14 -1
     (nil))
(debug_insn 160 159 161 11 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 161 160 162 11 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":669:5 -1
     (nil))
(debug_insn 162 161 163 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":673:3 -1
     (nil))
(insn 163 162 164 11 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 123 [ hclk_frequency ])
            (reg:SI 118 [ SystemCoreClock.3_6 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":673:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ SystemCoreClock.3_6 ])
        (nil)))
(jump_insn 164 163 200 11 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":673:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 206)
(code_label 200 164 165 12 27 (nil) [1 uses])
(note 165 200 166 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 166 165 167 12 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 167 166 168 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":682:5 -1
     (nil))
(debug_insn 168 167 169 12 (var_location:SI HCLKFrequency (reg/v:SI 123 [ hclk_frequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":682:5 -1
     (nil))
(debug_insn 169 168 170 12 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":263:6 -1
     (nil))
(debug_insn 170 169 172 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":266:3 -1
     (nil))
(insn 172 170 5 12 (set (mem/c:SI (reg/f:SI 190) [1 SystemCoreClock+0 S4 A32])
        (reg/v:SI 123 [ hclk_frequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":266:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 190)
        (expr_list:REG_DEAD (reg/v:SI 123 [ hclk_frequency ])
            (nil))))
(insn 5 172 175 12 (set (reg/v:SI 146 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":267:1 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 16
(code_label 175 5 176 13 23 (nil) [1 uses])
(note 176 175 177 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 177 176 178 13 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":645:14 -1
     (nil))
(debug_insn 178 177 179 13 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":645:14 -1
     (nil))
(debug_insn 179 178 180 13 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 180 179 181 13 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":669:5 -1
     (nil))
(debug_insn 181 180 183 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":673:3 -1
     (nil))
(insn 183 181 184 13 (set (reg:SI 185 [ SystemCoreClock ])
        (mem/c:SI (reg/f:SI 190) [1 SystemCoreClock+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":673:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005e81c60 SystemCoreClock>) [1 SystemCoreClock+0 S4 A32])
        (nil)))
(insn 184 183 185 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 185 [ SystemCoreClock ])
            (reg/v:SI 123 [ hclk_frequency ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":673:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 185 [ SystemCoreClock ])
        (nil)))
(jump_insn 185 184 225 13 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 229)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":673:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 229)
(code_label 225 185 186 14 29 (nil) [0 uses])
(note 186 225 187 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 187 186 188 14 (var_location:SI HCLKFrequency (reg/v:SI 123 [ hclk_frequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":676:5 -1
     (nil))
(debug_insn 188 187 189 14 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:15 -1
     (nil))
(debug_insn 189 188 190 14 (var_location:SI latency (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":283:12 -1
     (nil))
(insn 190 189 191 14 (set (reg:SI 0 r0)
        (reg/v:SI 123 [ hclk_frequency ])) 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 191 190 192 14 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_SetFlashLatency.part.0") [flags 0x3]  <function_decl 0000000006e2e500 LL_SetFlashLatency.part.0>) [0 LL_SetFlashLatency.part.0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_SetFlashLatency.part.0") [flags 0x3]  <function_decl 0000000006e2e500 LL_SetFlashLatency.part.0>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 192 191 194 14 (set (reg/v:SI 146 [ <retval> ])
        (reg:SI 0 r0)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 194 192 195 14 (var_location:QI status (subreg:QI (reg/v:SI 146 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 195 194 196 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":378:3 -1
     (nil))
(debug_insn 196 195 197 14 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":676:14 -1
     (nil))
(debug_insn 197 196 198 14 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":676:14 -1
     (nil))
(debug_insn 198 197 199 14 (var_location:QI status (subreg:QI (reg/v:SI 146 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 199 198 201 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":680:3 -1
     (nil))
(insn 201 199 202 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 146 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":680:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 202 201 206 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 200)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":680:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 394758028 (nil)))
 -> 200)
      ; pc falls through to BB 16
(code_label 206 202 207 15 26 (nil) [1 uses])
(note 207 206 208 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 208 207 209 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":676:5 -1
     (nil))
(debug_insn 209 208 210 15 (var_location:SI HCLKFrequency (reg/v:SI 123 [ hclk_frequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":676:5 -1
     (nil))
(debug_insn 210 209 211 15 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":277:13 -1
     (nil))
(debug_insn 211 210 212 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":279:3 -1
     (nil))
(debug_insn 212 211 213 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":280:3 -1
     (nil))
(debug_insn 213 212 214 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:3 -1
     (nil))
(debug_insn 214 213 215 15 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:15 -1
     (nil))
(debug_insn 215 214 216 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":283:3 -1
     (nil))
(debug_insn 216 215 217 15 (var_location:SI latency (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":283:12 -1
     (nil))
(debug_insn 217 216 219 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:3 -1
     (nil))
(insn 219 217 222 15 (set (reg:SI 187)
        (plus:SI (reg/v:SI 123 [ hclk_frequency ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:28 7 {*arm_addsi3}
     (nil))
(insn 222 219 223 15 (set (reg:SI 188)
        (const_int 169999999 [0xa21fe7f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 223 222 224 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 187)
            (reg:SI 188))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 188)
        (expr_list:REG_DEAD (reg:SI 187)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 187)
                    (const_int 169999999 [0xa21fe7f]))
                (nil)))))
(jump_insn 224 223 229 15 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 218)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 429496732 (nil)))
 -> 218)
      ; pc falls through to BB 14
(code_label 229 224 230 16 22 (nil) [1 uses])
(note 230 229 231 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 231 230 232 16 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":645:14 -1
     (nil))
(debug_insn 232 231 233 16 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":645:14 -1
     (nil))
(debug_insn 233 232 234 16 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":669:5 -1
     (nil))
(debug_insn 234 233 235 16 (var_location:SI latency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":283:12 -1
     (nil))
(debug_insn 235 234 236 16 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":676:14 -1
     (nil))
(debug_insn 236 235 237 16 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":676:14 -1
     (nil))
(debug_insn 237 236 238 16 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 238 237 239 16 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":682:5 -1
     (nil))
(debug_insn 239 238 244 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":685:3 -1
     (nil))
(insn 244 239 245 16 (set (reg/i:SI 0 r0)
        (reg/v:SI 146 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":686:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 146 [ <retval> ])
        (nil)))
(insn 245 244 0 16 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":686:1 -1
     (nil))

;; Function LL_Init1msTick (LL_Init1msTick, funcdef_no=633, decl_uid=10017, cgraph_uid=637, symbol_order=636)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


LL_Init1msTick

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r114={1d,1u} r115={1d,2u,1e} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,3u} r121={1d,1u} r123={1d,1u} 
;;    total ref usage 53{33d,19u,1e} in 20{20 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 114[25,25] 115[26,26] 116[27,27] 117[28,28] 118[29,29] 119[30,30] 121[31,31] 123[32,32] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 114 115 116 117 118 119 121 123
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 114 115 116 117 118 119 121 123
;; live  kill	
;; rd  in  	(5) 0[0],7[4],13[5],102[23],103[24]
;; rd  gen 	(8) 114[25],115[26],116[27],117[28],118[29],119[30],121[31],123[32]
;; rd  kill	(8) 114[25],115[26],116[27],117[28],118[29],119[30],121[31],123[32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u17(7){ d4(bb 0 insn -1) }u18(13){ d5(bb 0 insn -1) }u19(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 24 to worklist
  Adding insn 20 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
Processing use of (reg 114 [ _4 ]) in insn 16:
  Adding insn 14 to worklist
Processing use of (reg 119) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 116) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 117) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 115 [ HCLKFrequency ]) in insn 12:
  Adding insn 2 to worklist
Processing use of (reg 118) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 119) in insn 20:
Processing use of (reg 121) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 119) in insn 24:
Processing use of (reg 123) in insn 24:
  Adding insn 23 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


LL_Init1msTick

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r114={1d,1u} r115={1d,2u,1e} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,3u} r121={1d,1u} r123={1d,1u} 
;;    total ref usage 53{33d,19u,1e} in 20{20 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v:SI 115 [ HCLKFrequency ])
        (reg:SI 0 r0 [ HCLKFrequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":168:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ HCLKFrequency ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":170:3 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:SI HCLKFrequency (reg/v:SI 115 [ HCLKFrequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":170:3 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI Ticks (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":170:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":269:22 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":272:3 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 118)
        (const_int 274877907 [0x10624dd3])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":272:46 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (parallel [
            (set (reg:SI 117)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 115 [ HCLKFrequency ]))
                            (zero_extend:DI (reg:SI 118)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":272:46 72 {*umull_high}
     (expr_list:REG_DEAD (reg:SI 118)
        (expr_list:REG_DEAD (reg/v:SI 115 [ HCLKFrequency ])
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 115 [ HCLKFrequency ]))
                            (const_int 274877907 [0x10624dd3]))
                        (const_int 32 [0x20])))
                (nil)))))
(insn 13 12 14 2 (set (reg:SI 116)
        (lshiftrt:SI (reg:SI 117)
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":272:46 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 117)
        (nil)))
(insn 14 13 15 2 (set (reg:SI 114 [ _4 ])
        (plus:SI (reg:SI 116)
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":272:20 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 116)
        (nil)))
(insn 15 14 16 2 (set (reg/f:SI 119)
        (const_int -536813568 [0xffffffffe000e000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":272:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 2 (set (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 20 [0x14])) [1 MEM[(struct SysTick_Type *)3758153744B].LOAD+0 S4 A32])
        (reg:SI 114 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":272:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _4 ])
        (nil)))
(debug_insn 17 16 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":273:3 -1
     (nil))
(insn 19 17 20 2 (set (reg:SI 121)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":273:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 2 (set (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 24 [0x18])) [1 MEM[(struct SysTick_Type *)3758153744B].VAL+0 S4 A64])
        (reg:SI 121)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":273:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(debug_insn 21 20 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":274:3 -1
     (nil))
(insn 23 21 24 2 (set (reg:SI 123)
        (const_int 5 [0x5])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":274:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 25 2 (set (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])
        (reg:SI 123)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":274:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123)
        (expr_list:REG_DEAD (reg/f:SI 119)
            (nil))))
(debug_insn 25 24 26 2 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":170:3 -1
     (nil))
(debug_insn 26 25 0 2 (var_location:SI Ticks (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":170:3 -1
     (nil))

;; Function LL_mDelay (LL_mDelay, funcdef_no=634, decl_uid=10019, cgraph_uid=638, symbol_order=637)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 10 count 9 (  1.1)


LL_mDelay

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,9u} r103={1d,6u} r113={1d,1u} r114={1d,1u} r116={1d} r117={3d,7u} r118={1d,1u} r119={1d,1u} r120={1d,1u} 
;;    total ref usage 82{37d,45u,0e} in 30{30 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 100[23,25] 102[26,26] 103[27,27] 113[28,28] 114[29,29] 116[30,30] 117[31,33] 118[34,34] 119[35,35] 120[36,36] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d26(102){ }d27(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[26],103[27]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[26],103[27]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[4],13[5],102[26],103[27]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d26(bb 0 insn -1) }u3(103){ d27(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 116 117 118
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 116 117 118
;; live  kill	
;; rd  in  	(5) 0[0],7[4],13[5],102[26],103[27]
;; rd  gen 	(5) 100[25],113[28],116[30],117[33],118[34]
;; rd  kill	(9) 100[23,24,25],113[28],116[30],117[31,32,33],118[34]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[4],13[5],102[26],103[27],117[33]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(7){ d4(bb 0 insn -1) }u13(13){ d5(bb 0 insn -1) }u14(102){ d26(bb 0 insn -1) }u15(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 117
;; live  kill	
;; rd  in  	(5) 7[4],13[5],102[26],103[27],117[33]
;; rd  gen 	(1) 117[32]
;; rd  kill	(3) 117[31,32,33]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[4],13[5],102[26],103[27],117[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 3 2 )->[4]->( 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ d4(bb 0 insn -1) }u19(13){ d5(bb 0 insn -1) }u20(102){ d26(bb 0 insn -1) }u21(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 119
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[26],103[27],117[32,33]
;; rd  gen 	(1) 119[35]
;; rd  kill	(1) 119[35]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
;; rd  out 	(7) 7[4],13[5],102[26],103[27],117[32,33],119[35]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 6 )->[5]->( 7 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(7){ d4(bb 0 insn -1) }u23(13){ d5(bb 0 insn -1) }u24(102){ d26(bb 0 insn -1) }u25(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
;; live  gen 	 100 [cc] 117
;; live  kill	
;; rd  in  	(8) 7[4],13[5],102[26],103[27],117[31,32,33],119[35]
;; rd  gen 	(2) 100[24],117[31]
;; rd  kill	(6) 100[23,24,25],117[31,32,33]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
;; rd  out 	(6) 7[4],13[5],102[26],103[27],117[31],119[35]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 5 6 4 )->[6]->( 5 6 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u30(7){ d4(bb 0 insn -1) }u31(13){ d5(bb 0 insn -1) }u32(102){ d26(bb 0 insn -1) }u33(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 100 [cc] 114 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
;; live  gen 	 100 [cc] 114 120
;; live  kill	
;; rd  in  	(12) 7[4],13[5],100[23,24],102[26],103[27],114[29],117[31,32,33],119[35],120[36]
;; rd  gen 	(3) 100[23],114[29],120[36]
;; rd  kill	(5) 100[23,24,25],114[29],120[36]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
;; rd  out 	(8) 7[4],13[5],102[26],103[27],117[31,32,33],119[35]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u38(7){ d4(bb 0 insn -1) }u39(13){ d5(bb 0 insn -1) }u40(102){ d26(bb 0 insn -1) }u41(103){ d27(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[26],103[27],117[31],119[35]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[26],103[27]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }
;;   reg 103 { d27(bb 0 insn -1) }

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u42(7){ d4(bb 0 insn -1) }u43(13){ d5(bb 0 insn -1) }u44(102){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[26],103[27]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d26(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 12 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 31 to worklist
  Adding insn 44 to worklist
  Adding insn 40 to worklist
Finished finding needed instructions:
Processing use of (reg 119) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 100 cc) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 120) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 114 [ _3 ]) in insn 42:
Processing use of (reg 100 cc) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 117 [ Delay ]) in insn 30:
  Adding insn 28 to worklist
Processing use of (reg 117 [ Delay ]) in insn 28:
  Adding insn 2 to worklist
  Adding insn 20 to worklist
Processing use of (reg 117 [ Delay ]) in insn 20:
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 118) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 102 sfp) in insn 9:
Processing use of (reg 113 [ _2 ]) in insn 9:
Processing use of (reg 102 sfp) in insn 12:
Processing use of (reg 100 cc) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 117 [ Delay ]) in insn 16:
starting the processing of deferred insns
ending the processing of deferred insns


LL_mDelay

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,9u} r103={1d,6u} r113={1d,1u} r114={1d,1u} r116={1d} r117={3d,7u} r118={1d,1u} r119={1d,1u} r120={1d,1u} 
;;    total ref usage 82{37d,45u,0e} in 30{30 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v:SI 117 [ Delay ])
        (reg:SI 0 r0 [ Delay ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":184:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Delay ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":185:3 -1
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 118)
        (const_int -536813568 [0xffffffffe000e000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":185:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (reg:SI 113 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 118)
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":185:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 118)
        (nil)))
(insn 9 8 10 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmp+0 S4 A32])
        (reg:SI 113 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":185:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ _2 ])
        (nil)))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":186:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":188:3 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 116 [ vol.0_8 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmp+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":188:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 116 [ vol.0_8 ])
        (nil)))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":189:3 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI tmpDelay (reg/v:SI 117 [ Delay ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":189:12 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":191:3 -1
     (nil))
(insn 16 15 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 117 [ Delay ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":191:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 22)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":191:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 22)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":193:5 -1
     (nil))
(insn 20 19 21 3 (set (reg/v:SI 117 [ Delay ])
        (plus:SI (reg/v:SI 117 [ Delay ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":193:13 7 {*arm_addsi3}
     (nil))
(debug_insn 21 20 22 3 (var_location:SI tmpDelay (reg/v:SI 117 [ Delay ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":193:13 -1
     (nil))
(code_label 22 21 23 4 43 (nil) [1 uses])
(note 23 22 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 39 23 41 4 (set (reg/f:SI 119)
        (const_int -536813568 [0xffffffffe000e000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":198:16 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 6
(code_label 41 39 26 5 46 (nil) [1 uses])
(note 26 41 27 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 28 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":200:7 -1
     (nil))
(insn 28 27 29 5 (set (reg/v:SI 117 [ Delay ])
        (plus:SI (reg/v:SI 117 [ Delay ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":200:15 7 {*arm_addsi3}
     (nil))
(debug_insn 29 28 30 5 (var_location:SI tmpDelay (reg/v:SI 117 [ Delay ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":200:15 -1
     (nil))
(insn 30 29 31 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 117 [ Delay ])
            (const_int 0 [0]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 31 30 45 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 53)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 53)
(code_label 45 31 34 6 47 (nil) [0 uses])
(note 34 45 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 6 (var_location:SI tmpDelay (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 36 35 37 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":196:9 -1
     (nil))
(debug_insn 37 36 38 6 (var_location:SI tmpDelay (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 38 37 40 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":198:5 -1
     (nil))
(insn 40 38 42 6 (set (reg:SI 114 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":198:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 40 43 6 (set (reg:SI 120)
        (and:SI (reg:SI 114 [ _3 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":198:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _3 ])
        (nil)))
(insn 43 42 44 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":198:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(jump_insn 44 43 53 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":198:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 41)
      ; pc falls through to BB 6
(code_label 53 44 54 7 42 (nil) [1 uses])
(note 54 53 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function LL_SetSystemCoreClock (LL_SetSystemCoreClock, funcdef_no=635, decl_uid=10021, cgraph_uid=639, symbol_order=638)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


LL_SetSystemCoreClock

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} 
;;    total ref usage 37{27d,10u,0e} in 4{4 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 113[25,25] 114[26,26] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114
;; live  kill	
;; rd  in  	(5) 0[0],7[4],13[5],102[23],103[24]
;; rd  gen 	(2) 113[25],114[26]
;; rd  kill	(2) 113[25],114[26]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u7(7){ d4(bb 0 insn -1) }u8(13){ d5(bb 0 insn -1) }u9(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 8 to worklist
Finished finding needed instructions:
Processing use of (reg 113 [ HCLKFrequency ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 114) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 0 r0) in insn 2:
starting the processing of deferred insns
ending the processing of deferred insns


LL_SetSystemCoreClock

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} 
;;    total ref usage 37{27d,10u,0e} in 4{4 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v:SI 113 [ HCLKFrequency ])
        (reg:SI 0 r0 [ HCLKFrequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":264:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ HCLKFrequency ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":266:3 -1
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 114)
        (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005e81c60 SystemCoreClock>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":266:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 0 2 (set (mem/c:SI (reg/f:SI 114) [1 SystemCoreClock+0 S4 A32])
        (reg/v:SI 113 [ HCLKFrequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":266:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 114)
        (expr_list:REG_DEAD (reg/v:SI 113 [ HCLKFrequency ])
            (nil))))

;; Function LL_SetFlashLatency (LL_SetFlashLatency, funcdef_no=636, decl_uid=10023, cgraph_uid=640, symbol_order=639)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 27 n_edges 37 count 27 (    1)


LL_SetFlashLatency

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,26u} r13={1d,26u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={14d,14u} r102={1d,26u} r103={1d,25u} r114={1d,1u} r116={1d,1u} r118={10d,5u} r119={1d,1u} r120={1d,2u} r122={1d,2u} r127={3d,2u} r128={1d,12u,10e} r129={1d,1u,1e} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r142={1d,1u} r143={1d,1u} r146={1d,1u} r147={1d,4u} r148={1d,1u} r151={1d,1u} r153={1d,1u} r155={1d,1u} 
;;    total ref usage 257{78d,168u,11e} in 122{122 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,37] 102[38,38] 103[39,39] 114[40,40] 116[41,41] 118[42,51] 119[52,52] 120[53,53] 122[54,54] 127[55,57] 128[58,58] 129[59,59] 130[60,60] 131[61,61] 132[62,62] 133[63,63] 134[64,64] 135[65,65] 136[66,66] 137[67,67] 138[68,68] 139[69,69] 142[70,70] 143[71,71] 146[72,72] 147[73,73] 148[74,74] 151[75,75] 153[76,76] 155[77,77] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d38(102){ }d39(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[38],103[39]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[38],103[39]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[38],103[39]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 24 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d38(bb 0 insn -1) }u3(103){ d39(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 128 129 130
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 128 129 130
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[38],103[39]
;; rd  gen 	(4) 100[37],128[58],129[59],130[60]
;; rd  kill	(17) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37],128[58],129[59],130[60]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; rd  out 	(5) 7[5],13[6],102[38],103[39],128[58]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 2 )->[3]->( 4 12 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d5(bb 0 insn -1) }u11(13){ d6(bb 0 insn -1) }u12(102){ d38(bb 0 insn -1) }u13(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 114 131 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 100 [cc] 114 131 132
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[38],103[39],128[58]
;; rd  gen 	(4) 100[36],114[40],131[61],132[62]
;; rd  kill	(17) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37],114[40],131[61],132[62]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; rd  out 	(5) 7[5],13[6],102[38],103[39],128[58]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 3 )->[4]->( 14 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ d5(bb 0 insn -1) }u20(13){ d6(bb 0 insn -1) }u21(102){ d38(bb 0 insn -1) }u22(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc] 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 100 [cc] 133
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[38],103[39],128[58]
;; rd  gen 	(2) 100[35],133[63]
;; rd  kill	(15) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37],133[63]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; rd  out 	(5) 7[5],13[6],102[38],103[39],128[58]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 4 )->[5]->( 15 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ d5(bb 0 insn -1) }u28(13){ d6(bb 0 insn -1) }u29(102){ d38(bb 0 insn -1) }u30(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc] 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 100 [cc] 134
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[38],103[39],128[58]
;; rd  gen 	(2) 100[34],134[64]
;; rd  kill	(15) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37],134[64]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; rd  out 	(5) 7[5],13[6],102[38],103[39],128[58]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 5 )->[6]->( 16 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u35(7){ d5(bb 0 insn -1) }u36(13){ d6(bb 0 insn -1) }u37(102){ d38(bb 0 insn -1) }u38(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc] 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 100 [cc] 135
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[38],103[39],128[58]
;; rd  gen 	(2) 100[33],135[65]
;; rd  kill	(15) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37],135[65]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; rd  out 	(5) 7[5],13[6],102[38],103[39],128[58]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 6 )->[7]->( 17 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u43(7){ d5(bb 0 insn -1) }u44(13){ d6(bb 0 insn -1) }u45(102){ d38(bb 0 insn -1) }u46(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc] 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 100 [cc] 136
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[38],103[39],128[58]
;; rd  gen 	(2) 100[32],136[66]
;; rd  kill	(15) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37],136[66]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; rd  out 	(5) 7[5],13[6],102[38],103[39],128[58]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 7 )->[8]->( 18 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u51(7){ d5(bb 0 insn -1) }u52(13){ d6(bb 0 insn -1) }u53(102){ d38(bb 0 insn -1) }u54(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc] 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 100 [cc] 137
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[38],103[39],128[58]
;; rd  gen 	(2) 100[31],137[67]
;; rd  kill	(15) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37],137[67]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; rd  out 	(5) 7[5],13[6],102[38],103[39],128[58]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 8 )->[9]->( 19 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u59(7){ d5(bb 0 insn -1) }u60(13){ d6(bb 0 insn -1) }u61(102){ d38(bb 0 insn -1) }u62(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc] 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 100 [cc] 138
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[38],103[39],128[58]
;; rd  gen 	(2) 100[30],138[68]
;; rd  kill	(15) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37],138[68]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; rd  out 	(5) 7[5],13[6],102[38],103[39],128[58]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 9 )->[10]->( 20 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u67(7){ d5(bb 0 insn -1) }u68(13){ d6(bb 0 insn -1) }u69(102){ d38(bb 0 insn -1) }u70(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc] 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 100 [cc] 139
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[38],103[39],128[58]
;; rd  gen 	(2) 100[29],139[69]
;; rd  kill	(15) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37],139[69]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; rd  out 	(5) 7[5],13[6],102[38],103[39],128[58]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 10 )->[11]->( 22 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u75(7){ d5(bb 0 insn -1) }u76(13){ d6(bb 0 insn -1) }u77(102){ d38(bb 0 insn -1) }u78(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc] 118 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 100 [cc] 118 142
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[38],103[39],128[58]
;; rd  gen 	(3) 100[28],118[43],142[70]
;; rd  kill	(25) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37],118[42,43,44,45,46,47,48,49,50,51],142[70]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; rd  out 	(5) 7[5],13[6],102[38],103[39],118[43]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 3 )->[12]->( 21 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u83(7){ d5(bb 0 insn -1) }u84(13){ d6(bb 0 insn -1) }u85(102){ d38(bb 0 insn -1) }u86(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc] 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 100 [cc] 143
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[38],103[39],128[58]
;; rd  gen 	(2) 100[27],143[71]
;; rd  kill	(15) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37],143[71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; rd  out 	(5) 7[5],13[6],102[38],103[39],128[58]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 12 )->[13]->( 22 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u91(7){ d5(bb 0 insn -1) }u92(13){ d6(bb 0 insn -1) }u93(102){ d38(bb 0 insn -1) }u94(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc] 118 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 100 [cc] 118 146
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[38],103[39],128[58]
;; rd  gen 	(3) 100[26],118[42],146[72]
;; rd  kill	(25) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37],118[42,43,44,45,46,47,48,49,50,51],146[72]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; rd  out 	(5) 7[5],13[6],102[38],103[39],118[42]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 4 )->[14]->( 22 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u99(7){ d5(bb 0 insn -1) }u100(13){ d6(bb 0 insn -1) }u101(102){ d38(bb 0 insn -1) }u102(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[38],103[39],128[58]
;; rd  gen 	(1) 118[51]
;; rd  kill	(10) 118[42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; rd  out 	(5) 7[5],13[6],102[38],103[39],118[51]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 5 )->[15]->( 22 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u103(7){ d5(bb 0 insn -1) }u104(13){ d6(bb 0 insn -1) }u105(102){ d38(bb 0 insn -1) }u106(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[38],103[39],128[58]
;; rd  gen 	(1) 118[50]
;; rd  kill	(10) 118[42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; rd  out 	(5) 7[5],13[6],102[38],103[39],118[50]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 6 )->[16]->( 22 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u107(7){ d5(bb 0 insn -1) }u108(13){ d6(bb 0 insn -1) }u109(102){ d38(bb 0 insn -1) }u110(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[38],103[39],128[58]
;; rd  gen 	(1) 118[49]
;; rd  kill	(10) 118[42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; rd  out 	(5) 7[5],13[6],102[38],103[39],118[49]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 7 )->[17]->( 22 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u111(7){ d5(bb 0 insn -1) }u112(13){ d6(bb 0 insn -1) }u113(102){ d38(bb 0 insn -1) }u114(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[38],103[39],128[58]
;; rd  gen 	(1) 118[48]
;; rd  kill	(10) 118[42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; rd  out 	(5) 7[5],13[6],102[38],103[39],118[48]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 8 )->[18]->( 22 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u115(7){ d5(bb 0 insn -1) }u116(13){ d6(bb 0 insn -1) }u117(102){ d38(bb 0 insn -1) }u118(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[38],103[39],128[58]
;; rd  gen 	(1) 118[47]
;; rd  kill	(10) 118[42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; rd  out 	(5) 7[5],13[6],102[38],103[39],118[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 9 )->[19]->( 22 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u119(7){ d5(bb 0 insn -1) }u120(13){ d6(bb 0 insn -1) }u121(102){ d38(bb 0 insn -1) }u122(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[38],103[39],128[58]
;; rd  gen 	(1) 118[46]
;; rd  kill	(10) 118[42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; rd  out 	(5) 7[5],13[6],102[38],103[39],118[46]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 10 )->[20]->( 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u123(7){ d5(bb 0 insn -1) }u124(13){ d6(bb 0 insn -1) }u125(102){ d38(bb 0 insn -1) }u126(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[38],103[39],128[58]
;; rd  gen 	(1) 118[45]
;; rd  kill	(10) 118[42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; rd  out 	(5) 7[5],13[6],102[38],103[39],118[45]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 12 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u127(7){ d5(bb 0 insn -1) }u128(13){ d6(bb 0 insn -1) }u129(102){ d38(bb 0 insn -1) }u130(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[38],103[39],128[58]
;; rd  gen 	(1) 118[44]
;; rd  kill	(10) 118[42,43,44,45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; rd  out 	(5) 7[5],13[6],102[38],103[39],118[44]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 19 18 13 14 15 16 17 11 21 20 )->[22]->( 23 25 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u131(7){ d5(bb 0 insn -1) }u132(13){ d6(bb 0 insn -1) }u133(102){ d38(bb 0 insn -1) }u134(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 100 [cc] 116 119 120 147 148 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  gen 	 100 [cc] 116 119 120 147 148 151
;; live  kill	
;; rd  in  	(14) 7[5],13[6],102[38],103[39],118[42,43,44,45,46,47,48,49,50,51]
;; rd  gen 	(7) 100[25],116[41],119[52],120[53],147[73],148[74],151[75]
;; rd  kill	(20) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37],116[41],119[52],120[53],147[73],148[74],151[75]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 147
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 147
;; rd  out 	(15) 7[5],13[6],102[38],103[39],118[42,43,44,45,46,47,48,49,50,51],147[73]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 22 )->[23]->( 26 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u149(7){ d5(bb 0 insn -1) }u150(13){ d6(bb 0 insn -1) }u151(102){ d38(bb 0 insn -1) }u152(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 147
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 147
;; lr  def 	 100 [cc] 122 127 153 155
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 147
;; live  gen 	 100 [cc] 122 127 153 155
;; live  kill	
;; rd  in  	(15) 7[5],13[6],102[38],103[39],118[42,43,44,45,46,47,48,49,50,51],147[73]
;; rd  gen 	(5) 100[24],122[54],127[55],153[76],155[77]
;; rd  kill	(20) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37],122[54],127[55,56,57],153[76],155[77]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; rd  out 	(5) 7[5],13[6],102[38],103[39],127[55]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 2 )->[24]->( 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u160(7){ d5(bb 0 insn -1) }u161(13){ d6(bb 0 insn -1) }u162(102){ d38(bb 0 insn -1) }u163(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 127
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[38],103[39],128[58]
;; rd  gen 	(1) 127[57]
;; rd  kill	(3) 127[55,56,57]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; rd  out 	(5) 7[5],13[6],102[38],103[39],127[57]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 22 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u164(7){ d5(bb 0 insn -1) }u165(13){ d6(bb 0 insn -1) }u166(102){ d38(bb 0 insn -1) }u167(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 127
;; live  kill	
;; rd  in  	(15) 7[5],13[6],102[38],103[39],118[42,43,44,45,46,47,48,49,50,51],147[73]
;; rd  gen 	(1) 127[56]
;; rd  kill	(3) 127[55,56,57]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; rd  out 	(5) 7[5],13[6],102[38],103[39],127[56]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 25 23 24 )->[26]->( 1 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u168(7){ d5(bb 0 insn -1) }u169(13){ d6(bb 0 insn -1) }u170(102){ d38(bb 0 insn -1) }u171(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[38],103[39],127[55,56,57]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[38],103[39]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 26 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u175(0){ d0(bb 26 insn 176) }u176(7){ d5(bb 0 insn -1) }u177(13){ d6(bb 0 insn -1) }u178(102){ d38(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[38],103[39]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 26 insn 176) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 28 to worklist
  Adding insn 39 to worklist
  Adding insn 36 to worklist
  Adding insn 46 to worklist
  Adding insn 53 to worklist
  Adding insn 60 to worklist
  Adding insn 67 to worklist
  Adding insn 74 to worklist
  Adding insn 81 to worklist
  Adding insn 88 to worklist
  Adding insn 106 to worklist
  Adding insn 144 to worklist
  Adding insn 137 to worklist
  Adding insn 128 to worklist
  Adding insn 124 to worklist
  Adding insn 152 to worklist
  Adding insn 177 to worklist
Finished finding needed instructions:
  Adding insn 176 to worklist
Processing use of (reg 127 [ <retval> ]) in insn 176:
  Adding insn 12 to worklist
  Adding insn 13 to worklist
  Adding insn 162 to worklist
Processing use of (subreg (reg 155) 0) in insn 162:
  Adding insn 160 to worklist
Processing use of (reg 100 cc) in insn 160:
  Adding insn 159 to worklist
Processing use of (reg 118 [ latency ]) in insn 159:
  Adding insn 6 to worklist
  Adding insn 7 to worklist
  Adding insn 8 to worklist
  Adding insn 9 to worklist
  Adding insn 10 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
  Adding insn 11 to worklist
  Adding insn 95 to worklist
  Adding insn 113 to worklist
Processing use of (reg 153) in insn 159:
  Adding insn 158 to worklist
Processing use of (reg 122 [ _18 ]) in insn 158:
Processing use of (reg 100 cc) in insn 113:
  Adding insn 112 to worklist
Processing use of (reg 128 [ HCLKFrequency ]) in insn 112:
  Adding insn 2 to worklist
Processing use of (reg 146) in insn 112:
  Adding insn 111 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 100 cc) in insn 95:
  Adding insn 94 to worklist
Processing use of (reg 128 [ HCLKFrequency ]) in insn 94:
Processing use of (reg 142) in insn 94:
  Adding insn 93 to worklist
Processing use of (reg 0 r0) in insn 177:
Processing use of (reg 147) in insn 152:
  Adding insn 123 to worklist
Processing use of (reg 147) in insn 124:
Processing use of (reg 119 [ _13 ]) in insn 128:
  Adding insn 126 to worklist
Processing use of (reg 147) in insn 128:
Processing use of (reg 118 [ latency ]) in insn 126:
Processing use of (reg 148) in insn 126:
  Adding insn 125 to worklist
Processing use of (reg 116 [ _10 ]) in insn 125:
Processing use of (reg 147) in insn 137:
Processing use of (reg 100 cc) in insn 144:
  Adding insn 143 to worklist
Processing use of (reg 118 [ latency ]) in insn 143:
Processing use of (reg 151) in insn 143:
  Adding insn 142 to worklist
Processing use of (reg 120 [ _14 ]) in insn 142:
Processing use of (reg 100 cc) in insn 106:
  Adding insn 105 to worklist
Processing use of (reg 128 [ HCLKFrequency ]) in insn 105:
Processing use of (reg 143) in insn 105:
  Adding insn 104 to worklist
Processing use of (reg 100 cc) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 128 [ HCLKFrequency ]) in insn 87:
Processing use of (reg 139) in insn 87:
  Adding insn 86 to worklist
Processing use of (reg 100 cc) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 128 [ HCLKFrequency ]) in insn 80:
Processing use of (reg 138) in insn 80:
  Adding insn 79 to worklist
Processing use of (reg 100 cc) in insn 74:
  Adding insn 73 to worklist
Processing use of (reg 128 [ HCLKFrequency ]) in insn 73:
Processing use of (reg 137) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 100 cc) in insn 67:
  Adding insn 66 to worklist
Processing use of (reg 128 [ HCLKFrequency ]) in insn 66:
Processing use of (reg 136) in insn 66:
  Adding insn 65 to worklist
Processing use of (reg 100 cc) in insn 60:
  Adding insn 59 to worklist
Processing use of (reg 128 [ HCLKFrequency ]) in insn 59:
Processing use of (reg 135) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 100 cc) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 128 [ HCLKFrequency ]) in insn 52:
Processing use of (reg 134) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 100 cc) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 128 [ HCLKFrequency ]) in insn 45:
Processing use of (reg 133) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 131) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 100 cc) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 132) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 114 [ _8 ]) in insn 37:
Processing use of (reg 100 cc) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 129) in insn 27:
  Adding insn 23 to worklist
Processing use of (reg 130) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 128 [ HCLKFrequency ]) in insn 23:
starting the processing of deferred insns
ending the processing of deferred insns


LL_SetFlashLatency

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,26u} r13={1d,26u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={14d,14u} r102={1d,26u} r103={1d,25u} r114={1d,1u} r116={1d,1u} r118={10d,5u} r119={1d,1u} r120={1d,2u} r122={1d,2u} r127={3d,2u} r128={1d,12u,10e} r129={1d,1u,1e} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r142={1d,1u} r143={1d,1u} r146={1d,1u} r147={1d,4u} r148={1d,1u} r151={1d,1u} r153={1d,1u} r155={1d,1u} 
;;    total ref usage 257{78d,168u,11e} in 122{122 regular + 0 call} insns.
(note 14 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 14 3 2 (set (reg/v:SI 128 [ HCLKFrequency ])
        (reg:SI 0 r0 [ HCLKFrequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":278:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ HCLKFrequency ])
        (nil)))
(note 3 2 16 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 16 3 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":279:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":280:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:3 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:15 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":283:3 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:SI latency (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":283:12 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:3 -1
     (nil))
(insn 23 22 26 2 (set (reg:SI 129)
        (plus:SI (reg/v:SI 128 [ HCLKFrequency ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:28 7 {*arm_addsi3}
     (nil))
(insn 26 23 27 2 (set (reg:SI 130)
        (const_int 169999999 [0xa21fe7f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129)
            (reg:SI 130))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_DEAD (reg:SI 129)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 129)
                    (const_int 169999999 [0xa21fe7f]))
                (nil)))))
(jump_insn 28 27 29 2 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 182)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 182)
(note 29 28 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 3 (var_location:SI HCLKFrequency (reg/v:SI 128 [ HCLKFrequency ])) -1
     (nil))
(debug_insn 31 30 32 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":277:13 -1
     (nil))
(debug_insn 32 31 33 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":292:5 -1
     (nil))
(debug_insn 33 32 34 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h":330:26 -1
     (nil))
(debug_insn 34 33 35 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h":332:3 -1
     (nil))
(insn 35 34 36 3 (set (reg/f:SI 131)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h":332:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 37 3 (set (reg:SI 114 [ _8 ])
        (mem/v:SI (reg/f:SI 131) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h":332:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 131)
        (nil)))
(insn 37 36 38 3 (set (reg:SI 132)
        (and:SI (reg:SI 114 [ _8 ])
            (const_int 1536 [0x600]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h":332:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _8 ])
        (nil)))
(insn 38 37 39 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 132)
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":292:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(jump_insn 39 38 40 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 99)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":292:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 99)
(note 40 39 41 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 41 40 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":294:7 -1
     (nil))
(insn 44 41 45 4 (set (reg:SI 133)
        (const_int 160000000 [0x9896800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":294:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 46 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
            (reg:SI 133))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":294:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 133)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
                (const_int 160000000 [0x9896800]))
            (nil))))
(jump_insn 46 45 47 4 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 186)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":294:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 186)
(note 47 46 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 51 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":299:12 -1
     (nil))
(insn 51 48 52 5 (set (reg:SI 134)
        (const_int 140000000 [0x8583b00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":299:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 53 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
            (reg:SI 134))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":299:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
                (const_int 140000000 [0x8583b00]))
            (nil))))
(jump_insn 53 52 54 5 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 190)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":299:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 190)
(note 54 53 55 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 55 54 58 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":304:12 -1
     (nil))
(insn 58 55 59 6 (set (reg:SI 135)
        (const_int 120000000 [0x7270e00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":304:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 58 60 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
            (reg:SI 135))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":304:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
                (const_int 120000000 [0x7270e00]))
            (nil))))
(jump_insn 60 59 61 6 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 194)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":304:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 194)
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 65 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":309:12 -1
     (nil))
(insn 65 62 66 7 (set (reg:SI 136)
        (const_int 100000000 [0x5f5e100])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":309:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 67 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
            (reg:SI 136))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":309:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
                (const_int 100000000 [0x5f5e100]))
            (nil))))
(jump_insn 67 66 68 7 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 198)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":309:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 198)
(note 68 67 69 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 69 68 72 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":314:12 -1
     (nil))
(insn 72 69 73 8 (set (reg:SI 137)
        (const_int 80000000 [0x4c4b400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":314:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 74 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
            (reg:SI 137))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":314:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
                (const_int 80000000 [0x4c4b400]))
            (nil))))
(jump_insn 74 73 75 8 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 202)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":314:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 202)
(note 75 74 76 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 79 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":319:12 -1
     (nil))
(insn 79 76 80 9 (set (reg:SI 138)
        (const_int 60000000 [0x3938700])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":319:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 79 81 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
            (reg:SI 138))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":319:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
                (const_int 60000000 [0x3938700]))
            (nil))))
(jump_insn 81 80 82 9 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 206)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":319:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 206)
(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 86 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":324:12 -1
     (nil))
(insn 86 83 87 10 (set (reg:SI 139)
        (const_int 40000000 [0x2625a00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":324:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 86 88 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
            (reg:SI 139))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":324:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
                (const_int 40000000 [0x2625a00]))
            (nil))))
(jump_insn 88 87 89 10 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 210)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":324:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 210)
(note 89 88 90 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 90 89 93 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":331:9 -1
     (nil))
(insn 93 90 94 11 (set (reg:SI 142)
        (const_int 20000000 [0x1312d00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":331:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 94 93 95 11 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
            (reg:SI 142))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":331:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_DEAD (reg/v:SI 128 [ HCLKFrequency ])
            (expr_list:REG_EQUAL (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
                    (const_int 20000000 [0x1312d00]))
                (nil)))))
(insn 95 94 99 11 (set (reg/v:SI 118 [ latency ])
        (gtu:SI (reg:CC 100 cc)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":331:11 981 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
      ; pc falls through to BB 22
(code_label 99 95 100 12 57 (nil) [1 uses])
(note 100 99 101 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 101 100 104 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":341:7 -1
     (nil))
(insn 104 101 105 12 (set (reg:SI 143)
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":341:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 105 104 106 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
            (reg:SI 143))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":341:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
                (const_int 16000000 [0xf42400]))
            (nil))))
(jump_insn 106 105 107 12 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 214)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":341:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 214)
(note 107 106 108 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 108 107 111 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":348:9 -1
     (nil))
(insn 111 108 112 13 (set (reg:SI 146)
        (const_int 8000000 [0x7a1200])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":348:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 111 113 13 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
            (reg:SI 146))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":348:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_DEAD (reg/v:SI 128 [ HCLKFrequency ])
            (expr_list:REG_EQUAL (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
                    (const_int 8000000 [0x7a1200]))
                (nil)))))
(insn 113 112 186 13 (set (reg/v:SI 118 [ latency ])
        (gtu:SI (reg:CC 100 cc)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":348:11 981 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
      ; pc falls through to BB 22
(code_label 186 113 185 14 60 (nil) [1 uses])
(note 185 186 6 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 6 185 190 14 (set (reg/v:SI 118 [ latency ])
        (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":297:17 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 22
(code_label 190 6 189 15 61 (nil) [1 uses])
(note 189 190 7 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 7 189 194 15 (set (reg/v:SI 118 [ latency ])
        (const_int 7 [0x7])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":302:17 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 22
(code_label 194 7 193 16 62 (nil) [1 uses])
(note 193 194 8 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 8 193 198 16 (set (reg/v:SI 118 [ latency ])
        (const_int 6 [0x6])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":307:17 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 22
(code_label 198 8 197 17 63 (nil) [1 uses])
(note 197 198 9 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 9 197 202 17 (set (reg/v:SI 118 [ latency ])
        (const_int 5 [0x5])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":312:17 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 22
(code_label 202 9 201 18 64 (nil) [1 uses])
(note 201 202 10 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 10 201 206 18 (set (reg/v:SI 118 [ latency ])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":317:17 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 22
(code_label 206 10 205 19 65 (nil) [1 uses])
(note 205 206 5 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 5 205 210 19 (set (reg/v:SI 118 [ latency ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":322:17 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 22
(code_label 210 5 209 20 66 (nil) [1 uses])
(note 209 210 4 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 4 209 214 20 (set (reg/v:SI 118 [ latency ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":327:17 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 22
(code_label 214 4 213 21 67 (nil) [1 uses])
(note 213 214 11 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 11 213 115 21 (set (reg/v:SI 118 [ latency ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":327:17 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 115 11 116 22 58 (nil) [0 uses])
(note 116 115 117 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 117 116 118 22 (var_location:SI latency (reg/v:SI 118 [ latency ])) -1
     (nil))
(debug_insn 118 117 119 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":357:5 -1
     (nil))
(debug_insn 119 118 120 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":359:7 -1
     (nil))
(debug_insn 120 119 121 22 (var_location:SI Latency (reg/v:SI 118 [ latency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":359:7 -1
     (nil))
(debug_insn 121 120 122 22 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1289:22 -1
     (nil))
(debug_insn 122 121 123 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1291:3 -1
     (nil))
(insn 123 122 124 22 (set (reg/f:SI 147)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1291:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 124 123 125 22 (set (reg:SI 116 [ _10 ])
        (mem/v:SI (reg/f:SI 147) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1291:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 125 124 126 22 (set (reg:SI 148)
        (and:SI (reg:SI 116 [ _10 ])
            (const_int -16 [0xfffffffffffffff0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1291:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _10 ])
        (nil)))
(insn 126 125 128 22 (set (reg:SI 119 [ _13 ])
        (ior:SI (reg:SI 148)
            (reg/v:SI 118 [ latency ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1291:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(insn 128 126 129 22 (set (mem/v:SI (reg/f:SI 147) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 119 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1291:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _13 ])
        (nil)))
(debug_insn 129 128 130 22 (var_location:SI Latency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":359:7 -1
     (nil))
(debug_insn 130 129 131 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":363:7 -1
     (nil))
(debug_insn 131 130 132 22 (var_location:SI timeout (const_int 2 [0x2])) -1
     (nil))
(debug_insn 132 131 133 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":364:7 -1
     (nil))
(debug_insn 133 132 134 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":367:9 -1
     (nil))
(debug_insn 134 133 135 22 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1317:26 -1
     (nil))
(debug_insn 135 134 137 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1319:3 -1
     (nil))
(insn 137 135 138 22 (set (reg:SI 120 [ _14 ])
        (mem/v:SI (reg/f:SI 147) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1319:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 138 137 139 22 (var_location:SI getlatency (and:SI (reg:SI 120 [ _14 ])
        (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":367:22 -1
     (nil))
(debug_insn 139 138 140 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":368:9 -1
     (nil))
(debug_insn 140 139 141 22 (var_location:SI timeout (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":368:16 -1
     (nil))
(debug_insn 141 140 142 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":369:15 -1
     (nil))
(insn 142 141 143 22 (set (reg:SI 151)
        (and:SI (reg:SI 120 [ _14 ])
            (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1319:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _14 ])
        (nil)))
(insn 143 142 144 22 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 118 [ latency ])
            (reg:SI 151))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":369:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(jump_insn 144 143 145 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 218)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":369:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 218)
(note 145 144 146 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 146 145 147 23 (var_location:SI timeout (const_int 1 [0x1])) -1
     (nil))
(debug_insn 147 146 148 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":364:7 -1
     (nil))
(debug_insn 148 147 149 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":367:9 -1
     (nil))
(debug_insn 149 148 150 23 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1317:26 -1
     (nil))
(debug_insn 150 149 152 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1319:3 -1
     (nil))
(insn 152 150 153 23 (set (reg:SI 122 [ _18 ])
        (mem/v:SI (reg/f:SI 147) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1319:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 147)
        (nil)))
(debug_insn 153 152 154 23 (var_location:SI getlatency (and:SI (reg:SI 122 [ _18 ])
        (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":367:22 -1
     (nil))
(debug_insn 154 153 155 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":368:9 -1
     (nil))
(debug_insn 155 154 156 23 (var_location:SI timeout (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":368:16 -1
     (nil))
(debug_insn 156 155 157 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":369:15 -1
     (nil))
(debug_insn 157 156 158 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":371:7 -1
     (nil))
(insn 158 157 159 23 (set (reg:SI 153)
        (and:SI (reg:SI 122 [ _18 ])
            (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1319:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _18 ])
        (nil)))
(insn 159 158 160 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 153)
            (reg/v:SI 118 [ latency ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":371:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg/v:SI 118 [ latency ])
            (nil))))
(insn 160 159 162 23 (set (reg:SI 155)
        (ne:SI (reg:CC 100 cc)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":371:9 981 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 162 160 182 23 (set (reg/v:SI 127 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 155) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":288:12 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
      ; pc falls through to BB 26
(code_label 182 162 181 24 59 (nil) [1 uses])
(note 181 182 12 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 12 181 218 24 (set (reg/v:SI 127 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":288:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 26
(code_label 218 12 217 25 68 (nil) [1 uses])
(note 217 218 13 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 13 217 163 25 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:15 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 163 13 164 26 56 (nil) [0 uses])
(note 164 163 165 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 165 164 166 26 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 166 165 167 26 (var_location:SI latency (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 167 166 168 26 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 168 167 169 26 (var_location:SI getlatency (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 169 168 170 26 (var_location:SI timeout (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 170 169 171 26 (var_location:QI status (subreg:QI (reg/v:SI 127 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 171 170 176 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":378:3 -1
     (nil))
(insn 176 171 177 26 (set (reg/i:SI 0 r0)
        (reg/v:SI 127 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":379:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 127 [ <retval> ])
        (nil)))
(insn 177 176 0 26 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":379:1 -1
     (nil))

;; Function LL_PLL_ConfigSystemClock_HSI (LL_PLL_ConfigSystemClock_HSI, funcdef_no=637, decl_uid=10026, cgraph_uid=641, symbol_order=640)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 16 n_edges 23 count 17 (  1.1)


LL_PLL_ConfigSystemClock_HSI

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,9u} r1={7d,4u} r2={5d} r3={5d} r7={1d,15u} r12={7d} r13={1d,19u} r14={5d} r15={4d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={12d,8u} r101={4d} r102={1d,15u} r103={1d,14u} r104={4d} r105={4d} r106={4d} r115={1d,1u} r117={1d,1u} r119={1d,3u} r122={1d,2u} r123={1d,3u} r125={1d,2u} r126={1d,3u} r130={1d,11u,1e} r131={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,1u,1e} r138={1d,1u} r140={1d,1u} r141={1d,1u} r144={3d,8u} r145={1d,4u} r146={1d,6u} r147={1d,5u} r148={1d,1u} r149={1d,1u} r150={1d,1u,1e} r151={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r158={1d,1u} r162={1d,1u} r163={1d,4u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r171={1d,1u} r173={1d,1u} r174={1d,1u} r177={1d,1u,1e} r178={1d,1u} r183={1d,1u} 
;;    total ref usage 513{343d,166u,4e} in 180{176 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 28, 29, 30, 31, 32, 33, 34, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298
;;  reg->defs[] map:	0[0,9] 1[10,16] 2[17,21] 3[22,26] 7[27,27] 12[28,34] 13[35,35] 14[36,40] 15[41,44] 16[45,45] 17[46,46] 18[47,47] 19[48,48] 20[49,49] 21[50,50] 22[51,51] 23[52,52] 24[53,53] 25[54,54] 26[55,55] 27[56,56] 28[57,57] 29[58,58] 30[59,59] 31[60,60] 48[61,64] 49[65,68] 50[69,72] 51[73,76] 52[77,80] 53[81,84] 54[85,88] 55[89,92] 56[93,96] 57[97,100] 58[101,104] 59[105,108] 60[109,112] 61[113,116] 62[117,120] 63[121,124] 64[125,128] 65[129,132] 66[133,136] 67[137,140] 68[141,144] 69[145,148] 70[149,152] 71[153,156] 72[157,160] 73[161,164] 74[165,168] 75[169,172] 76[173,176] 77[177,180] 78[181,184] 79[185,188] 80[189,192] 81[193,196] 82[197,200] 83[201,204] 84[205,208] 85[209,212] 86[213,216] 87[217,220] 88[221,224] 89[225,228] 90[229,232] 91[233,236] 92[237,240] 93[241,244] 94[245,248] 95[249,252] 96[253,256] 97[257,260] 98[261,264] 99[265,268] 100[269,280] 101[281,284] 102[285,285] 103[286,286] 104[287,290] 105[291,294] 106[295,298] 115[299,299] 117[300,300] 119[301,301] 122[302,302] 123[303,303] 125[304,304] 126[305,305] 130[306,306] 131[307,307] 132[308,308] 133[309,309] 135[310,310] 138[311,311] 140[312,312] 141[313,313] 144[314,316] 145[317,317] 146[318,318] 147[319,319] 148[320,320] 149[321,321] 150[322,322] 151[323,323] 153[324,324] 154[325,325] 155[326,326] 156[327,327] 158[328,328] 162[329,329] 163[330,330] 164[331,331] 165[332,332] 166[333,333] 167[334,334] 168[335,335] 169[336,336] 171[337,337] 173[338,338] 174[339,339] 177[340,340] 178[341,341] 183[342,342] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d9(0){ }d16(1){ }d21(2){ }d26(3){ }d27(7){ }d35(13){ }d40(14){ }d45(16){ }d46(17){ }d47(18){ }d48(19){ }d49(20){ }d50(21){ }d51(22){ }d52(23){ }d53(24){ }d54(25){ }d55(26){ }d56(27){ }d57(28){ }d58(29){ }d59(30){ }d60(31){ }d285(102){ }d286(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[9],1[16],2[21],3[26],7[27],13[35],14[40],16[45],17[46],18[47],19[48],20[49],21[50],22[51],23[52],24[53],25[54],26[55],27[56],28[57],29[58],30[59],31[60],102[285],103[286]
;; rd  kill	(52) 0[0,1,2,3,4,5,6,7,8,9],1[10,11,12,13,14,15,16],2[17,18,19,20,21],3[22,23,24,25,26],7[27],13[35],14[36,37,38,39,40],16[45],17[46],18[47],19[48],20[49],21[50],22[51],23[52],24[53],25[54],26[55],27[56],28[57],29[58],30[59],31[60],102[285],103[286]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[9],1[16],7[27],13[35],102[285],103[286]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d27(bb 0 insn -1) }u1(13){ d35(bb 0 insn -1) }u2(102){ d285(bb 0 insn -1) }u3(103){ d286(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115 145 146 147 148
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 115 145 146 147 148
;; live  kill	
;; rd  in  	(6) 0[9],1[16],7[27],13[35],102[285],103[286]
;; rd  gen 	(6) 100[280],115[299],145[317],146[318],147[319],148[320]
;; rd  kill	(17) 100[269,270,271,272,273,274,275,276,277,278,279,280],115[299],145[317],146[318],147[319],148[320]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147
;; rd  out 	(7) 7[27],13[35],102[285],103[286],145[317],146[318],147[319]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d285(bb 0 insn -1) }
;;   reg 103 { d286(bb 0 insn -1) }

( 2 12 )->[3]->( 15 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d27(bb 0 insn -1) }u11(13){ d35(bb 0 insn -1) }u12(102){ d285(bb 0 insn -1) }u13(103){ d286(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 144
;; live  kill	
;; rd  in  	(9) 7[27],13[35],102[285],103[286],130[306],145[317],146[318],147[319],163[330]
;; rd  gen 	(1) 144[316]
;; rd  kill	(3) 144[314,315,316]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; rd  out 	(5) 7[27],13[35],102[285],103[286],144[316]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d285(bb 0 insn -1) }
;;   reg 103 { d286(bb 0 insn -1) }

( 2 )->[4]->( 7 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(7){ d27(bb 0 insn -1) }u15(13){ d35(bb 0 insn -1) }u16(102){ d285(bb 0 insn -1) }u17(103){ d286(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 147
;; lr  def 	 100 [cc] 117 119 122 123 125 126 130 149 150 151 153 154 155 156 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147
;; live  gen 	 100 [cc] 117 119 122 123 125 126 130 149 150 151 153 154 155 156 158
;; live  kill	
;; rd  in  	(7) 7[27],13[35],102[285],103[286],145[317],146[318],147[319]
;; rd  gen 	(16) 100[279],117[300],119[301],122[302],123[303],125[304],126[305],130[306],149[321],150[322],151[323],153[324],154[325],155[326],156[327],158[328]
;; rd  kill	(27) 100[269,270,271,272,273,274,275,276,277,278,279,280],117[300],119[301],122[302],123[303],125[304],126[305],130[306],149[321],150[322],151[323],153[324],154[325],155[326],156[327],158[328]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 146 147
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 146 147
;; rd  out 	(10) 7[27],13[35],102[285],103[286],119[301],123[303],126[305],130[306],146[318],147[319]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d285(bb 0 insn -1) }
;;   reg 103 { d286(bb 0 insn -1) }

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u43(7){ d27(bb 0 insn -1) }u44(13){ d35(bb 0 insn -1) }u45(102){ d285(bb 0 insn -1) }u46(103){ d286(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 146 147
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147
;; lr  def 	 131 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 146 147
;; live  gen 	 131 132
;; live  kill	
;; rd  in  	(10) 7[27],13[35],102[285],103[286],119[301],123[303],126[305],130[306],146[318],147[319]
;; rd  gen 	(2) 131[307],132[308]
;; rd  kill	(2) 131[307],132[308]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 146 147
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 146 147
;; rd  out 	(10) 7[27],13[35],102[285],103[286],119[301],123[303],126[305],130[306],146[318],147[319]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d285(bb 0 insn -1) }
;;   reg 103 { d286(bb 0 insn -1) }

( 5 6 )->[6]->( 7 6 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u52(7){ d27(bb 0 insn -1) }u53(13){ d35(bb 0 insn -1) }u54(102){ d285(bb 0 insn -1) }u55(103){ d286(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 146 147
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147
;; lr  def 	 100 [cc] 133 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 146 147
;; live  gen 	 100 [cc] 133 162
;; live  kill	
;; rd  in  	(13) 7[27],13[35],100[278],102[285],103[286],119[301],123[303],126[305],130[306],133[309],146[318],147[319],162[329]
;; rd  gen 	(3) 100[278],133[309],162[329]
;; rd  kill	(14) 100[269,270,271,272,273,274,275,276,277,278,279,280],133[309],162[329]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 146 147
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 146 147
;; rd  out 	(10) 7[27],13[35],102[285],103[286],119[301],123[303],126[305],130[306],146[318],147[319]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d285(bb 0 insn -1) }
;;   reg 103 { d286(bb 0 insn -1) }

( 4 6 )->[7]->( 9 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u60(7){ d27(bb 0 insn -1) }u61(13){ d35(bb 0 insn -1) }u62(102){ d285(bb 0 insn -1) }u63(103){ d286(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130
;; lr  def 	 100 [cc] 135 138 163 164 165 166 167 168 169 171
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 146
;; live  gen 	 100 [cc] 135 138 163 164 165 166 167 168 169 171
;; live  kill	
;; rd  in  	(10) 7[27],13[35],102[285],103[286],119[301],123[303],126[305],130[306],146[318],147[319]
;; rd  gen 	(11) 100[277],135[310],138[311],163[330],164[331],165[332],166[333],167[334],168[335],169[336],171[337]
;; rd  kill	(22) 100[269,270,271,272,273,274,275,276,277,278,279,280],135[310],138[311],163[330],164[331],165[332],166[333],167[334],168[335],169[336],171[337]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
;; rd  out 	(7) 7[27],13[35],102[285],103[286],130[306],146[318],163[330]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d285(bb 0 insn -1) }
;;   reg 103 { d286(bb 0 insn -1) }

( 7 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u85(7){ d27(bb 0 insn -1) }u86(13){ d35(bb 0 insn -1) }u87(102){ d285(bb 0 insn -1) }u88(103){ d286(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 12 [ip]
;; rd  in  	(7) 7[27],13[35],102[285],103[286],130[306],146[318],163[330]
;; rd  gen 	(1) 0[7]
;; rd  kill	(10) 0[0,1,2,3,4,5,6,7,8,9]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[7],7[27],13[35],102[285],103[286]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d285(bb 0 insn -1) }
;;   reg 103 { d286(bb 0 insn -1) }

( 7 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u94(7){ d27(bb 0 insn -1) }u95(13){ d35(bb 0 insn -1) }u96(102){ d285(bb 0 insn -1) }u97(103){ d286(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; lr  def 	 100 [cc] 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
;; live  gen 	 100 [cc] 173
;; live  kill	
;; rd  in  	(7) 7[27],13[35],102[285],103[286],130[306],146[318],163[330]
;; rd  gen 	(2) 100[275],173[338]
;; rd  kill	(13) 100[269,270,271,272,273,274,275,276,277,278,279,280],173[338]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
;; rd  out 	(7) 7[27],13[35],102[285],103[286],130[306],146[318],163[330]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d285(bb 0 insn -1) }
;;   reg 103 { d286(bb 0 insn -1) }

( 9 )->[10]->( 12 15 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u101(7){ d27(bb 0 insn -1) }u102(13){ d35(bb 0 insn -1) }u103(102){ d285(bb 0 insn -1) }u104(103){ d286(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 144 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
;; live  gen 	 0 [r0] 1 [r1] 100 [cc] 144 174
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[27],13[35],102[285],103[286],130[306],146[318],163[330]
;; rd  gen 	(4) 0[5],100[273],144[315],174[339]
;; rd  kill	(31) 0[0,1,2,3,4,5,6,7,8,9],14[36,37,38,39,40],100[269,270,271,272,273,274,275,276,277,278,279,280],144[314,315,316],174[339]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 144 146 163
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 144 146 163
;; rd  out 	(8) 7[27],13[35],102[285],103[286],130[306],144[315],146[318],163[330]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d285(bb 0 insn -1) }
;;   reg 103 { d286(bb 0 insn -1) }

( 9 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u116(7){ d27(bb 0 insn -1) }u117(13){ d35(bb 0 insn -1) }u118(102){ d285(bb 0 insn -1) }u119(103){ d286(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 12 [ip]
;; rd  in  	(7) 7[27],13[35],102[285],103[286],130[306],146[318],163[330]
;; rd  gen 	(1) 0[3]
;; rd  kill	(10) 0[0,1,2,3,4,5,6,7,8,9]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[3],7[27],13[35],102[285],103[286]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d285(bb 0 insn -1) }
;;   reg 103 { d286(bb 0 insn -1) }

( 10 )->[12]->( 3 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u125(7){ d27(bb 0 insn -1) }u126(13){ d35(bb 0 insn -1) }u127(102){ d285(bb 0 insn -1) }u128(103){ d286(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc] 177 178
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
;; live  gen 	 100 [cc] 177 178
;; live  kill	
;; rd  in  	(8) 7[27],13[35],102[285],103[286],130[306],144[315],146[318],163[330]
;; rd  gen 	(3) 100[271],177[340],178[341]
;; rd  kill	(14) 100[269,270,271,272,273,274,275,276,277,278,279,280],177[340],178[341]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
;; rd  out 	(7) 7[27],13[35],102[285],103[286],130[306],146[318],163[330]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d285(bb 0 insn -1) }
;;   reg 103 { d286(bb 0 insn -1) }

( 12 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u135(7){ d27(bb 0 insn -1) }u136(13){ d35(bb 0 insn -1) }u137(102){ d285(bb 0 insn -1) }u138(103){ d286(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
;; live  gen 	 0 [r0] 100 [cc] 144
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[27],13[35],102[285],103[286],130[306],146[318],163[330]
;; rd  gen 	(3) 0[1],100[269],144[314]
;; rd  kill	(37) 0[0,1,2,3,4,5,6,7,8,9],12[28,29,30,31,32,33,34],14[36,37,38,39,40],100[269,270,271,272,273,274,275,276,277,278,279,280],144[314,315,316]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 144 146 163
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 144 146 163
;; rd  out 	(8) 7[27],13[35],102[285],103[286],130[306],144[314],146[318],163[330]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d285(bb 0 insn -1) }
;;   reg 103 { d286(bb 0 insn -1) }

( 13 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u147(7){ d27(bb 0 insn -1) }u148(13){ d35(bb 0 insn -1) }u149(102){ d285(bb 0 insn -1) }u150(103){ d286(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 144 146 163
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 144 146 163
;; lr  def 	 140 141 183
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 144 146 163
;; live  gen 	 140 141 183
;; live  kill	
;; rd  in  	(8) 7[27],13[35],102[285],103[286],130[306],144[314],146[318],163[330]
;; rd  gen 	(3) 140[312],141[313],183[342]
;; rd  kill	(3) 140[312],141[313],183[342]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; rd  out 	(5) 7[27],13[35],102[285],103[286],144[314]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d285(bb 0 insn -1) }
;;   reg 103 { d286(bb 0 insn -1) }

( 3 13 10 14 )->[15]->( 1 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u160(7){ d27(bb 0 insn -1) }u161(13){ d35(bb 0 insn -1) }u162(102){ d285(bb 0 insn -1) }u163(103){ d286(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(10) 7[27],13[35],102[285],103[286],130[306],144[314,315,316],146[318],163[330]
;; rd  gen 	(1) 0[0]
;; rd  kill	(10) 0[0,1,2,3,4,5,6,7,8,9]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[27],13[35],102[285],103[286]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d285(bb 0 insn -1) }
;;   reg 103 { d286(bb 0 insn -1) }

( 11 8 15 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u167(0){ d7(bb 8 insn 133) d3(bb 11 insn 168) d0(bb 15 insn 236) }u168(7){ d27(bb 0 insn -1) }u169(13){ d35(bb 0 insn -1) }u170(102){ d285(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(7) 0[0,3,7],7[27],13[35],102[285],103[286]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d7(bb 8 insn 133) d3(bb 11 insn 168) d0(bb 15 insn 236) }
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d285(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 23 to worklist
  Adding insn 20 to worklist
  Adding insn 77 to worklist
  Adding insn 74 to worklist
  Adding insn 86 to worklist
  Adding insn 83 to worklist
  Adding insn 97 to worklist
  Adding insn 93 to worklist
  Adding insn 127 to worklist
  Adding insn 117 to worklist
  Adding insn 108 to worklist
  Adding insn 133 to worklist
  Adding insn 142 to worklist
  Adding insn 158 to worklist
  Adding insn 152 to worklist
  Adding insn 146 to worklist
  Adding insn 168 to worklist
  Adding insn 190 to worklist
  Adding insn 203 to worklist
  Adding insn 193 to worklist
  Adding insn 223 to worklist
  Adding insn 216 to worklist
  Adding insn 213 to worklist
  Adding insn 207 to worklist
  Adding insn 237 to worklist
Finished finding needed instructions:
  Adding insn 236 to worklist
Processing use of (reg 144 [ <retval> ]) in insn 236:
  Adding insn 5 to worklist
  Adding insn 153 to worklist
  Adding insn 194 to worklist
Processing use of (reg 0 r0) in insn 194:
Processing use of (reg 0 r0) in insn 153:
Processing use of (reg 0 r0) in insn 237:
Processing use of (reg 144 [ <retval> ]) in insn 207:
Processing use of (reg 146 [ UTILS_ClkInitStruct ]) in insn 207:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 163) in insn 213:
  Adding insn 107 to worklist
Processing use of (reg 141 [ _45 ]) in insn 216:
  Adding insn 214 to worklist
Processing use of (reg 163) in insn 216:
Processing use of (reg 140 [ _44 ]) in insn 214:
Processing use of (reg 130 [ pllfreq ]) in insn 223:
  Adding insn 61 to worklist
Processing use of (reg 183) in insn 223:
  Adding insn 222 to worklist
Processing use of (reg 125 [ pllfreq ]) in insn 61:
  Adding insn 53 to worklist
Processing use of (reg 156) in insn 61:
  Adding insn 60 to worklist
Processing use of (reg 155) in insn 60:
  Adding insn 59 to worklist
Processing use of (reg 154) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 126 [ _26 ]) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 145 [ UTILS_PLLInitStruct ]) in insn 57:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 122 [ pllfreq ]) in insn 53:
  Adding insn 45 to worklist
Processing use of (reg 153) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 123 [ _23 ]) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 145 [ UTILS_PLLInitStruct ]) in insn 51:
Processing use of (reg 150) in insn 45:
  Adding insn 43 to worklist
Processing use of (reg 151) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 149) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 119 [ _19 ]) in insn 42:
  Adding insn 41 to worklist
Processing use of (reg 145 [ UTILS_PLLInitStruct ]) in insn 41:
Processing use of (reg 13 sp) in insn 193:
Processing use of (reg 0 r0) in insn 193:
  Adding insn 192 to worklist
Processing use of (reg 130 [ pllfreq ]) in insn 192:
Processing use of (reg 100 cc) in insn 203:
  Adding insn 202 to worklist
Processing use of (reg 144 [ <retval> ]) in insn 202:
Processing use of (reg 100 cc) in insn 190:
  Adding insn 189 to worklist
Processing use of (reg 177) in insn 189:
  Adding insn 185 to worklist
Processing use of (reg 178) in insn 189:
  Adding insn 188 to worklist
Processing use of (reg 130 [ pllfreq ]) in insn 185:
Processing use of (reg 13 sp) in insn 168:
Processing use of (reg 0 r0) in insn 168:
  Adding insn 167 to worklist
Processing use of (reg 1 r1) in insn 168:
  Adding insn 166 to worklist
Processing use of (reg 146 [ UTILS_ClkInitStruct ]) in insn 166:
Processing use of (reg 130 [ pllfreq ]) in insn 167:
Processing use of (reg 146 [ UTILS_ClkInitStruct ]) in insn 146:
Processing use of (reg 174) in insn 146:
  Adding insn 145 to worklist
Processing use of (reg 13 sp) in insn 152:
Processing use of (reg 0 r0) in insn 152:
  Adding insn 151 to worklist
Processing use of (reg 1 r1) in insn 152:
  Adding insn 150 to worklist
Processing use of (reg 146 [ UTILS_ClkInitStruct ]) in insn 150:
Processing use of (reg 130 [ pllfreq ]) in insn 151:
Processing use of (reg 100 cc) in insn 158:
  Adding insn 157 to worklist
Processing use of (reg 144 [ <retval> ]) in insn 157:
Processing use of (reg 100 cc) in insn 142:
  Adding insn 141 to worklist
Processing use of (reg 173 [ UTILS_ClkInitStruct_11(D)->AHBCLKDivider ]) in insn 141:
  Adding insn 140 to worklist
Processing use of (reg 146 [ UTILS_ClkInitStruct ]) in insn 140:
Processing use of (reg 13 sp) in insn 133:
Processing use of (reg 0 r0) in insn 133:
  Adding insn 132 to worklist
Processing use of (reg 1 r1) in insn 133:
  Adding insn 131 to worklist
Processing use of (reg 146 [ UTILS_ClkInitStruct ]) in insn 131:
Processing use of (reg 130 [ pllfreq ]) in insn 132:
Processing use of (reg 163) in insn 108:
Processing use of (reg 138 [ _41 ]) in insn 117:
  Adding insn 115 to worklist
Processing use of (reg 163) in insn 117:
Processing use of (reg 169) in insn 115:
  Adding insn 114 to worklist
Processing use of (reg 126 [ _26 ]) in insn 114:
Processing use of (reg 168) in insn 114:
  Adding insn 113 to worklist
Processing use of (reg 119 [ _19 ]) in insn 113:
Processing use of (reg 167) in insn 113:
  Adding insn 112 to worklist
Processing use of (reg 164) in insn 112:
  Adding insn 110 to worklist
Processing use of (reg 166) in insn 112:
  Adding insn 111 to worklist
Processing use of (reg 123 [ _23 ]) in insn 111:
Processing use of (reg 135 [ _35 ]) in insn 110:
Processing use of (reg 165) in insn 110:
  Adding insn 109 to worklist
Processing use of (reg 100 cc) in insn 127:
  Adding insn 126 to worklist
Processing use of (reg 130 [ pllfreq ]) in insn 126:
Processing use of (reg 171) in insn 126:
  Adding insn 125 to worklist
Processing use of (reg 147) in insn 93:
  Adding insn 19 to worklist
Processing use of (reg 100 cc) in insn 97:
  Adding insn 96 to worklist
Processing use of (reg 162) in insn 96:
  Adding insn 95 to worklist
Processing use of (reg 133 [ _33 ]) in insn 95:
Processing use of (reg 147) in insn 83:
Processing use of (reg 132 [ _32 ]) in insn 86:
  Adding insn 84 to worklist
Processing use of (reg 147) in insn 86:
Processing use of (reg 131 [ _31 ]) in insn 84:
Processing use of (reg 147) in insn 74:
Processing use of (reg 100 cc) in insn 77:
  Adding insn 76 to worklist
Processing use of (reg 158) in insn 76:
  Adding insn 75 to worklist
Processing use of (reg 117 [ _17 ]) in insn 75:
Processing use of (reg 147) in insn 20:
Processing use of (reg 100 cc) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 148) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 115 [ _10 ]) in insn 21:
starting the processing of deferred insns
ending the processing of deferred insns


LL_PLL_ConfigSystemClock_HSI

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,9u} r1={7d,4u} r2={5d} r3={5d} r7={1d,15u} r12={7d} r13={1d,19u} r14={5d} r15={4d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={12d,8u} r101={4d} r102={1d,15u} r103={1d,14u} r104={4d} r105={4d} r106={4d} r115={1d,1u} r117={1d,1u} r119={1d,3u} r122={1d,2u} r123={1d,3u} r125={1d,2u} r126={1d,3u} r130={1d,11u,1e} r131={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,1u,1e} r138={1d,1u} r140={1d,1u} r141={1d,1u} r144={3d,8u} r145={1d,4u} r146={1d,6u} r147={1d,5u} r148={1d,1u} r149={1d,1u} r150={1d,1u,1e} r151={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r158={1d,1u} r162={1d,1u} r163={1d,4u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r171={1d,1u} r173={1d,1u} r174={1d,1u} r177={1d,1u,1e} r178={1d,1u} r183={1d,1u} 
;;    total ref usage 513{343d,166u,4e} in 180{176 regular + 4 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 145 [ UTILS_PLLInitStruct ])
        (reg:SI 0 r0 [ UTILS_PLLInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":399:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ UTILS_PLLInitStruct ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 146 [ UTILS_ClkInitStruct ])
        (reg:SI 1 r1 [ UTILS_ClkInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":399:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ UTILS_ClkInitStruct ])
        (nil)))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 4 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":400:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":401:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":402:3 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI hpre (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":402:12 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":405:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":606:20 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":608:3 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":608:15 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":611:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2074:26 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:3 -1
     (nil))
(insn 19 18 20 2 (set (reg/f:SI 147)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 2 (set (reg:SI 115 [ _10 ])
        (mem/v:SI (reg/f:SI 147) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 22 2 (set (reg:SI 148)
        (and:SI (reg:SI 115 [ _10 ])
            (const_int 33554432 [0x2000000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _10 ])
        (nil)))
(insn 22 21 23 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 148)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:71 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(jump_insn 23 22 184 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 27)
(code_label 184 23 24 3 81 (nil) [1 uses])
(note 24 184 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 24 27 3 (set (reg/v:SI 144 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":453:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 15
(code_label 27 5 28 4 74 (nil) [1 uses])
(note 28 27 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 28 30 4 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 30 29 31 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":617:3 -1
     (nil))
(debug_insn 31 30 32 4 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":405:6 -1
     (nil))
(debug_insn 32 31 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":408:5 -1
     (nil))
(debug_insn 33 32 34 4 (var_location:SI PLL_InputFrequency (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":408:5 -1
     (nil))
(debug_insn 34 33 35 4 (var_location:SI UTILS_PLLInitStruct (reg/v/f:SI 145 [ UTILS_PLLInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":408:5 -1
     (nil))
(debug_insn 35 34 36 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":575:17 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":577:3 -1
     (nil))
(debug_insn 37 36 38 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":580:3 -1
     (nil))
(debug_insn 38 37 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":581:3 -1
     (nil))
(debug_insn 39 38 40 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":582:3 -1
     (nil))
(debug_insn 40 39 41 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":586:3 -1
     (nil))
(insn 41 40 42 4 (set (reg:SI 119 [ _19 ])
        (mem:SI (reg/v/f:SI 145 [ UTILS_PLLInitStruct ]) [1 UTILS_PLLInitStruct_9(D)->PLLM+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":586:56 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 43 4 (set (reg:SI 149)
        (lshiftrt:SI (reg:SI 119 [ _19 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":586:63 147 {*arm_shiftsi3}
     (nil))
(insn 43 42 44 4 (set (reg:SI 150)
        (plus:SI (reg:SI 149)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":586:88 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(insn 44 43 45 4 (set (reg:SI 151)
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":586:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 48 4 (set (reg/v:SI 122 [ pllfreq ])
        (udiv:SI (reg:SI 151)
            (reg:SI 150))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":586:11 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg:SI 150)
            (expr_list:REG_EQUAL (udiv:SI (const_int 16000000 [0xf42400])
                    (reg:SI 150))
                (nil)))))
(debug_insn 48 45 49 4 (var_location:SI pllfreq (reg/v:SI 122 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":586:11 -1
     (nil))
(debug_insn 49 48 50 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":587:3 -1
     (nil))
(debug_insn 50 49 51 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":590:3 -1
     (nil))
(insn 51 50 52 4 (set (reg:SI 123 [ _23 ])
        (mem:SI (plus:SI (reg/v/f:SI 145 [ UTILS_PLLInitStruct ])
                (const_int 4 [0x4])) [1 UTILS_PLLInitStruct_9(D)->PLLN+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":590:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 53 4 (set (reg:SI 153)
        (and:SI (reg:SI 123 [ _23 ])
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":590:50 90 {*arm_andsi3_insn}
     (nil))
(insn 53 52 54 4 (set (reg/v:SI 125 [ pllfreq ])
        (mult:SI (reg/v:SI 122 [ pllfreq ])
            (reg:SI 153))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":590:11 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg/v:SI 122 [ pllfreq ])
            (nil))))
(debug_insn 54 53 55 4 (var_location:SI pllfreq (reg/v:SI 125 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":590:11 -1
     (nil))
(debug_insn 55 54 56 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":591:3 -1
     (nil))
(debug_insn 56 55 57 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:3 -1
     (nil))
(insn 57 56 58 4 (set (reg:SI 126 [ _26 ])
        (mem:SI (plus:SI (reg/v/f:SI 145 [ UTILS_PLLInitStruct ])
                (const_int 8 [0x8])) [1 UTILS_PLLInitStruct_9(D)->PLLR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 145 [ UTILS_PLLInitStruct ])
        (nil)))
(insn 58 57 59 4 (set (reg:SI 154)
        (lshiftrt:SI (reg:SI 126 [ _26 ])
            (const_int 25 [0x19]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:52 147 {*arm_shiftsi3}
     (nil))
(insn 59 58 60 4 (set (reg:SI 155)
        (plus:SI (reg:SI 154)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:77 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(insn 60 59 61 4 (set (reg:SI 156)
        (ashift:SI (reg:SI 155)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:83 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(insn 61 60 63 4 (set (reg/v:SI 130 [ pllfreq ])
        (udiv:SI (reg/v:SI 125 [ pllfreq ])
            (reg:SI 156))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:11 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg/v:SI 125 [ pllfreq ])
            (nil))))
(debug_insn 63 61 64 4 (var_location:SI pllfreq (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:11 -1
     (nil))
(debug_insn 64 63 65 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":595:3 -1
     (nil))
(debug_insn 65 64 66 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":597:3 -1
     (nil))
(debug_insn 66 65 67 4 (var_location:SI PLL_InputFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":408:15 -1
     (nil))
(debug_insn 67 66 68 4 (var_location:SI UTILS_PLLInitStruct (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":408:15 -1
     (nil))
(debug_insn 68 67 69 4 (var_location:SI pllfreq (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":408:15 -1
     (nil))
(debug_insn 69 68 70 4 (var_location:SI pllfreq (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":408:15 -1
     (nil))
(debug_insn 70 69 71 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":411:5 -1
     (nil))
(debug_insn 71 70 72 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1023:26 -1
     (nil))
(debug_insn 72 71 74 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1025:3 -1
     (nil))
(insn 74 72 75 4 (set (reg:SI 117 [ _17 ])
        (mem/v:SI (reg/f:SI 147) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1025:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 4 (set (reg:SI 158)
        (and:SI (reg:SI 117 [ _17 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1025:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _17 ])
        (nil)))
(insn 76 75 77 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 158)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1025:71 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(jump_insn 77 76 78 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 98)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1025:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 98)
(note 78 77 79 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 79 78 80 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":413:7 -1
     (nil))
(debug_insn 80 79 81 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1003:22 -1
     (nil))
(debug_insn 81 80 83 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1005:3 -1
     (nil))
(insn 83 81 84 5 (set (reg:SI 131 [ _31 ])
        (mem/v:SI (reg/f:SI 147) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1005:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 84 83 86 5 (set (reg:SI 132 [ _32 ])
        (ior:SI (reg:SI 131 [ _31 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1005:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _31 ])
        (nil)))
(insn 86 84 94 5 (set (mem/v:SI (reg/f:SI 147) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])
        (reg:SI 132 [ _32 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1005:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _32 ])
        (nil)))
(code_label 94 86 87 6 77 (nil) [1 uses])
(note 87 94 88 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 88 87 89 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":417:7 -1
     (nil))
(debug_insn 89 88 90 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":414:13 -1
     (nil))
(debug_insn 90 89 91 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1023:26 -1
     (nil))
(debug_insn 91 90 93 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1025:3 -1
     (nil))
(insn 93 91 95 6 (set (reg:SI 133 [ _33 ])
        (mem/v:SI (reg/f:SI 147) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1025:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 95 93 96 6 (set (reg:SI 162)
        (and:SI (reg:SI 133 [ _33 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1025:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _33 ])
        (nil)))
(insn 96 95 97 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 162)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1025:71 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(jump_insn 97 96 98 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 94)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1025:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 94)
(code_label 98 97 99 7 76 (nil) [1 uses])
(note 99 98 100 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 100 99 101 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":421:5 -1
     (nil))
(debug_insn 101 100 102 7 (var_location:SI Source (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":421:5 -1
     (nil))
(debug_insn 102 101 103 7 (var_location:SI PLLM (reg:SI 119 [ _19 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":421:5 -1
     (nil))
(debug_insn 103 102 104 7 (var_location:SI PLLN (reg:SI 123 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":421:5 -1
     (nil))
(debug_insn 104 103 105 7 (var_location:SI PLLR (reg:SI 126 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":421:5 -1
     (nil))
(debug_insn 105 104 106 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2117:22 -1
     (nil))
(debug_insn 106 105 107 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 -1
     (nil))
(insn 107 106 108 7 (set (reg/f:SI 163)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 107 109 7 (set (reg:SI 135 [ _35 ])
        (mem/v:SI (plus:SI (reg/f:SI 163)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 109 108 110 7 (set (reg:SI 165)
        (const_int -100696052 [0xfffffffff9ff800c])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 110 109 111 7 (set (reg:SI 164)
        (and:SI (reg:SI 135 [ _35 ])
            (reg:SI 165))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg:SI 135 [ _35 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 135 [ _35 ])
                    (const_int -100696052 [0xfffffffff9ff800c]))
                (nil)))))
(insn 111 110 112 7 (set (reg:SI 166)
        (ashift:SI (reg:SI 123 [ _23 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 123 [ _23 ])
        (nil)))
(insn 112 111 113 7 (set (reg:SI 167)
        (ior:SI (reg:SI 164)
            (reg:SI 166))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_DEAD (reg:SI 164)
            (nil))))
(insn 113 112 114 7 (set (reg:SI 168)
        (ior:SI (reg:SI 167)
            (reg:SI 119 [ _19 ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_DEAD (reg:SI 119 [ _19 ])
            (nil))))
(insn 114 113 115 7 (set (reg:SI 169)
        (ior:SI (reg:SI 168)
            (reg:SI 126 [ _26 ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_DEAD (reg:SI 126 [ _26 ])
            (nil))))
(insn 115 114 117 7 (set (reg:SI 138 [ _41 ])
        (ior:SI (reg:SI 169)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 169)
        (nil)))
(insn 117 115 118 7 (set (mem/v:SI (plus:SI (reg/f:SI 163)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])
        (reg:SI 138 [ _41 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138 [ _41 ])
        (nil)))
(debug_insn 118 117 119 7 (var_location:SI Source (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":421:5 -1
     (nil))
(debug_insn 119 118 120 7 (var_location:SI PLLM (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":421:5 -1
     (nil))
(debug_insn 120 119 121 7 (var_location:SI PLLN (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":421:5 -1
     (nil))
(debug_insn 121 120 122 7 (var_location:SI PLLR (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":421:5 -1
     (nil))
(debug_insn 122 121 125 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":425:5 -1
     (nil))
(insn 125 122 126 7 (set (reg:SI 171)
        (const_int 80000000 [0x4c4b400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":425:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 125 127 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ pllfreq ])
            (reg:SI 171))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":425:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 130 [ pllfreq ])
                (const_int 80000000 [0x4c4b400]))
            (nil))))
(jump_insn 127 126 128 7 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 137)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":425:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 137)
(note 128 127 129 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 129 128 130 8 (var_location:SI hpre (const_int 0 [0])) -1
     (nil))
(debug_insn 130 129 131 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:5 -1
     (nil))
(insn 131 130 132 8 (set (reg:SI 1 r1)
        (reg/v/f:SI 146 [ UTILS_ClkInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 146 [ UTILS_ClkInitStruct ])
        (nil)))
(insn 132 131 133 8 (set (reg:SI 0 r0)
        (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 130 [ pllfreq ])
        (nil)))
(call_insn/j 133 132 137 8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("UTILS_EnablePLLAndSwitchSystem") [flags 0x3]  <function_decl 0000000006d7ac00 UTILS_EnablePLLAndSwitchSystem>) [0 UTILS_EnablePLLAndSwitchSystem S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:14 293 {*sibcall_value_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UTILS_EnablePLLAndSwitchSystem") [flags 0x3]  <function_decl 0000000006d7ac00 UTILS_EnablePLLAndSwitchSystem>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(code_label 137 133 138 9 78 (nil) [1 uses])
(note 138 137 139 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 139 138 140 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":427:7 -1
     (nil))
(insn 140 139 141 9 (set (reg:SI 173 [ UTILS_ClkInitStruct_11(D)->AHBCLKDivider ])
        (mem:SI (reg/v/f:SI 146 [ UTILS_ClkInitStruct ]) [1 UTILS_ClkInitStruct_11(D)->AHBCLKDivider+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":427:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 141 140 142 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 173 [ UTILS_ClkInitStruct_11(D)->AHBCLKDivider ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":427:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 173 [ UTILS_ClkInitStruct_11(D)->AHBCLKDivider ])
        (nil)))
(jump_insn 142 141 143 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":427:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 162)
(note 143 142 144 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 144 143 145 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":429:9 -1
     (nil))
(insn 145 144 146 10 (set (reg:SI 174)
        (const_int 128 [0x80])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":429:44 728 {*thumb2_movsi_vfp}
     (nil))
(insn 146 145 147 10 (set (mem:SI (reg/v/f:SI 146 [ UTILS_ClkInitStruct ]) [1 UTILS_ClkInitStruct_11(D)->AHBCLKDivider+0 S4 A32])
        (reg:SI 174)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":429:44 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 174)
        (nil)))
(debug_insn 147 146 148 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":430:9 -1
     (nil))
(debug_insn 148 147 149 10 (var_location:SI hpre (const_int 128 [0x80])) -1
     (nil))
(debug_insn 149 148 150 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:5 -1
     (nil))
(insn 150 149 151 10 (set (reg:SI 1 r1)
        (reg/v/f:SI 146 [ UTILS_ClkInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 151 150 152 10 (set (reg:SI 0 r0)
        (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:14 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 152 151 153 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("UTILS_EnablePLLAndSwitchSystem") [flags 0x3]  <function_decl 0000000006d7ac00 UTILS_EnablePLLAndSwitchSystem>) [0 UTILS_EnablePLLAndSwitchSystem S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:14 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UTILS_EnablePLLAndSwitchSystem") [flags 0x3]  <function_decl 0000000006d7ac00 UTILS_EnablePLLAndSwitchSystem>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(insn 153 152 155 10 (set (reg/v:SI 144 [ <retval> ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 155 153 156 10 (var_location:QI status (subreg:QI (reg/v:SI 144 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:14 -1
     (nil))
(debug_insn 156 155 157 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":438:5 -1
     (nil))
(insn 157 156 158 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 144 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":438:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 158 157 162 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 172)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":438:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 172)
      ; pc falls through to BB 15
(code_label 162 158 163 11 79 (nil) [1 uses])
(note 163 162 164 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 164 163 165 11 (var_location:SI hpre (const_int 0 [0])) -1
     (nil))
(debug_insn 165 164 166 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:5 -1
     (nil))
(insn 166 165 167 11 (set (reg:SI 1 r1)
        (reg/v/f:SI 146 [ UTILS_ClkInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 146 [ UTILS_ClkInitStruct ])
        (nil)))
(insn 167 166 168 11 (set (reg:SI 0 r0)
        (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 130 [ pllfreq ])
        (nil)))
(call_insn/j 168 167 172 11 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("UTILS_EnablePLLAndSwitchSystem") [flags 0x3]  <function_decl 0000000006d7ac00 UTILS_EnablePLLAndSwitchSystem>) [0 UTILS_EnablePLLAndSwitchSystem S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:14 293 {*sibcall_value_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UTILS_EnablePLLAndSwitchSystem") [flags 0x3]  <function_decl 0000000006d7ac00 UTILS_EnablePLLAndSwitchSystem>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(code_label 172 168 173 12 80 (nil) [1 uses])
(note 173 172 174 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 174 173 175 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":441:7 -1
     (nil))
(debug_insn 175 174 176 12 (var_location:SI HCLKFrequency (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":441:7 -1
     (nil))
(debug_insn 176 175 177 12 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":277:13 -1
     (nil))
(debug_insn 177 176 178 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":279:3 -1
     (nil))
(debug_insn 178 177 179 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":280:3 -1
     (nil))
(debug_insn 179 178 180 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:3 -1
     (nil))
(debug_insn 180 179 181 12 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:15 -1
     (nil))
(debug_insn 181 180 182 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":283:3 -1
     (nil))
(debug_insn 182 181 183 12 (var_location:SI latency (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":283:12 -1
     (nil))
(debug_insn 183 182 185 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:3 -1
     (nil))
(insn 185 183 188 12 (set (reg:SI 177)
        (plus:SI (reg/v:SI 130 [ pllfreq ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:28 7 {*arm_addsi3}
     (nil))
(insn 188 185 189 12 (set (reg:SI 178)
        (const_int 169999999 [0xa21fe7f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 189 188 190 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 177)
            (reg:SI 178))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_DEAD (reg:SI 177)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 177)
                    (const_int 169999999 [0xa21fe7f]))
                (nil)))))
(jump_insn 190 189 191 12 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 184)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 184)
(note 191 190 192 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 192 191 193 13 (set (reg:SI 0 r0)
        (reg/v:SI 130 [ pllfreq ])) 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 193 192 194 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_SetFlashLatency.part.0") [flags 0x3]  <function_decl 0000000006e2e500 LL_SetFlashLatency.part.0>) [0 LL_SetFlashLatency.part.0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_SetFlashLatency.part.0") [flags 0x3]  <function_decl 0000000006e2e500 LL_SetFlashLatency.part.0>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 194 193 196 13 (set (reg/v:SI 144 [ <retval> ])
        (reg:SI 0 r0)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 196 194 197 13 (var_location:QI status (subreg:QI (reg/v:SI 144 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 197 196 198 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":378:3 -1
     (nil))
(debug_insn 198 197 199 13 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":441:16 -1
     (nil))
(debug_insn 199 198 200 13 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":441:16 -1
     (nil))
(debug_insn 200 199 201 13 (var_location:QI status (subreg:QI (reg/v:SI 144 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":441:16 -1
     (nil))
(debug_insn 201 200 202 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":442:7 -1
     (nil))
(insn 202 201 203 13 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 144 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":442:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 203 202 204 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":442:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 224)
(note 204 203 205 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 205 204 207 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":444:9 -1
     (nil))
(insn 207 205 208 14 (set (mem:SI (reg/v/f:SI 146 [ UTILS_ClkInitStruct ]) [1 UTILS_ClkInitStruct_11(D)->AHBCLKDivider+0 S4 A32])
        (reg/v:SI 144 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":444:44 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 146 [ UTILS_ClkInitStruct ])
        (nil)))
(debug_insn 208 207 209 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":445:9 -1
     (nil))
(debug_insn 209 208 210 14 (var_location:SI Prescaler (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":445:9 -1
     (nil))
(debug_insn 210 209 211 14 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1373:22 -1
     (nil))
(debug_insn 211 210 213 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1375:3 -1
     (nil))
(insn 213 211 214 14 (set (reg:SI 140 [ _44 ])
        (mem/v:SI (plus:SI (reg/f:SI 163)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1375:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 214 213 216 14 (set (reg:SI 141 [ _45 ])
        (and:SI (reg:SI 140 [ _44 ])
            (const_int -241 [0xffffffffffffff0f]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1375:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ _44 ])
        (nil)))
(insn 216 214 217 14 (set (mem/v:SI (plus:SI (reg/f:SI 163)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])
        (reg:SI 141 [ _45 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1375:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 163)
        (expr_list:REG_DEAD (reg:SI 141 [ _45 ])
            (nil))))
(debug_insn 217 216 218 14 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":445:9 -1
     (nil))
(debug_insn 218 217 219 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":446:9 -1
     (nil))
(debug_insn 219 218 220 14 (var_location:SI HCLKFrequency (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":446:9 -1
     (nil))
(debug_insn 220 219 221 14 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":263:6 -1
     (nil))
(debug_insn 221 220 222 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":266:3 -1
     (nil))
(insn 222 221 223 14 (set (reg/f:SI 183)
        (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005e81c60 SystemCoreClock>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":266:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 223 222 224 14 (set (mem/c:SI (reg/f:SI 183) [1 SystemCoreClock+0 S4 A32])
        (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":266:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 183)
        (expr_list:REG_DEAD (reg/v:SI 130 [ pllfreq ])
            (nil))))
(code_label 224 223 225 15 75 (nil) [1 uses])
(note 225 224 226 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 226 225 227 15 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":441:16 -1
     (nil))
(debug_insn 227 226 228 15 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":441:16 -1
     (nil))
(debug_insn 228 227 229 15 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":405:6 -1
     (nil))
(debug_insn 229 228 230 15 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":446:9 -1
     (nil))
(debug_insn 230 229 231 15 (var_location:QI status (subreg:QI (reg/v:SI 144 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 231 230 236 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":456:3 -1
     (nil))
(insn 236 231 237 15 (set (reg/i:SI 0 r0)
        (reg/v:SI 144 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":457:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 144 [ <retval> ])
        (nil)))
(insn 237 236 0 15 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":457:1 -1
     (nil))

;; Function LL_PLL_ConfigSystemClock_HSE (LL_PLL_ConfigSystemClock_HSE, funcdef_no=638, decl_uid=10031, cgraph_uid=642, symbol_order=641)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 19 n_edges 27 count 20 (  1.1)


LL_PLL_ConfigSystemClock_HSE

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,9u} r1={7d,4u} r2={5d,1u} r3={5d,1u} r7={1d,18u} r12={7d} r13={1d,22u} r14={5d} r15={4d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={13d,9u} r101={4d} r102={1d,18u} r103={1d,17u} r104={4d} r105={4d} r106={4d} r115={1d,1u} r117={1d,1u} r119={1d,3u} r122={1d,2u} r123={1d,3u} r125={1d,2u} r126={1d,3u} r130={1d,11u,1e} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r139={1d,1u,1e} r142={1d,1u} r144={1d,1u} r145={1d,1u} r148={3d,8u} r149={1d,2u} r150={1d,1u} r151={1d,4u} r152={1d,6u} r153={1d,6u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r162={1d,1u} r167={1d,3u} r170={1d,1u} r171={1d,4u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r179={1d,1u} r181={1d,1u} r182={1d,1u} r185={1d,1u,1e} r186={1d,1u} r191={1d,1u} 
;;    total ref usage 544{350d,191u,3e} in 199{195 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 28, 29, 30, 31, 32, 33, 34, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299
;;  reg->defs[] map:	0[0,9] 1[10,16] 2[17,21] 3[22,26] 7[27,27] 12[28,34] 13[35,35] 14[36,40] 15[41,44] 16[45,45] 17[46,46] 18[47,47] 19[48,48] 20[49,49] 21[50,50] 22[51,51] 23[52,52] 24[53,53] 25[54,54] 26[55,55] 27[56,56] 28[57,57] 29[58,58] 30[59,59] 31[60,60] 48[61,64] 49[65,68] 50[69,72] 51[73,76] 52[77,80] 53[81,84] 54[85,88] 55[89,92] 56[93,96] 57[97,100] 58[101,104] 59[105,108] 60[109,112] 61[113,116] 62[117,120] 63[121,124] 64[125,128] 65[129,132] 66[133,136] 67[137,140] 68[141,144] 69[145,148] 70[149,152] 71[153,156] 72[157,160] 73[161,164] 74[165,168] 75[169,172] 76[173,176] 77[177,180] 78[181,184] 79[185,188] 80[189,192] 81[193,196] 82[197,200] 83[201,204] 84[205,208] 85[209,212] 86[213,216] 87[217,220] 88[221,224] 89[225,228] 90[229,232] 91[233,236] 92[237,240] 93[241,244] 94[245,248] 95[249,252] 96[253,256] 97[257,260] 98[261,264] 99[265,268] 100[269,281] 101[282,285] 102[286,286] 103[287,287] 104[288,291] 105[292,295] 106[296,299] 115[300,300] 117[301,301] 119[302,302] 122[303,303] 123[304,304] 125[305,305] 126[306,306] 130[307,307] 131[308,308] 132[309,309] 133[310,310] 134[311,311] 135[312,312] 136[313,313] 137[314,314] 139[315,315] 142[316,316] 144[317,317] 145[318,318] 148[319,321] 149[322,322] 150[323,323] 151[324,324] 152[325,325] 153[326,326] 154[327,327] 155[328,328] 156[329,329] 157[330,330] 158[331,331] 159[332,332] 160[333,333] 162[334,334] 167[335,335] 170[336,336] 171[337,337] 172[338,338] 173[339,339] 174[340,340] 175[341,341] 176[342,342] 177[343,343] 179[344,344] 181[345,345] 182[346,346] 185[347,347] 186[348,348] 191[349,349] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d9(0){ }d16(1){ }d21(2){ }d26(3){ }d27(7){ }d35(13){ }d40(14){ }d45(16){ }d46(17){ }d47(18){ }d48(19){ }d49(20){ }d50(21){ }d51(22){ }d52(23){ }d53(24){ }d54(25){ }d55(26){ }d56(27){ }d57(28){ }d58(29){ }d59(30){ }d60(31){ }d286(102){ }d287(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[9],1[16],2[21],3[26],7[27],13[35],14[40],16[45],17[46],18[47],19[48],20[49],21[50],22[51],23[52],24[53],25[54],26[55],27[56],28[57],29[58],30[59],31[60],102[286],103[287]
;; rd  kill	(52) 0[0,1,2,3,4,5,6,7,8,9],1[10,11,12,13,14,15,16],2[17,18,19,20,21],3[22,23,24,25,26],7[27],13[35],14[36,37,38,39,40],16[45],17[46],18[47],19[48],20[49],21[50],22[51],23[52],24[53],25[54],26[55],27[56],28[57],29[58],30[59],31[60],102[286],103[287]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(8) 0[9],1[16],2[21],3[26],7[27],13[35],102[286],103[287]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d27(bb 0 insn -1) }u1(13){ d35(bb 0 insn -1) }u2(102){ d286(bb 0 insn -1) }u3(103){ d287(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115 149 150 151 152 153 154
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 115 149 150 151 152 153 154
;; live  kill	
;; rd  in  	(8) 0[9],1[16],2[21],3[26],7[27],13[35],102[286],103[287]
;; rd  gen 	(8) 100[281],115[300],149[322],150[323],151[324],152[325],153[326],154[327]
;; rd  kill	(20) 100[269,270,271,272,273,274,275,276,277,278,279,280,281],115[300],149[322],150[323],151[324],152[325],153[326],154[327]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150 151 152 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150 151 152 153
;; rd  out 	(9) 7[27],13[35],102[286],103[287],149[322],150[323],151[324],152[325],153[326]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d286(bb 0 insn -1) }
;;   reg 103 { d287(bb 0 insn -1) }

( 2 15 )->[3]->( 18 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(7){ d27(bb 0 insn -1) }u13(13){ d35(bb 0 insn -1) }u14(102){ d286(bb 0 insn -1) }u15(103){ d287(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 148
;; live  kill	
;; rd  in  	(11) 7[27],13[35],102[286],103[287],130[307],149[322],150[323],151[324],152[325],153[326],171[337]
;; rd  gen 	(1) 148[321]
;; rd  kill	(3) 148[319,320,321]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; rd  out 	(5) 7[27],13[35],102[286],103[287],148[321]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d286(bb 0 insn -1) }
;;   reg 103 { d287(bb 0 insn -1) }

( 2 )->[4]->( 10 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ d27(bb 0 insn -1) }u17(13){ d35(bb 0 insn -1) }u18(102){ d286(bb 0 insn -1) }u19(103){ d287(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150 151 152 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 151 153
;; lr  def 	 100 [cc] 117 119 122 123 125 126 130 155 156 157 158 159 160 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150 151 152 153
;; live  gen 	 100 [cc] 117 119 122 123 125 126 130 155 156 157 158 159 160 162
;; live  kill	
;; rd  in  	(9) 7[27],13[35],102[286],103[287],149[322],150[323],151[324],152[325],153[326]
;; rd  gen 	(15) 100[280],117[301],119[302],122[303],123[304],125[305],126[306],130[307],155[328],156[329],157[330],158[331],159[332],160[333],162[334]
;; rd  kill	(27) 100[269,270,271,272,273,274,275,276,277,278,279,280,281],117[301],119[302],122[303],123[304],125[305],126[306],130[307],155[328],156[329],157[330],158[331],159[332],160[333],162[334]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 150 152 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 150 152 153
;; rd  out 	(11) 7[27],13[35],102[286],103[287],119[302],123[304],126[306],130[307],150[323],152[325],153[326]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d286(bb 0 insn -1) }
;;   reg 103 { d287(bb 0 insn -1) }

( 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u45(7){ d27(bb 0 insn -1) }u46(13){ d35(bb 0 insn -1) }u47(102){ d286(bb 0 insn -1) }u48(103){ d287(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 150 152 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 150 152 153
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(11) 7[27],13[35],102[286],103[287],119[302],123[304],126[306],130[307],150[323],152[325],153[326]
;; rd  gen 	(1) 100[279]
;; rd  kill	(13) 100[269,270,271,272,273,274,275,276,277,278,279,280,281]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152 153
;; rd  out 	(10) 7[27],13[35],102[286],103[287],119[302],123[304],126[306],130[307],152[325],153[326]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d286(bb 0 insn -1) }
;;   reg 103 { d287(bb 0 insn -1) }

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u51(7){ d27(bb 0 insn -1) }u52(13){ d35(bb 0 insn -1) }u53(102){ d286(bb 0 insn -1) }u54(103){ d287(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 131 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152 153
;; live  gen 	 131 132
;; live  kill	
;; rd  in  	(10) 7[27],13[35],102[286],103[287],119[302],123[304],126[306],130[307],152[325],153[326]
;; rd  gen 	(2) 131[308],132[309]
;; rd  kill	(2) 131[308],132[309]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152
;; rd  out 	(9) 7[27],13[35],102[286],103[287],119[302],123[304],126[306],130[307],152[325]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d286(bb 0 insn -1) }
;;   reg 103 { d287(bb 0 insn -1) }

( 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u59(7){ d27(bb 0 insn -1) }u60(13){ d35(bb 0 insn -1) }u61(102){ d286(bb 0 insn -1) }u62(103){ d287(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 133 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152 153
;; live  gen 	 133 134
;; live  kill	
;; rd  in  	(10) 7[27],13[35],102[286],103[287],119[302],123[304],126[306],130[307],152[325],153[326]
;; rd  gen 	(2) 133[310],134[311]
;; rd  kill	(2) 133[310],134[311]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152
;; rd  out 	(9) 7[27],13[35],102[286],103[287],119[302],123[304],126[306],130[307],152[325]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d286(bb 0 insn -1) }
;;   reg 103 { d287(bb 0 insn -1) }

( 6 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u67(7){ d27(bb 0 insn -1) }u68(13){ d35(bb 0 insn -1) }u69(102){ d286(bb 0 insn -1) }u70(103){ d287(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 135 136 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152
;; live  gen 	 135 136 167
;; live  kill	
;; rd  in  	(9) 7[27],13[35],102[286],103[287],119[302],123[304],126[306],130[307],152[325]
;; rd  gen 	(3) 135[312],136[313],167[335]
;; rd  kill	(3) 135[312],136[313],167[335]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152 167
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152 167
;; rd  out 	(10) 7[27],13[35],102[286],103[287],119[302],123[304],126[306],130[307],152[325],167[335]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d286(bb 0 insn -1) }
;;   reg 103 { d287(bb 0 insn -1) }

( 8 9 )->[9]->( 10 9 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u76(7){ d27(bb 0 insn -1) }u77(13){ d35(bb 0 insn -1) }u78(102){ d286(bb 0 insn -1) }u79(103){ d287(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152 167
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167
;; lr  def 	 100 [cc] 137 170
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152 167
;; live  gen 	 100 [cc] 137 170
;; live  kill	
;; rd  in  	(13) 7[27],13[35],100[278],102[286],103[287],119[302],123[304],126[306],130[307],137[314],152[325],167[335],170[336]
;; rd  gen 	(3) 100[278],137[314],170[336]
;; rd  kill	(15) 100[269,270,271,272,273,274,275,276,277,278,279,280,281],137[314],170[336]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152 167
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152 167
;; rd  out 	(10) 7[27],13[35],102[286],103[287],119[302],123[304],126[306],130[307],152[325],167[335]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d286(bb 0 insn -1) }
;;   reg 103 { d287(bb 0 insn -1) }

( 4 9 )->[10]->( 12 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u84(7){ d27(bb 0 insn -1) }u85(13){ d35(bb 0 insn -1) }u86(102){ d286(bb 0 insn -1) }u87(103){ d287(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130
;; lr  def 	 100 [cc] 139 142 171 172 173 174 175 176 177 179
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152
;; live  gen 	 100 [cc] 139 142 171 172 173 174 175 176 177 179
;; live  kill	
;; rd  in  	(12) 7[27],13[35],102[286],103[287],119[302],123[304],126[306],130[307],150[323],152[325],153[326],167[335]
;; rd  gen 	(11) 100[277],139[315],142[316],171[337],172[338],173[339],174[340],175[341],176[342],177[343],179[344]
;; rd  kill	(23) 100[269,270,271,272,273,274,275,276,277,278,279,280,281],139[315],142[316],171[337],172[338],173[339],174[340],175[341],176[342],177[343],179[344]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
;; rd  out 	(7) 7[27],13[35],102[286],103[287],130[307],152[325],171[337]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d286(bb 0 insn -1) }
;;   reg 103 { d287(bb 0 insn -1) }

( 10 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u109(7){ d27(bb 0 insn -1) }u110(13){ d35(bb 0 insn -1) }u111(102){ d286(bb 0 insn -1) }u112(103){ d287(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 12 [ip]
;; rd  in  	(7) 7[27],13[35],102[286],103[287],130[307],152[325],171[337]
;; rd  gen 	(1) 0[7]
;; rd  kill	(10) 0[0,1,2,3,4,5,6,7,8,9]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[7],7[27],13[35],102[286],103[287]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d286(bb 0 insn -1) }
;;   reg 103 { d287(bb 0 insn -1) }

( 10 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u118(7){ d27(bb 0 insn -1) }u119(13){ d35(bb 0 insn -1) }u120(102){ d286(bb 0 insn -1) }u121(103){ d287(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; lr  def 	 100 [cc] 181
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
;; live  gen 	 100 [cc] 181
;; live  kill	
;; rd  in  	(7) 7[27],13[35],102[286],103[287],130[307],152[325],171[337]
;; rd  gen 	(2) 100[275],181[345]
;; rd  kill	(14) 100[269,270,271,272,273,274,275,276,277,278,279,280,281],181[345]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
;; rd  out 	(7) 7[27],13[35],102[286],103[287],130[307],152[325],171[337]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d286(bb 0 insn -1) }
;;   reg 103 { d287(bb 0 insn -1) }

( 12 )->[13]->( 15 18 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u125(7){ d27(bb 0 insn -1) }u126(13){ d35(bb 0 insn -1) }u127(102){ d286(bb 0 insn -1) }u128(103){ d287(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 148 182
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
;; live  gen 	 0 [r0] 1 [r1] 100 [cc] 148 182
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[27],13[35],102[286],103[287],130[307],152[325],171[337]
;; rd  gen 	(4) 0[5],100[273],148[320],182[346]
;; rd  kill	(32) 0[0,1,2,3,4,5,6,7,8,9],14[36,37,38,39,40],100[269,270,271,272,273,274,275,276,277,278,279,280,281],148[319,320,321],182[346]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 148 152 171
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 148 152 171
;; rd  out 	(8) 7[27],13[35],102[286],103[287],130[307],148[320],152[325],171[337]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d286(bb 0 insn -1) }
;;   reg 103 { d287(bb 0 insn -1) }

( 12 )->[14]->( 1 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u140(7){ d27(bb 0 insn -1) }u141(13){ d35(bb 0 insn -1) }u142(102){ d286(bb 0 insn -1) }u143(103){ d287(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 12 [ip]
;; rd  in  	(7) 7[27],13[35],102[286],103[287],130[307],152[325],171[337]
;; rd  gen 	(1) 0[3]
;; rd  kill	(10) 0[0,1,2,3,4,5,6,7,8,9]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[3],7[27],13[35],102[286],103[287]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d286(bb 0 insn -1) }
;;   reg 103 { d287(bb 0 insn -1) }

( 13 )->[15]->( 3 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u149(7){ d27(bb 0 insn -1) }u150(13){ d35(bb 0 insn -1) }u151(102){ d286(bb 0 insn -1) }u152(103){ d287(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc] 185 186
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
;; live  gen 	 100 [cc] 185 186
;; live  kill	
;; rd  in  	(8) 7[27],13[35],102[286],103[287],130[307],148[320],152[325],171[337]
;; rd  gen 	(3) 100[271],185[347],186[348]
;; rd  kill	(15) 100[269,270,271,272,273,274,275,276,277,278,279,280,281],185[347],186[348]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
;; rd  out 	(7) 7[27],13[35],102[286],103[287],130[307],152[325],171[337]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d286(bb 0 insn -1) }
;;   reg 103 { d287(bb 0 insn -1) }

( 15 )->[16]->( 17 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u159(7){ d27(bb 0 insn -1) }u160(13){ d35(bb 0 insn -1) }u161(102){ d286(bb 0 insn -1) }u162(103){ d287(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
;; live  gen 	 0 [r0] 100 [cc] 148
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[27],13[35],102[286],103[287],130[307],152[325],171[337]
;; rd  gen 	(3) 0[1],100[269],148[319]
;; rd  kill	(38) 0[0,1,2,3,4,5,6,7,8,9],12[28,29,30,31,32,33,34],14[36,37,38,39,40],100[269,270,271,272,273,274,275,276,277,278,279,280,281],148[319,320,321]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 148 152 171
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 148 152 171
;; rd  out 	(8) 7[27],13[35],102[286],103[287],130[307],148[319],152[325],171[337]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d286(bb 0 insn -1) }
;;   reg 103 { d287(bb 0 insn -1) }

( 16 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u171(7){ d27(bb 0 insn -1) }u172(13){ d35(bb 0 insn -1) }u173(102){ d286(bb 0 insn -1) }u174(103){ d287(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 148 152 171
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 148 152 171
;; lr  def 	 144 145 191
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 148 152 171
;; live  gen 	 144 145 191
;; live  kill	
;; rd  in  	(8) 7[27],13[35],102[286],103[287],130[307],148[319],152[325],171[337]
;; rd  gen 	(3) 144[317],145[318],191[349]
;; rd  kill	(3) 144[317],145[318],191[349]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; rd  out 	(5) 7[27],13[35],102[286],103[287],148[319]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d286(bb 0 insn -1) }
;;   reg 103 { d287(bb 0 insn -1) }

( 3 16 13 17 )->[18]->( 1 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u184(7){ d27(bb 0 insn -1) }u185(13){ d35(bb 0 insn -1) }u186(102){ d286(bb 0 insn -1) }u187(103){ d287(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(10) 7[27],13[35],102[286],103[287],130[307],148[319,320,321],152[325],171[337]
;; rd  gen 	(1) 0[0]
;; rd  kill	(10) 0[0,1,2,3,4,5,6,7,8,9]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[27],13[35],102[286],103[287]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d286(bb 0 insn -1) }
;;   reg 103 { d287(bb 0 insn -1) }

( 14 11 18 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u191(0){ d7(bb 11 insn 159) d3(bb 14 insn 194) d0(bb 18 insn 262) }u192(7){ d27(bb 0 insn -1) }u193(13){ d35(bb 0 insn -1) }u194(102){ d286(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(7) 0[0,3,7],7[27],13[35],102[286],103[287]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d7(bb 11 insn 159) d3(bb 14 insn 194) d0(bb 18 insn 262) }
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 13 { d35(bb 0 insn -1) }
;;   reg 102 { d286(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 27 to worklist
  Adding insn 24 to worklist
  Adding insn 77 to worklist
  Adding insn 74 to worklist
  Adding insn 81 to worklist
  Adding insn 90 to worklist
  Adding insn 87 to worklist
  Adding insn 102 to worklist
  Adding insn 99 to worklist
  Adding insn 112 to worklist
  Adding insn 109 to worklist
  Adding insn 123 to worklist
  Adding insn 119 to worklist
  Adding insn 153 to worklist
  Adding insn 143 to worklist
  Adding insn 134 to worklist
  Adding insn 159 to worklist
  Adding insn 168 to worklist
  Adding insn 184 to worklist
  Adding insn 178 to worklist
  Adding insn 172 to worklist
  Adding insn 194 to worklist
  Adding insn 216 to worklist
  Adding insn 229 to worklist
  Adding insn 219 to worklist
  Adding insn 249 to worklist
  Adding insn 242 to worklist
  Adding insn 239 to worklist
  Adding insn 233 to worklist
  Adding insn 263 to worklist
Finished finding needed instructions:
  Adding insn 262 to worklist
Processing use of (reg 148 [ <retval> ]) in insn 262:
  Adding insn 7 to worklist
  Adding insn 179 to worklist
  Adding insn 220 to worklist
Processing use of (reg 0 r0) in insn 220:
Processing use of (reg 0 r0) in insn 179:
Processing use of (reg 0 r0) in insn 263:
Processing use of (reg 148 [ <retval> ]) in insn 233:
Processing use of (reg 152 [ UTILS_ClkInitStruct ]) in insn 233:
  Adding insn 5 to worklist
Processing use of (reg 3 r3) in insn 5:
Processing use of (reg 171) in insn 239:
  Adding insn 133 to worklist
Processing use of (reg 145 [ _52 ]) in insn 242:
  Adding insn 240 to worklist
Processing use of (reg 171) in insn 242:
Processing use of (reg 144 [ _51 ]) in insn 240:
Processing use of (reg 130 [ pllfreq ]) in insn 249:
  Adding insn 62 to worklist
Processing use of (reg 191) in insn 249:
  Adding insn 248 to worklist
Processing use of (reg 125 [ pllfreq ]) in insn 62:
  Adding insn 54 to worklist
Processing use of (reg 160) in insn 62:
  Adding insn 61 to worklist
Processing use of (reg 159) in insn 61:
  Adding insn 60 to worklist
Processing use of (reg 158) in insn 60:
  Adding insn 59 to worklist
Processing use of (reg 126 [ _29 ]) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 151 [ UTILS_PLLInitStruct ]) in insn 58:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 122 [ pllfreq ]) in insn 54:
  Adding insn 48 to worklist
Processing use of (reg 157) in insn 54:
  Adding insn 53 to worklist
Processing use of (reg 123 [ _26 ]) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 151 [ UTILS_PLLInitStruct ]) in insn 52:
Processing use of (reg 149 [ HSEFrequency ]) in insn 48:
  Adding insn 2 to worklist
Processing use of (reg 156) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 155) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 119 [ _22 ]) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 151 [ UTILS_PLLInitStruct ]) in insn 45:
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 13 sp) in insn 219:
Processing use of (reg 0 r0) in insn 219:
  Adding insn 218 to worklist
Processing use of (reg 130 [ pllfreq ]) in insn 218:
Processing use of (reg 100 cc) in insn 229:
  Adding insn 228 to worklist
Processing use of (reg 148 [ <retval> ]) in insn 228:
Processing use of (reg 100 cc) in insn 216:
  Adding insn 215 to worklist
Processing use of (reg 185) in insn 215:
  Adding insn 211 to worklist
Processing use of (reg 186) in insn 215:
  Adding insn 214 to worklist
Processing use of (reg 130 [ pllfreq ]) in insn 211:
Processing use of (reg 13 sp) in insn 194:
Processing use of (reg 0 r0) in insn 194:
  Adding insn 193 to worklist
Processing use of (reg 1 r1) in insn 194:
  Adding insn 192 to worklist
Processing use of (reg 152 [ UTILS_ClkInitStruct ]) in insn 192:
Processing use of (reg 130 [ pllfreq ]) in insn 193:
Processing use of (reg 152 [ UTILS_ClkInitStruct ]) in insn 172:
Processing use of (reg 182) in insn 172:
  Adding insn 171 to worklist
Processing use of (reg 13 sp) in insn 178:
Processing use of (reg 0 r0) in insn 178:
  Adding insn 177 to worklist
Processing use of (reg 1 r1) in insn 178:
  Adding insn 176 to worklist
Processing use of (reg 152 [ UTILS_ClkInitStruct ]) in insn 176:
Processing use of (reg 130 [ pllfreq ]) in insn 177:
Processing use of (reg 100 cc) in insn 184:
  Adding insn 183 to worklist
Processing use of (reg 148 [ <retval> ]) in insn 183:
Processing use of (reg 100 cc) in insn 168:
  Adding insn 167 to worklist
Processing use of (reg 181 [ UTILS_ClkInitStruct_14(D)->AHBCLKDivider ]) in insn 167:
  Adding insn 166 to worklist
Processing use of (reg 152 [ UTILS_ClkInitStruct ]) in insn 166:
Processing use of (reg 13 sp) in insn 159:
Processing use of (reg 0 r0) in insn 159:
  Adding insn 158 to worklist
Processing use of (reg 1 r1) in insn 159:
  Adding insn 157 to worklist
Processing use of (reg 152 [ UTILS_ClkInitStruct ]) in insn 157:
Processing use of (reg 130 [ pllfreq ]) in insn 158:
Processing use of (reg 171) in insn 134:
Processing use of (reg 142 [ _48 ]) in insn 143:
  Adding insn 141 to worklist
Processing use of (reg 171) in insn 143:
Processing use of (reg 177) in insn 141:
  Adding insn 140 to worklist
Processing use of (reg 126 [ _29 ]) in insn 140:
Processing use of (reg 176) in insn 140:
  Adding insn 139 to worklist
Processing use of (reg 119 [ _22 ]) in insn 139:
Processing use of (reg 175) in insn 139:
  Adding insn 138 to worklist
Processing use of (reg 172) in insn 138:
  Adding insn 136 to worklist
Processing use of (reg 174) in insn 138:
  Adding insn 137 to worklist
Processing use of (reg 123 [ _26 ]) in insn 137:
Processing use of (reg 139 [ _42 ]) in insn 136:
Processing use of (reg 173) in insn 136:
  Adding insn 135 to worklist
Processing use of (reg 100 cc) in insn 153:
  Adding insn 152 to worklist
Processing use of (reg 130 [ pllfreq ]) in insn 152:
Processing use of (reg 179) in insn 152:
  Adding insn 151 to worklist
Processing use of (reg 167) in insn 119:
  Adding insn 108 to worklist
Processing use of (reg 100 cc) in insn 123:
  Adding insn 122 to worklist
Processing use of (reg 170) in insn 122:
  Adding insn 121 to worklist
Processing use of (reg 137 [ _40 ]) in insn 121:
Processing use of (reg 167) in insn 109:
Processing use of (reg 136 [ _39 ]) in insn 112:
  Adding insn 110 to worklist
Processing use of (reg 167) in insn 112:
Processing use of (reg 135 [ _38 ]) in insn 110:
Processing use of (reg 153) in insn 99:
  Adding insn 23 to worklist
Processing use of (reg 134 [ _37 ]) in insn 102:
  Adding insn 100 to worklist
Processing use of (reg 153) in insn 102:
Processing use of (reg 133 [ _36 ]) in insn 100:
Processing use of (reg 153) in insn 87:
Processing use of (reg 132 [ _35 ]) in insn 90:
  Adding insn 88 to worklist
Processing use of (reg 153) in insn 90:
Processing use of (reg 131 [ _34 ]) in insn 88:
Processing use of (reg 100 cc) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 150 [ HSEBypass ]) in insn 80:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 153) in insn 74:
Processing use of (reg 100 cc) in insn 77:
  Adding insn 76 to worklist
Processing use of (reg 162) in insn 76:
  Adding insn 75 to worklist
Processing use of (reg 117 [ _20 ]) in insn 75:
Processing use of (reg 153) in insn 24:
Processing use of (reg 100 cc) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 154) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 115 [ _12 ]) in insn 25:
starting the processing of deferred insns
ending the processing of deferred insns


LL_PLL_ConfigSystemClock_HSE

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,9u} r1={7d,4u} r2={5d,1u} r3={5d,1u} r7={1d,18u} r12={7d} r13={1d,22u} r14={5d} r15={4d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={13d,9u} r101={4d} r102={1d,18u} r103={1d,17u} r104={4d} r105={4d} r106={4d} r115={1d,1u} r117={1d,1u} r119={1d,3u} r122={1d,2u} r123={1d,3u} r125={1d,2u} r126={1d,3u} r130={1d,11u,1e} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r139={1d,1u,1e} r142={1d,1u} r144={1d,1u} r145={1d,1u} r148={3d,8u} r149={1d,2u} r150={1d,1u} r151={1d,4u} r152={1d,6u} r153={1d,6u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r162={1d,1u} r167={1d,3u} r170={1d,1u} r171={1d,4u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r179={1d,1u} r181={1d,1u} r182={1d,1u} r185={1d,1u,1e} r186={1d,1u} r191={1d,1u} 
;;    total ref usage 544{350d,191u,3e} in 199{195 regular + 4 call} insns.
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v:SI 149 [ HSEFrequency ])
        (reg:SI 0 r0 [ HSEFrequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":481:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ HSEFrequency ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 150 [ HSEBypass ])
        (reg:SI 1 r1 [ HSEBypass ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":481:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ HSEBypass ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 151 [ UTILS_PLLInitStruct ])
        (reg:SI 2 r2 [ UTILS_PLLInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":481:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ UTILS_PLLInitStruct ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:SI 152 [ UTILS_ClkInitStruct ])
        (reg:SI 3 r3 [ UTILS_ClkInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":481:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ UTILS_ClkInitStruct ])
        (nil)))
(note 6 5 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 6 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":482:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":483:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":484:3 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI hpre (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":484:12 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":487:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":488:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":491:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":606:20 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":608:3 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":608:15 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":611:3 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2074:26 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:3 -1
     (nil))
(insn 23 22 24 2 (set (reg/f:SI 153)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 25 2 (set (reg:SI 115 [ _12 ])
        (mem/v:SI (reg/f:SI 153) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 2 (set (reg:SI 154)
        (and:SI (reg:SI 115 [ _12 ])
            (const_int 33554432 [0x2000000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _12 ])
        (nil)))
(insn 26 25 27 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 154)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:71 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(jump_insn 27 26 210 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 31)
(code_label 210 27 28 3 97 (nil) [1 uses])
(note 28 210 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 7 28 31 3 (set (reg/v:SI 148 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":550:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 18
(code_label 31 7 32 4 88 (nil) [1 uses])
(note 32 31 33 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 33 32 34 4 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 34 33 35 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":617:3 -1
     (nil))
(debug_insn 35 34 36 4 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":491:6 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":494:5 -1
     (nil))
(debug_insn 37 36 38 4 (var_location:SI PLL_InputFrequency (reg/v:SI 149 [ HSEFrequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":494:5 -1
     (nil))
(debug_insn 38 37 39 4 (var_location:SI UTILS_PLLInitStruct (reg/v/f:SI 151 [ UTILS_PLLInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":494:5 -1
     (nil))
(debug_insn 39 38 40 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":575:17 -1
     (nil))
(debug_insn 40 39 41 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":577:3 -1
     (nil))
(debug_insn 41 40 42 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":580:3 -1
     (nil))
(debug_insn 42 41 43 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":581:3 -1
     (nil))
(debug_insn 43 42 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":582:3 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":586:3 -1
     (nil))
(insn 45 44 46 4 (set (reg:SI 119 [ _22 ])
        (mem:SI (reg/v/f:SI 151 [ UTILS_PLLInitStruct ]) [1 UTILS_PLLInitStruct_11(D)->PLLM+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":586:56 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 45 47 4 (set (reg:SI 155)
        (lshiftrt:SI (reg:SI 119 [ _22 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":586:63 147 {*arm_shiftsi3}
     (nil))
(insn 47 46 48 4 (set (reg:SI 156)
        (plus:SI (reg:SI 155)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":586:88 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(insn 48 47 49 4 (set (reg/v:SI 122 [ pllfreq ])
        (udiv:SI (reg/v:SI 149 [ HSEFrequency ])
            (reg:SI 156))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":586:11 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg/v:SI 149 [ HSEFrequency ])
            (nil))))
(debug_insn 49 48 50 4 (var_location:SI pllfreq (reg/v:SI 122 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":586:11 -1
     (nil))
(debug_insn 50 49 51 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":587:3 -1
     (nil))
(debug_insn 51 50 52 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":590:3 -1
     (nil))
(insn 52 51 53 4 (set (reg:SI 123 [ _26 ])
        (mem:SI (plus:SI (reg/v/f:SI 151 [ UTILS_PLLInitStruct ])
                (const_int 4 [0x4])) [1 UTILS_PLLInitStruct_11(D)->PLLN+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":590:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 52 54 4 (set (reg:SI 157)
        (and:SI (reg:SI 123 [ _26 ])
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":590:50 90 {*arm_andsi3_insn}
     (nil))
(insn 54 53 55 4 (set (reg/v:SI 125 [ pllfreq ])
        (mult:SI (reg/v:SI 122 [ pllfreq ])
            (reg:SI 157))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":590:11 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg/v:SI 122 [ pllfreq ])
            (nil))))
(debug_insn 55 54 56 4 (var_location:SI pllfreq (reg/v:SI 125 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":590:11 -1
     (nil))
(debug_insn 56 55 57 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":591:3 -1
     (nil))
(debug_insn 57 56 58 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:3 -1
     (nil))
(insn 58 57 59 4 (set (reg:SI 126 [ _29 ])
        (mem:SI (plus:SI (reg/v/f:SI 151 [ UTILS_PLLInitStruct ])
                (const_int 8 [0x8])) [1 UTILS_PLLInitStruct_11(D)->PLLR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 151 [ UTILS_PLLInitStruct ])
        (nil)))
(insn 59 58 60 4 (set (reg:SI 158)
        (lshiftrt:SI (reg:SI 126 [ _29 ])
            (const_int 25 [0x19]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:52 147 {*arm_shiftsi3}
     (nil))
(insn 60 59 61 4 (set (reg:SI 159)
        (plus:SI (reg:SI 158)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:77 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(insn 61 60 62 4 (set (reg:SI 160)
        (ashift:SI (reg:SI 159)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:83 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
(insn 62 61 63 4 (set (reg/v:SI 130 [ pllfreq ])
        (udiv:SI (reg/v:SI 125 [ pllfreq ])
            (reg:SI 160))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:11 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_DEAD (reg/v:SI 125 [ pllfreq ])
            (nil))))
(debug_insn 63 62 64 4 (var_location:SI pllfreq (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:11 -1
     (nil))
(debug_insn 64 63 65 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":595:3 -1
     (nil))
(debug_insn 65 64 66 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":597:3 -1
     (nil))
(debug_insn 66 65 67 4 (var_location:SI PLL_InputFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":494:15 -1
     (nil))
(debug_insn 67 66 68 4 (var_location:SI UTILS_PLLInitStruct (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":494:15 -1
     (nil))
(debug_insn 68 67 69 4 (var_location:SI pllfreq (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":494:15 -1
     (nil))
(debug_insn 69 68 70 4 (var_location:SI pllfreq (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":494:15 -1
     (nil))
(debug_insn 70 69 71 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":497:5 -1
     (nil))
(debug_insn 71 70 72 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":964:26 -1
     (nil))
(debug_insn 72 71 74 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":966:3 -1
     (nil))
(insn 74 72 75 4 (set (reg:SI 117 [ _20 ])
        (mem/v:SI (reg/f:SI 153) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":966:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 4 (set (reg:SI 162)
        (and:SI (reg:SI 117 [ _20 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":966:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _20 ])
        (nil)))
(insn 76 75 77 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 162)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":966:71 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(jump_insn 77 76 78 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":966:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 124)
(note 78 77 79 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 79 78 80 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":500:7 -1
     (nil))
(insn 80 79 81 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 150 [ HSEBypass ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":500:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 150 [ HSEBypass ])
        (nil)))
(jump_insn 81 80 82 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 93)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":500:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 93)
(note 82 81 83 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":502:9 -1
     (nil))
(debug_insn 84 83 85 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":924:22 -1
     (nil))
(debug_insn 85 84 87 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":926:3 -1
     (nil))
(insn 87 85 88 6 (set (reg:SI 131 [ _34 ])
        (mem/v:SI (reg/f:SI 153) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":926:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 87 90 6 (set (reg:SI 132 [ _35 ])
        (ior:SI (reg:SI 131 [ _34 ])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":926:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _34 ])
        (nil)))
(insn 90 88 93 6 (set (mem/v:SI (reg/f:SI 153) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])
        (reg:SI 132 [ _35 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":926:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 153)
        (expr_list:REG_DEAD (reg:SI 132 [ _35 ])
            (nil))))
      ; pc falls through to BB 8
(code_label 93 90 94 7 91 (nil) [1 uses])
(note 94 93 95 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 95 94 96 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":506:9 -1
     (nil))
(debug_insn 96 95 97 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":934:22 -1
     (nil))
(debug_insn 97 96 99 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":936:3 -1
     (nil))
(insn 99 97 100 7 (set (reg:SI 133 [ _36 ])
        (mem/v:SI (reg/f:SI 153) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":936:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 100 99 102 7 (set (reg:SI 134 [ _37 ])
        (and:SI (reg:SI 133 [ _36 ])
            (const_int -262145 [0xfffffffffffbffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":936:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _36 ])
        (nil)))
(insn 102 100 103 7 (set (mem/v:SI (reg/f:SI 153) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])
        (reg:SI 134 [ _37 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":936:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 153)
        (expr_list:REG_DEAD (reg:SI 134 [ _37 ])
            (nil))))
(code_label 103 102 104 8 92 (nil) [0 uses])
(note 104 103 105 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 105 104 106 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":510:7 -1
     (nil))
(debug_insn 106 105 107 8 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":944:22 -1
     (nil))
(debug_insn 107 106 108 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":946:3 -1
     (nil))
(insn 108 107 109 8 (set (reg/f:SI 167)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":946:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 109 108 110 8 (set (reg:SI 135 [ _38 ])
        (mem/v:SI (reg/f:SI 167) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":946:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 110 109 112 8 (set (reg:SI 136 [ _39 ])
        (ior:SI (reg:SI 135 [ _38 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":946:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _38 ])
        (nil)))
(insn 112 110 120 8 (set (mem/v:SI (reg/f:SI 167) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])
        (reg:SI 136 [ _39 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":946:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ _39 ])
        (nil)))
(code_label 120 112 113 9 93 (nil) [1 uses])
(note 113 120 114 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 114 113 115 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":514:7 -1
     (nil))
(debug_insn 115 114 116 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":511:13 -1
     (nil))
(debug_insn 116 115 117 9 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":964:26 -1
     (nil))
(debug_insn 117 116 119 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":966:3 -1
     (nil))
(insn 119 117 121 9 (set (reg:SI 137 [ _40 ])
        (mem/v:SI (reg/f:SI 167) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":966:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 121 119 122 9 (set (reg:SI 170)
        (and:SI (reg:SI 137 [ _40 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":966:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ _40 ])
        (nil)))
(insn 122 121 123 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":966:71 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 170)
        (nil)))
(jump_insn 123 122 124 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 120)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":966:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 120)
(code_label 124 123 125 10 90 (nil) [1 uses])
(note 125 124 126 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 126 125 127 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":518:5 -1
     (nil))
(debug_insn 127 126 128 10 (var_location:SI Source (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":518:5 -1
     (nil))
(debug_insn 128 127 129 10 (var_location:SI PLLM (reg:SI 119 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":518:5 -1
     (nil))
(debug_insn 129 128 130 10 (var_location:SI PLLN (reg:SI 123 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":518:5 -1
     (nil))
(debug_insn 130 129 131 10 (var_location:SI PLLR (reg:SI 126 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":518:5 -1
     (nil))
(debug_insn 131 130 132 10 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2117:22 -1
     (nil))
(debug_insn 132 131 133 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 -1
     (nil))
(insn 133 132 134 10 (set (reg/f:SI 171)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 133 135 10 (set (reg:SI 139 [ _42 ])
        (mem/v:SI (plus:SI (reg/f:SI 171)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 135 134 136 10 (set (reg:SI 173)
        (const_int -100696052 [0xfffffffff9ff800c])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 136 135 137 10 (set (reg:SI 172)
        (and:SI (reg:SI 139 [ _42 ])
            (reg:SI 173))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_DEAD (reg:SI 139 [ _42 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 139 [ _42 ])
                    (const_int -100696052 [0xfffffffff9ff800c]))
                (nil)))))
(insn 137 136 138 10 (set (reg:SI 174)
        (ashift:SI (reg:SI 123 [ _26 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 123 [ _26 ])
        (nil)))
(insn 138 137 139 10 (set (reg:SI 175)
        (ior:SI (reg:SI 172)
            (reg:SI 174))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 174)
        (expr_list:REG_DEAD (reg:SI 172)
            (nil))))
(insn 139 138 140 10 (set (reg:SI 176)
        (ior:SI (reg:SI 175)
            (reg:SI 119 [ _22 ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 175)
        (expr_list:REG_DEAD (reg:SI 119 [ _22 ])
            (nil))))
(insn 140 139 141 10 (set (reg:SI 177)
        (ior:SI (reg:SI 176)
            (reg:SI 126 [ _29 ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_DEAD (reg:SI 126 [ _29 ])
            (nil))))
(insn 141 140 143 10 (set (reg:SI 142 [ _48 ])
        (ior:SI (reg:SI 177)
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 177)
        (nil)))
(insn 143 141 144 10 (set (mem/v:SI (plus:SI (reg/f:SI 171)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])
        (reg:SI 142 [ _48 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ _48 ])
        (nil)))
(debug_insn 144 143 145 10 (var_location:SI Source (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":518:5 -1
     (nil))
(debug_insn 145 144 146 10 (var_location:SI PLLM (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":518:5 -1
     (nil))
(debug_insn 146 145 147 10 (var_location:SI PLLN (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":518:5 -1
     (nil))
(debug_insn 147 146 148 10 (var_location:SI PLLR (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":518:5 -1
     (nil))
(debug_insn 148 147 151 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":522:5 -1
     (nil))
(insn 151 148 152 10 (set (reg:SI 179)
        (const_int 80000000 [0x4c4b400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":522:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 152 151 153 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ pllfreq ])
            (reg:SI 179))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":522:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 179)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 130 [ pllfreq ])
                (const_int 80000000 [0x4c4b400]))
            (nil))))
(jump_insn 153 152 154 10 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":522:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 163)
(note 154 153 155 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 155 154 156 11 (var_location:SI hpre (const_int 0 [0])) -1
     (nil))
(debug_insn 156 155 157 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:5 -1
     (nil))
(insn 157 156 158 11 (set (reg:SI 1 r1)
        (reg/v/f:SI 152 [ UTILS_ClkInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 152 [ UTILS_ClkInitStruct ])
        (nil)))
(insn 158 157 159 11 (set (reg:SI 0 r0)
        (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 130 [ pllfreq ])
        (nil)))
(call_insn/j 159 158 163 11 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("UTILS_EnablePLLAndSwitchSystem") [flags 0x3]  <function_decl 0000000006d7ac00 UTILS_EnablePLLAndSwitchSystem>) [0 UTILS_EnablePLLAndSwitchSystem S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:14 293 {*sibcall_value_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UTILS_EnablePLLAndSwitchSystem") [flags 0x3]  <function_decl 0000000006d7ac00 UTILS_EnablePLLAndSwitchSystem>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(code_label 163 159 164 12 94 (nil) [1 uses])
(note 164 163 165 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 165 164 166 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":524:7 -1
     (nil))
(insn 166 165 167 12 (set (reg:SI 181 [ UTILS_ClkInitStruct_14(D)->AHBCLKDivider ])
        (mem:SI (reg/v/f:SI 152 [ UTILS_ClkInitStruct ]) [1 UTILS_ClkInitStruct_14(D)->AHBCLKDivider+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":524:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 167 166 168 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 181 [ UTILS_ClkInitStruct_14(D)->AHBCLKDivider ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":524:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 181 [ UTILS_ClkInitStruct_14(D)->AHBCLKDivider ])
        (nil)))
(jump_insn 168 167 169 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 188)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":524:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 188)
(note 169 168 170 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 170 169 171 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":526:9 -1
     (nil))
(insn 171 170 172 13 (set (reg:SI 182)
        (const_int 128 [0x80])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":526:44 728 {*thumb2_movsi_vfp}
     (nil))
(insn 172 171 173 13 (set (mem:SI (reg/v/f:SI 152 [ UTILS_ClkInitStruct ]) [1 UTILS_ClkInitStruct_14(D)->AHBCLKDivider+0 S4 A32])
        (reg:SI 182)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":526:44 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 182)
        (nil)))
(debug_insn 173 172 174 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":527:9 -1
     (nil))
(debug_insn 174 173 175 13 (var_location:SI hpre (const_int 128 [0x80])) -1
     (nil))
(debug_insn 175 174 176 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:5 -1
     (nil))
(insn 176 175 177 13 (set (reg:SI 1 r1)
        (reg/v/f:SI 152 [ UTILS_ClkInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 177 176 178 13 (set (reg:SI 0 r0)
        (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:14 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 178 177 179 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("UTILS_EnablePLLAndSwitchSystem") [flags 0x3]  <function_decl 0000000006d7ac00 UTILS_EnablePLLAndSwitchSystem>) [0 UTILS_EnablePLLAndSwitchSystem S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:14 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UTILS_EnablePLLAndSwitchSystem") [flags 0x3]  <function_decl 0000000006d7ac00 UTILS_EnablePLLAndSwitchSystem>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(insn 179 178 181 13 (set (reg/v:SI 148 [ <retval> ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 181 179 182 13 (var_location:QI status (subreg:QI (reg/v:SI 148 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:14 -1
     (nil))
(debug_insn 182 181 183 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":535:5 -1
     (nil))
(insn 183 182 184 13 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 148 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":535:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 184 183 188 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 198)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":535:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 198)
      ; pc falls through to BB 18
(code_label 188 184 189 14 95 (nil) [1 uses])
(note 189 188 190 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 190 189 191 14 (var_location:SI hpre (const_int 0 [0])) -1
     (nil))
(debug_insn 191 190 192 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:5 -1
     (nil))
(insn 192 191 193 14 (set (reg:SI 1 r1)
        (reg/v/f:SI 152 [ UTILS_ClkInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 152 [ UTILS_ClkInitStruct ])
        (nil)))
(insn 193 192 194 14 (set (reg:SI 0 r0)
        (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 130 [ pllfreq ])
        (nil)))
(call_insn/j 194 193 198 14 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("UTILS_EnablePLLAndSwitchSystem") [flags 0x3]  <function_decl 0000000006d7ac00 UTILS_EnablePLLAndSwitchSystem>) [0 UTILS_EnablePLLAndSwitchSystem S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:14 293 {*sibcall_value_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UTILS_EnablePLLAndSwitchSystem") [flags 0x3]  <function_decl 0000000006d7ac00 UTILS_EnablePLLAndSwitchSystem>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(code_label 198 194 199 15 96 (nil) [1 uses])
(note 199 198 200 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 200 199 201 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":538:7 -1
     (nil))
(debug_insn 201 200 202 15 (var_location:SI HCLKFrequency (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":538:7 -1
     (nil))
(debug_insn 202 201 203 15 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":277:13 -1
     (nil))
(debug_insn 203 202 204 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":279:3 -1
     (nil))
(debug_insn 204 203 205 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":280:3 -1
     (nil))
(debug_insn 205 204 206 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:3 -1
     (nil))
(debug_insn 206 205 207 15 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:15 -1
     (nil))
(debug_insn 207 206 208 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":283:3 -1
     (nil))
(debug_insn 208 207 209 15 (var_location:SI latency (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":283:12 -1
     (nil))
(debug_insn 209 208 211 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:3 -1
     (nil))
(insn 211 209 214 15 (set (reg:SI 185)
        (plus:SI (reg/v:SI 130 [ pllfreq ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:28 7 {*arm_addsi3}
     (nil))
(insn 214 211 215 15 (set (reg:SI 186)
        (const_int 169999999 [0xa21fe7f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 215 214 216 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 185)
            (reg:SI 186))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 186)
        (expr_list:REG_DEAD (reg:SI 185)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 185)
                    (const_int 169999999 [0xa21fe7f]))
                (nil)))))
(jump_insn 216 215 217 15 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 210)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 210)
(note 217 216 218 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 218 217 219 16 (set (reg:SI 0 r0)
        (reg/v:SI 130 [ pllfreq ])) 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 219 218 220 16 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_SetFlashLatency.part.0") [flags 0x3]  <function_decl 0000000006e2e500 LL_SetFlashLatency.part.0>) [0 LL_SetFlashLatency.part.0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_SetFlashLatency.part.0") [flags 0x3]  <function_decl 0000000006e2e500 LL_SetFlashLatency.part.0>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 220 219 222 16 (set (reg/v:SI 148 [ <retval> ])
        (reg:SI 0 r0)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 222 220 223 16 (var_location:QI status (subreg:QI (reg/v:SI 148 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 223 222 224 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":378:3 -1
     (nil))
(debug_insn 224 223 225 16 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":538:16 -1
     (nil))
(debug_insn 225 224 226 16 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":538:16 -1
     (nil))
(debug_insn 226 225 227 16 (var_location:QI status (subreg:QI (reg/v:SI 148 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":538:16 -1
     (nil))
(debug_insn 227 226 228 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":539:7 -1
     (nil))
(insn 228 227 229 16 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 148 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":539:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 229 228 230 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 250)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":539:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 250)
(note 230 229 231 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 231 230 233 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":541:9 -1
     (nil))
(insn 233 231 234 17 (set (mem:SI (reg/v/f:SI 152 [ UTILS_ClkInitStruct ]) [1 UTILS_ClkInitStruct_14(D)->AHBCLKDivider+0 S4 A32])
        (reg/v:SI 148 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":541:44 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 152 [ UTILS_ClkInitStruct ])
        (nil)))
(debug_insn 234 233 235 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":542:9 -1
     (nil))
(debug_insn 235 234 236 17 (var_location:SI Prescaler (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":542:9 -1
     (nil))
(debug_insn 236 235 237 17 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1373:22 -1
     (nil))
(debug_insn 237 236 239 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1375:3 -1
     (nil))
(insn 239 237 240 17 (set (reg:SI 144 [ _51 ])
        (mem/v:SI (plus:SI (reg/f:SI 171)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1375:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 240 239 242 17 (set (reg:SI 145 [ _52 ])
        (and:SI (reg:SI 144 [ _51 ])
            (const_int -241 [0xffffffffffffff0f]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1375:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 144 [ _51 ])
        (nil)))
(insn 242 240 243 17 (set (mem/v:SI (plus:SI (reg/f:SI 171)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])
        (reg:SI 145 [ _52 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1375:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 171)
        (expr_list:REG_DEAD (reg:SI 145 [ _52 ])
            (nil))))
(debug_insn 243 242 244 17 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":542:9 -1
     (nil))
(debug_insn 244 243 245 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":543:9 -1
     (nil))
(debug_insn 245 244 246 17 (var_location:SI HCLKFrequency (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":543:9 -1
     (nil))
(debug_insn 246 245 247 17 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":263:6 -1
     (nil))
(debug_insn 247 246 248 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":266:3 -1
     (nil))
(insn 248 247 249 17 (set (reg/f:SI 191)
        (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005e81c60 SystemCoreClock>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":266:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 249 248 250 17 (set (mem/c:SI (reg/f:SI 191) [1 SystemCoreClock+0 S4 A32])
        (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":266:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 191)
        (expr_list:REG_DEAD (reg/v:SI 130 [ pllfreq ])
            (nil))))
(code_label 250 249 251 18 89 (nil) [1 uses])
(note 251 250 252 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 252 251 253 18 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":538:16 -1
     (nil))
(debug_insn 253 252 254 18 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":538:16 -1
     (nil))
(debug_insn 254 253 255 18 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":491:6 -1
     (nil))
(debug_insn 255 254 256 18 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":543:9 -1
     (nil))
(debug_insn 256 255 257 18 (var_location:QI status (subreg:QI (reg/v:SI 148 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 257 256 262 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":553:3 -1
     (nil))
(insn 262 257 263 18 (set (reg/i:SI 0 r0)
        (reg/v:SI 148 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":554:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 148 [ <retval> ])
        (nil)))
(insn 263 262 0 18 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":554:1 -1
     (nil))
