<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml lab1_top.twx lab1_top.ncd -o lab1_top.twr lab1_top.pcf -ucf
lab1_interface.ucf -ucf lab1.ucf

</twCmdLine><twDesign>lab1_top.ncd</twDesign><twDesignPath>lab1_top.ncd</twDesignPath><twPCF>lab1_top.pcf</twPCF><twPcfPath>lab1_top.pcf</twPcfPath><twDevInfo arch="zynq" pkg="clg484"><twDevName>xc7z020</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRELIMINARY 1.08 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk_100 = PERIOD &quot;clk_100&quot; 10 ns HIGH 50%;" ScopeName="">TS_clk_100 = PERIOD TIMEGRP &quot;clk_100&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>1554066143830</twItemCnt><twErrCntSetup>155</twErrCntSetup><twErrCntEndPt>155</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1785</twEndPtCnt><twPathErrCnt>1553785013997</twPathErrCnt><twMinPer>15.179</twMinPer></twConstHead><twPathRptBanner iPaths="30922747780" iCriticalPaths="30919921740" sType="EndPoint">Paths for end point interface/Madd_n0136_Madd1 (DSP48_X3Y17.PCIN0), 30922747780 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.177</twSlack><twSrc BELType="FF">interface/x_dff/q_5_1</twSrc><twDest BELType="DSP">interface/Madd_n0136_Madd1</twDest><twTotPathDel>15.219</twTotPathDel><twClkSkew dest = "0.734" src = "0.657">-0.077</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>interface/x_dff/q_5_1</twSrc><twDest BELType='DSP'>interface/Madd_n0136_Madd1</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X62Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X62Y39.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>interface/x_dff/q&lt;2&gt;</twComp><twBEL>interface/x_dff/q_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y40.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>interface/x_dff/q_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/GND_23_o_GND_23_o_sub_42_OUT&lt;5&gt;</twComp><twBEL>interface/Msub_GND_23_o_GND_23_o_sub_42_OUT&lt;10:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y33.CX</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>interface/GND_23_o_GND_23_o_sub_42_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y33.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>interface/pass_box/value&lt;36&gt;</twComp><twBEL>interface/pass_box/Mmux_x[5]_value[63]_Mux_95_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>interface/pass_box/x[5]_value[63]_Mux_95_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/pass_box/value&lt;46&gt;</twComp><twBEL>interface/pass_box/Mmux_rom_base_addr111</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>interface/pass_box/Mmux_rom_base_addr11</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N82</twComp><twBEL>interface/pass_box/Mmux_rom_base_addr2</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>interface/pass_box/rom_base_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y35.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>interface_pass_box/char_rom/Mram_data10_f8</twComp><twBEL>interface_pass_box/char_rom/Mram_data102</twBEL><twBEL>interface_pass_box/char_rom/Mram_data10_f7_0</twBEL><twBEL>interface_pass_box/char_rom/Mram_data10_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>interface_pass_box/char_rom/Mram_data10_f8</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/pass_box/rom_data&lt;2&gt;</twComp><twBEL>interface_pass_box/char_rom/Mram_data121</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>interface/pass_box/rom_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/x_dff/q&lt;1&gt;</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;125</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y37.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;125</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/x_dff/q&lt;1&gt;</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;126</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;126</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;12</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;129</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N144</twComp><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut&lt;9&gt;11_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y33.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>N144</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y33.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>N121</twComp><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut&lt;7&gt;3_SW7_G</twBEL><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut&lt;7&gt;3_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>N161</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y32.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;6&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;_rt</twBEL><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y33.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;10&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y35.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd_102</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y35.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_cy&lt;12&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_lut&lt;10&gt;</twBEL><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>interface/PWR_19_o_g[7]_MuLt_9_OUT&lt;16&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y15.C14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>interface/PWR_19_o_g[7]_MuLt_9_OUT&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y15.PCOUT0</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>interface/Maddsub_PWR_19_o_b[7]_MuLt_8_OUT</twComp><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_8_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y16.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>interface/Maddsub_PWR_19_o_b[7]_MuLt_8_OUT_PCOUT_to_Maddsub_PWR_19_o_r[7]_MuLt_11_OUT_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y16.PCOUT0</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_11_OUT</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_11_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y17.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_11_OUT_PCOUT_to_Madd_n0136_Madd1_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y17.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>interface/Madd_n0136_Madd1</twComp><twBEL>interface/Madd_n0136_Madd1</twBEL></twPathDel><twLogDel>8.093</twLogDel><twRouteDel>7.126</twRouteDel><twTotDel>15.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_IBUF_BUFG</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.177</twSlack><twSrc BELType="FF">interface/x_dff/q_5_1</twSrc><twDest BELType="DSP">interface/Madd_n0136_Madd1</twDest><twTotPathDel>15.219</twTotPathDel><twClkSkew dest = "0.734" src = "0.657">-0.077</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>interface/x_dff/q_5_1</twSrc><twDest BELType='DSP'>interface/Madd_n0136_Madd1</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X62Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X62Y39.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>interface/x_dff/q&lt;2&gt;</twComp><twBEL>interface/x_dff/q_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y40.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>interface/x_dff/q_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/GND_23_o_GND_23_o_sub_42_OUT&lt;5&gt;</twComp><twBEL>interface/Msub_GND_23_o_GND_23_o_sub_42_OUT&lt;10:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y33.CX</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>interface/GND_23_o_GND_23_o_sub_42_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y33.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>interface/pass_box/value&lt;36&gt;</twComp><twBEL>interface/pass_box/Mmux_x[5]_value[63]_Mux_95_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>interface/pass_box/x[5]_value[63]_Mux_95_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/pass_box/value&lt;46&gt;</twComp><twBEL>interface/pass_box/Mmux_rom_base_addr111</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>interface/pass_box/Mmux_rom_base_addr11</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N82</twComp><twBEL>interface/pass_box/Mmux_rom_base_addr2</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>interface/pass_box/rom_base_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y35.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>interface_pass_box/char_rom/Mram_data10_f8</twComp><twBEL>interface_pass_box/char_rom/Mram_data102</twBEL><twBEL>interface_pass_box/char_rom/Mram_data10_f7_0</twBEL><twBEL>interface_pass_box/char_rom/Mram_data10_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>interface_pass_box/char_rom/Mram_data10_f8</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/pass_box/rom_data&lt;2&gt;</twComp><twBEL>interface_pass_box/char_rom/Mram_data121</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>interface/pass_box/rom_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/x_dff/q&lt;1&gt;</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;125</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y37.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;125</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/x_dff/q&lt;1&gt;</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;126</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;126</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;12</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;129</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N144</twComp><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut&lt;9&gt;11_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y33.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>N144</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y33.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>N121</twComp><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut&lt;7&gt;3_SW7_G</twBEL><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut&lt;7&gt;3_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>N161</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y32.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;6&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;_rt</twBEL><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y33.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;10&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y35.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd_102</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y35.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_cy&lt;12&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_lut&lt;10&gt;</twBEL><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>interface/PWR_19_o_g[7]_MuLt_9_OUT&lt;16&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y15.C14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>interface/PWR_19_o_g[7]_MuLt_9_OUT&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y15.PCOUT9</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>interface/Maddsub_PWR_19_o_b[7]_MuLt_8_OUT</twComp><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_8_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y16.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>interface/Maddsub_PWR_19_o_b[7]_MuLt_8_OUT_PCOUT_to_Maddsub_PWR_19_o_r[7]_MuLt_11_OUT_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y16.PCOUT0</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_11_OUT</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_11_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y17.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_11_OUT_PCOUT_to_Madd_n0136_Madd1_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y17.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>interface/Madd_n0136_Madd1</twComp><twBEL>interface/Madd_n0136_Madd1</twBEL></twPathDel><twLogDel>8.093</twLogDel><twRouteDel>7.126</twRouteDel><twTotDel>15.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_IBUF_BUFG</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.177</twSlack><twSrc BELType="FF">interface/x_dff/q_5_1</twSrc><twDest BELType="DSP">interface/Madd_n0136_Madd1</twDest><twTotPathDel>15.219</twTotPathDel><twClkSkew dest = "0.734" src = "0.657">-0.077</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>interface/x_dff/q_5_1</twSrc><twDest BELType='DSP'>interface/Madd_n0136_Madd1</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X62Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X62Y39.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>interface/x_dff/q&lt;2&gt;</twComp><twBEL>interface/x_dff/q_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y40.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>interface/x_dff/q_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/GND_23_o_GND_23_o_sub_42_OUT&lt;5&gt;</twComp><twBEL>interface/Msub_GND_23_o_GND_23_o_sub_42_OUT&lt;10:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y33.CX</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>interface/GND_23_o_GND_23_o_sub_42_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y33.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>interface/pass_box/value&lt;36&gt;</twComp><twBEL>interface/pass_box/Mmux_x[5]_value[63]_Mux_95_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>interface/pass_box/x[5]_value[63]_Mux_95_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/pass_box/value&lt;46&gt;</twComp><twBEL>interface/pass_box/Mmux_rom_base_addr111</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>interface/pass_box/Mmux_rom_base_addr11</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N82</twComp><twBEL>interface/pass_box/Mmux_rom_base_addr2</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>interface/pass_box/rom_base_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y35.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>interface_pass_box/char_rom/Mram_data10_f8</twComp><twBEL>interface_pass_box/char_rom/Mram_data102</twBEL><twBEL>interface_pass_box/char_rom/Mram_data10_f7_0</twBEL><twBEL>interface_pass_box/char_rom/Mram_data10_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>interface_pass_box/char_rom/Mram_data10_f8</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/pass_box/rom_data&lt;2&gt;</twComp><twBEL>interface_pass_box/char_rom/Mram_data121</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>interface/pass_box/rom_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/x_dff/q&lt;1&gt;</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;125</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y37.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;125</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/x_dff/q&lt;1&gt;</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;126</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;126</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;12</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;129</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N144</twComp><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut&lt;9&gt;11_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y33.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>N144</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y33.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>N121</twComp><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut&lt;7&gt;3_SW7_G</twBEL><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut&lt;7&gt;3_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>N161</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y32.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;6&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;_rt</twBEL><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y33.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;10&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y35.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd_102</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y35.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_cy&lt;12&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_lut&lt;10&gt;</twBEL><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>interface/PWR_19_o_g[7]_MuLt_9_OUT&lt;16&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y15.C14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>interface/PWR_19_o_g[7]_MuLt_9_OUT&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y15.PCOUT1</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>interface/Maddsub_PWR_19_o_b[7]_MuLt_8_OUT</twComp><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_8_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y16.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>interface/Maddsub_PWR_19_o_b[7]_MuLt_8_OUT_PCOUT_to_Maddsub_PWR_19_o_r[7]_MuLt_11_OUT_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y16.PCOUT0</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_11_OUT</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_11_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y17.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_11_OUT_PCOUT_to_Madd_n0136_Madd1_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y17.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>interface/Madd_n0136_Madd1</twComp><twBEL>interface/Madd_n0136_Madd1</twBEL></twPathDel><twLogDel>8.093</twLogDel><twRouteDel>7.126</twRouteDel><twTotDel>15.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_IBUF_BUFG</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="30922747780" iCriticalPaths="30919921740" sType="EndPoint">Paths for end point interface/Madd_n0136_Madd1 (DSP48_X3Y17.PCIN1), 30922747780 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.177</twSlack><twSrc BELType="FF">interface/x_dff/q_5_1</twSrc><twDest BELType="DSP">interface/Madd_n0136_Madd1</twDest><twTotPathDel>15.219</twTotPathDel><twClkSkew dest = "0.734" src = "0.657">-0.077</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>interface/x_dff/q_5_1</twSrc><twDest BELType='DSP'>interface/Madd_n0136_Madd1</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X62Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X62Y39.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>interface/x_dff/q&lt;2&gt;</twComp><twBEL>interface/x_dff/q_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y40.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>interface/x_dff/q_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/GND_23_o_GND_23_o_sub_42_OUT&lt;5&gt;</twComp><twBEL>interface/Msub_GND_23_o_GND_23_o_sub_42_OUT&lt;10:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y33.CX</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>interface/GND_23_o_GND_23_o_sub_42_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y33.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>interface/pass_box/value&lt;36&gt;</twComp><twBEL>interface/pass_box/Mmux_x[5]_value[63]_Mux_95_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>interface/pass_box/x[5]_value[63]_Mux_95_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/pass_box/value&lt;46&gt;</twComp><twBEL>interface/pass_box/Mmux_rom_base_addr111</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>interface/pass_box/Mmux_rom_base_addr11</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N82</twComp><twBEL>interface/pass_box/Mmux_rom_base_addr2</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>interface/pass_box/rom_base_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y35.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>interface_pass_box/char_rom/Mram_data10_f8</twComp><twBEL>interface_pass_box/char_rom/Mram_data102</twBEL><twBEL>interface_pass_box/char_rom/Mram_data10_f7_0</twBEL><twBEL>interface_pass_box/char_rom/Mram_data10_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>interface_pass_box/char_rom/Mram_data10_f8</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/pass_box/rom_data&lt;2&gt;</twComp><twBEL>interface_pass_box/char_rom/Mram_data121</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>interface/pass_box/rom_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/x_dff/q&lt;1&gt;</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;125</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y37.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;125</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/x_dff/q&lt;1&gt;</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;126</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;126</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;12</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;129</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N144</twComp><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut&lt;9&gt;11_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y33.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>N144</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y33.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>N121</twComp><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut&lt;7&gt;3_SW7_G</twBEL><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut&lt;7&gt;3_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>N161</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y32.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;6&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;_rt</twBEL><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y33.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;10&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y35.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd_102</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y35.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_cy&lt;12&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_lut&lt;10&gt;</twBEL><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>interface/PWR_19_o_g[7]_MuLt_9_OUT&lt;16&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y15.C14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>interface/PWR_19_o_g[7]_MuLt_9_OUT&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y15.PCOUT0</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>interface/Maddsub_PWR_19_o_b[7]_MuLt_8_OUT</twComp><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_8_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y16.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>interface/Maddsub_PWR_19_o_b[7]_MuLt_8_OUT_PCOUT_to_Maddsub_PWR_19_o_r[7]_MuLt_11_OUT_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y16.PCOUT1</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_11_OUT</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_11_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y17.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_11_OUT_PCOUT_to_Madd_n0136_Madd1_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y17.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>interface/Madd_n0136_Madd1</twComp><twBEL>interface/Madd_n0136_Madd1</twBEL></twPathDel><twLogDel>8.093</twLogDel><twRouteDel>7.126</twRouteDel><twTotDel>15.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_IBUF_BUFG</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.177</twSlack><twSrc BELType="FF">interface/x_dff/q_5_1</twSrc><twDest BELType="DSP">interface/Madd_n0136_Madd1</twDest><twTotPathDel>15.219</twTotPathDel><twClkSkew dest = "0.734" src = "0.657">-0.077</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>interface/x_dff/q_5_1</twSrc><twDest BELType='DSP'>interface/Madd_n0136_Madd1</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X62Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X62Y39.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>interface/x_dff/q&lt;2&gt;</twComp><twBEL>interface/x_dff/q_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y40.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>interface/x_dff/q_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/GND_23_o_GND_23_o_sub_42_OUT&lt;5&gt;</twComp><twBEL>interface/Msub_GND_23_o_GND_23_o_sub_42_OUT&lt;10:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y33.CX</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>interface/GND_23_o_GND_23_o_sub_42_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y33.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>interface/pass_box/value&lt;36&gt;</twComp><twBEL>interface/pass_box/Mmux_x[5]_value[63]_Mux_95_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>interface/pass_box/x[5]_value[63]_Mux_95_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/pass_box/value&lt;46&gt;</twComp><twBEL>interface/pass_box/Mmux_rom_base_addr111</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>interface/pass_box/Mmux_rom_base_addr11</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N82</twComp><twBEL>interface/pass_box/Mmux_rom_base_addr2</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>interface/pass_box/rom_base_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y35.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>interface_pass_box/char_rom/Mram_data10_f8</twComp><twBEL>interface_pass_box/char_rom/Mram_data102</twBEL><twBEL>interface_pass_box/char_rom/Mram_data10_f7_0</twBEL><twBEL>interface_pass_box/char_rom/Mram_data10_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>interface_pass_box/char_rom/Mram_data10_f8</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/pass_box/rom_data&lt;2&gt;</twComp><twBEL>interface_pass_box/char_rom/Mram_data121</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>interface/pass_box/rom_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/x_dff/q&lt;1&gt;</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;125</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y37.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;125</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/x_dff/q&lt;1&gt;</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;126</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;126</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;12</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;129</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N144</twComp><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut&lt;9&gt;11_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y33.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>N144</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y33.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>N121</twComp><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut&lt;7&gt;3_SW7_G</twBEL><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut&lt;7&gt;3_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>N161</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y32.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;6&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;_rt</twBEL><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y33.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;10&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y35.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd_102</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y35.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_cy&lt;12&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_lut&lt;10&gt;</twBEL><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>interface/PWR_19_o_g[7]_MuLt_9_OUT&lt;16&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y15.C14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>interface/PWR_19_o_g[7]_MuLt_9_OUT&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y15.PCOUT9</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>interface/Maddsub_PWR_19_o_b[7]_MuLt_8_OUT</twComp><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_8_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y16.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>interface/Maddsub_PWR_19_o_b[7]_MuLt_8_OUT_PCOUT_to_Maddsub_PWR_19_o_r[7]_MuLt_11_OUT_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y16.PCOUT1</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_11_OUT</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_11_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y17.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_11_OUT_PCOUT_to_Madd_n0136_Madd1_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y17.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>interface/Madd_n0136_Madd1</twComp><twBEL>interface/Madd_n0136_Madd1</twBEL></twPathDel><twLogDel>8.093</twLogDel><twRouteDel>7.126</twRouteDel><twTotDel>15.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_IBUF_BUFG</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.177</twSlack><twSrc BELType="FF">interface/x_dff/q_5_1</twSrc><twDest BELType="DSP">interface/Madd_n0136_Madd1</twDest><twTotPathDel>15.219</twTotPathDel><twClkSkew dest = "0.734" src = "0.657">-0.077</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>interface/x_dff/q_5_1</twSrc><twDest BELType='DSP'>interface/Madd_n0136_Madd1</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X62Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X62Y39.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>interface/x_dff/q&lt;2&gt;</twComp><twBEL>interface/x_dff/q_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y40.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>interface/x_dff/q_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/GND_23_o_GND_23_o_sub_42_OUT&lt;5&gt;</twComp><twBEL>interface/Msub_GND_23_o_GND_23_o_sub_42_OUT&lt;10:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y33.CX</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>interface/GND_23_o_GND_23_o_sub_42_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y33.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>interface/pass_box/value&lt;36&gt;</twComp><twBEL>interface/pass_box/Mmux_x[5]_value[63]_Mux_95_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>interface/pass_box/x[5]_value[63]_Mux_95_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/pass_box/value&lt;46&gt;</twComp><twBEL>interface/pass_box/Mmux_rom_base_addr111</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>interface/pass_box/Mmux_rom_base_addr11</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N82</twComp><twBEL>interface/pass_box/Mmux_rom_base_addr2</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>interface/pass_box/rom_base_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y35.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>interface_pass_box/char_rom/Mram_data10_f8</twComp><twBEL>interface_pass_box/char_rom/Mram_data102</twBEL><twBEL>interface_pass_box/char_rom/Mram_data10_f7_0</twBEL><twBEL>interface_pass_box/char_rom/Mram_data10_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>interface_pass_box/char_rom/Mram_data10_f8</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/pass_box/rom_data&lt;2&gt;</twComp><twBEL>interface_pass_box/char_rom/Mram_data121</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>interface/pass_box/rom_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/x_dff/q&lt;1&gt;</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;125</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y37.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;125</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/x_dff/q&lt;1&gt;</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;126</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;126</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;12</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;129</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N144</twComp><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut&lt;9&gt;11_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y33.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>N144</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y33.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>N121</twComp><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut&lt;7&gt;3_SW7_G</twBEL><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut&lt;7&gt;3_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>N161</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y32.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;6&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;_rt</twBEL><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y33.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;10&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y35.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd_102</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y35.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_cy&lt;12&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_lut&lt;10&gt;</twBEL><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>interface/PWR_19_o_g[7]_MuLt_9_OUT&lt;16&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y15.C14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>interface/PWR_19_o_g[7]_MuLt_9_OUT&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y15.PCOUT1</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>interface/Maddsub_PWR_19_o_b[7]_MuLt_8_OUT</twComp><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_8_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y16.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>interface/Maddsub_PWR_19_o_b[7]_MuLt_8_OUT_PCOUT_to_Maddsub_PWR_19_o_r[7]_MuLt_11_OUT_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y16.PCOUT1</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_11_OUT</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_11_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y17.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_11_OUT_PCOUT_to_Madd_n0136_Madd1_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y17.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>interface/Madd_n0136_Madd1</twComp><twBEL>interface/Madd_n0136_Madd1</twBEL></twPathDel><twLogDel>8.093</twLogDel><twRouteDel>7.126</twRouteDel><twTotDel>15.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_IBUF_BUFG</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="30922747780" iCriticalPaths="30919921740" sType="EndPoint">Paths for end point interface/Madd_n0136_Madd1 (DSP48_X3Y17.PCIN10), 30922747780 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.177</twSlack><twSrc BELType="FF">interface/x_dff/q_5_1</twSrc><twDest BELType="DSP">interface/Madd_n0136_Madd1</twDest><twTotPathDel>15.219</twTotPathDel><twClkSkew dest = "0.734" src = "0.657">-0.077</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>interface/x_dff/q_5_1</twSrc><twDest BELType='DSP'>interface/Madd_n0136_Madd1</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X62Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X62Y39.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>interface/x_dff/q&lt;2&gt;</twComp><twBEL>interface/x_dff/q_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y40.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>interface/x_dff/q_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/GND_23_o_GND_23_o_sub_42_OUT&lt;5&gt;</twComp><twBEL>interface/Msub_GND_23_o_GND_23_o_sub_42_OUT&lt;10:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y33.CX</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>interface/GND_23_o_GND_23_o_sub_42_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y33.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>interface/pass_box/value&lt;36&gt;</twComp><twBEL>interface/pass_box/Mmux_x[5]_value[63]_Mux_95_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>interface/pass_box/x[5]_value[63]_Mux_95_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/pass_box/value&lt;46&gt;</twComp><twBEL>interface/pass_box/Mmux_rom_base_addr111</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>interface/pass_box/Mmux_rom_base_addr11</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N82</twComp><twBEL>interface/pass_box/Mmux_rom_base_addr2</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>interface/pass_box/rom_base_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y35.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>interface_pass_box/char_rom/Mram_data10_f8</twComp><twBEL>interface_pass_box/char_rom/Mram_data102</twBEL><twBEL>interface_pass_box/char_rom/Mram_data10_f7_0</twBEL><twBEL>interface_pass_box/char_rom/Mram_data10_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>interface_pass_box/char_rom/Mram_data10_f8</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/pass_box/rom_data&lt;2&gt;</twComp><twBEL>interface_pass_box/char_rom/Mram_data121</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>interface/pass_box/rom_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/x_dff/q&lt;1&gt;</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;125</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y37.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;125</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/x_dff/q&lt;1&gt;</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;126</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;126</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;12</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;129</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N144</twComp><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut&lt;9&gt;11_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y33.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>N144</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y33.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>N121</twComp><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut&lt;7&gt;3_SW7_G</twBEL><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut&lt;7&gt;3_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>N161</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y32.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;6&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;_rt</twBEL><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y33.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;10&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y35.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd_102</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y35.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_cy&lt;12&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_lut&lt;10&gt;</twBEL><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>interface/PWR_19_o_g[7]_MuLt_9_OUT&lt;16&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y15.C14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>interface/PWR_19_o_g[7]_MuLt_9_OUT&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y15.PCOUT0</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>interface/Maddsub_PWR_19_o_b[7]_MuLt_8_OUT</twComp><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_8_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y16.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>interface/Maddsub_PWR_19_o_b[7]_MuLt_8_OUT_PCOUT_to_Maddsub_PWR_19_o_r[7]_MuLt_11_OUT_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y16.PCOUT10</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_11_OUT</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_11_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y17.PCIN10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_11_OUT_PCOUT_to_Madd_n0136_Madd1_PCIN_10</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y17.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>interface/Madd_n0136_Madd1</twComp><twBEL>interface/Madd_n0136_Madd1</twBEL></twPathDel><twLogDel>8.093</twLogDel><twRouteDel>7.126</twRouteDel><twTotDel>15.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_IBUF_BUFG</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.177</twSlack><twSrc BELType="FF">interface/x_dff/q_5_1</twSrc><twDest BELType="DSP">interface/Madd_n0136_Madd1</twDest><twTotPathDel>15.219</twTotPathDel><twClkSkew dest = "0.734" src = "0.657">-0.077</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>interface/x_dff/q_5_1</twSrc><twDest BELType='DSP'>interface/Madd_n0136_Madd1</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X62Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X62Y39.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>interface/x_dff/q&lt;2&gt;</twComp><twBEL>interface/x_dff/q_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y40.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>interface/x_dff/q_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/GND_23_o_GND_23_o_sub_42_OUT&lt;5&gt;</twComp><twBEL>interface/Msub_GND_23_o_GND_23_o_sub_42_OUT&lt;10:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y33.CX</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>interface/GND_23_o_GND_23_o_sub_42_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y33.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>interface/pass_box/value&lt;36&gt;</twComp><twBEL>interface/pass_box/Mmux_x[5]_value[63]_Mux_95_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>interface/pass_box/x[5]_value[63]_Mux_95_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/pass_box/value&lt;46&gt;</twComp><twBEL>interface/pass_box/Mmux_rom_base_addr111</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>interface/pass_box/Mmux_rom_base_addr11</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N82</twComp><twBEL>interface/pass_box/Mmux_rom_base_addr2</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>interface/pass_box/rom_base_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y35.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>interface_pass_box/char_rom/Mram_data10_f8</twComp><twBEL>interface_pass_box/char_rom/Mram_data102</twBEL><twBEL>interface_pass_box/char_rom/Mram_data10_f7_0</twBEL><twBEL>interface_pass_box/char_rom/Mram_data10_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>interface_pass_box/char_rom/Mram_data10_f8</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/pass_box/rom_data&lt;2&gt;</twComp><twBEL>interface_pass_box/char_rom/Mram_data121</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>interface/pass_box/rom_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/x_dff/q&lt;1&gt;</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;125</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y37.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;125</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/x_dff/q&lt;1&gt;</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;126</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;126</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;12</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;129</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N144</twComp><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut&lt;9&gt;11_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y33.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>N144</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y33.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>N121</twComp><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut&lt;7&gt;3_SW7_G</twBEL><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut&lt;7&gt;3_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>N161</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y32.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;6&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;_rt</twBEL><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y33.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;10&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y35.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd_102</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y35.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_cy&lt;12&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_lut&lt;10&gt;</twBEL><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>interface/PWR_19_o_g[7]_MuLt_9_OUT&lt;16&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y15.C14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>interface/PWR_19_o_g[7]_MuLt_9_OUT&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y15.PCOUT9</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>interface/Maddsub_PWR_19_o_b[7]_MuLt_8_OUT</twComp><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_8_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y16.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>interface/Maddsub_PWR_19_o_b[7]_MuLt_8_OUT_PCOUT_to_Maddsub_PWR_19_o_r[7]_MuLt_11_OUT_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y16.PCOUT10</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_11_OUT</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_11_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y17.PCIN10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_11_OUT_PCOUT_to_Madd_n0136_Madd1_PCIN_10</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y17.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>interface/Madd_n0136_Madd1</twComp><twBEL>interface/Madd_n0136_Madd1</twBEL></twPathDel><twLogDel>8.093</twLogDel><twRouteDel>7.126</twRouteDel><twTotDel>15.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_IBUF_BUFG</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.177</twSlack><twSrc BELType="FF">interface/x_dff/q_5_1</twSrc><twDest BELType="DSP">interface/Madd_n0136_Madd1</twDest><twTotPathDel>15.219</twTotPathDel><twClkSkew dest = "0.734" src = "0.657">-0.077</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>interface/x_dff/q_5_1</twSrc><twDest BELType='DSP'>interface/Madd_n0136_Madd1</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X62Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X62Y39.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>interface/x_dff/q&lt;2&gt;</twComp><twBEL>interface/x_dff/q_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y40.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>interface/x_dff/q_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/GND_23_o_GND_23_o_sub_42_OUT&lt;5&gt;</twComp><twBEL>interface/Msub_GND_23_o_GND_23_o_sub_42_OUT&lt;10:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y33.CX</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>interface/GND_23_o_GND_23_o_sub_42_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y33.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>interface/pass_box/value&lt;36&gt;</twComp><twBEL>interface/pass_box/Mmux_x[5]_value[63]_Mux_95_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>interface/pass_box/x[5]_value[63]_Mux_95_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/pass_box/value&lt;46&gt;</twComp><twBEL>interface/pass_box/Mmux_rom_base_addr111</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>interface/pass_box/Mmux_rom_base_addr11</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N82</twComp><twBEL>interface/pass_box/Mmux_rom_base_addr2</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>interface/pass_box/rom_base_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y35.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>interface_pass_box/char_rom/Mram_data10_f8</twComp><twBEL>interface_pass_box/char_rom/Mram_data102</twBEL><twBEL>interface_pass_box/char_rom/Mram_data10_f7_0</twBEL><twBEL>interface_pass_box/char_rom/Mram_data10_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>interface_pass_box/char_rom/Mram_data10_f8</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/pass_box/rom_data&lt;2&gt;</twComp><twBEL>interface_pass_box/char_rom/Mram_data121</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>interface/pass_box/rom_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/x_dff/q&lt;1&gt;</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;125</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y37.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;125</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/x_dff/q&lt;1&gt;</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;126</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;126</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;12</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;129</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut&lt;12&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N144</twComp><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut&lt;9&gt;11_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y33.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>N144</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y33.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>N121</twComp><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut&lt;7&gt;3_SW7_G</twBEL><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut&lt;7&gt;3_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>N161</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y32.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;6&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut&lt;3&gt;_rt</twBEL><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y33.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;10&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y35.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd_102</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y35.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_cy&lt;12&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_lut&lt;10&gt;</twBEL><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>interface/PWR_19_o_g[7]_MuLt_9_OUT&lt;16&gt;</twComp><twBEL>interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd3_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y15.C14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>interface/PWR_19_o_g[7]_MuLt_9_OUT&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y15.PCOUT1</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>interface/Maddsub_PWR_19_o_b[7]_MuLt_8_OUT</twComp><twBEL>interface/Maddsub_PWR_19_o_b[7]_MuLt_8_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y16.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>interface/Maddsub_PWR_19_o_b[7]_MuLt_8_OUT_PCOUT_to_Maddsub_PWR_19_o_r[7]_MuLt_11_OUT_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y16.PCOUT10</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_11_OUT</twComp><twBEL>interface/Maddsub_PWR_19_o_r[7]_MuLt_11_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y17.PCIN10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>interface/Maddsub_PWR_19_o_r[7]_MuLt_11_OUT_PCOUT_to_Madd_n0136_Madd1_PCIN_10</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y17.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>interface/Madd_n0136_Madd1</twComp><twBEL>interface/Madd_n0136_Madd1</twBEL></twPathDel><twLogDel>8.093</twLogDel><twRouteDel>7.126</twRouteDel><twTotDel>15.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_IBUF_BUFG</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_100 = PERIOD TIMEGRP &quot;clk_100&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point interface/bpu5/one_pulse/last_value_storage/q_0 (SLICE_X96Y58.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.180</twSlack><twSrc BELType="FF">interface/bpu5/debounce/state/q_0</twSrc><twDest BELType="FF">interface/bpu5/one_pulse/last_value_storage/q_0</twDest><twTotPathDel>0.180</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>interface/bpu5/debounce/state/q_0</twSrc><twDest BELType='FF'>interface/bpu5/one_pulse/last_value_storage/q_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X96Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X96Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>interface/bpu5/debounce/state/q&lt;1&gt;</twComp><twBEL>interface/bpu5/debounce/state/q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y58.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.076</twDelInfo><twComp>interface/bpu5/debounce/state/q&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X96Y58.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.060</twDelInfo><twComp>interface/bpu5/debounce/state/q&lt;1&gt;</twComp><twBEL>interface/bpu5/one_pulse/last_value_storage/q_0</twBEL></twPathDel><twLogDel>0.104</twLogDel><twRouteDel>0.076</twRouteDel><twTotDel>0.180</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_IBUF_BUFG</twDestClk><twPctLog>57.8</twPctLog><twPctRoute>42.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point interface/Mshreg_converted_21 (SLICE_X92Y33.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.225</twSlack><twSrc BELType="FF">interface/ye_dff/q_15</twSrc><twDest BELType="FF">interface/Mshreg_converted_21</twDest><twTotPathDel>0.258</twTotPathDel><twClkSkew dest = "0.349" src = "0.316">-0.033</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>interface/ye_dff/q_15</twSrc><twDest BELType='FF'>interface/Mshreg_converted_21</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X91Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X91Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>interface/ye_dff/q&lt;17&gt;</twComp><twBEL>interface/ye_dff/q_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y33.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.226</twDelInfo><twComp>interface/ye_dff/q&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y33.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.109</twDelInfo><twComp>interface/converted&lt;23&gt;</twComp><twBEL>interface/Mshreg_converted_21</twBEL></twPathDel><twLogDel>0.032</twLogDel><twRouteDel>0.226</twRouteDel><twTotDel>0.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_IBUF_BUFG</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point interface/Mshreg_converted_23 (SLICE_X92Y33.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.232</twSlack><twSrc BELType="FF">interface/ye_dff/q_17</twSrc><twDest BELType="FF">interface/Mshreg_converted_23</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.349" src = "0.316">-0.033</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>interface/ye_dff/q_17</twSrc><twDest BELType='FF'>interface/Mshreg_converted_23</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X91Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X91Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>interface/ye_dff/q&lt;17&gt;</twComp><twBEL>interface/ye_dff/q_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y33.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.232</twDelInfo><twComp>interface/ye_dff/q&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y33.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>interface/converted&lt;23&gt;</twComp><twBEL>interface/Mshreg_converted_23</twBEL></twPathDel><twLogDel>0.033</twLogDel><twRouteDel>0.232</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_IBUF_BUFG</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_100 = PERIOD TIMEGRP &quot;clk_100&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="4.307" period="5.556" constraintValue="5.556" deviceLimit="1.249" freqLimit="800.641" physResource="interface/hdmi/PLLE2_BASE_inst/CLKOUT1" logResource="interface/hdmi/PLLE2_BASE_inst/CLKOUT1" locationPin="PLLE2_ADV_X0Y0.CLKOUT1" clockNet="interface/hdmi/clk_vgax2"/><twPinLimit anchorID="32" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="interface/hdmi/PLLE2_BASE_inst/CLKIN1" logResource="interface/hdmi/PLLE2_BASE_inst/CLKIN1" locationPin="PLLE2_ADV_X0Y0.CLKIN1" clockNet="clk_100_IBUF"/><twPinLimit anchorID="33" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="interface/hdmi/PLLE2_BASE_inst/CLKIN1" logResource="interface/hdmi/PLLE2_BASE_inst/CLKIN1" locationPin="PLLE2_ADV_X0Y0.CLKIN1" clockNet="clk_100_IBUF"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_clk_100 = PERIOD &quot;clk_100&quot; 10 ns HIGH 50%;" ScopeName="">TS_interface_hdmi_clk = PERIOD TIMEGRP &quot;interface_hdmi_clk&quot; TS_clk_100 HIGH         50%;</twConstName><twItemCnt>5439</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>960</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.884</twMinPer></twConstHead><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point interface/hdmi/Inst_i2c_sender/clk_first_quarter_9 (SLICE_X26Y26.SR), 19 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.116</twSlack><twSrc BELType="FF">interface/hdmi/Inst_i2c_sender/busy_sr_28</twSrc><twDest BELType="FF">interface/hdmi/Inst_i2c_sender/clk_first_quarter_9</twDest><twTotPathDel>5.363</twTotPathDel><twClkSkew dest = "0.098" src = "0.542">0.444</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.077</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>interface/hdmi/Inst_i2c_sender/busy_sr_28</twSrc><twDest BELType='FF'>interface/hdmi/Inst_i2c_sender/clk_first_quarter_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">interface/hdmi/clk</twSrcClk><twPathDel><twSite>SLICE_X27Y24.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/busy_sr&lt;27&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/busy_sr_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>76</twFanCnt><twDelInfo twEdge="twRising">2.569</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/busy_sr&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/_n02161</twComp><twBEL>interface/hdmi/Inst_i2c_sender/_n021611</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/_n02161</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y26.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/clk_first_quarter&lt;13&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/clk_first_quarter_9</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>4.464</twRouteDel><twTotDel>5.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">interface/hdmi/clk</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.166</twSlack><twSrc BELType="FF">interface/hdmi/Inst_i2c_sender/reg_value_10</twSrc><twDest BELType="FF">interface/hdmi/Inst_i2c_sender/clk_first_quarter_9</twDest><twTotPathDel>4.749</twTotPathDel><twClkSkew dest = "0.603" src = "0.611">0.008</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.077</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>interface/hdmi/Inst_i2c_sender/reg_value_10</twSrc><twDest BELType='FF'>interface/hdmi/Inst_i2c_sender/clk_first_quarter_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">interface/hdmi/clk</twSrcClk><twPathDel><twSite>SLICE_X47Y6.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/reg_value&lt;4&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/reg_value_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y6.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/reg_value&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/data_sr&lt;6&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/PWR_30_o_reg_value[15]_equal_32_o&lt;15&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y11.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>N28</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/_n02161</twComp><twBEL>interface/hdmi/Inst_i2c_sender/PWR_30_o_reg_value[15]_equal_32_o&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y11.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/PWR_30_o_reg_value[15]_equal_32_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/_n02161</twComp><twBEL>interface/hdmi/Inst_i2c_sender/_n021611</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/_n02161</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y26.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/clk_first_quarter&lt;13&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/clk_first_quarter_9</twBEL></twPathDel><twLogDel>1.093</twLogDel><twRouteDel>3.656</twRouteDel><twTotDel>4.749</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">interface/hdmi/clk</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.195</twSlack><twSrc BELType="FF">interface/hdmi/Inst_i2c_sender/reg_value_8</twSrc><twDest BELType="FF">interface/hdmi/Inst_i2c_sender/clk_first_quarter_9</twDest><twTotPathDel>4.720</twTotPathDel><twClkSkew dest = "0.603" src = "0.611">0.008</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.077</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>interface/hdmi/Inst_i2c_sender/reg_value_8</twSrc><twDest BELType='FF'>interface/hdmi/Inst_i2c_sender/clk_first_quarter_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">interface/hdmi/clk</twSrcClk><twPathDel><twSite>SLICE_X47Y6.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/reg_value&lt;4&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/reg_value_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/reg_value&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/data_sr&lt;6&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/PWR_30_o_reg_value[15]_equal_32_o&lt;15&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y11.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>N28</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/_n02161</twComp><twBEL>interface/hdmi/Inst_i2c_sender/PWR_30_o_reg_value[15]_equal_32_o&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y11.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/PWR_30_o_reg_value[15]_equal_32_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/_n02161</twComp><twBEL>interface/hdmi/Inst_i2c_sender/_n021611</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/_n02161</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y26.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/clk_first_quarter&lt;13&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/clk_first_quarter_9</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>3.629</twRouteDel><twTotDel>4.720</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">interface/hdmi/clk</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point interface/hdmi/Inst_i2c_sender/clk_first_quarter_8 (SLICE_X26Y26.SR), 19 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.116</twSlack><twSrc BELType="FF">interface/hdmi/Inst_i2c_sender/busy_sr_28</twSrc><twDest BELType="FF">interface/hdmi/Inst_i2c_sender/clk_first_quarter_8</twDest><twTotPathDel>5.363</twTotPathDel><twClkSkew dest = "0.098" src = "0.542">0.444</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.077</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>interface/hdmi/Inst_i2c_sender/busy_sr_28</twSrc><twDest BELType='FF'>interface/hdmi/Inst_i2c_sender/clk_first_quarter_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">interface/hdmi/clk</twSrcClk><twPathDel><twSite>SLICE_X27Y24.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/busy_sr&lt;27&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/busy_sr_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>76</twFanCnt><twDelInfo twEdge="twRising">2.569</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/busy_sr&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/_n02161</twComp><twBEL>interface/hdmi/Inst_i2c_sender/_n021611</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/_n02161</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y26.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/clk_first_quarter&lt;13&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/clk_first_quarter_8</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>4.464</twRouteDel><twTotDel>5.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">interface/hdmi/clk</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.166</twSlack><twSrc BELType="FF">interface/hdmi/Inst_i2c_sender/reg_value_10</twSrc><twDest BELType="FF">interface/hdmi/Inst_i2c_sender/clk_first_quarter_8</twDest><twTotPathDel>4.749</twTotPathDel><twClkSkew dest = "0.603" src = "0.611">0.008</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.077</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>interface/hdmi/Inst_i2c_sender/reg_value_10</twSrc><twDest BELType='FF'>interface/hdmi/Inst_i2c_sender/clk_first_quarter_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">interface/hdmi/clk</twSrcClk><twPathDel><twSite>SLICE_X47Y6.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/reg_value&lt;4&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/reg_value_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y6.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/reg_value&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/data_sr&lt;6&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/PWR_30_o_reg_value[15]_equal_32_o&lt;15&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y11.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>N28</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/_n02161</twComp><twBEL>interface/hdmi/Inst_i2c_sender/PWR_30_o_reg_value[15]_equal_32_o&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y11.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/PWR_30_o_reg_value[15]_equal_32_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/_n02161</twComp><twBEL>interface/hdmi/Inst_i2c_sender/_n021611</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/_n02161</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y26.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/clk_first_quarter&lt;13&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/clk_first_quarter_8</twBEL></twPathDel><twLogDel>1.093</twLogDel><twRouteDel>3.656</twRouteDel><twTotDel>4.749</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">interface/hdmi/clk</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.195</twSlack><twSrc BELType="FF">interface/hdmi/Inst_i2c_sender/reg_value_8</twSrc><twDest BELType="FF">interface/hdmi/Inst_i2c_sender/clk_first_quarter_8</twDest><twTotPathDel>4.720</twTotPathDel><twClkSkew dest = "0.603" src = "0.611">0.008</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.077</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>interface/hdmi/Inst_i2c_sender/reg_value_8</twSrc><twDest BELType='FF'>interface/hdmi/Inst_i2c_sender/clk_first_quarter_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">interface/hdmi/clk</twSrcClk><twPathDel><twSite>SLICE_X47Y6.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/reg_value&lt;4&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/reg_value_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/reg_value&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/data_sr&lt;6&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/PWR_30_o_reg_value[15]_equal_32_o&lt;15&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y11.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>N28</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/_n02161</twComp><twBEL>interface/hdmi/Inst_i2c_sender/PWR_30_o_reg_value[15]_equal_32_o&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y11.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/PWR_30_o_reg_value[15]_equal_32_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/_n02161</twComp><twBEL>interface/hdmi/Inst_i2c_sender/_n021611</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/_n02161</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y26.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/clk_first_quarter&lt;13&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/clk_first_quarter_8</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>3.629</twRouteDel><twTotDel>4.720</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">interface/hdmi/clk</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point interface/hdmi/Inst_i2c_sender/busy_sr_10 (SLICE_X26Y26.SR), 19 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.116</twSlack><twSrc BELType="FF">interface/hdmi/Inst_i2c_sender/busy_sr_28</twSrc><twDest BELType="FF">interface/hdmi/Inst_i2c_sender/busy_sr_10</twDest><twTotPathDel>5.363</twTotPathDel><twClkSkew dest = "0.098" src = "0.542">0.444</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.077</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>interface/hdmi/Inst_i2c_sender/busy_sr_28</twSrc><twDest BELType='FF'>interface/hdmi/Inst_i2c_sender/busy_sr_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">interface/hdmi/clk</twSrcClk><twPathDel><twSite>SLICE_X27Y24.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/busy_sr&lt;27&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/busy_sr_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>76</twFanCnt><twDelInfo twEdge="twRising">2.569</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/busy_sr&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/_n02161</twComp><twBEL>interface/hdmi/Inst_i2c_sender/_n021611</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/_n02161</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y26.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/clk_first_quarter&lt;13&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/busy_sr_10</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>4.464</twRouteDel><twTotDel>5.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">interface/hdmi/clk</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.166</twSlack><twSrc BELType="FF">interface/hdmi/Inst_i2c_sender/reg_value_10</twSrc><twDest BELType="FF">interface/hdmi/Inst_i2c_sender/busy_sr_10</twDest><twTotPathDel>4.749</twTotPathDel><twClkSkew dest = "0.603" src = "0.611">0.008</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.077</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>interface/hdmi/Inst_i2c_sender/reg_value_10</twSrc><twDest BELType='FF'>interface/hdmi/Inst_i2c_sender/busy_sr_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">interface/hdmi/clk</twSrcClk><twPathDel><twSite>SLICE_X47Y6.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/reg_value&lt;4&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/reg_value_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y6.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/reg_value&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/data_sr&lt;6&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/PWR_30_o_reg_value[15]_equal_32_o&lt;15&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y11.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>N28</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/_n02161</twComp><twBEL>interface/hdmi/Inst_i2c_sender/PWR_30_o_reg_value[15]_equal_32_o&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y11.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/PWR_30_o_reg_value[15]_equal_32_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/_n02161</twComp><twBEL>interface/hdmi/Inst_i2c_sender/_n021611</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/_n02161</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y26.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/clk_first_quarter&lt;13&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/busy_sr_10</twBEL></twPathDel><twLogDel>1.093</twLogDel><twRouteDel>3.656</twRouteDel><twTotDel>4.749</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">interface/hdmi/clk</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.195</twSlack><twSrc BELType="FF">interface/hdmi/Inst_i2c_sender/reg_value_8</twSrc><twDest BELType="FF">interface/hdmi/Inst_i2c_sender/busy_sr_10</twDest><twTotPathDel>4.720</twTotPathDel><twClkSkew dest = "0.603" src = "0.611">0.008</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.077</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>interface/hdmi/Inst_i2c_sender/reg_value_8</twSrc><twDest BELType='FF'>interface/hdmi/Inst_i2c_sender/busy_sr_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">interface/hdmi/clk</twSrcClk><twPathDel><twSite>SLICE_X47Y6.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/reg_value&lt;4&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/reg_value_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/reg_value&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/data_sr&lt;6&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/PWR_30_o_reg_value[15]_equal_32_o&lt;15&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y11.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>N28</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/_n02161</twComp><twBEL>interface/hdmi/Inst_i2c_sender/PWR_30_o_reg_value[15]_equal_32_o&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y11.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/PWR_30_o_reg_value[15]_equal_32_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y11.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/_n02161</twComp><twBEL>interface/hdmi/Inst_i2c_sender/_n021611</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/_n02161</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y26.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/clk_first_quarter&lt;13&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/busy_sr_10</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>3.629</twRouteDel><twTotDel>4.720</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">interface/hdmi/clk</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_interface_hdmi_clk = PERIOD TIMEGRP &quot;interface_hdmi_clk&quot; TS_clk_100 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point interface/hdmi/Inst_i2c_sender/busy_sr_17 (SLICE_X26Y24.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.052</twSlack><twSrc BELType="FF">interface/hdmi/Inst_i2c_sender/busy_sr_16</twSrc><twDest BELType="FF">interface/hdmi/Inst_i2c_sender/busy_sr_17</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.348" src = "0.059">-0.289</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>interface/hdmi/Inst_i2c_sender/busy_sr_16</twSrc><twDest BELType='FF'>interface/hdmi/Inst_i2c_sender/busy_sr_17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">interface/hdmi/clk</twSrcClk><twPathDel><twSite>SLICE_X27Y26.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.181</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/busy_sr&lt;15&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/busy_sr_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y24.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/busy_sr&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y24.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.075</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/busy_sr&lt;23&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/Mmux_busy_sr[28]_busy_sr[28]_mux_76_OUT91</twBEL><twBEL>interface/hdmi/Inst_i2c_sender/busy_sr_17</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>0.235</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">interface/hdmi/clk</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point interface/hdmi/Inst_i2c_sender/data_sr_22 (SLICE_X51Y11.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.069</twSlack><twSrc BELType="FF">interface/hdmi/Inst_i2c_sender/data_sr_21</twSrc><twDest BELType="FF">interface/hdmi/Inst_i2c_sender/data_sr_22</twDest><twTotPathDel>0.336</twTotPathDel><twClkSkew dest = "0.761" src = "0.494">-0.267</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>interface/hdmi/Inst_i2c_sender/data_sr_21</twSrc><twDest BELType='FF'>interface/hdmi/Inst_i2c_sender/data_sr_22</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">interface/hdmi/clk</twSrcClk><twPathDel><twSite>SLICE_X47Y11.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.181</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/data_sr&lt;20&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/data_sr_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y11.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/data_sr&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y11.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.046</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/data_sr&lt;27&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/Mmux_data_sr[28]_data_sr[28]_mux_75_OUT151</twBEL><twBEL>interface/hdmi/Inst_i2c_sender/data_sr_22</twBEL></twPathDel><twLogDel>0.135</twLogDel><twRouteDel>0.201</twRouteDel><twTotDel>0.336</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">interface/hdmi/clk</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point interface/hdmi/Inst_i2c_sender/data_sr_27 (SLICE_X51Y11.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.115</twSlack><twSrc BELType="FF">interface/hdmi/Inst_i2c_sender/data_sr_26</twSrc><twDest BELType="FF">interface/hdmi/Inst_i2c_sender/data_sr_27</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew dest = "0.761" src = "0.494">-0.267</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>interface/hdmi/Inst_i2c_sender/data_sr_26</twSrc><twDest BELType='FF'>interface/hdmi/Inst_i2c_sender/data_sr_27</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">interface/hdmi/clk</twSrcClk><twPathDel><twSite>SLICE_X47Y11.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.181</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/data_sr&lt;20&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/data_sr_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y11.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.248</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/data_sr&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y11.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.047</twDelInfo><twComp>interface/hdmi/Inst_i2c_sender/data_sr&lt;27&gt;</twComp><twBEL>interface/hdmi/Inst_i2c_sender/Mmux_data_sr[28]_data_sr[28]_mux_75_OUT201</twBEL><twBEL>interface/hdmi/Inst_i2c_sender/data_sr_27</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.248</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">interface/hdmi/clk</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: TS_interface_hdmi_clk = PERIOD TIMEGRP &quot;interface_hdmi_clk&quot; TS_clk_100 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="60" type="MINLOWPULSE" name="Tcl" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="interface/hdmi/Inst_i2c_sender/initial_pause&lt;3&gt;/CLK" logResource="interface/hdmi/Inst_i2c_sender/initial_pause_0/CK" locationPin="SLICE_X40Y10.CLK" clockNet="interface/hdmi/clk"/><twPinLimit anchorID="61" type="MINHIGHPULSE" name="Tch" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="interface/hdmi/Inst_i2c_sender/initial_pause&lt;3&gt;/CLK" logResource="interface/hdmi/Inst_i2c_sender/initial_pause_0/CK" locationPin="SLICE_X40Y10.CLK" clockNet="interface/hdmi/clk"/><twPinLimit anchorID="62" type="MINPERIOD" name="Tcp" slack="9.000" period="10.000" constraintValue="10.000" deviceLimit="1.000" freqLimit="1000.000" physResource="interface/hdmi/Inst_i2c_sender/initial_pause&lt;3&gt;/CLK" logResource="interface/hdmi/Inst_i2c_sender/initial_pause_0/CK" locationPin="SLICE_X40Y10.CLK" clockNet="interface/hdmi/clk"/></twPinLimitRpt></twConst><twConst anchorID="63" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk_100 = PERIOD &quot;clk_100&quot; 10 ns HIGH 50%;" ScopeName="">TS_interface_hdmi_clk_vgax2 = PERIOD TIMEGRP &quot;interface_hdmi_clk_vgax2&quot;         TS_clk_100 / 1.8 HIGH 50%;</twConstName><twItemCnt>1123</twItemCnt><twErrCntSetup>24</twErrCntSetup><twErrCntEndPt>24</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>220</twEndPtCnt><twPathErrCnt>24</twPathErrCnt><twMinPer>8.600</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point interface/hdmi/hdmi_d_11 (SLICE_X92Y23.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.609</twSlack><twSrc BELType="FF">interface/converted_19</twSrc><twDest BELType="FF">interface/hdmi/hdmi_d_11</twDest><twTotPathDel>1.082</twTotPathDel><twClkSkew dest = "2.625" src = "3.087">0.462</twClkSkew><twDelConst>1.111</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.121" fPhaseErr="0.105" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.176</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>interface/converted_19</twSrc><twDest BELType='FF'>interface/hdmi/hdmi_d_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X92Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X92Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>interface/converted&lt;19&gt;</twComp><twBEL>interface/converted_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>interface/converted&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y23.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>interface/hdmi/hdmi_d&lt;11&gt;</twComp><twBEL>interface/hdmi/Mmux_Cb[15]_Y[15]_mux_16_OUT21</twBEL><twBEL>interface/hdmi/hdmi_d_11</twBEL></twPathDel><twLogDel>0.420</twLogDel><twRouteDel>0.662</twRouteDel><twTotDel>1.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.111">interface/hdmi/clk_vgax2</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point interface/hdmi/hdmi_d_9 (SLICE_X92Y23.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.606</twSlack><twSrc BELType="FF">interface/converted_17</twSrc><twDest BELType="FF">interface/hdmi/hdmi_d_9</twDest><twTotPathDel>1.079</twTotPathDel><twClkSkew dest = "2.625" src = "3.087">0.462</twClkSkew><twDelConst>1.111</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.121" fPhaseErr="0.105" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.176</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>interface/converted_17</twSrc><twDest BELType='FF'>interface/hdmi/hdmi_d_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X92Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X92Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>interface/converted&lt;19&gt;</twComp><twBEL>interface/converted_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y23.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>interface/converted&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y23.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.025</twDelInfo><twComp>interface/hdmi/hdmi_d&lt;11&gt;</twComp><twBEL>interface/hdmi/Mmux_Cb[15]_Y[15]_mux_16_OUT81</twBEL><twBEL>interface/hdmi/hdmi_d_9</twBEL></twPathDel><twLogDel>0.418</twLogDel><twRouteDel>0.661</twRouteDel><twTotDel>1.079</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.111">interface/hdmi/clk_vgax2</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point interface/hdmi/hdmi_d_15 (SLICE_X92Y22.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.598</twSlack><twSrc BELType="FF">interface/converted_23</twSrc><twDest BELType="FF">interface/hdmi/hdmi_d_15</twDest><twTotPathDel>1.077</twTotPathDel><twClkSkew dest = "2.627" src = "3.083">0.456</twClkSkew><twDelConst>1.111</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.121" fPhaseErr="0.105" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.176</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>interface/converted_23</twSrc><twDest BELType='FF'>interface/hdmi/hdmi_d_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X92Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_IBUF_BUFG</twSrcClk><twPathDel><twSite>SLICE_X92Y33.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>interface/converted&lt;23&gt;</twComp><twBEL>interface/converted_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y22.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>interface/converted&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>interface/hdmi/hdmi_d&lt;15&gt;</twComp><twBEL>interface/hdmi/Mmux_Cb[15]_Y[15]_mux_16_OUT61</twBEL><twBEL>interface/hdmi/hdmi_d_15</twBEL></twPathDel><twLogDel>0.420</twLogDel><twRouteDel>0.657</twRouteDel><twTotDel>1.077</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.111">interface/hdmi/clk_vgax2</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_interface_hdmi_clk_vgax2 = PERIOD TIMEGRP &quot;interface_hdmi_clk_vgax2&quot;
        TS_clk_100 / 1.8 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point interface/hdmi/vsync (SLICE_X44Y22.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.012</twSlack><twSrc BELType="FF">interface/hdmi/vcounter_0</twSrc><twDest BELType="FF">interface/hdmi/vsync</twDest><twTotPathDel>0.421</twTotPathDel><twClkSkew dest = "0.509" src = "0.100">-0.409</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>interface/hdmi/vcounter_0</twSrc><twDest BELType='FF'>interface/hdmi/vsync</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">interface/hdmi/clk_vgax2</twSrcClk><twPathDel><twSite>SLICE_X45Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.274</twDelInfo><twComp>interface/hdmi/vcounter&lt;3&gt;</twComp><twBEL>interface/hdmi/vcounter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.264</twDelInfo><twComp>interface/hdmi/vcounter&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y22.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.117</twDelInfo><twComp>interface/hdmi/vsync</twComp><twBEL>interface/hdmi/vsync_glue_set</twBEL><twBEL>interface/hdmi/vsync</twBEL></twPathDel><twLogDel>0.157</twLogDel><twRouteDel>0.264</twRouteDel><twTotDel>0.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">interface/hdmi/clk_vgax2</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point interface/hdmi/hcounter_4 (SLICE_X50Y24.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.117</twSlack><twSrc BELType="FF">interface/hdmi/hcounter_3</twSrc><twDest BELType="FF">interface/hdmi/hcounter_4</twDest><twTotPathDel>0.407</twTotPathDel><twClkSkew dest = "0.543" src = "0.253">-0.290</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>interface/hdmi/hcounter_3</twSrc><twDest BELType='FF'>interface/hdmi/hcounter_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">interface/hdmi/clk_vgax2</twSrcClk><twPathDel><twSite>SLICE_X50Y23.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>interface/hdmi/hcounter&lt;3&gt;</twComp><twBEL>interface/hdmi/hcounter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y23.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.170</twDelInfo><twComp>interface/hdmi/hcounter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y23.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>interface/hdmi/hcounter&lt;3&gt;</twComp><twBEL>interface/hdmi/Mcount_hcounter_cy&lt;3&gt;_rt</twBEL><twBEL>interface/hdmi/Mcount_hcounter_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>interface/hdmi/Mcount_hcounter_cy&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y24.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">-0.081</twDelInfo><twComp>interface/hdmi/hcounter&lt;7&gt;</twComp><twBEL>interface/hdmi/Mcount_hcounter_cy&lt;7&gt;</twBEL><twBEL>interface/hdmi/hcounter_4</twBEL></twPathDel><twLogDel>0.237</twLogDel><twRouteDel>0.170</twRouteDel><twTotDel>0.407</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">interface/hdmi/clk_vgax2</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.156</twSlack><twSrc BELType="FF">interface/hdmi/hcounter_0</twSrc><twDest BELType="FF">interface/hdmi/hcounter_4</twDest><twTotPathDel>0.446</twTotPathDel><twClkSkew dest = "0.543" src = "0.253">-0.290</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>interface/hdmi/hcounter_0</twSrc><twDest BELType='FF'>interface/hdmi/hcounter_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">interface/hdmi/clk_vgax2</twSrcClk><twPathDel><twSite>SLICE_X50Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>interface/hdmi/hcounter&lt;3&gt;</twComp><twBEL>interface/hdmi/hcounter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>interface/hdmi/hcounter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y23.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>interface/hdmi/hcounter&lt;3&gt;</twComp><twBEL>interface/hdmi/Mcount_hcounter_lut&lt;0&gt;_INV_0</twBEL><twBEL>interface/hdmi/Mcount_hcounter_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>interface/hdmi/Mcount_hcounter_cy&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y24.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">-0.081</twDelInfo><twComp>interface/hdmi/hcounter&lt;7&gt;</twComp><twBEL>interface/hdmi/Mcount_hcounter_cy&lt;7&gt;</twBEL><twBEL>interface/hdmi/hcounter_4</twBEL></twPathDel><twLogDel>0.273</twLogDel><twRouteDel>0.173</twRouteDel><twTotDel>0.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">interface/hdmi/clk_vgax2</twDestClk><twPctLog>61.2</twPctLog><twPctRoute>38.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.203</twSlack><twSrc BELType="FF">interface/hdmi/hcounter_2</twSrc><twDest BELType="FF">interface/hdmi/hcounter_4</twDest><twTotPathDel>0.493</twTotPathDel><twClkSkew dest = "0.543" src = "0.253">-0.290</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>interface/hdmi/hcounter_2</twSrc><twDest BELType='FF'>interface/hdmi/hcounter_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">interface/hdmi/clk_vgax2</twSrcClk><twPathDel><twSite>SLICE_X50Y23.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>interface/hdmi/hcounter&lt;3&gt;</twComp><twBEL>interface/hdmi/hcounter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>interface/hdmi/hcounter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y23.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>interface/hdmi/hcounter&lt;3&gt;</twComp><twBEL>interface/hdmi/Mcount_hcounter_cy&lt;2&gt;_rt</twBEL><twBEL>interface/hdmi/Mcount_hcounter_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>interface/hdmi/Mcount_hcounter_cy&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y24.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">-0.081</twDelInfo><twComp>interface/hdmi/hcounter&lt;7&gt;</twComp><twBEL>interface/hdmi/Mcount_hcounter_cy&lt;7&gt;</twBEL><twBEL>interface/hdmi/hcounter_4</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.254</twRouteDel><twTotDel>0.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">interface/hdmi/clk_vgax2</twDestClk><twPctLog>48.5</twPctLog><twPctRoute>51.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point interface/hdmi/hsync (SLICE_X50Y22.D4), 10 paths
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.121</twSlack><twSrc BELType="FF">interface/hdmi/hcounter_0</twSrc><twDest BELType="FF">interface/hdmi/hsync</twDest><twTotPathDel>0.377</twTotPathDel><twClkSkew dest = "0.314" src = "0.058">-0.256</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>interface/hdmi/hcounter_0</twSrc><twDest BELType='FF'>interface/hdmi/hsync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">interface/hdmi/clk_vgax2</twSrcClk><twPathDel><twSite>SLICE_X50Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>interface/hdmi/hcounter&lt;3&gt;</twComp><twBEL>interface/hdmi/hcounter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y22.C6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>interface/hdmi/hcounter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>interface/hdmi/hsync</twComp><twBEL>interface/hdmi/_n01171</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y22.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.119</twDelInfo><twComp>interface/hdmi/_n01171</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y22.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.084</twDelInfo><twComp>interface/hdmi/hsync</twComp><twBEL>interface/hdmi/hsync_glue_set</twBEL><twBEL>interface/hdmi/hsync</twBEL></twPathDel><twLogDel>0.125</twLogDel><twRouteDel>0.252</twRouteDel><twTotDel>0.377</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">interface/hdmi/clk_vgax2</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.161</twSlack><twSrc BELType="FF">interface/hdmi/hcounter_3</twSrc><twDest BELType="FF">interface/hdmi/hsync</twDest><twTotPathDel>0.417</twTotPathDel><twClkSkew dest = "0.314" src = "0.058">-0.256</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>interface/hdmi/hcounter_3</twSrc><twDest BELType='FF'>interface/hdmi/hsync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">interface/hdmi/clk_vgax2</twSrcClk><twPathDel><twSite>SLICE_X50Y23.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>interface/hdmi/hcounter&lt;3&gt;</twComp><twBEL>interface/hdmi/hcounter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y22.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>interface/hdmi/hcounter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>interface/hdmi/hsync</twComp><twBEL>interface/hdmi/_n01171</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y22.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.119</twDelInfo><twComp>interface/hdmi/_n01171</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y22.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.084</twDelInfo><twComp>interface/hdmi/hsync</twComp><twBEL>interface/hdmi/hsync_glue_set</twBEL><twBEL>interface/hdmi/hsync</twBEL></twPathDel><twLogDel>0.125</twLogDel><twRouteDel>0.292</twRouteDel><twTotDel>0.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">interface/hdmi/clk_vgax2</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.239</twSlack><twSrc BELType="FF">interface/hdmi/hcounter_1</twSrc><twDest BELType="FF">interface/hdmi/hsync</twDest><twTotPathDel>0.495</twTotPathDel><twClkSkew dest = "0.314" src = "0.058">-0.256</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>interface/hdmi/hcounter_1</twSrc><twDest BELType='FF'>interface/hdmi/hsync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">interface/hdmi/clk_vgax2</twSrcClk><twPathDel><twSite>SLICE_X50Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>interface/hdmi/hcounter&lt;3&gt;</twComp><twBEL>interface/hdmi/hcounter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y22.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>interface/hdmi/hcounter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>interface/hdmi/hsync</twComp><twBEL>interface/hdmi/_n01171</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y22.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.119</twDelInfo><twComp>interface/hdmi/_n01171</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y22.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.084</twDelInfo><twComp>interface/hdmi/hsync</twComp><twBEL>interface/hdmi/hsync_glue_set</twBEL><twBEL>interface/hdmi/hsync</twBEL></twPathDel><twLogDel>0.125</twLogDel><twRouteDel>0.370</twRouteDel><twTotDel>0.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">interface/hdmi/clk_vgax2</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="84"><twPinLimitBanner>Component Switching Limit Checks: TS_interface_hdmi_clk_vgax2 = PERIOD TIMEGRP &quot;interface_hdmi_clk_vgax2&quot;
        TS_clk_100 / 1.8 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="85" type="MINPERIOD" name="Tockper" slack="4.292" period="5.555" constraintValue="5.555" deviceLimit="1.263" freqLimit="791.766" physResource="hdmi_clock_OBUF/CLK" logResource="interface/hdmi/ODDR_inst/CK" locationPin="OLOGIC_X1Y23.CLK" clockNet="interface/hdmi/clk_vgax2"/><twPinLimit anchorID="86" type="MINLOWPULSE" name="Tcl" slack="4.555" period="5.555" constraintValue="2.777" deviceLimit="0.500" physResource="interface/hdmi/vcounter&lt;3&gt;/CLK" logResource="interface/hdmi/vcounter_0/CK" locationPin="SLICE_X45Y21.CLK" clockNet="interface/hdmi/clk_vgax2"/><twPinLimit anchorID="87" type="MINHIGHPULSE" name="Tch" slack="4.555" period="5.555" constraintValue="2.777" deviceLimit="0.500" physResource="interface/hdmi/vcounter&lt;3&gt;/CLK" logResource="interface/hdmi/vcounter_0/CK" locationPin="SLICE_X45Y21.CLK" clockNet="interface/hdmi/clk_vgax2"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="88"><twConstRollup name="TS_clk_100" fullName="TS_clk_100 = PERIOD TIMEGRP &quot;clk_100&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="15.179" actualRollup="15.480" errors="155" errorRollup="24" items="1554066143830" itemsRollup="6562"/><twConstRollup name="TS_interface_hdmi_clk" fullName="TS_interface_hdmi_clk = PERIOD TIMEGRP &quot;interface_hdmi_clk&quot; TS_clk_100 HIGH         50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="5.884" actualRollup="N/A" errors="0" errorRollup="0" items="5439" itemsRollup="0"/><twConstRollup name="TS_interface_hdmi_clk_vgax2" fullName="TS_interface_hdmi_clk_vgax2 = PERIOD TIMEGRP &quot;interface_hdmi_clk_vgax2&quot;         TS_clk_100 / 1.8 HIGH 50%;" type="child" depth="1" requirement="5.556" prefType="period" actual="8.600" actualRollup="N/A" errors="24" errorRollup="0" items="1123" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="89">2</twUnmetConstCnt><twDataSheet anchorID="90" twNameLen="15"><twClk2SUList anchorID="91" twDestWidth="7"><twDest>clk_100</twDest><twClk2SU><twSrc>clk_100</twSrc><twRiseRise>15.177</twRiseRise><twRiseFall>1.135</twRiseFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="92"><twErrCnt>179</twErrCnt><twScore>590175</twScore><twSetupScore>590175</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1554066150392</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>8057</twConnCnt></twConstCov><twStats anchorID="93"><twMinPer>15.179</twMinPer><twFootnote number="1" /><twMaxFreq>65.880</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Jan 23 11:11:35 2019 </twTimestamp></twFoot><twClientInfo anchorID="94"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 406 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
