Reading OpenROAD database at '/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/42-openroad-resizertimingpostgrt/top.odb'…
Reading library file at '/home/camila/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 20
[INFO] Setting input delay to: 20
[WARNING STA-0366] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.15
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   top
Die area:                 ( 0 0 ) ( 146555 157275 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1168
Number of terminals:      6
Number of snets:          2
Number of nets:           818

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 219.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 29990.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 4004.
[INFO DRT-0033] via shape region query size = 250.
[INFO DRT-0033] met2 shape region query size = 151.
[INFO DRT-0033] via2 shape region query size = 200.
[INFO DRT-0033] met3 shape region query size = 153.
[INFO DRT-0033] via3 shape region query size = 200.
[INFO DRT-0033] met4 shape region query size = 54.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 885 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 213 unique inst patterns.
[INFO DRT-0084]   Complete 494 groups.
#scanned instances     = 1168
#unique  instances     = 219
#stdCellGenAp          = 6353
#stdCellValidPlanarAp  = 14
#stdCellValidViaAp     = 5137
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 3033
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:52, elapsed time = 00:00:03, memory = 146.00 (MB), peak = 146.00 (MB)

[INFO DRT-0157] Number of guides:     6002

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 21 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 22 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 2294.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1686.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 821.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 19.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 3.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 3118 vertical wires in 1 frboxes and 1705 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 261 vertical wires in 1 frboxes and 567 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 161.75 (MB), peak = 161.75 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 162.38 (MB), peak = 162.38 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 238.60 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 217.74 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:01, memory = 202.66 (MB).
    Completing 40% with 87 violations.
    elapsed time = 00:00:01, memory = 202.66 (MB).
    Completing 50% with 87 violations.
    elapsed time = 00:00:01, memory = 202.66 (MB).
    Completing 60% with 87 violations.
    elapsed time = 00:00:03, memory = 252.54 (MB).
    Completing 70% with 134 violations.
    elapsed time = 00:00:04, memory = 279.04 (MB).
    Completing 80% with 134 violations.
    elapsed time = 00:00:05, memory = 281.04 (MB).
    Completing 90% with 213 violations.
    elapsed time = 00:00:05, memory = 281.04 (MB).
    Completing 100% with 248 violations.
    elapsed time = 00:00:06, memory = 281.10 (MB).
[INFO DRT-0199]   Number of violations = 300.
Viol/Layer         li1   mcon   met1   met2   met3
Cut Spacing          0      1      0      0      0
Metal Spacing        8      0     50      1      2
Recheck              0      0     38     14      0
Short                0      1    181      4      0
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:07, memory = 608.10 (MB), peak = 608.10 (MB)
Total wire length = 18519 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9748 um.
Total wire length on LAYER met2 = 8376 um.
Total wire length on LAYER met3 = 329 um.
Total wire length on LAYER met4 = 64 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6095.
Up-via summary (total 6095):

-----------------------
 FR_MASTERSLICE       0
            li1    3035
           met1    3010
           met2      44
           met3       6
           met4       0
-----------------------
                   6095


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 300 violations.
    elapsed time = 00:00:00, memory = 666.47 (MB).
    Completing 20% with 300 violations.
    elapsed time = 00:00:00, memory = 666.47 (MB).
    Completing 30% with 244 violations.
    elapsed time = 00:00:01, memory = 672.72 (MB).
    Completing 40% with 244 violations.
    elapsed time = 00:00:01, memory = 672.72 (MB).
    Completing 50% with 244 violations.
    elapsed time = 00:00:05, memory = 672.72 (MB).
    Completing 60% with 191 violations.
    elapsed time = 00:00:05, memory = 697.97 (MB).
    Completing 70% with 191 violations.
    elapsed time = 00:00:06, memory = 672.75 (MB).
    Completing 80% with 138 violations.
    elapsed time = 00:00:06, memory = 347.57 (MB).
    Completing 90% with 138 violations.
    elapsed time = 00:00:07, memory = 360.07 (MB).
    Completing 100% with 146 violations.
    elapsed time = 00:00:08, memory = 360.07 (MB).
[INFO DRT-0199]   Number of violations = 146.
Viol/Layer        met1   met2
Metal Spacing       23      2
Short              120      1
[INFO DRT-0267] cpu time = 00:00:26, elapsed time = 00:00:08, memory = 689.82 (MB), peak = 697.97 (MB)
Total wire length = 18440 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9702 um.
Total wire length on LAYER met2 = 8328 um.
Total wire length on LAYER met3 = 341 um.
Total wire length on LAYER met4 = 68 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6092.
Up-via summary (total 6092):

-----------------------
 FR_MASTERSLICE       0
            li1    3032
           met1    3013
           met2      40
           met3       7
           met4       0
-----------------------
                   6092


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 146 violations.
    elapsed time = 00:00:00, memory = 689.82 (MB).
    Completing 20% with 146 violations.
    elapsed time = 00:00:01, memory = 728.95 (MB).
    Completing 30% with 140 violations.
    elapsed time = 00:00:01, memory = 728.95 (MB).
    Completing 40% with 140 violations.
    elapsed time = 00:00:02, memory = 799.57 (MB).
    Completing 50% with 140 violations.
    elapsed time = 00:00:03, memory = 773.65 (MB).
    Completing 60% with 118 violations.
    elapsed time = 00:00:03, memory = 773.65 (MB).
    Completing 70% with 118 violations.
    elapsed time = 00:00:05, memory = 801.40 (MB).
    Completing 80% with 116 violations.
    elapsed time = 00:00:05, memory = 764.66 (MB).
    Completing 90% with 116 violations.
    elapsed time = 00:00:06, memory = 769.91 (MB).
    Completing 100% with 98 violations.
    elapsed time = 00:00:07, memory = 769.91 (MB).
[INFO DRT-0199]   Number of violations = 98.
Viol/Layer        met1   met2   met3
Metal Spacing       13      1      1
Short               80      3      0
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:07, memory = 830.41 (MB), peak = 830.41 (MB)
Total wire length = 18380 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9620 um.
Total wire length on LAYER met2 = 8340 um.
Total wire length on LAYER met3 = 364 um.
Total wire length on LAYER met4 = 54 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6074.
Up-via summary (total 6074):

-----------------------
 FR_MASTERSLICE       0
            li1    3032
           met1    2994
           met2      44
           met3       4
           met4       0
-----------------------
                   6074


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 98 violations.
    elapsed time = 00:00:00, memory = 866.53 (MB).
    Completing 20% with 98 violations.
    elapsed time = 00:00:00, memory = 870.28 (MB).
    Completing 30% with 98 violations.
    elapsed time = 00:00:01, memory = 870.28 (MB).
    Completing 40% with 65 violations.
    elapsed time = 00:00:01, memory = 870.28 (MB).
    Completing 50% with 65 violations.
    elapsed time = 00:00:01, memory = 870.28 (MB).
    Completing 60% with 65 violations.
    elapsed time = 00:00:02, memory = 885.28 (MB).
    Completing 70% with 26 violations.
    elapsed time = 00:00:02, memory = 885.28 (MB).
    Completing 80% with 26 violations.
    elapsed time = 00:00:02, memory = 885.28 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:02, memory = 612.67 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:03, memory = 612.67 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:03, memory = 885.30 (MB), peak = 885.30 (MB)
Total wire length = 18371 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9349 um.
Total wire length on LAYER met2 = 8399 um.
Total wire length on LAYER met3 = 567 um.
Total wire length on LAYER met4 = 54 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6143.
Up-via summary (total 6143):

-----------------------
 FR_MASTERSLICE       0
            li1    3032
           met1    3017
           met2      90
           met3       4
           met4       0
-----------------------
                   6143


[INFO DRT-0198] Complete detail routing.
Total wire length = 18371 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9349 um.
Total wire length on LAYER met2 = 8399 um.
Total wire length on LAYER met3 = 567 um.
Total wire length on LAYER met4 = 54 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 6143.
Up-via summary (total 6143):

-----------------------
 FR_MASTERSLICE       0
            li1    3032
           met1    3017
           met2      90
           met3       4
           met4       0
-----------------------
                   6143


[INFO DRT-0267] cpu time = 00:01:35, elapsed time = 00:00:27, memory = 885.30 (MB), peak = 885.30 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                98     367.85
  Tap cell                                255     319.06
  Timing Repair Buffer                     63     365.35
  Inverter                                 32     120.12
  Sequential cell                         166    3353.22
  Multi-Input combinational cell          554    4887.19
  Total                                  1168    9412.78
Writing OpenROAD database to '/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/44-openroad-detailedrouting/top.odb'…
Writing netlist to '/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/44-openroad-detailedrouting/top.nl.v'…
Writing powered netlist to '/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/44-openroad-detailedrouting/top.pnl.v'…
Writing layout to '/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/44-openroad-detailedrouting/top.def'…
Writing timing constraints to '/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/44-openroad-detailedrouting/top.sdc'…
