<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="uart_top_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="uart_top_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000000 us"></ZoomStartTime>
      <ZoomEndTime time="205.000001 us"></ZoomEndTime>
      <Cursor1Time time="112.693762 us"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="191"></NameColumnWidth>
      <ValueColumnWidth column_width="68"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="12" />
   <wave_markers>
      <marker label="" time="63802139" />
   </wave_markers>
   <wvobject type="logic" fp_name="/uart_top_tb/ACLK">
      <obj_property name="ElementShortName">ACLK</obj_property>
      <obj_property name="ObjectShortName">ACLK</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/uart_top_tb/uart_bd_wrapper0/interrupt_0">
      <obj_property name="ElementShortName">interrupt_0</obj_property>
      <obj_property name="ObjectShortName">interrupt_0</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/uart_top_tb/int0_latch">
      <obj_property name="ElementShortName">int0_latch</obj_property>
      <obj_property name="ObjectShortName">int0_latch</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/uart_top_tb/int0_clr">
      <obj_property name="ElementShortName">int0_clr</obj_property>
      <obj_property name="ObjectShortName">int0_clr</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/uart_top_tb/uart_bd_wrapper0/interrupt_1">
      <obj_property name="ElementShortName">interrupt_1</obj_property>
      <obj_property name="ObjectShortName">interrupt_1</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/uart_top_tb/int1_latch">
      <obj_property name="ElementShortName">int1_latch</obj_property>
      <obj_property name="ObjectShortName">int1_latch</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/uart_top_tb/int1_clr">
      <obj_property name="ElementShortName">int1_clr</obj_property>
      <obj_property name="ObjectShortName">int1_clr</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/uart_top_tb/uart_bd_wrapper0/UART_0_txd">
      <obj_property name="ElementShortName">UART_0_txd</obj_property>
      <obj_property name="ObjectShortName">UART_0_txd</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/uart_top_tb/uart_bd_wrapper0/UART_0_rxd">
      <obj_property name="ElementShortName">UART_0_rxd</obj_property>
      <obj_property name="ObjectShortName">UART_0_rxd</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/uart_top_tb/uart_bd_wrapper0/UART_1_txd">
      <obj_property name="ElementShortName">UART_1_txd</obj_property>
      <obj_property name="ObjectShortName">UART_1_txd</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/uart_top_tb/uart_bd_wrapper0/UART_1_rxd">
      <obj_property name="ElementShortName">UART_1_rxd</obj_property>
      <obj_property name="ObjectShortName">UART_1_rxd</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/uart_top_tb/dbg">
      <obj_property name="ElementShortName">dbg</obj_property>
      <obj_property name="ObjectShortName">dbg</obj_property>
   </wvobject>
</wave_config>
