{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1566179748349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566179748361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 19 10:55:48 2019 " "Processing started: Mon Aug 19 10:55:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566179748361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566179748361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off count_top -c count_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off count_top -c count_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566179748361 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1566179748688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1566179748688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file count_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 count_top " "Found entity 1: count_top" {  } { { "count_top.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566179757149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566179757149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file sim_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sim_count " "Found entity 1: sim_count" {  } { { "sim_count.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/sim_count.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566179757151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566179757151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.sv 2 2 " "Found 2 design units, including 2 entities, in source file count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566179757152 ""} { "Info" "ISGN_ENTITY_NAME" "2 decode_7seg " "Found entity 2: decode_7seg" {  } { { "count.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count.sv" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566179757152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566179757152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LED_task.v 0 0 " "Found 0 design units, including 0 entities, in source file LED_task.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566179757153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "count_top " "Elaborating entity \"count_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1566179757378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count count:count_inst " "Elaborating entity \"count\" for hierarchy \"count:count_inst\"" {  } { { "count_top.sv" "count_inst" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566179757411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7seg count:count_inst\|decode_7seg:decode_7seg_inst1 " "Elaborating entity \"decode_7seg\" for hierarchy \"count:count_inst\|decode_7seg:decode_7seg_inst1\"" {  } { { "count.sv" "decode_7seg_inst1" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566179757452 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1566179758108 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1566179758241 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1566179758940 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566179758940 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "count_top.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566179759128 "|count_top|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "count_top.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566179759128 "|count_top|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "count_top.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566179759128 "|count_top|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "count_top.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566179759128 "|count_top|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "count_top.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566179759128 "|count_top|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "count_top.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566179759128 "|count_top|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "count_top.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566179759128 "|count_top|sw[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[10\] " "No output dependent on input pin \"sw\[10\]\"" {  } { { "count_top.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566179759128 "|count_top|sw[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[11\] " "No output dependent on input pin \"sw\[11\]\"" {  } { { "count_top.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566179759128 "|count_top|sw[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[12\] " "No output dependent on input pin \"sw\[12\]\"" {  } { { "count_top.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566179759128 "|count_top|sw[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[13\] " "No output dependent on input pin \"sw\[13\]\"" {  } { { "count_top.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566179759128 "|count_top|sw[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[14\] " "No output dependent on input pin \"sw\[14\]\"" {  } { { "count_top.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566179759128 "|count_top|sw[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[15\] " "No output dependent on input pin \"sw\[15\]\"" {  } { { "count_top.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566179759128 "|count_top|sw[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[16\] " "No output dependent on input pin \"sw\[16\]\"" {  } { { "count_top.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566179759128 "|count_top|sw[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[17\] " "No output dependent on input pin \"sw\[17\]\"" {  } { { "count_top.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566179759128 "|count_top|sw[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "count_top.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566179759128 "|count_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "count_top.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566179759128 "|count_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "count_top.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/ktk_ch/src/count_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566179759128 "|count_top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1566179759128 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "170 " "Implemented 170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1566179759129 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1566179759129 ""} { "Info" "ICUT_CUT_TM_LCELLS" "119 " "Implemented 119 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1566179759129 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1566179759129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1199 " "Peak virtual memory: 1199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566179759202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 19 10:55:59 2019 " "Processing ended: Mon Aug 19 10:55:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566179759202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566179759202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566179759202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1566179759202 ""}
