// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _HLS_accel_HH_
#define _HLS_accel_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "HLS_accel_dsub_64cud.h"
#include "HLS_accel_dmul_64dEe.h"
#include "HLS_accel_dcmp_64eOg.h"
#include "HLS_accel_sitodp_fYi.h"
#include "HLS_accel_mac_mulg8j.h"
#include "HLS_accel_mac_mulhbi.h"
#include "HLS_accel_I_x.h"
#include "HLS_accel_output_bkb.h"
#include "HLS_accel_CONTROL_BUS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32>
struct HLS_accel : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > INPUT_STREAM_TDATA;
    sc_in< sc_logic > INPUT_STREAM_TVALID;
    sc_out< sc_logic > INPUT_STREAM_TREADY;
    sc_in< sc_lv<4> > INPUT_STREAM_TKEEP;
    sc_in< sc_lv<4> > INPUT_STREAM_TSTRB;
    sc_in< sc_lv<4> > INPUT_STREAM_TUSER;
    sc_in< sc_lv<1> > INPUT_STREAM_TLAST;
    sc_in< sc_lv<5> > INPUT_STREAM_TID;
    sc_in< sc_lv<5> > INPUT_STREAM_TDEST;
    sc_out< sc_lv<32> > OUTPUT_STREAM_TDATA;
    sc_out< sc_logic > OUTPUT_STREAM_TVALID;
    sc_in< sc_logic > OUTPUT_STREAM_TREADY;
    sc_out< sc_lv<4> > OUTPUT_STREAM_TKEEP;
    sc_out< sc_lv<4> > OUTPUT_STREAM_TSTRB;
    sc_out< sc_lv<4> > OUTPUT_STREAM_TUSER;
    sc_out< sc_lv<1> > OUTPUT_STREAM_TLAST;
    sc_out< sc_lv<5> > OUTPUT_STREAM_TID;
    sc_out< sc_lv<5> > OUTPUT_STREAM_TDEST;
    sc_in< sc_logic > s_axi_CONTROL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CONTROL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH/8> > s_axi_CONTROL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CONTROL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CONTROL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CONTROL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<4> > ap_var_for_const3;
    sc_signal< sc_lv<4> > ap_var_for_const4;
    sc_signal< sc_lv<5> > ap_var_for_const5;
    sc_signal< sc_lv<64> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    HLS_accel(sc_module_name name);
    SC_HAS_PROCESS(HLS_accel);

    ~HLS_accel();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    HLS_accel_CONTROL_BUS_s_axi<C_S_AXI_CONTROL_BUS_ADDR_WIDTH,C_S_AXI_CONTROL_BUS_DATA_WIDTH>* HLS_accel_CONTROL_BUS_s_axi_U;
    HLS_accel_I_x* I_x_U;
    HLS_accel_I_x* I_y_U;
    HLS_accel_output_bkb* output_img_U;
    HLS_accel_dsub_64cud<1,16,64,64,64>* HLS_accel_dsub_64cud_U1;
    HLS_accel_dmul_64dEe<1,18,64,64,64>* HLS_accel_dmul_64dEe_U2;
    HLS_accel_dcmp_64eOg<1,4,64,64,1>* HLS_accel_dcmp_64eOg_U3;
    HLS_accel_sitodp_fYi<1,8,32,64>* HLS_accel_sitodp_fYi_U4;
    HLS_accel_mac_mulg8j<1,5,8,8,8,8>* HLS_accel_mac_mulg8j_U5;
    HLS_accel_mac_mulg8j<1,5,8,8,8,8>* HLS_accel_mac_mulg8j_U6;
    HLS_accel_mac_mulg8j<1,5,8,8,8,8>* HLS_accel_mac_mulg8j_U7;
    HLS_accel_mac_mulg8j<1,5,8,8,8,8>* HLS_accel_mac_mulg8j_U8;
    HLS_accel_mac_mulg8j<1,5,8,8,8,8>* HLS_accel_mac_mulg8j_U9;
    HLS_accel_mac_mulg8j<1,5,8,8,8,8>* HLS_accel_mac_mulg8j_U10;
    HLS_accel_mac_mulg8j<1,5,8,8,8,8>* HLS_accel_mac_mulg8j_U11;
    HLS_accel_mac_mulg8j<1,5,8,8,8,8>* HLS_accel_mac_mulg8j_U12;
    HLS_accel_mac_mulg8j<1,5,8,8,8,8>* HLS_accel_mac_mulg8j_U13;
    HLS_accel_mac_mulg8j<1,5,8,8,8,8>* HLS_accel_mac_mulg8j_U14;
    HLS_accel_mac_mulhbi<1,5,8,8,8,8>* HLS_accel_mac_mulhbi_U15;
    HLS_accel_mac_mulhbi<1,5,8,8,8,8>* HLS_accel_mac_mulhbi_U16;
    HLS_accel_mac_mulg8j<1,5,8,8,8,8>* HLS_accel_mac_mulg8j_U17;
    HLS_accel_mac_mulg8j<1,5,8,8,8,8>* HLS_accel_mac_mulg8j_U18;
    HLS_accel_mac_mulhbi<1,5,8,8,8,8>* HLS_accel_mac_mulhbi_U19;
    regslice_both<32>* regslice_both_INPUT_STREAM_data_V_U;
    regslice_both<4>* regslice_both_INPUT_STREAM_keep_V_U;
    regslice_both<4>* regslice_both_INPUT_STREAM_strb_V_U;
    regslice_both<4>* regslice_both_INPUT_STREAM_user_V_U;
    regslice_both<1>* regslice_both_INPUT_STREAM_last_V_U;
    regslice_both<5>* regslice_both_INPUT_STREAM_id_V_U;
    regslice_both<5>* regslice_both_INPUT_STREAM_dest_V_U;
    regslice_both<32>* regslice_both_OUTPUT_STREAM_data_V_U;
    regslice_both<4>* regslice_both_OUTPUT_STREAM_keep_V_U;
    regslice_both<4>* regslice_both_OUTPUT_STREAM_strb_V_U;
    regslice_both<4>* regslice_both_OUTPUT_STREAM_user_V_U;
    regslice_both<1>* regslice_both_OUTPUT_STREAM_last_V_U;
    regslice_both<5>* regslice_both_OUTPUT_STREAM_id_V_U;
    regslice_both<5>* regslice_both_OUTPUT_STREAM_dest_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<13> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > INPUT_STREAM_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln126_fu_579_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln136_fu_650_p2;
    sc_signal< sc_logic > OUTPUT_STREAM_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter5;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<1> > icmp_ln149_reg_1855;
    sc_signal< sc_lv<1> > icmp_ln149_reg_1855_pp3_iter4_reg;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter6;
    sc_signal< sc_lv<1> > icmp_ln149_reg_1855_pp3_iter5_reg;
    sc_signal< sc_lv<17> > indvar_flatten_reg_385;
    sc_signal< sc_lv<9> > y_0_i_reg_396;
    sc_signal< sc_lv<9> > x_0_i_reg_408;
    sc_signal< sc_lv<17> > indvar_flatten6_reg_420;
    sc_signal< sc_lv<9> > y1_0_i_reg_431;
    sc_signal< sc_lv<9> > x2_0_i_reg_443;
    sc_signal< sc_lv<16> > indvar_flatten13_reg_455;
    sc_signal< sc_lv<8> > y_0_i_i_reg_466;
    sc_signal< sc_lv<8> > x_0_i_i_reg_478;
    sc_signal< sc_lv<17> > indvar_flatten20_reg_489;
    sc_signal< sc_lv<9> > y5_0_i_reg_500;
    sc_signal< sc_lv<9> > x6_0_i_reg_512;
    sc_signal< sc_lv<8> > I_x_q1;
    sc_signal< sc_lv<8> > reg_571;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< bool > ap_block_state14_pp2_stage2_iter0;
    sc_signal< bool > ap_block_state19_pp2_stage2_iter1;
    sc_signal< bool > ap_block_state24_pp2_stage2_iter2;
    sc_signal< bool > ap_block_state29_pp2_stage2_iter3;
    sc_signal< bool > ap_block_state34_pp2_stage2_iter4;
    sc_signal< bool > ap_block_state39_pp2_stage2_iter5;
    sc_signal< bool > ap_block_state44_pp2_stage2_iter6;
    sc_signal< bool > ap_block_state49_pp2_stage2_iter7;
    sc_signal< bool > ap_block_state54_pp2_stage2_iter8;
    sc_signal< bool > ap_block_state59_pp2_stage2_iter9;
    sc_signal< bool > ap_block_state64_pp2_stage2_iter10;
    sc_signal< bool > ap_block_state69_pp2_stage2_iter11;
    sc_signal< bool > ap_block_state74_pp2_stage2_iter12;
    sc_signal< bool > ap_block_state79_pp2_stage2_iter13;
    sc_signal< bool > ap_block_state84_pp2_stage2_iter14;
    sc_signal< bool > ap_block_pp2_stage2_11001;
    sc_signal< sc_lv<1> > icmp_ln56_reg_1394;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_state12_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state17_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state22_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state27_pp2_stage0_iter3;
    sc_signal< bool > ap_block_state32_pp2_stage0_iter4;
    sc_signal< bool > ap_block_state37_pp2_stage0_iter5;
    sc_signal< bool > ap_block_state42_pp2_stage0_iter6;
    sc_signal< bool > ap_block_state47_pp2_stage0_iter7;
    sc_signal< bool > ap_block_state52_pp2_stage0_iter8;
    sc_signal< bool > ap_block_state57_pp2_stage0_iter9;
    sc_signal< bool > ap_block_state62_pp2_stage0_iter10;
    sc_signal< bool > ap_block_state67_pp2_stage0_iter11;
    sc_signal< bool > ap_block_state72_pp2_stage0_iter12;
    sc_signal< bool > ap_block_state77_pp2_stage0_iter13;
    sc_signal< bool > ap_block_state82_pp2_stage0_iter14;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<8> > I_y_q1;
    sc_signal< sc_lv<8> > reg_575;
    sc_signal< sc_lv<1> > icmp_ln126_reg_1302;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln126_reg_1302_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln126_reg_1302_pp0_iter2_reg;
    sc_signal< sc_lv<17> > add_ln126_fu_585_p2;
    sc_signal< sc_lv<9> > y_fu_591_p2;
    sc_signal< sc_lv<9> > y_reg_1311;
    sc_signal< sc_lv<1> > icmp_ln127_fu_597_p2;
    sc_signal< sc_lv<1> > icmp_ln127_reg_1316;
    sc_signal< sc_lv<8> > pixel_8_fu_603_p1;
    sc_signal< sc_lv<8> > pixel_8_reg_1322;
    sc_signal< sc_lv<8> > pixel_8_reg_1322_pp0_iter1_reg;
    sc_signal< sc_lv<8> > pixel_8_reg_1322_pp0_iter2_reg;
    sc_signal< sc_lv<9> > select_ln131_fu_607_p3;
    sc_signal< sc_lv<9> > select_ln131_reg_1327;
    sc_signal< sc_lv<9> > select_ln131_1_fu_614_p3;
    sc_signal< sc_lv<9> > select_ln131_1_reg_1332;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<9> > x_fu_620_p2;
    sc_signal< sc_lv<18> > add_ln131_fu_640_p2;
    sc_signal< sc_lv<18> > add_ln131_reg_1343;
    sc_signal< sc_lv<1> > icmp_ln136_reg_1348;
    sc_signal< bool > ap_block_state7_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state8_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state9_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state10_pp1_stage0_iter3;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln136_reg_1348_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln136_reg_1348_pp1_iter2_reg;
    sc_signal< sc_lv<17> > add_ln136_fu_656_p2;
    sc_signal< sc_lv<9> > y_2_fu_662_p2;
    sc_signal< sc_lv<9> > y_2_reg_1357;
    sc_signal< sc_lv<1> > icmp_ln137_fu_668_p2;
    sc_signal< sc_lv<1> > icmp_ln137_reg_1362;
    sc_signal< sc_lv<8> > pixel_8_1_fu_674_p1;
    sc_signal< sc_lv<8> > pixel_8_1_reg_1368;
    sc_signal< sc_lv<8> > pixel_8_1_reg_1368_pp1_iter1_reg;
    sc_signal< sc_lv<8> > pixel_8_1_reg_1368_pp1_iter2_reg;
    sc_signal< sc_lv<9> > select_ln141_fu_678_p3;
    sc_signal< sc_lv<9> > select_ln141_reg_1373;
    sc_signal< sc_lv<9> > select_ln141_1_fu_685_p3;
    sc_signal< sc_lv<9> > select_ln141_1_reg_1378;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<9> > x_1_fu_691_p2;
    sc_signal< sc_lv<18> > add_ln141_fu_711_p2;
    sc_signal< sc_lv<18> > add_ln141_reg_1389;
    sc_signal< sc_lv<1> > icmp_ln56_fu_721_p2;
    sc_signal< sc_lv<1> > icmp_ln56_reg_1394_pp2_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln56_reg_1394_pp2_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln56_reg_1394_pp2_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln56_reg_1394_pp2_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln56_reg_1394_pp2_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln56_reg_1394_pp2_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln56_reg_1394_pp2_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln56_reg_1394_pp2_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln56_reg_1394_pp2_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln56_reg_1394_pp2_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln56_reg_1394_pp2_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln56_reg_1394_pp2_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln56_reg_1394_pp2_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln56_reg_1394_pp2_iter14_reg;
    sc_signal< sc_lv<16> > add_ln56_fu_727_p2;
    sc_signal< sc_lv<16> > add_ln56_reg_1398;
    sc_signal< sc_lv<1> > icmp_ln57_fu_733_p2;
    sc_signal< sc_lv<1> > icmp_ln57_reg_1403;
    sc_signal< sc_lv<8> > select_ln75_fu_739_p3;
    sc_signal< sc_lv<8> > select_ln75_reg_1409;
    sc_signal< sc_lv<8> > add_ln66_fu_747_p2;
    sc_signal< sc_lv<8> > add_ln66_reg_1416;
    sc_signal< sc_lv<8> > add_ln66_1_fu_753_p2;
    sc_signal< sc_lv<8> > add_ln66_1_reg_1421;
    sc_signal< sc_lv<8> > select_ln75_3_fu_765_p3;
    sc_signal< sc_lv<8> > select_ln75_3_reg_1426;
    sc_signal< sc_lv<8> > x_2_fu_787_p2;
    sc_signal< sc_lv<8> > x_2_reg_1441;
    sc_signal< sc_lv<8> > select_ln75_1_fu_807_p3;
    sc_signal< sc_lv<8> > select_ln75_1_reg_1458;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage1;
    sc_signal< bool > ap_block_state13_pp2_stage1_iter0;
    sc_signal< bool > ap_block_state18_pp2_stage1_iter1;
    sc_signal< bool > ap_block_state23_pp2_stage1_iter2;
    sc_signal< bool > ap_block_state28_pp2_stage1_iter3;
    sc_signal< bool > ap_block_state33_pp2_stage1_iter4;
    sc_signal< bool > ap_block_state38_pp2_stage1_iter5;
    sc_signal< bool > ap_block_state43_pp2_stage1_iter6;
    sc_signal< bool > ap_block_state48_pp2_stage1_iter7;
    sc_signal< bool > ap_block_state53_pp2_stage1_iter8;
    sc_signal< bool > ap_block_state58_pp2_stage1_iter9;
    sc_signal< bool > ap_block_state63_pp2_stage1_iter10;
    sc_signal< bool > ap_block_state68_pp2_stage1_iter11;
    sc_signal< bool > ap_block_state73_pp2_stage1_iter12;
    sc_signal< bool > ap_block_state78_pp2_stage1_iter13;
    sc_signal< bool > ap_block_state83_pp2_stage1_iter14;
    sc_signal< bool > ap_block_pp2_stage1_11001;
    sc_signal< sc_lv<8> > select_ln75_2_fu_813_p3;
    sc_signal< sc_lv<8> > select_ln75_2_reg_1465;
    sc_signal< sc_lv<8> > add_ln67_fu_819_p2;
    sc_signal< sc_lv<8> > add_ln67_reg_1471;
    sc_signal< sc_lv<8> > grp_fu_547_p2;
    sc_signal< sc_lv<8> > mul_ln68_7_reg_1517;
    sc_signal< sc_lv<8> > grp_fu_553_p2;
    sc_signal< sc_lv<8> > mul_ln69_7_reg_1522;
    sc_signal< sc_lv<8> > mul_ln70_7_fu_875_p2;
    sc_signal< sc_lv<8> > mul_ln70_7_reg_1527;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage3;
    sc_signal< bool > ap_block_state15_pp2_stage3_iter0;
    sc_signal< bool > ap_block_state20_pp2_stage3_iter1;
    sc_signal< bool > ap_block_state25_pp2_stage3_iter2;
    sc_signal< bool > ap_block_state30_pp2_stage3_iter3;
    sc_signal< bool > ap_block_state35_pp2_stage3_iter4;
    sc_signal< bool > ap_block_state40_pp2_stage3_iter5;
    sc_signal< bool > ap_block_state45_pp2_stage3_iter6;
    sc_signal< bool > ap_block_state50_pp2_stage3_iter7;
    sc_signal< bool > ap_block_state55_pp2_stage3_iter8;
    sc_signal< bool > ap_block_state60_pp2_stage3_iter9;
    sc_signal< bool > ap_block_state65_pp2_stage3_iter10;
    sc_signal< bool > ap_block_state70_pp2_stage3_iter11;
    sc_signal< bool > ap_block_state75_pp2_stage3_iter12;
    sc_signal< bool > ap_block_state80_pp2_stage3_iter13;
    sc_signal< bool > ap_block_state85_pp2_stage3_iter14;
    sc_signal< bool > ap_block_pp2_stage3_11001;
    sc_signal< sc_lv<8> > I_x_load_1_reg_1542;
    sc_signal< sc_lv<8> > I_y_load_1_reg_1549;
    sc_signal< sc_lv<8> > I_x_q0;
    sc_signal< sc_lv<8> > I_x_load_3_reg_1566;
    sc_signal< sc_lv<8> > I_y_q0;
    sc_signal< sc_lv<8> > I_y_load_3_reg_1573;
    sc_signal< sc_lv<64> > zext_ln68_4_fu_911_p1;
    sc_signal< sc_lv<64> > zext_ln68_4_reg_1580;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage4;
    sc_signal< bool > ap_block_state16_pp2_stage4_iter0;
    sc_signal< bool > ap_block_state21_pp2_stage4_iter1;
    sc_signal< bool > ap_block_state26_pp2_stage4_iter2;
    sc_signal< bool > ap_block_state31_pp2_stage4_iter3;
    sc_signal< bool > ap_block_state36_pp2_stage4_iter4;
    sc_signal< bool > ap_block_state41_pp2_stage4_iter5;
    sc_signal< bool > ap_block_state46_pp2_stage4_iter6;
    sc_signal< bool > ap_block_state51_pp2_stage4_iter7;
    sc_signal< bool > ap_block_state56_pp2_stage4_iter8;
    sc_signal< bool > ap_block_state61_pp2_stage4_iter9;
    sc_signal< bool > ap_block_state66_pp2_stage4_iter10;
    sc_signal< bool > ap_block_state71_pp2_stage4_iter11;
    sc_signal< bool > ap_block_state76_pp2_stage4_iter12;
    sc_signal< bool > ap_block_state81_pp2_stage4_iter13;
    sc_signal< bool > ap_block_pp2_stage4_11001;
    sc_signal< sc_lv<64> > zext_ln68_4_reg_1580_pp2_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln68_4_reg_1580_pp2_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln68_4_reg_1580_pp2_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln68_4_reg_1580_pp2_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln68_4_reg_1580_pp2_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln68_4_reg_1580_pp2_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln68_4_reg_1580_pp2_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln68_4_reg_1580_pp2_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln68_4_reg_1580_pp2_iter9_reg;
    sc_signal< sc_lv<64> > zext_ln68_4_reg_1580_pp2_iter10_reg;
    sc_signal< sc_lv<64> > zext_ln68_4_reg_1580_pp2_iter11_reg;
    sc_signal< sc_lv<64> > zext_ln68_4_reg_1580_pp2_iter12_reg;
    sc_signal< sc_lv<64> > zext_ln68_4_reg_1580_pp2_iter13_reg;
    sc_signal< sc_lv<8> > I_x_load_5_reg_1595;
    sc_signal< sc_lv<8> > I_y_load_5_reg_1602;
    sc_signal< sc_lv<8> > I_x_load_6_reg_1609;
    sc_signal< sc_lv<8> > I_y_load_6_reg_1616;
    sc_signal< sc_lv<8> > grp_fu_559_p2;
    sc_signal< sc_lv<8> > sum_reg_1623;
    sc_signal< sc_lv<8> > grp_fu_565_p2;
    sc_signal< sc_lv<8> > sum_2_reg_1628;
    sc_signal< sc_lv<8> > I_x_load_2_reg_1633;
    sc_signal< sc_lv<8> > mul_ln68_2_reg_1638;
    sc_signal< sc_lv<8> > I_y_load_2_reg_1643;
    sc_signal< sc_lv<8> > mul_ln69_2_reg_1648;
    sc_signal< sc_lv<8> > I_x_load_4_reg_1653;
    sc_signal< sc_lv<8> > mul_ln68_4_reg_1658;
    sc_signal< sc_lv<8> > I_y_load_4_reg_1663;
    sc_signal< sc_lv<8> > mul_ln69_4_reg_1668;
    sc_signal< sc_lv<8> > grp_fu_1216_p3;
    sc_signal< sc_lv<8> > add_ln41_4_reg_1673;
    sc_signal< sc_lv<8> > grp_fu_1223_p3;
    sc_signal< sc_lv<8> > add_ln41_12_reg_1678;
    sc_signal< sc_lv<8> > grp_fu_1230_p3;
    sc_signal< sc_lv<8> > add_ln41_20_reg_1683;
    sc_signal< sc_lv<8> > sum_4_fu_917_p2;
    sc_signal< sc_lv<8> > sum_4_reg_1688;
    sc_signal< sc_lv<8> > mul_ln70_2_fu_923_p2;
    sc_signal< sc_lv<8> > mul_ln70_2_reg_1693;
    sc_signal< sc_lv<8> > mul_ln70_4_fu_927_p2;
    sc_signal< sc_lv<8> > mul_ln70_4_reg_1698;
    sc_signal< sc_lv<8> > grp_fu_1237_p3;
    sc_signal< sc_lv<8> > add_ln41_reg_1703;
    sc_signal< sc_lv<8> > grp_fu_1247_p3;
    sc_signal< sc_lv<8> > add_ln41_1_reg_1708;
    sc_signal< sc_lv<8> > grp_fu_1242_p3;
    sc_signal< sc_lv<8> > add_ln41_8_reg_1713;
    sc_signal< sc_lv<8> > add_ln41_2_fu_931_p2;
    sc_signal< sc_lv<8> > add_ln41_2_reg_1718;
    sc_signal< sc_lv<8> > grp_fu_1257_p3;
    sc_signal< sc_lv<8> > add_ln41_3_reg_1723;
    sc_signal< sc_lv<8> > grp_fu_1252_p3;
    sc_signal< sc_lv<8> > add_ln41_9_reg_1728;
    sc_signal< sc_lv<8> > grp_fu_1262_p3;
    sc_signal< sc_lv<8> > add_ln41_11_reg_1733;
    sc_signal< sc_lv<8> > sum_1_fu_939_p2;
    sc_signal< sc_lv<8> > sum_1_reg_1738;
    sc_signal< sc_lv<8> > sum_3_fu_952_p2;
    sc_signal< sc_lv<8> > sum_3_reg_1743;
    sc_signal< sc_lv<8> > grp_fu_1267_p3;
    sc_signal< sc_lv<8> > add_ln41_16_reg_1748;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_lv<6> > tmp_20_fu_967_p4;
    sc_signal< sc_lv<6> > tmp_20_reg_1753;
    sc_signal< sc_lv<6> > tmp_21_fu_986_p4;
    sc_signal< sc_lv<6> > tmp_21_reg_1758;
    sc_signal< sc_lv<6> > add_ln81_fu_996_p2;
    sc_signal< sc_lv<6> > add_ln81_reg_1763;
    sc_signal< sc_lv<8> > add_ln41_18_fu_1002_p2;
    sc_signal< sc_lv<8> > add_ln41_18_reg_1768;
    sc_signal< sc_lv<8> > add_ln41_22_fu_1006_p2;
    sc_signal< sc_lv<8> > add_ln41_22_reg_1773;
    sc_signal< sc_lv<32> > zext_ln81_fu_1010_p1;
    sc_signal< sc_lv<6> > tmp_23_reg_1783;
    sc_signal< sc_lv<16> > mul_ln80_fu_1052_p2;
    sc_signal< sc_lv<16> > mul_ln80_reg_1788;
    sc_signal< sc_lv<32> > zext_ln80_2_fu_1061_p1;
    sc_signal< sc_lv<16> > mul_ln80_1_fu_1069_p2;
    sc_signal< sc_lv<16> > mul_ln80_1_reg_1798;
    sc_signal< sc_lv<32> > zext_ln80_4_fu_1075_p1;
    sc_signal< sc_lv<64> > grp_fu_540_p1;
    sc_signal< sc_lv<64> > trace_M_reg_1808;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_lv<64> > tmp_reg_1814;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< sc_lv<64> > tmp_1_reg_1819;
    sc_signal< sc_lv<64> > grp_fu_528_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter7;
    sc_signal< sc_lv<64> > grp_fu_524_p2;
    sc_signal< sc_lv<64> > det_M_reg_1829;
    sc_signal< sc_lv<64> > det_M_reg_1829_pp2_iter8_reg;
    sc_signal< sc_lv<64> > det_M_reg_1829_pp2_iter9_reg;
    sc_signal< sc_lv<64> > det_M_reg_1829_pp2_iter10_reg;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter10;
    sc_signal< sc_lv<64> > R_reg_1839;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter13;
    sc_signal< sc_lv<1> > icmp_ln85_fu_1096_p2;
    sc_signal< sc_lv<1> > icmp_ln85_reg_1845;
    sc_signal< sc_lv<1> > icmp_ln85_1_fu_1102_p2;
    sc_signal< sc_lv<1> > icmp_ln85_1_reg_1850;
    sc_signal< sc_lv<1> > icmp_ln149_fu_1119_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< bool > ap_block_state87_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state88_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state89_pp3_stage0_iter2;
    sc_signal< bool > ap_block_state90_pp3_stage0_iter3;
    sc_signal< bool > ap_block_state91_pp3_stage0_iter4;
    sc_signal< bool > ap_block_state92_pp3_stage0_iter5;
    sc_signal< bool > ap_block_state92_io;
    sc_signal< bool > ap_block_state93_pp3_stage0_iter6;
    sc_signal< bool > ap_block_state93_io;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln149_reg_1855_pp3_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln149_reg_1855_pp3_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln149_reg_1855_pp3_iter3_reg;
    sc_signal< sc_lv<17> > add_ln149_fu_1125_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<9> > y_4_fu_1131_p2;
    sc_signal< sc_lv<9> > y_4_reg_1864;
    sc_signal< sc_lv<1> > icmp_ln150_fu_1137_p2;
    sc_signal< sc_lv<1> > icmp_ln150_reg_1869;
    sc_signal< sc_lv<9> > select_ln149_fu_1143_p3;
    sc_signal< sc_lv<9> > select_ln149_reg_1875;
    sc_signal< sc_lv<9> > select_ln149_1_fu_1150_p3;
    sc_signal< sc_lv<9> > select_ln149_1_reg_1881;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_lv<8> > trunc_ln149_fu_1156_p1;
    sc_signal< sc_lv<8> > trunc_ln149_reg_1887;
    sc_signal< sc_lv<9> > x_3_fu_1160_p2;
    sc_signal< sc_lv<16> > idx_fu_1187_p2;
    sc_signal< sc_lv<16> > idx_reg_1897;
    sc_signal< sc_lv<18> > add_ln152_fu_1196_p2;
    sc_signal< sc_lv<18> > add_ln152_reg_1902;
    sc_signal< sc_lv<1> > icmp_ln153_fu_1206_p2;
    sc_signal< sc_lv<1> > icmp_ln153_reg_1912;
    sc_signal< sc_lv<1> > icmp_ln153_reg_1912_pp3_iter4_reg;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state12;
    sc_signal< bool > ap_block_pp2_stage4_subdone;
    sc_signal< bool > ap_block_pp2_stage3_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter14;
    sc_signal< sc_logic > ap_CS_fsm_state86;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state87;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter4;
    sc_signal< sc_lv<16> > I_x_address0;
    sc_signal< sc_logic > I_x_ce0;
    sc_signal< sc_logic > I_x_we0;
    sc_signal< sc_lv<16> > I_x_address1;
    sc_signal< sc_logic > I_x_ce1;
    sc_signal< sc_lv<16> > I_y_address0;
    sc_signal< sc_logic > I_y_ce0;
    sc_signal< sc_logic > I_y_we0;
    sc_signal< sc_lv<16> > I_y_address1;
    sc_signal< sc_logic > I_y_ce1;
    sc_signal< sc_lv<16> > output_img_address0;
    sc_signal< sc_logic > output_img_ce0;
    sc_signal< sc_logic > output_img_we0;
    sc_signal< sc_lv<1> > output_img_d0;
    sc_signal< sc_lv<1> > output_img_q0;
    sc_signal< sc_lv<9> > ap_phi_mux_y_0_i_phi_fu_400_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_x_0_i_phi_fu_412_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_y1_0_i_phi_fu_435_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_x2_0_i_phi_fu_447_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_indvar_flatten13_phi_fu_459_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<8> > ap_phi_mux_y_0_i_i_phi_fu_470_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_x_0_i_i_phi_fu_482_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_y5_0_i_phi_fu_504_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_x6_0_i_phi_fu_516_p4;
    sc_signal< sc_lv<64> > zext_ln131_1_fu_646_p1;
    sc_signal< sc_lv<64> > zext_ln141_1_fu_717_p1;
    sc_signal< sc_lv<64> > zext_ln68_5_fu_781_p1;
    sc_signal< sc_lv<64> > zext_ln68_8_fu_801_p1;
    sc_signal< sc_lv<64> > zext_ln68_1_fu_832_p1;
    sc_signal< bool > ap_block_pp2_stage1;
    sc_signal< sc_lv<64> > zext_ln68_3_fu_845_p1;
    sc_signal< sc_lv<64> > zext_ln68_2_fu_857_p1;
    sc_signal< bool > ap_block_pp2_stage2;
    sc_signal< sc_lv<64> > zext_ln68_7_fu_869_p1;
    sc_signal< sc_lv<64> > zext_ln68_fu_887_p1;
    sc_signal< bool > ap_block_pp2_stage3;
    sc_signal< sc_lv<64> > zext_ln68_6_fu_899_p1;
    sc_signal< bool > ap_block_pp2_stage4;
    sc_signal< sc_lv<64> > zext_ln152_1_fu_1202_p1;
    sc_signal< bool > ap_block_pp3_stage0_01001;
    sc_signal< sc_lv<64> > grp_fu_524_p0;
    sc_signal< sc_lv<64> > grp_fu_524_p1;
    sc_signal< sc_lv<64> > grp_fu_528_p0;
    sc_signal< sc_lv<64> > grp_fu_528_p1;
    sc_signal< sc_lv<32> > grp_fu_540_p0;
    sc_signal< sc_lv<8> > grp_fu_547_p0;
    sc_signal< sc_lv<8> > grp_fu_547_p1;
    sc_signal< sc_lv<8> > grp_fu_553_p0;
    sc_signal< sc_lv<8> > grp_fu_553_p1;
    sc_signal< sc_lv<8> > grp_fu_559_p0;
    sc_signal< sc_lv<8> > grp_fu_559_p1;
    sc_signal< sc_lv<8> > grp_fu_565_p0;
    sc_signal< sc_lv<8> > grp_fu_565_p1;
    sc_signal< sc_lv<17> > tmp_5_fu_626_p3;
    sc_signal< sc_lv<18> > zext_ln127_fu_633_p1;
    sc_signal< sc_lv<18> > zext_ln131_fu_637_p1;
    sc_signal< sc_lv<17> > tmp_10_fu_697_p3;
    sc_signal< sc_lv<18> > zext_ln137_fu_704_p1;
    sc_signal< sc_lv<18> > zext_ln141_fu_708_p1;
    sc_signal< sc_lv<8> > add_ln66_2_fu_759_p2;
    sc_signal< sc_lv<16> > tmp_16_fu_773_p3;
    sc_signal< sc_lv<16> > tmp_19_fu_793_p3;
    sc_signal< sc_lv<16> > tmp_12_fu_824_p3;
    sc_signal< sc_lv<16> > tmp_14_fu_838_p3;
    sc_signal< sc_lv<16> > tmp_13_fu_851_p3;
    sc_signal< sc_lv<16> > tmp_18_fu_863_p3;
    sc_signal< sc_lv<8> > mul_ln70_7_fu_875_p0;
    sc_signal< sc_lv<8> > mul_ln70_7_fu_875_p1;
    sc_signal< sc_lv<16> > tmp_11_fu_881_p3;
    sc_signal< sc_lv<16> > tmp_17_fu_893_p3;
    sc_signal< sc_lv<16> > tmp_15_fu_905_p3;
    sc_signal< sc_lv<8> > grp_fu_1272_p3;
    sc_signal< sc_lv<8> > add_ln41_6_fu_935_p2;
    sc_signal< sc_lv<8> > grp_fu_1278_p3;
    sc_signal< sc_lv<8> > add_ln41_14_fu_948_p2;
    sc_signal< sc_lv<8> > add_ln41_10_fu_944_p2;
    sc_signal< sc_lv<8> > mul_ln44_fu_961_p1;
    sc_signal< sc_lv<18> > mul_ln44_fu_961_p2;
    sc_signal< sc_lv<8> > mul_ln44_1_fu_980_p1;
    sc_signal< sc_lv<18> > mul_ln44_1_fu_980_p2;
    sc_signal< sc_lv<8> > grp_fu_1284_p3;
    sc_signal< sc_lv<8> > grp_fu_1296_p3;
    sc_signal< sc_lv<8> > grp_fu_1290_p3;
    sc_signal< sc_lv<8> > sum_5_fu_1020_p2;
    sc_signal< sc_lv<8> > mul_ln44_2_fu_1028_p1;
    sc_signal< sc_lv<18> > mul_ln44_2_fu_1028_p2;
    sc_signal< sc_lv<8> > sext_ln44_fu_1014_p1;
    sc_signal< sc_lv<8> > sext_ln44_1_fu_1017_p1;
    sc_signal< sc_lv<8> > mul_ln80_fu_1052_p0;
    sc_signal< sc_lv<8> > mul_ln80_fu_1052_p1;
    sc_signal< sc_lv<8> > sext_ln44_2_fu_1058_p1;
    sc_signal< sc_lv<8> > mul_ln80_1_fu_1069_p0;
    sc_signal< sc_lv<16> > zext_ln80_3_fu_1065_p1;
    sc_signal< sc_lv<8> > mul_ln80_1_fu_1069_p1;
    sc_signal< sc_lv<64> > bitcast_ln85_fu_1079_p1;
    sc_signal< sc_lv<11> > tmp_4_fu_1082_p4;
    sc_signal< sc_lv<52> > trunc_ln85_fu_1092_p1;
    sc_signal< sc_lv<1> > or_ln85_fu_1108_p2;
    sc_signal< sc_lv<1> > grp_fu_535_p2;
    sc_signal< sc_lv<17> > tmp_22_fu_1173_p3;
    sc_signal< sc_lv<16> > zext_ln150_fu_1184_p1;
    sc_signal< sc_lv<16> > shl_ln151_mid2_fu_1166_p3;
    sc_signal< sc_lv<18> > zext_ln150_1_fu_1180_p1;
    sc_signal< sc_lv<18> > zext_ln152_fu_1193_p1;
    sc_signal< bool > ap_block_pp2_stage0_00001;
    sc_signal< sc_logic > ap_CS_fsm_state94;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_data_V_U_apdone_blk;
    sc_signal< sc_lv<13> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp2_stage1_subdone;
    sc_signal< bool > ap_block_pp2_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > INPUT_STREAM_TDATA_int;
    sc_signal< sc_logic > INPUT_STREAM_TVALID_int;
    sc_signal< sc_logic > INPUT_STREAM_TREADY_int;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > INPUT_STREAM_TKEEP_int;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > INPUT_STREAM_TSTRB_int;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_user_V_U_apdone_blk;
    sc_signal< sc_lv<4> > INPUT_STREAM_TUSER_int;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > INPUT_STREAM_TLAST_int;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_id_V_U_apdone_blk;
    sc_signal< sc_lv<5> > INPUT_STREAM_TID_int;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_dest_V_U_apdone_blk;
    sc_signal< sc_lv<5> > INPUT_STREAM_TDEST_int;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_dest_V_U_ack_in;
    sc_signal< sc_lv<32> > OUTPUT_STREAM_TDATA_int;
    sc_signal< sc_logic > OUTPUT_STREAM_TVALID_int;
    sc_signal< sc_logic > OUTPUT_STREAM_TREADY_int;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_data_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_keep_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_strb_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_strb_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_user_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_user_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_id_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_id_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_dest_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_dest_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_dest_V_U_vld_out;
    sc_signal< sc_lv<18> > mul_ln44_1_fu_980_p10;
    sc_signal< sc_lv<18> > mul_ln44_2_fu_1028_p10;
    sc_signal< sc_lv<18> > mul_ln44_fu_961_p10;
    sc_signal< sc_lv<16> > mul_ln80_fu_1052_p00;
    sc_signal< sc_lv<16> > mul_ln80_fu_1052_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<13> ap_ST_fsm_state1;
    static const sc_lv<13> ap_ST_fsm_pp0_stage0;
    static const sc_lv<13> ap_ST_fsm_state6;
    static const sc_lv<13> ap_ST_fsm_pp1_stage0;
    static const sc_lv<13> ap_ST_fsm_state11;
    static const sc_lv<13> ap_ST_fsm_pp2_stage0;
    static const sc_lv<13> ap_ST_fsm_pp2_stage1;
    static const sc_lv<13> ap_ST_fsm_pp2_stage2;
    static const sc_lv<13> ap_ST_fsm_pp2_stage3;
    static const sc_lv<13> ap_ST_fsm_pp2_stage4;
    static const sc_lv<13> ap_ST_fsm_state86;
    static const sc_lv<13> ap_ST_fsm_pp3_stage0;
    static const sc_lv<13> ap_ST_fsm_state94;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<64> ap_const_lv64_3FA47AE147AE147B;
    static const sc_lv<64> ap_const_lv64_407F400000000000;
    static const sc_lv<17> ap_const_lv17_10000;
    static const sc_lv<17> ap_const_lv17_1;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<16> ap_const_lv16_FC04;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<18> ap_const_lv18_1C8;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<52> ap_const_lv52_0;
    static const sc_lv<16> ap_const_lv16_FFFF;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_INPUT_STREAM_TDATA_blk_n();
    void thread_INPUT_STREAM_TREADY();
    void thread_INPUT_STREAM_TREADY_int();
    void thread_I_x_address0();
    void thread_I_x_address1();
    void thread_I_x_ce0();
    void thread_I_x_ce1();
    void thread_I_x_we0();
    void thread_I_y_address0();
    void thread_I_y_address1();
    void thread_I_y_ce0();
    void thread_I_y_ce1();
    void thread_I_y_we0();
    void thread_OUTPUT_STREAM_TDATA_blk_n();
    void thread_OUTPUT_STREAM_TDATA_int();
    void thread_OUTPUT_STREAM_TVALID();
    void thread_OUTPUT_STREAM_TVALID_int();
    void thread_add_ln126_fu_585_p2();
    void thread_add_ln131_fu_640_p2();
    void thread_add_ln136_fu_656_p2();
    void thread_add_ln141_fu_711_p2();
    void thread_add_ln149_fu_1125_p2();
    void thread_add_ln152_fu_1196_p2();
    void thread_add_ln41_10_fu_944_p2();
    void thread_add_ln41_14_fu_948_p2();
    void thread_add_ln41_18_fu_1002_p2();
    void thread_add_ln41_22_fu_1006_p2();
    void thread_add_ln41_2_fu_931_p2();
    void thread_add_ln41_6_fu_935_p2();
    void thread_add_ln56_fu_727_p2();
    void thread_add_ln66_1_fu_753_p2();
    void thread_add_ln66_2_fu_759_p2();
    void thread_add_ln66_fu_747_p2();
    void thread_add_ln67_fu_819_p2();
    void thread_add_ln81_fu_996_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp2_stage1();
    void thread_ap_CS_fsm_pp2_stage2();
    void thread_ap_CS_fsm_pp2_stage3();
    void thread_ap_CS_fsm_pp2_stage4();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state86();
    void thread_ap_CS_fsm_state94();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_00001();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp2_stage1();
    void thread_ap_block_pp2_stage1_11001();
    void thread_ap_block_pp2_stage1_subdone();
    void thread_ap_block_pp2_stage2();
    void thread_ap_block_pp2_stage2_11001();
    void thread_ap_block_pp2_stage2_subdone();
    void thread_ap_block_pp2_stage3();
    void thread_ap_block_pp2_stage3_11001();
    void thread_ap_block_pp2_stage3_subdone();
    void thread_ap_block_pp2_stage4();
    void thread_ap_block_pp2_stage4_11001();
    void thread_ap_block_pp2_stage4_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_01001();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_state10_pp1_stage0_iter3();
    void thread_ap_block_state12_pp2_stage0_iter0();
    void thread_ap_block_state13_pp2_stage1_iter0();
    void thread_ap_block_state14_pp2_stage2_iter0();
    void thread_ap_block_state15_pp2_stage3_iter0();
    void thread_ap_block_state16_pp2_stage4_iter0();
    void thread_ap_block_state17_pp2_stage0_iter1();
    void thread_ap_block_state18_pp2_stage1_iter1();
    void thread_ap_block_state19_pp2_stage2_iter1();
    void thread_ap_block_state20_pp2_stage3_iter1();
    void thread_ap_block_state21_pp2_stage4_iter1();
    void thread_ap_block_state22_pp2_stage0_iter2();
    void thread_ap_block_state23_pp2_stage1_iter2();
    void thread_ap_block_state24_pp2_stage2_iter2();
    void thread_ap_block_state25_pp2_stage3_iter2();
    void thread_ap_block_state26_pp2_stage4_iter2();
    void thread_ap_block_state27_pp2_stage0_iter3();
    void thread_ap_block_state28_pp2_stage1_iter3();
    void thread_ap_block_state29_pp2_stage2_iter3();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp2_stage3_iter3();
    void thread_ap_block_state31_pp2_stage4_iter3();
    void thread_ap_block_state32_pp2_stage0_iter4();
    void thread_ap_block_state33_pp2_stage1_iter4();
    void thread_ap_block_state34_pp2_stage2_iter4();
    void thread_ap_block_state35_pp2_stage3_iter4();
    void thread_ap_block_state36_pp2_stage4_iter4();
    void thread_ap_block_state37_pp2_stage0_iter5();
    void thread_ap_block_state38_pp2_stage1_iter5();
    void thread_ap_block_state39_pp2_stage2_iter5();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state40_pp2_stage3_iter5();
    void thread_ap_block_state41_pp2_stage4_iter5();
    void thread_ap_block_state42_pp2_stage0_iter6();
    void thread_ap_block_state43_pp2_stage1_iter6();
    void thread_ap_block_state44_pp2_stage2_iter6();
    void thread_ap_block_state45_pp2_stage3_iter6();
    void thread_ap_block_state46_pp2_stage4_iter6();
    void thread_ap_block_state47_pp2_stage0_iter7();
    void thread_ap_block_state48_pp2_stage1_iter7();
    void thread_ap_block_state49_pp2_stage2_iter7();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state50_pp2_stage3_iter7();
    void thread_ap_block_state51_pp2_stage4_iter7();
    void thread_ap_block_state52_pp2_stage0_iter8();
    void thread_ap_block_state53_pp2_stage1_iter8();
    void thread_ap_block_state54_pp2_stage2_iter8();
    void thread_ap_block_state55_pp2_stage3_iter8();
    void thread_ap_block_state56_pp2_stage4_iter8();
    void thread_ap_block_state57_pp2_stage0_iter9();
    void thread_ap_block_state58_pp2_stage1_iter9();
    void thread_ap_block_state59_pp2_stage2_iter9();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state60_pp2_stage3_iter9();
    void thread_ap_block_state61_pp2_stage4_iter9();
    void thread_ap_block_state62_pp2_stage0_iter10();
    void thread_ap_block_state63_pp2_stage1_iter10();
    void thread_ap_block_state64_pp2_stage2_iter10();
    void thread_ap_block_state65_pp2_stage3_iter10();
    void thread_ap_block_state66_pp2_stage4_iter10();
    void thread_ap_block_state67_pp2_stage0_iter11();
    void thread_ap_block_state68_pp2_stage1_iter11();
    void thread_ap_block_state69_pp2_stage2_iter11();
    void thread_ap_block_state70_pp2_stage3_iter11();
    void thread_ap_block_state71_pp2_stage4_iter11();
    void thread_ap_block_state72_pp2_stage0_iter12();
    void thread_ap_block_state73_pp2_stage1_iter12();
    void thread_ap_block_state74_pp2_stage2_iter12();
    void thread_ap_block_state75_pp2_stage3_iter12();
    void thread_ap_block_state76_pp2_stage4_iter12();
    void thread_ap_block_state77_pp2_stage0_iter13();
    void thread_ap_block_state78_pp2_stage1_iter13();
    void thread_ap_block_state79_pp2_stage2_iter13();
    void thread_ap_block_state7_pp1_stage0_iter0();
    void thread_ap_block_state80_pp2_stage3_iter13();
    void thread_ap_block_state81_pp2_stage4_iter13();
    void thread_ap_block_state82_pp2_stage0_iter14();
    void thread_ap_block_state83_pp2_stage1_iter14();
    void thread_ap_block_state84_pp2_stage2_iter14();
    void thread_ap_block_state85_pp2_stage3_iter14();
    void thread_ap_block_state87_pp3_stage0_iter0();
    void thread_ap_block_state88_pp3_stage0_iter1();
    void thread_ap_block_state89_pp3_stage0_iter2();
    void thread_ap_block_state8_pp1_stage0_iter1();
    void thread_ap_block_state90_pp3_stage0_iter3();
    void thread_ap_block_state91_pp3_stage0_iter4();
    void thread_ap_block_state92_io();
    void thread_ap_block_state92_pp3_stage0_iter5();
    void thread_ap_block_state93_io();
    void thread_ap_block_state93_pp3_stage0_iter6();
    void thread_ap_block_state9_pp1_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter0_state7();
    void thread_ap_condition_pp2_exit_iter0_state12();
    void thread_ap_condition_pp3_exit_iter0_state87();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_phi_mux_indvar_flatten13_phi_fu_459_p4();
    void thread_ap_phi_mux_x2_0_i_phi_fu_447_p4();
    void thread_ap_phi_mux_x6_0_i_phi_fu_516_p4();
    void thread_ap_phi_mux_x_0_i_i_phi_fu_482_p4();
    void thread_ap_phi_mux_x_0_i_phi_fu_412_p4();
    void thread_ap_phi_mux_y1_0_i_phi_fu_435_p4();
    void thread_ap_phi_mux_y5_0_i_phi_fu_504_p4();
    void thread_ap_phi_mux_y_0_i_i_phi_fu_470_p4();
    void thread_ap_phi_mux_y_0_i_phi_fu_400_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_bitcast_ln85_fu_1079_p1();
    void thread_grp_fu_524_p0();
    void thread_grp_fu_524_p1();
    void thread_grp_fu_528_p0();
    void thread_grp_fu_528_p1();
    void thread_grp_fu_540_p0();
    void thread_grp_fu_547_p0();
    void thread_grp_fu_547_p1();
    void thread_grp_fu_547_p2();
    void thread_grp_fu_553_p0();
    void thread_grp_fu_553_p1();
    void thread_grp_fu_553_p2();
    void thread_grp_fu_559_p0();
    void thread_grp_fu_559_p1();
    void thread_grp_fu_559_p2();
    void thread_grp_fu_565_p0();
    void thread_grp_fu_565_p1();
    void thread_grp_fu_565_p2();
    void thread_icmp_ln126_fu_579_p2();
    void thread_icmp_ln127_fu_597_p2();
    void thread_icmp_ln136_fu_650_p2();
    void thread_icmp_ln137_fu_668_p2();
    void thread_icmp_ln149_fu_1119_p2();
    void thread_icmp_ln150_fu_1137_p2();
    void thread_icmp_ln153_fu_1206_p2();
    void thread_icmp_ln56_fu_721_p2();
    void thread_icmp_ln57_fu_733_p2();
    void thread_icmp_ln85_1_fu_1102_p2();
    void thread_icmp_ln85_fu_1096_p2();
    void thread_idx_fu_1187_p2();
    void thread_mul_ln44_1_fu_980_p1();
    void thread_mul_ln44_1_fu_980_p10();
    void thread_mul_ln44_1_fu_980_p2();
    void thread_mul_ln44_2_fu_1028_p1();
    void thread_mul_ln44_2_fu_1028_p10();
    void thread_mul_ln44_2_fu_1028_p2();
    void thread_mul_ln44_fu_961_p1();
    void thread_mul_ln44_fu_961_p10();
    void thread_mul_ln44_fu_961_p2();
    void thread_mul_ln70_2_fu_923_p2();
    void thread_mul_ln70_4_fu_927_p2();
    void thread_mul_ln70_7_fu_875_p0();
    void thread_mul_ln70_7_fu_875_p1();
    void thread_mul_ln70_7_fu_875_p2();
    void thread_mul_ln80_1_fu_1069_p0();
    void thread_mul_ln80_1_fu_1069_p1();
    void thread_mul_ln80_1_fu_1069_p2();
    void thread_mul_ln80_fu_1052_p0();
    void thread_mul_ln80_fu_1052_p00();
    void thread_mul_ln80_fu_1052_p1();
    void thread_mul_ln80_fu_1052_p10();
    void thread_mul_ln80_fu_1052_p2();
    void thread_or_ln85_fu_1108_p2();
    void thread_output_img_address0();
    void thread_output_img_ce0();
    void thread_output_img_d0();
    void thread_output_img_we0();
    void thread_pixel_8_1_fu_674_p1();
    void thread_pixel_8_fu_603_p1();
    void thread_select_ln131_1_fu_614_p3();
    void thread_select_ln131_fu_607_p3();
    void thread_select_ln141_1_fu_685_p3();
    void thread_select_ln141_fu_678_p3();
    void thread_select_ln149_1_fu_1150_p3();
    void thread_select_ln149_fu_1143_p3();
    void thread_select_ln75_1_fu_807_p3();
    void thread_select_ln75_2_fu_813_p3();
    void thread_select_ln75_3_fu_765_p3();
    void thread_select_ln75_fu_739_p3();
    void thread_sext_ln44_1_fu_1017_p1();
    void thread_sext_ln44_2_fu_1058_p1();
    void thread_sext_ln44_fu_1014_p1();
    void thread_shl_ln151_mid2_fu_1166_p3();
    void thread_sum_1_fu_939_p2();
    void thread_sum_3_fu_952_p2();
    void thread_sum_4_fu_917_p2();
    void thread_sum_5_fu_1020_p2();
    void thread_tmp_10_fu_697_p3();
    void thread_tmp_11_fu_881_p3();
    void thread_tmp_12_fu_824_p3();
    void thread_tmp_13_fu_851_p3();
    void thread_tmp_14_fu_838_p3();
    void thread_tmp_15_fu_905_p3();
    void thread_tmp_16_fu_773_p3();
    void thread_tmp_17_fu_893_p3();
    void thread_tmp_18_fu_863_p3();
    void thread_tmp_19_fu_793_p3();
    void thread_tmp_20_fu_967_p4();
    void thread_tmp_21_fu_986_p4();
    void thread_tmp_22_fu_1173_p3();
    void thread_tmp_4_fu_1082_p4();
    void thread_tmp_5_fu_626_p3();
    void thread_trunc_ln149_fu_1156_p1();
    void thread_trunc_ln85_fu_1092_p1();
    void thread_x_1_fu_691_p2();
    void thread_x_2_fu_787_p2();
    void thread_x_3_fu_1160_p2();
    void thread_x_fu_620_p2();
    void thread_y_2_fu_662_p2();
    void thread_y_4_fu_1131_p2();
    void thread_y_fu_591_p2();
    void thread_zext_ln127_fu_633_p1();
    void thread_zext_ln131_1_fu_646_p1();
    void thread_zext_ln131_fu_637_p1();
    void thread_zext_ln137_fu_704_p1();
    void thread_zext_ln141_1_fu_717_p1();
    void thread_zext_ln141_fu_708_p1();
    void thread_zext_ln150_1_fu_1180_p1();
    void thread_zext_ln150_fu_1184_p1();
    void thread_zext_ln152_1_fu_1202_p1();
    void thread_zext_ln152_fu_1193_p1();
    void thread_zext_ln68_1_fu_832_p1();
    void thread_zext_ln68_2_fu_857_p1();
    void thread_zext_ln68_3_fu_845_p1();
    void thread_zext_ln68_4_fu_911_p1();
    void thread_zext_ln68_5_fu_781_p1();
    void thread_zext_ln68_6_fu_899_p1();
    void thread_zext_ln68_7_fu_869_p1();
    void thread_zext_ln68_8_fu_801_p1();
    void thread_zext_ln68_fu_887_p1();
    void thread_zext_ln80_2_fu_1061_p1();
    void thread_zext_ln80_3_fu_1065_p1();
    void thread_zext_ln80_4_fu_1075_p1();
    void thread_zext_ln81_fu_1010_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
