Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/rcampos/fpga/git/fpga-final/inferida-newproj/uart_tx.v" into library work
Parsing module <uart_tx>.
Analyzing Verilog file "/home/rcampos/fpga/git/fpga-final/inferida-newproj/uart_rx.v" into library work
Parsing module <uart_rx>.
Analyzing Verilog file "/home/rcampos/fpga/git/fpga-final/inferida-newproj/mod_m_counter.v" into library work
Parsing module <mod_m_counter>.
Analyzing Verilog file "/home/rcampos/fpga/git/fpga-final/inferida-newproj/fifo.v" into library work
Parsing module <fifo>.
Analyzing Verilog file "/home/rcampos/fpga/git/fpga-final/inferida-newproj/div3.v" into library work
Parsing module <div3>.
Analyzing Verilog file "/home/rcampos/fpga/git/fpga-final/inferida-newproj/uart.v" into library work
Parsing module <uart>.
Analyzing Verilog file "/home/rcampos/fpga/git/fpga-final/inferida-newproj/meminferida.v" into library work
Parsing module <meminferida>.
Analyzing Verilog file "/home/rcampos/fpga/git/fpga-final/inferida-newproj/bwfilter.v" into library work
Parsing module <bwfilter>.
Analyzing Verilog file "/home/rcampos/fpga/git/fpga-final/inferida-newproj/procseq.v" into library work
Parsing module <procseq>.
Analyzing Verilog file "/home/rcampos/fpga/git/fpga-final/inferida-newproj/main.v" into library work
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <procseq>.

Elaborating module <meminferida(RAM_ADDR_BITS=13,RAM_WIDTH=24)>.
Reading initialization file \"gioconda.hex\".
WARNING:HDLCompiler:1670 - "/home/rcampos/fpga/git/fpga-final/inferida-newproj/meminferida.v" Line 39: Signal <image> in initial block is partially initialized.
WARNING:HDLCompiler:1127 - "/home/rcampos/fpga/git/fpga-final/inferida-newproj/procseq.v" Line 57: Assignment to dummy ignored, since the identifier is never used

Elaborating module <uart>.

Elaborating module <mod_m_counter(M=326,N=9)>.
WARNING:HDLCompiler:413 - "/home/rcampos/fpga/git/fpga-final/inferida-newproj/mod_m_counter.v" Line 26: Result of 32-bit expression is truncated to fit in 9-bit target.

Elaborating module <uart_rx(DBIT=8,SB_TICK=16)>.

Elaborating module <fifo(B=8,W=2)>.

Elaborating module <fifo(B=8,W=13)>.

Elaborating module <uart_tx(DBIT=8,SB_TICK=16)>.
WARNING:HDLCompiler:1127 - "/home/rcampos/fpga/git/fpga-final/inferida-newproj/procseq.v" Line 68: Assignment to tx_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/rcampos/fpga/git/fpga-final/inferida-newproj/procseq.v" Line 69: Assignment to dummy ignored, since the identifier is never used

Elaborating module <bwfilter>.

Elaborating module <div3>.
WARNING:HDLCompiler:1127 - "/home/rcampos/fpga/git/fpga-final/inferida-newproj/procseq.v" Line 77: Assignment to state_reg ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/rcampos/fpga/git/fpga-final/inferida-newproj/procseq.v" Line 92: Result of 32-bit expression is truncated to fit in 13-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "/home/rcampos/fpga/git/fpga-final/inferida-newproj/main.v".
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <procseq>.
    Related source file is "/home/rcampos/fpga/git/fpga-final/inferida-newproj/procseq.v".
        ADDR_BITS = 13
INFO:Xst:3210 - "/home/rcampos/fpga/git/fpga-final/inferida-newproj/procseq.v" line 64: Output port <r_data> of the instance <uart_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/rcampos/fpga/git/fpga-final/inferida-newproj/procseq.v" line 64: Output port <tx_full> of the instance <uart_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/rcampos/fpga/git/fpga-final/inferida-newproj/procseq.v" line 64: Output port <rx_empty> of the instance <uart_unit> is unconnected or connected to loadless signal.
    Found 13-bit register for signal <addr_reg>.
    Found 14-bit adder for signal <n0014[13:0]> created at line 92.
    Found 13-bit comparator greater for signal <addr_reg[12]_PWR_2_o_LessThan_6_o> created at line 92
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <procseq> synthesized.

Synthesizing Unit <meminferida>.
    Related source file is "/home/rcampos/fpga/git/fpga-final/inferida-newproj/meminferida.v".
        RAM_WIDTH = 24
        RAM_ADDR_BITS = 13
    Found 8192x24-bit single-port RAM <Mram_image> for signal <image>.
    Found 24-bit register for signal <DO>.
    Summary:
	inferred   1 RAM(s).
	inferred  24 D-type flip-flop(s).
Unit <meminferida> synthesized.

Synthesizing Unit <uart>.
    Related source file is "/home/rcampos/fpga/git/fpga-final/inferida-newproj/uart.v".
        DBIT = 8
        SB_TICK = 16
        DVSR = 326
        DVSR_BIT = 9
        FIFO_W = 2
INFO:Xst:3210 - "/home/rcampos/fpga/git/fpga-final/inferida-newproj/uart.v" line 28: Output port <q> of the instance <baud_gen_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/rcampos/fpga/git/fpga-final/inferida-newproj/uart.v" line 35: Output port <full> of the instance <fifo_rx_unit> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <uart> synthesized.

Synthesizing Unit <mod_m_counter>.
    Related source file is "/home/rcampos/fpga/git/fpga-final/inferida-newproj/mod_m_counter.v".
        N = 9
        M = 326
    Found 9-bit register for signal <r_reg>.
    Found 10-bit adder for signal <n0013[9:0]> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mod_m_counter> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "/home/rcampos/fpga/git/fpga-final/inferida-newproj/uart_rx.v".
        DBIT = 8
        SB_TICK = 16
    Found 4-bit register for signal <s_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 8-bit register for signal <b_reg>.
    Found 2-bit register for signal <state_reg>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <n_reg[2]_GND_6_o_add_16_OUT> created at line 79.
    Found 4-bit adder for signal <s_reg[3]_GND_6_o_add_29_OUT> created at line 91.
    Found 4-bit 4-to-1 multiplexer for signal <s_next> created at line 53.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx> synthesized.

Synthesizing Unit <fifo_1>.
    Related source file is "/home/rcampos/fpga/git/fpga-final/inferida-newproj/fifo.v".
        B = 8
        W = 2
    Found 4x8-bit dual-port RAM <Mram_array_reg> for signal <array_reg>.
    Found 2-bit register for signal <r_ptr_reg>.
    Found 2-bit register for signal <w_ptr_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 1-bit register for signal <full_reg>.
    Found 2-bit adder for signal <w_ptr_succ> created at line 54.
    Found 2-bit adder for signal <r_ptr_succ> created at line 55.
    Found 2-bit comparator not equal for signal <w_ptr_reg[1]_r_ptr_reg[1]_equal_10_o> created at line 76
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <fifo_1> synthesized.

Synthesizing Unit <fifo_2>.
    Related source file is "/home/rcampos/fpga/git/fpga-final/inferida-newproj/fifo.v".
        B = 8
        W = 13
    Found 8192x8-bit dual-port RAM <Mram_array_reg> for signal <array_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 13-bit register for signal <r_ptr_reg>.
    Found 13-bit register for signal <w_ptr_reg>.
    Found 1-bit register for signal <full_reg>.
    Found 13-bit adder for signal <w_ptr_succ> created at line 54.
    Found 13-bit adder for signal <r_ptr_succ> created at line 55.
    Found 13-bit comparator not equal for signal <w_ptr_reg[12]_r_ptr_reg[12]_equal_10_o> created at line 76
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <fifo_2> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "/home/rcampos/fpga/git/fpga-final/inferida-newproj/uart_tx.v".
        DBIT = 8
        SB_TICK = 16
    Found 1-bit register for signal <tx_reg>.
    Found 4-bit register for signal <s_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 8-bit register for signal <b_reg>.
    Found 2-bit register for signal <state_reg>.
    Found finite state machine <FSM_1> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <n_reg[2]_GND_11_o_add_17_OUT> created at line 93.
    Found 4-bit adder for signal <s_reg[3]_GND_11_o_add_30_OUT> created at line 108.
    Found 4-bit 4-to-1 multiplexer for signal <s_next> created at line 58.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx> synthesized.

Synthesizing Unit <bwfilter>.
    Related source file is "/home/rcampos/fpga/git/fpga-final/inferida-newproj/bwfilter.v".
    Found 9-bit adder for signal <n0024[8:0]> created at line 34.
    Found 10-bit adder for signal <n0018> created at line 34.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <bwfilter> synthesized.

Synthesizing Unit <div3>.
    Related source file is "/home/rcampos/fpga/git/fpga-final/inferida-newproj/div3.v".
    Found 10x15-bit multiplier for signal <n0004> created at line 28.
    Summary:
	inferred   1 Multiplier(s).
Unit <div3> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 4x8-bit dual-port RAM                                 : 1
 8192x24-bit single-port RAM                           : 1
 8192x8-bit dual-port RAM                              : 1
# Multipliers                                          : 1
 15x10-bit multiplier                                  : 1
# Adders/Subtractors                                   : 12
 10-bit adder                                          : 2
 13-bit adder                                          : 2
 14-bit adder                                          : 1
 2-bit adder                                           : 2
 3-bit adder                                           : 2
 4-bit adder                                           : 2
 9-bit adder                                           : 1
# Registers                                            : 18
 1-bit register                                        : 5
 13-bit register                                       : 3
 2-bit register                                        : 2
 24-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 2
 8-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 3
 13-bit comparator greater                             : 1
 13-bit comparator not equal                           : 1
 2-bit comparator not equal                            : 1
# Multiplexers                                         : 24
 1-bit 2-to-1 multiplexer                              : 4
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 12
 4-bit 4-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <uart_rx_unit> is unconnected in block <uart_unit>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <fifo_rx_unit> is unconnected in block <uart_unit>.
   It will be removed from the design.

Synthesizing (advanced) Unit <bwfilter>.
	Adder/Subtractor <Madd_n0018> in block <bwfilter> and  <div1/Mmult_n0004> in block <bwfilter> are combined into a MULT with pre-adder <div1/Mmult_n00041>.
Unit <bwfilter> synthesized (advanced).

Synthesizing (advanced) Unit <fifo_1>.
The following registers are absorbed into counter <r_ptr_reg>: 1 register on signal <r_ptr_reg>.
The following registers are absorbed into counter <w_ptr_reg>: 1 register on signal <w_ptr_reg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_array_reg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <w_ptr_reg>     |          |
    |     diA            | connected to signal <w_data>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     addrB          | connected to signal <r_ptr_reg>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <fifo_2>.
The following registers are absorbed into counter <r_ptr_reg>: 1 register on signal <r_ptr_reg>.
The following registers are absorbed into counter <w_ptr_reg>: 1 register on signal <w_ptr_reg>.
INFO:Xst:3217 - HDL ADVISOR - Register <b_reg> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_array_reg> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <full_reg>      | low      |
    |     addrA          | connected to signal <w_ptr_reg>     |          |
    |     diA            | connected to signal <w_data>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     addrB          | connected to signal <r_ptr_reg>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_array_reg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
Unit <fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <meminferida>.
INFO:Xst:3226 - The RAM <Mram_image> will be implemented as a BLOCK RAM, absorbing the following register(s): <DO>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 24-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <DO>            |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <meminferida> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx>.
The following registers are absorbed into counter <n_reg>: 1 register on signal <n_reg>.
Unit <uart_rx> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <n_reg>: 1 register on signal <n_reg>.
Unit <uart_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 4x8-bit dual-port distributed RAM                     : 1
 8192x24-bit single-port block RAM                     : 1
 8192x8-bit dual-port distributed RAM                  : 1
# MACs                                                 : 1
 15x10-to-25-bit Mult with pre-adder                   : 1
# Adders/Subtractors                                   : 7
 10-bit adder                                          : 1
 13-bit adder                                          : 1
 14-bit adder                                          : 1
 2-bit adder                                           : 1
 4-bit adder                                           : 2
 9-bit adder                                           : 1
# Counters                                             : 6
 13-bit up counter                                     : 2
 2-bit up counter                                      : 2
 3-bit up counter                                      : 2
# Registers                                            : 51
 Flip-Flops                                            : 51
# Comparators                                          : 3
 13-bit comparator greater                             : 1
 13-bit comparator not equal                           : 1
 2-bit comparator not equal                            : 1
# Multiplexers                                         : 22
 1-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 12
 4-bit 4-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2973 - All outputs of instance <uart_unit/fifo_rx_unit> of block <fifo_1> are unconnected in block <procseq>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <uart_unit/uart_rx_unit> of block <uart_rx> are unconnected in block <procseq>. Underlying logic will be removed.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <proc/uart_unit/uart_tx_unit/FSM_1> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
WARNING:Xst:1710 - FF/Latch <r_ptr_reg_0> (without init value) has a constant value of 0 in block <fifo_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_ptr_reg_1> (without init value) has a constant value of 0 in block <fifo_1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <main> ...

Optimizing unit <procseq> ...

Optimizing unit <fifo_2> ...

Optimizing unit <mod_m_counter> ...

Optimizing unit <uart_rx> ...

Optimizing unit <fifo_1> ...

Optimizing unit <uart_tx> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 31.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 68
 Flip-Flops                                            : 68

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 743
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 48
#      LUT2                        : 28
#      LUT3                        : 30
#      LUT4                        : 7
#      LUT5                        : 6
#      LUT6                        : 488
#      MUXCY                       : 61
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 60
# FlipFlops/Latches                : 68
#      FDC                         : 28
#      FDCE                        : 38
#      FDP                         : 1
#      FDPE                        : 1
# RAMS                             : 524
#      RAM64M                      : 256
#      RAM64X1D                    : 256
#      RAMB16BWER                  : 12
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 2
#      IBUF                        : 1
#      OBUF                        : 1
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              68  out of  18224     0%  
 Number of Slice LUTs:                 2148  out of   9112    23%  
    Number used as Logic:               612  out of   9112     6%  
    Number used as Memory:             1536  out of   2176    70%  
       Number used as RAM:             1536

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2161
   Number with an unused Flip Flop:    2093  out of   2161    96%  
   Number with an unused LUT:            13  out of   2161     0%  
   Number of fully used LUT-FF pairs:    55  out of   2161     2%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   3  out of    232     1%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               12  out of     32    37%  
    Number using Block RAM only:         12
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 592   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 12.811ns (Maximum Frequency: 78.057MHz)
   Minimum input arrival time before clock: 3.318ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 12.811ns (frequency: 78.057MHz)
  Total number of paths / destination ports: 266979 / 6405
-------------------------------------------------------------------------
Delay:               12.811ns (Levels of Logic = 12)
  Source:            proc/src/Mram_image9 (RAM)
  Destination:       proc/uart_unit/fifo_tx_unit/Mram_array_reg113 (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: proc/src/Mram_image9 to proc/uart_unit/fifo_tx_unit/Mram_array_reg113
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA0    1   1.850   0.684  proc/src/Mram_image9 (proc/DO<16>)
     LUT2:I0->O            1   0.203   0.000  proc/bw/Madd_n0024[8:0]_lut<0> (proc/bw/Madd_n0024[8:0]_lut<0>)
     MUXCY:S->O            1   0.172   0.000  proc/bw/Madd_n0024[8:0]_cy<0> (proc/bw/Madd_n0024[8:0]_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  proc/bw/Madd_n0024[8:0]_cy<1> (proc/bw/Madd_n0024[8:0]_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  proc/bw/Madd_n0024[8:0]_cy<2> (proc/bw/Madd_n0024[8:0]_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  proc/bw/Madd_n0024[8:0]_cy<3> (proc/bw/Madd_n0024[8:0]_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  proc/bw/Madd_n0024[8:0]_cy<4> (proc/bw/Madd_n0024[8:0]_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  proc/bw/Madd_n0024[8:0]_cy<5> (proc/bw/Madd_n0024[8:0]_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  proc/bw/Madd_n0024[8:0]_cy<6> (proc/bw/Madd_n0024[8:0]_cy<6>)
     MUXCY:CI->O           1   0.213   0.579  proc/bw/Madd_n0024[8:0]_cy<7> (proc/bw/Madd_n0024[8:0]_cy<7>)
     DSP48A1:D8->M19     129   4.257   2.182  proc/bw/div1/Mmult_n00041 (proc/bw/hack_ret<3>)
     LUT3:I0->O            7   0.205   0.774  proc/bw/Mmux_ret1_SW0 (N2)
     LUT6:I5->O           19   0.205   1.071  proc/bw/Mmux_ret1 (proc/data_dst<0>)
     RAM64M:DIA                0.303          proc/uart_unit/fifo_tx_unit/Mram_array_reg3
    ----------------------------------------
    Total                     12.811ns (7.522ns logic, 5.289ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 68 / 68
-------------------------------------------------------------------------
Offset:              3.318ns (Levels of Logic = 1)
  Source:            sw (PAD)
  Destination:       proc/addr_reg_12 (FF)
  Destination Clock: clk rising

  Data Path: sw to proc/addr_reg_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            68   1.222   1.666  sw_IBUF (sw_IBUF)
     FDC:CLR                   0.430          proc/addr_reg_0
    ----------------------------------------
    Total                      3.318ns (1.652ns logic, 1.666ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            proc/uart_unit/uart_tx_unit/tx_reg (FF)
  Destination:       tx (PAD)
  Source Clock:      clk rising

  Data Path: proc/uart_unit/uart_tx_unit/tx_reg to tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  proc/uart_unit/uart_tx_unit/tx_reg (proc/uart_unit/uart_tx_unit/tx_reg)
     OBUF:I->O                 2.571          tx_OBUF (tx)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.811|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 12.78 secs
 
--> 


Total memory usage is 413700 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    9 (   0 filtered)

