digraph "" {
	StateSFD -> Fifo_rd	 [weight=2.0];
	StateSFD -> TxEn_tmp	 [weight=2.0];
	StateSFD -> Tx_pkt_length_rmon	 [weight=2.0];
	StateSFD -> MAC_header_slot_tmp	 [weight=2.0];
	StateSFD -> CRC_init	 [weight=2.0];
	CRS -> Collision	 [weight=1.0];
	CRS -> Next_state	 [weight=13.0];
	Random_time_meet -> Next_state	 [weight=2.0];
	StateFCS -> CRC_rd	 [weight=2.0];
	StateFCS -> TxEn_tmp	 [weight=2.0];
	StateFCS -> Tx_pkt_length_rmon	 [weight=1.0];
	StateJam -> JamCounter	 [weight=3.0];
	StateJam -> RetryCnt	 [weight=1.0];
	StateJam -> TxEn_tmp	 [weight=2.0];
	StateJam -> Fifo_rd_retry	 [weight=2.0];
	StateJam -> Random_init	 [weight=2.0];
	StateFFEmptyDrop -> Fifo_rd	 [weight=2.0];
	StateFFEmptyDrop -> PktDrpEvenPtr	 [weight=1.0];
	StateFFEmptyDrop -> Tx_apply_rmon_tmp	 [weight=2.0];
	StateFFEmptyDrop -> Tx_apply_rmon	 [weight=2.0];
	StateFFEmptyDrop -> Tx_pkt_err_type_rmon	 [weight=3.0];
	Current_state -> xon_gen_complete	 [weight=2.0];
	Current_state -> xoff_gen_complete	 [weight=2.0];
	Current_state -> Fifo_rd	 [weight=8.0];
	Current_state -> JamCounter	 [weight=3.0];
	Current_state -> TxD_tmp	 [weight=22.0];
	Current_state -> MAC_tx_addr_rd	 [weight=2.0];
	Current_state -> RetryCnt	 [weight=3.0];
	Current_state -> PktDrpEvenPtr	 [weight=2.0];
	Current_state -> CRC_rd	 [weight=2.0];
	Current_state -> TxEn_tmp	 [weight=14.0];
	Current_state -> Tx_pkt_type_rmon	 [weight=2.0];
	Current_state -> Fifo_rd_retry	 [weight=2.0];
	Current_state -> Tx_pkt_length_rmon	 [weight=6.0];
	Current_state -> Preamble_counter	 [weight=2.0];
	Current_state -> pause_counter	 [weight=2.0];
	Current_state -> Tx_apply_rmon_tmp	 [weight=4.0];
	Current_state -> Random_init	 [weight=2.0];
	Current_state -> Tx_apply_rmon	 [weight=4.0];
	Current_state -> IPLengthCounter	 [weight=5.0];
	Current_state -> PADCounter	 [weight=2.0];
	Current_state -> Tx_pkt_err_type_rmon	 [weight=7.0];
	Current_state -> MAC_header_slot_tmp	 [weight=2.0];
	Current_state -> Data_en	 [weight=6.0];
	Current_state -> IFG_counter	 [weight=2.0];
	Current_state -> CRC_init	 [weight=2.0];
	Current_state -> Fifo_rd_finish	 [weight=2.0];
	Current_state -> Next_state	 [weight=53.0];
	xon_gen -> xon_gen_complete	 [weight=2.0];
	xon_gen -> Fifo_rd	 [weight=2.0];
	xon_gen -> TxD_tmp	 [weight=2.0];
	xon_gen -> Next_state	 [weight=4.0];
	Fifo_rd -> MAC_tx_addr_init	 [weight=2.0];
	xoff_gen -> xoff_gen_complete	 [weight=2.0];
	xoff_gen -> Fifo_rd	 [weight=2.0];
	xoff_gen -> Next_state	 [weight=4.0];
	StatePause -> pause_counter	 [weight=2.0];
	JamCounter -> JamCounter	 [weight=1.0];
	JamCounter -> Next_state	 [weight=3.0];
	Tx_apply_rmon_tmp_pl1 -> Tx_apply_rmon	 [weight=1.0];
	TxD_tmp -> Frame_data	 [weight=1.0];
	TxD_tmp -> TxD	 [weight=1.0];
	StateData -> Fifo_rd	 [weight=2.0];
	StateData -> TxEn_tmp	 [weight=2.0];
	StateData -> Tx_pkt_length_rmon	 [weight=1.0];
	StateData -> IPLengthCounter	 [weight=1.0];
	StateData -> MAC_header_slot_tmp	 [weight=2.0];
	StateData -> Data_en	 [weight=2.0];
	MAC_tx_add_en -> TxD_tmp	 [weight=16.0];
	MAC_tx_add_en -> MAC_tx_addr_rd	 [weight=2.0];
	pause_frame_send_en -> pause_frame_send_en_dl1	 [weight=1.0];
	pause_quanta_set_dl1 -> TxD_tmp	 [weight=2.0];
	TxEn -> Collision	 [weight=1.0];
	StateBackOff -> RetryCnt	 [weight=1.0];
	StateBackOff -> Random_init	 [weight=2.0];
	RetryCnt -> RetryCnt	 [weight=1.0];
	RetryCnt -> Next_state	 [weight=5.0];
	PktDrpEvenPtr -> Fifo_rd	 [weight=4.0];
	PktDrpEvenPtr -> PktDrpEvenPtr	 [weight=1.0];
	pause_quanta_set -> pause_quanta_set_dl1	 [weight=1.0];
	StatePreamble -> TxEn_tmp	 [weight=2.0];
	StatePreamble -> Preamble_counter	 [weight=2.0];
	StatePAD -> TxEn_tmp	 [weight=2.0];
	StatePAD -> Tx_pkt_length_rmon	 [weight=1.0];
	StatePAD -> IPLengthCounter	 [weight=1.0];
	StatePAD -> PADCounter	 [weight=2.0];
	StatePAD -> Data_en	 [weight=2.0];
	StateSwitchNext -> RetryCnt	 [weight=2.0];
	StateSwitchNext -> Fifo_rd_finish	 [weight=2.0];
	TxEn_tmp -> TxEn	 [weight=1.0];
	StateSendPauseFrame -> MAC_tx_addr_rd	 [weight=2.0];
	StateSendPauseFrame -> TxEn_tmp	 [weight=2.0];
	StateSendPauseFrame -> Tx_pkt_type_rmon	 [weight=2.0];
	StateSendPauseFrame -> Tx_pkt_length_rmon	 [weight=1.0];
	StateSendPauseFrame -> IPLengthCounter	 [weight=1.0];
	StateSendPauseFrame -> Data_en	 [weight=2.0];
	Reset -> xon_gen_complete	 [weight=3.0];
	Reset -> xoff_gen_complete	 [weight=3.0];
	Reset -> Current_state	 [weight=2.0];
	Reset -> JamCounter	 [weight=3.0];
	Reset -> Tx_apply_rmon_tmp_pl1	 [weight=2.0];
	Reset -> pause_quanta_set_dl1	 [weight=2.0];
	Reset -> TxEn	 [weight=2.0];
	Reset -> MAC_tx_addr_rd	 [weight=3.0];
	Reset -> RetryCnt	 [weight=3.0];
	Reset -> PktDrpEvenPtr	 [weight=2.0];
	Reset -> Tx_pkt_type_rmon	 [weight=3.0];
	Reset -> pause_frame_send_en_dl1	 [weight=2.0];
	Reset -> Tx_pkt_length_rmon	 [weight=3.0];
	Reset -> TxD	 [weight=2.0];
	Reset -> Preamble_counter	 [weight=3.0];
	Reset -> pause_counter	 [weight=3.0];
	Reset -> Tx_apply_rmon_tmp	 [weight=3.0];
	Reset -> Tx_apply_rmon	 [weight=3.0];
	Reset -> IPLengthCounter	 [weight=3.0];
	Reset -> PADCounter	 [weight=3.0];
	Reset -> Tx_pkt_err_type_rmon	 [weight=5.0];
	Reset -> MAC_header_slot_tmp	 [weight=3.0];
	Reset -> IFG_counter	 [weight=3.0];
	Reset -> MAC_header_slot	 [weight=2.0];
	Reset -> pause_quanta_sub	 [weight=3.0];
	IFGset -> Next_state	 [weight=4.0];
	pause_frame_send_en_dl1 -> Fifo_rd	 [weight=2.0];
	pause_frame_send_en_dl1 -> Next_state	 [weight=4.0];
	Tx_pkt_length_rmon -> MAC_tx_addr_init	 [weight=2.0];
	Tx_pkt_length_rmon -> MAC_tx_addr_rd	 [weight=4.0];
	Tx_pkt_length_rmon -> Tx_pkt_length_rmon	 [weight=1.0];
	Tx_pkt_length_rmon -> Src_MAC_ptr	 [weight=4.0];
	TxD -> Tx_pkt_type_rmon	 [weight=1.0];
	Preamble_counter -> Preamble_counter	 [weight=1.0];
	Preamble_counter -> Next_state	 [weight=4.0];
	pause_counter -> pause_counter	 [weight=1.0];
	pause_counter -> pause_quanta_sub	 [weight=2.0];
	pause_counter -> Next_state	 [weight=2.0];
	Tx_apply_rmon_tmp -> Tx_apply_rmon_tmp_pl1	 [weight=1.0];
	Fifo_data -> TxD_tmp	 [weight=1.0];
	FullDuplex -> Next_state	 [weight=40.0];
	MaxRetry -> Next_state	 [weight=5.0];
	pause_apply -> Next_state	 [weight=3.0];
	StateJamDrop -> Fifo_rd	 [weight=2.0];
	StateJamDrop -> PktDrpEvenPtr	 [weight=1.0];
	StateJamDrop -> Tx_apply_rmon_tmp	 [weight=2.0];
	StateJamDrop -> Tx_apply_rmon	 [weight=2.0];
	StateJamDrop -> Tx_pkt_err_type_rmon	 [weight=4.0];
	Fifo_eop -> Tx_apply_rmon_tmp	 [weight=4.0];
	Fifo_eop -> Tx_apply_rmon	 [weight=4.0];
	Fifo_eop -> Tx_pkt_err_type_rmon	 [weight=9.0];
	Fifo_eop -> Next_state	 [weight=9.0];
	IPLengthCounter -> TxD_tmp	 [weight=13.0];
	IPLengthCounter -> IPLengthCounter	 [weight=2.0];
	IPLengthCounter -> Next_state	 [weight=7.0];
	PADCounter -> PADCounter	 [weight=1.0];
	MAC_tx_addr_data -> TxD_tmp	 [weight=2.0];
	CRC_out -> TxD_tmp	 [weight=1.0];
	Fifo_data_err_full -> Tx_pkt_err_type_rmon	 [weight=2.0];
	MAC_header_slot_tmp -> MAC_header_slot	 [weight=1.0];
	Src_MAC_ptr -> TxD_tmp	 [weight=16.0];
	Fifo_ra -> Next_state	 [weight=4.0];
	Collision -> Next_state	 [weight=19.0];
	IFG_counter -> IFG_counter	 [weight=1.0];
	IFG_counter -> Next_state	 [weight=4.0];
	StateDefer -> xon_gen_complete	 [weight=2.0];
	StateDefer -> xoff_gen_complete	 [weight=2.0];
	StateDefer -> IPLengthCounter	 [weight=2.0];
	MAC_header_slot -> Tx_pkt_type_rmon	 [weight=1.0];
	StateIFG -> IFG_counter	 [weight=2.0];
	CRC_end -> Tx_apply_rmon_tmp	 [weight=2.0];
	CRC_end -> Tx_apply_rmon	 [weight=2.0];
	CRC_end -> Tx_pkt_err_type_rmon	 [weight=1.0];
	CRC_end -> Next_state	 [weight=2.0];
	Fifo_data_err_empty -> Next_state	 [weight=4.0];
	Next_state -> Current_state	 [weight=1.0];
	Next_state -> RetryCnt	 [weight=1.0];
	Next_state -> Random_init	 [weight=2.0];
	Next_state -> MAC_header_slot_tmp	 [weight=2.0];
}
