
*** Running vivado
    with args -log top_module_memoria.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module_memoria.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/Crisa/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source top_module_memoria.tcl -notrace
Command: synth_design -top top_module_memoria -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19308 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 700.664 ; gain = 177.805
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module_memoria' [D:/Documentos/GitHub/lab02-g03/Ejercicios/ejercicio_6/ejercicio_6.srcs/sources_1/new/top_module_memoria.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/Documentos/GitHub/lab02-g03/Ejercicios/ejercicio_6/ejercicio_6.runs/synth_1/.Xil/Vivado-24676-LAPTOP-UOLPLFOP/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/Documentos/GitHub/lab02-g03/Ejercicios/ejercicio_6/ejercicio_6.runs/synth_1/.Xil/Vivado-24676-LAPTOP-UOLPLFOP/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'module_memoria' [D:/Documentos/GitHub/lab02-g03/Ejercicios/ejercicio_6/ejercicio_6.srcs/sources_1/imports/new/module_memoria.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_memoria' (2#1) [D:/Documentos/GitHub/lab02-g03/Ejercicios/ejercicio_6/ejercicio_6.srcs/sources_1/imports/new/module_memoria.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module_memoria' (3#1) [D:/Documentos/GitHub/lab02-g03/Ejercicios/ejercicio_6/ejercicio_6.srcs/sources_1/new/top_module_memoria.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 765.000 ; gain = 242.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 765.000 ; gain = 242.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 765.000 ; gain = 242.141
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Documentos/GitHub/lab02-g03/Ejercicios/ejercicio_6/ejercicio_6.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_1'
Finished Parsing XDC File [d:/Documentos/GitHub/lab02-g03/Ejercicios/ejercicio_6/ejercicio_6.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_1'
Parsing XDC File [D:/Documentos/GitHub/lab02-g03/Ejercicios/ejercicio_6/ejercicio_6.srcs/constrs_1/imports/c/constraints_memoria_4x8.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'PLL_clock' completely overrides clock 'instance_1/CLK_10MHZ'.
New: create_generated_clock -name PLL_clock -source [get_ports clk_pi] -divide_by 10 [get_pins instance_1/CLK_10MHZ], [D:/Documentos/GitHub/lab02-g03/Ejercicios/ejercicio_6/ejercicio_6.srcs/constrs_1/imports/c/constraints_memoria_4x8.xdc:724]
Previous: create_generated_clock -source [get_ports clk_pi] -edges {1 2 3} -edge_shift {0.000 45.000 90.000} [get_pins instance_1/CLK_10MHZ], [d:/Documentos/GitHub/lab02-g03/Ejercicios/ejercicio_6/ejercicio_6.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc:2]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [D:/Documentos/GitHub/lab02-g03/Ejercicios/ejercicio_6/ejercicio_6.srcs/constrs_1/imports/c/constraints_memoria_4x8.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documentos/GitHub/lab02-g03/Ejercicios/ejercicio_6/ejercicio_6.srcs/constrs_1/imports/c/constraints_memoria_4x8.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_memoria_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_memoria_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 879.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 879.840 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 879.840 ; gain = 356.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 879.840 ; gain = 356.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_pi. (constraint file  d:/Documentos/GitHub/lab02-g03/Ejercicios/ejercicio_6/ejercicio_6.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_pi. (constraint file  d:/Documentos/GitHub/lab02-g03/Ejercicios/ejercicio_6/ejercicio_6.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for instance_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 879.840 ; gain = 356.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 879.840 ; gain = 356.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module module_memoria 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 879.840 ; gain = 356.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_1/CLK_10MHZ' to pin 'instance_1/bbstub_CLK_10MHZ/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 879.840 ; gain = 356.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 879.840 ; gain = 356.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'memoria_1/memoria_reg[0][0]' (FDR) to 'memoria_1/memoria_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'memoria_1/memoria_reg[0][1]' (FDR) to 'memoria_1/memoria_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'memoria_1/memoria_reg[0][2]' (FDR) to 'memoria_1/memoria_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'memoria_1/memoria_reg[0][3]' (FDR) to 'memoria_1/memoria_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'memoria_1/memoria_reg[0][4]' (FDR) to 'memoria_1/memoria_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'memoria_1/memoria_reg[0][5]' (FDR) to 'memoria_1/memoria_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'memoria_1/memoria_reg[0][6]' (FDR) to 'memoria_1/memoria_reg[0][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memoria_1/memoria_reg[0][7] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 879.840 ; gain = 356.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 884.035 ; gain = 361.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 884.035 ; gain = 361.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 884.035 ; gain = 361.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 884.035 ; gain = 361.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 884.035 ; gain = 361.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 884.035 ; gain = 361.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |LUT1      |     1|
|3     |LUT3      |     3|
|4     |LUT5      |    16|
|5     |FDRE      |    24|
|6     |IBUF      |    16|
|7     |OBUF      |    16|
+------+----------+------+

Report Instance Areas: 
+------+------------+---------------+------+
|      |Instance    |Module         |Cells |
+------+------------+---------------+------+
|1     |top         |               |    78|
|2     |  memoria_1 |module_memoria |    44|
+------+------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 884.035 ; gain = 361.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 884.035 ; gain = 246.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 884.035 ; gain = 361.176
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 903.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 903.617 ; gain = 612.828
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 903.617 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documentos/GitHub/lab02-g03/Ejercicios/ejercicio_6/ejercicio_6.runs/synth_1/top_module_memoria.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_memoria_utilization_synth.rpt -pb top_module_memoria_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 27 16:47:29 2022...
