<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			XCVU19P-FSVA3824-1-E (Xilinx)

Click here to go to specific block report:
<a href="rpt_FB1_uB_areasrr.htm#FB1_uB"><h5 align="center">FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.FB1_uB_dut"><h5 align="center">FB1_uB_dut</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB_dut.Hazard"><h5 align="center">Hazard</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB_dut.Control"><h5 align="center">Control</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB_dut.Registers"><h5 align="center">Registers</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB_dut.Adder"><h5 align="center">Adder</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB_dut.MUX3_1"><h5 align="center">MUX3_1</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB_dut.MUX3_1_0"><h5 align="center">MUX3_1_0</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB_dut.comparator"><h5 align="center">comparator</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB_dut.ID_EX"><h5 align="center">ID_EX</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB_dut.ImmGen"><h5 align="center">ImmGen</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.haps_system_memory_32s_28s_32s_haps_system_memoryDini_150s_117s_116s_1s_Z2_FB1_uB"><h5 align="center">haps_system_memory_32s_28s_32s_haps_system_memoryDini_150s_117s_116s_1s_Z2_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_controller_0s_1048576s_6s_4s_12s_48s_32s_2s_FB1_uB"><h5 align="center">hstdm_controller_0s_1048576s_6s_4s_12s_48s_32s_2s_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_simulation_FB1_uB"><h5 align="center">hstdm_simulation_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_ultrascale_plle3_Z1_FB1_uB"><h5 align="center">hstdm_ultrascale_plle3_Z1_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_ultrascale_plle3_Z1_0_FB1_uB"><h5 align="center">hstdm_ultrascale_plle3_Z1_0_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_ultrascale_plle3_Z1_1_FB1_uB"><h5 align="center">hstdm_ultrascale_plle3_Z1_1_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_ultrascale_plle3_Z1_2_FB1_uB"><h5 align="center">hstdm_ultrascale_plle3_Z1_2_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_ultrascale_plle3_Z1_3_FB1_uB"><h5 align="center">hstdm_ultrascale_plle3_Z1_3_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_ultrascale_plle3_Z1_4_FB1_uB"><h5 align="center">hstdm_ultrascale_plle3_Z1_4_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_16s_0s_16s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uB"><h5 align="center">hstdm_ultrascale_bitslice_control_8s_40s_DIV2_16s_0s_16s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_16s_0s_16s_0s_0s_0s_ULTRASCALE_PLUS_Z1_0_FB1_uB"><h5 align="center">hstdm_ultrascale_bitslice_control_8s_40s_DIV2_16s_0s_16s_0s_0s_0s_ULTRASCALE_PLUS_Z1_0_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_16s_0s_16s_0s_0s_0s_ULTRASCALE_PLUS_Z1_1_FB1_uB"><h5 align="center">hstdm_ultrascale_bitslice_control_8s_40s_DIV2_16s_0s_16s_0s_0s_0s_ULTRASCALE_PLUS_Z1_1_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_18446744073709551615s_18446744073709551599s_16s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uB"><h5 align="center">hstdm_ultrascale_bitslice_control_8s_40s_DIV2_18446744073709551615s_18446744073709551599s_16s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_32s_0s_32s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uB"><h5 align="center">hstdm_ultrascale_bitslice_control_8s_40s_DIV2_32s_0s_32s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_12s_0s_8s_0s_0s_4s_ULTRASCALE_PLUS_Z1_FB1_uB"><h5 align="center">hstdm_ultrascale_bitslice_control_8s_40s_DIV2_12s_0s_8s_0s_0s_4s_ULTRASCALE_PLUS_Z1_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_FB1_uB"><h5 align="center">hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_clkgen_4s_1200s_1s_150s_0s_300s_40s_ULTRASCALE_PLUS_0_Z1_FB1_uB"><h5 align="center">hstdm_rx_clkgen_4s_1200s_1s_150s_0s_300s_40s_ULTRASCALE_PLUS_0_Z1_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_0_FB1_uB"><h5 align="center">hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_0_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_1_FB1_uB"><h5 align="center">hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_1_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_2_FB1_uB"><h5 align="center">hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_2_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_FB1_uB"><h5 align="center">hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_3_FB1_uB"><h5 align="center">hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_3_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_trainer_Z1_FB1_uB"><h5 align="center">hstdm_rx_trainer_Z1_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_training_monitor_Z1_FB1_uB"><h5 align="center">hstdm_training_monitor_Z1_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_Z3_FB1_uB"><h5 align="center">hstdm_rx_Z3_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_Z3_0_FB1_uB"><h5 align="center">hstdm_rx_Z3_0_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_trainer_Z1_0_FB1_uB"><h5 align="center">hstdm_rx_trainer_Z1_0_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_training_monitor_Z1_0_FB1_uB"><h5 align="center">hstdm_training_monitor_Z1_0_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_Z3_1_FB1_uB"><h5 align="center">hstdm_rx_Z3_1_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_Z3_2_FB1_uB"><h5 align="center">hstdm_rx_Z3_2_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_Z3_3_FB1_uB"><h5 align="center">hstdm_rx_Z3_3_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_Z3_4_FB1_uB"><h5 align="center">hstdm_rx_Z3_4_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_trainer_Z1_1_FB1_uB"><h5 align="center">hstdm_rx_trainer_Z1_1_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_training_monitor_Z1_1_FB1_uB"><h5 align="center">hstdm_training_monitor_Z1_1_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_Z3_5_FB1_uB"><h5 align="center">hstdm_rx_Z3_5_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_Z3_6_FB1_uB"><h5 align="center">hstdm_rx_Z3_6_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_Z3_7_FB1_uB"><h5 align="center">hstdm_rx_Z3_7_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_Z3_8_FB1_uB"><h5 align="center">hstdm_rx_Z3_8_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_trainer_Z1_2_FB1_uB"><h5 align="center">hstdm_rx_trainer_Z1_2_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_training_monitor_Z1_2_FB1_uB"><h5 align="center">hstdm_training_monitor_Z1_2_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_Z3_9_FB1_uB"><h5 align="center">hstdm_rx_Z3_9_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_Z3_10_FB1_uB"><h5 align="center">hstdm_rx_Z3_10_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_Z3_11_FB1_uB"><h5 align="center">hstdm_rx_Z3_11_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_Z3_12_FB1_uB"><h5 align="center">hstdm_rx_Z3_12_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_trainer_Z1_3_FB1_uB"><h5 align="center">hstdm_rx_trainer_Z1_3_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_training_monitor_Z1_3_FB1_uB"><h5 align="center">hstdm_training_monitor_Z1_3_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_Z3_13_FB1_uB"><h5 align="center">hstdm_rx_Z3_13_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_Z3_14_FB1_uB"><h5 align="center">hstdm_rx_Z3_14_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_Z3_15_FB1_uB"><h5 align="center">hstdm_rx_Z3_15_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_Z3_16_FB1_uB"><h5 align="center">hstdm_rx_Z3_16_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_FB1_uB"><h5 align="center">hstdm_tx_Z2_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_0_FB1_uB"><h5 align="center">hstdm_tx_Z2_0_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_1_FB1_uB"><h5 align="center">hstdm_tx_Z2_1_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_2_FB1_uB"><h5 align="center">hstdm_tx_Z2_2_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_3_FB1_uB"><h5 align="center">hstdm_tx_Z2_3_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_4_FB1_uB"><h5 align="center">hstdm_tx_Z2_4_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_5_FB1_uB"><h5 align="center">hstdm_tx_Z2_5_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_6_FB1_uB"><h5 align="center">hstdm_tx_Z2_6_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_7_FB1_uB"><h5 align="center">hstdm_tx_Z2_7_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_8_FB1_uB"><h5 align="center">hstdm_tx_Z2_8_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_9_FB1_uB"><h5 align="center">hstdm_tx_Z2_9_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_10_FB1_uB"><h5 align="center">hstdm_tx_Z2_10_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_11_FB1_uB"><h5 align="center">hstdm_tx_Z2_11_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_12_FB1_uB"><h5 align="center">hstdm_tx_Z2_12_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_13_FB1_uB"><h5 align="center">hstdm_tx_Z2_13_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_14_FB1_uB"><h5 align="center">hstdm_tx_Z2_14_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_15_FB1_uB"><h5 align="center">hstdm_tx_Z2_15_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_16_FB1_uB"><h5 align="center">hstdm_tx_Z2_16_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_17_FB1_uB"><h5 align="center">hstdm_tx_Z2_17_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_18_FB1_uB"><h5 align="center">hstdm_tx_Z2_18_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_19_FB1_uB"><h5 align="center">hstdm_tx_Z2_19_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_20_FB1_uB"><h5 align="center">hstdm_tx_Z2_20_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_21_FB1_uB"><h5 align="center">hstdm_tx_Z2_21_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_22_FB1_uB"><h5 align="center">hstdm_tx_Z2_22_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_23_FB1_uB"><h5 align="center">hstdm_tx_Z2_23_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_24_FB1_uB"><h5 align="center">hstdm_tx_Z2_24_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_25_FB1_uB"><h5 align="center">hstdm_tx_Z2_25_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_26_FB1_uB"><h5 align="center">hstdm_tx_Z2_26_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_27_FB1_uB"><h5 align="center">hstdm_tx_Z2_27_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_28_FB1_uB"><h5 align="center">hstdm_tx_Z2_28_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_29_FB1_uB"><h5 align="center">hstdm_tx_Z2_29_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_30_FB1_uB"><h5 align="center">hstdm_tx_Z2_30_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_31_FB1_uB"><h5 align="center">hstdm_tx_Z2_31_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_32_FB1_uB"><h5 align="center">hstdm_tx_Z2_32_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_33_FB1_uB"><h5 align="center">hstdm_tx_Z2_33_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_34_FB1_uB"><h5 align="center">hstdm_tx_Z2_34_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_35_FB1_uB"><h5 align="center">hstdm_tx_Z2_35_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_36_FB1_uB"><h5 align="center">hstdm_tx_Z2_36_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_37_FB1_uB"><h5 align="center">hstdm_tx_Z2_37_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_38_FB1_uB"><h5 align="center">hstdm_tx_Z2_38_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_39_FB1_uB"><h5 align="center">hstdm_tx_Z2_39_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_tx_Z2_40_FB1_uB"><h5 align="center">hstdm_tx_Z2_40_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_trainer_Z1_4_FB1_uB"><h5 align="center">hstdm_rx_trainer_Z1_4_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_training_monitor_Z1_4_FB1_uB"><h5 align="center">hstdm_training_monitor_Z1_4_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_Z3_17_FB1_uB"><h5 align="center">hstdm_rx_Z3_17_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_rx_Z3_18_FB1_uB"><h5 align="center">hstdm_rx_Z3_18_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.hstdm_memory_Z1_FB1_uB"><h5 align="center">hstdm_memory_Z1_FB1_uB</h5></a><br><a href="rpt_FB1_uB_areasrr.htm#FB1_uB.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078"><h5 align="center">bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078</h5></a><br><a name=FB1_uB>
----------------------------------------------------------------------
########   Utilization report for  Top level view:   FB1_uB   ########
======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     8476               8476           100 %                
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB:	8476 (52.92 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            5660               5660           100 %                
Shared LUTS     72                 -36            100 %                
=======================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB:	5732 (35.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     2                  2              100 %                
=====================================================================
Total MEMORY ELEMENTS in the block FB1_uB:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name                Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------------
Distributed RAM     16                 32             100 %                
SRLS                113                113            100 %                
===========================================================================
Total Distributed Memory in the block FB1_uB:	129 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
PADS     598                598            100 %                
================================================================
Total IO PADS in the block FB1_uB:	598 (3.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     5789               5769                                
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.FB1_uB_dut>
----------------------------------------------------------------
########   Utilization report for  cell:   FB1_uB_dut   ########
Instance path:   FB1_uB.FB1_uB_dut                              
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     212                212            2.5 %                
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.FB1_uB_dut:	212 (1.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            458                458            8.09 %               
Shared LUTS     6                  -3             8.33 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.FB1_uB_dut:	464 (2.90 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name                Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------------
Distributed RAM     16                 32             100 %                
===========================================================================
Total Distributed Memory in the block FB1_uB.FB1_uB_dut:	16 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     474                487                                 
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB_dut.Adder>
-----------------------------------------------------------
########   Utilization report for  cell:   Adder   ########
Instance path:   FB1_uB_dut.Adder                          
===========================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     63                 63             1.11 %               
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB_dut.Adder:	63 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     63                 63                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB_dut.Control>
-------------------------------------------------------------
########   Utilization report for  cell:   Control   ########
Instance path:   FB1_uB_dut.Control                          
=============================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     10                 10             0.1770 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB_dut.Control:	10 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     10                 10                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB_dut.Hazard>
------------------------------------------------------------
########   Utilization report for  cell:   Hazard   ########
Instance path:   FB1_uB_dut.Hazard                          
============================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     10                 10             0.1770 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB_dut.Hazard:	10 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     10                 10                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB_dut.ID_EX>
-----------------------------------------------------------
########   Utilization report for  cell:   ID_EX   ########
Instance path:   FB1_uB_dut.ID_EX                          
===========================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     172                172            2.03 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB_dut.ID_EX:	172 (1.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB_dut.ImmGen>
------------------------------------------------------------
########   Utilization report for  cell:   ImmGen   ########
Instance path:   FB1_uB_dut.ImmGen                          
============================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     16                 16             0.2830 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB_dut.ImmGen:	16 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     16                 16                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB_dut.MUX3_1>
------------------------------------------------------------
########   Utilization report for  cell:   MUX3_1   ########
Instance path:   FB1_uB_dut.MUX3_1                          
============================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     64                 64             1.13 %               
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB_dut.MUX3_1:	64 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     64                 64                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB_dut.MUX3_1_0>
--------------------------------------------------------------
########   Utilization report for  cell:   MUX3_1_0   ########
Instance path:   FB1_uB_dut.MUX3_1_0                          
==============================================================

COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            22                 22             0.3890 %             
Shared LUTS     2                  -1             2.78 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB_dut.MUX3_1_0:	24 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     22                 21                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB_dut.Registers>
---------------------------------------------------------------
########   Utilization report for  cell:   Registers   ########
Instance path:   FB1_uB_dut.Registers                          
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     32                 32             0.3780 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB_dut.Registers:	32 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            209                209            3.69 %               
Shared LUTS     4                  -2             5.56 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB_dut.Registers:	213 (1.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name                Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------------
Distributed RAM     16                 32             100 %                
===========================================================================
Total Distributed Memory in the block FB1_uB_dut.Registers:	16 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     225                239                                 
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB_dut.comparator>
----------------------------------------------------------------
########   Utilization report for  cell:   comparator   ########
Instance path:   FB1_uB_dut.comparator                          
================================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     64                 64             1.13 %               
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB_dut.comparator:	64 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     64                 64                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078   ########
Instance path:   FB1_uB.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078                              
===========================================================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.haps_system_memory_32s_28s_32s_haps_system_memoryDini_150s_117s_116s_1s_Z2_FB1_uB>
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   haps_system_memory_32s_28s_32s_haps_system_memoryDini_150s_117s_116s_1s_Z2_FB1_uB   ########
Instance path:   FB1_uB.haps_system_memory_32s_28s_32s_haps_system_memoryDini_150s_117s_116s_1s_Z2_FB1_uB                              
=======================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     128                128            1.51 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.haps_system_memory_32s_28s_32s_haps_system_memoryDini_150s_117s_116s_1s_Z2_FB1_uB:	128 (0.80 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            192                192            3.39 %               
Shared LUTS     58                 -29            80.6 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.haps_system_memory_32s_28s_32s_haps_system_memoryDini_150s_117s_116s_1s_Z2_FB1_uB:	250 (1.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     1                  1              50 %                 
=====================================================================
Total MEMORY ELEMENTS in the block FB1_uB.haps_system_memory_32s_28s_32s_haps_system_memoryDini_150s_117s_116s_1s_Z2_FB1_uB:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     192                163                                 
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_controller_0s_1048576s_6s_4s_12s_48s_32s_2s_FB1_uB>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_controller_0s_1048576s_6s_4s_12s_48s_32s_2s_FB1_uB   ########
Instance path:   FB1_uB.hstdm_controller_0s_1048576s_6s_4s_12s_48s_32s_2s_FB1_uB                              
==============================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     284                284            3.35 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_controller_0s_1048576s_6s_4s_12s_48s_32s_2s_FB1_uB:	284 (1.77 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            366                366            6.47 %               
Shared LUTS     8                  -4             11.1 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_controller_0s_1048576s_6s_4s_12s_48s_32s_2s_FB1_uB:	374 (2.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     9                  9              7.96 %               
================================================================
Total Distributed Memory in the block FB1_uB.hstdm_controller_0s_1048576s_6s_4s_12s_48s_32s_2s_FB1_uB:	9 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     375                371                                 
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_memory_Z1_FB1_uB>
----------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_memory_Z1_FB1_uB   ########
Instance path:   FB1_uB.hstdm_memory_Z1_FB1_uB                              
============================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     205                205            2.42 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_memory_Z1_FB1_uB:	205 (1.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     186                186            3.29 %               
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_memory_Z1_FB1_uB:	186 (1.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     1                  1              50 %                 
=====================================================================
Total MEMORY ELEMENTS in the block FB1_uB.hstdm_memory_Z1_FB1_uB:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     186                186                                 
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_Z3_0_FB1_uB>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_0_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_Z3_0_FB1_uB                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_rx_Z3_0_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.6890 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_rx_Z3_0_FB1_uB:	39 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              3.54 %               
================================================================
Total Distributed Memory in the block FB1_uB.hstdm_rx_Z3_0_FB1_uB:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_Z3_10_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_10_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_Z3_10_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_rx_Z3_10_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.6890 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_rx_Z3_10_FB1_uB:	39 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              3.54 %               
================================================================
Total Distributed Memory in the block FB1_uB.hstdm_rx_Z3_10_FB1_uB:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_Z3_11_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_11_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_Z3_11_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_rx_Z3_11_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.6890 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_rx_Z3_11_FB1_uB:	39 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              3.54 %               
================================================================
Total Distributed Memory in the block FB1_uB.hstdm_rx_Z3_11_FB1_uB:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_Z3_12_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_12_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_Z3_12_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_rx_Z3_12_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.6890 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_rx_Z3_12_FB1_uB:	39 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              3.54 %               
================================================================
Total Distributed Memory in the block FB1_uB.hstdm_rx_Z3_12_FB1_uB:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_Z3_13_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_13_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_Z3_13_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_rx_Z3_13_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.6890 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_rx_Z3_13_FB1_uB:	39 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              3.54 %               
================================================================
Total Distributed Memory in the block FB1_uB.hstdm_rx_Z3_13_FB1_uB:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_Z3_14_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_14_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_Z3_14_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_rx_Z3_14_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.6890 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_rx_Z3_14_FB1_uB:	39 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              3.54 %               
================================================================
Total Distributed Memory in the block FB1_uB.hstdm_rx_Z3_14_FB1_uB:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_Z3_15_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_15_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_Z3_15_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_rx_Z3_15_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.6890 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_rx_Z3_15_FB1_uB:	39 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              3.54 %               
================================================================
Total Distributed Memory in the block FB1_uB.hstdm_rx_Z3_15_FB1_uB:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_Z3_16_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_16_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_Z3_16_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_rx_Z3_16_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.6890 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_rx_Z3_16_FB1_uB:	39 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              3.54 %               
================================================================
Total Distributed Memory in the block FB1_uB.hstdm_rx_Z3_16_FB1_uB:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_Z3_17_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_17_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_Z3_17_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_rx_Z3_17_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.6890 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_rx_Z3_17_FB1_uB:	39 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              3.54 %               
================================================================
Total Distributed Memory in the block FB1_uB.hstdm_rx_Z3_17_FB1_uB:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_Z3_18_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_18_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_Z3_18_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_rx_Z3_18_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.6890 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_rx_Z3_18_FB1_uB:	39 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              3.54 %               
================================================================
Total Distributed Memory in the block FB1_uB.hstdm_rx_Z3_18_FB1_uB:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_Z3_1_FB1_uB>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_1_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_Z3_1_FB1_uB                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     65                 65             0.7670 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_rx_Z3_1_FB1_uB:	65 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     38                 38             0.6710 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_rx_Z3_1_FB1_uB:	38 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              3.54 %               
================================================================
Total Distributed Memory in the block FB1_uB.hstdm_rx_Z3_1_FB1_uB:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     42                 42                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_Z3_2_FB1_uB>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_2_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_Z3_2_FB1_uB                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_rx_Z3_2_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.6890 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_rx_Z3_2_FB1_uB:	39 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              3.54 %               
================================================================
Total Distributed Memory in the block FB1_uB.hstdm_rx_Z3_2_FB1_uB:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_Z3_3_FB1_uB>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_3_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_Z3_3_FB1_uB                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_rx_Z3_3_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.6890 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_rx_Z3_3_FB1_uB:	39 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              3.54 %               
================================================================
Total Distributed Memory in the block FB1_uB.hstdm_rx_Z3_3_FB1_uB:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_Z3_4_FB1_uB>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_4_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_Z3_4_FB1_uB                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_rx_Z3_4_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.6890 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_rx_Z3_4_FB1_uB:	39 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              3.54 %               
================================================================
Total Distributed Memory in the block FB1_uB.hstdm_rx_Z3_4_FB1_uB:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_Z3_5_FB1_uB>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_5_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_Z3_5_FB1_uB                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_rx_Z3_5_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.6890 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_rx_Z3_5_FB1_uB:	39 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              3.54 %               
================================================================
Total Distributed Memory in the block FB1_uB.hstdm_rx_Z3_5_FB1_uB:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_Z3_6_FB1_uB>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_6_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_Z3_6_FB1_uB                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_rx_Z3_6_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.6890 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_rx_Z3_6_FB1_uB:	39 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              3.54 %               
================================================================
Total Distributed Memory in the block FB1_uB.hstdm_rx_Z3_6_FB1_uB:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_Z3_7_FB1_uB>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_7_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_Z3_7_FB1_uB                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_rx_Z3_7_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.6890 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_rx_Z3_7_FB1_uB:	39 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              3.54 %               
================================================================
Total Distributed Memory in the block FB1_uB.hstdm_rx_Z3_7_FB1_uB:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_Z3_8_FB1_uB>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_8_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_Z3_8_FB1_uB                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_rx_Z3_8_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.6890 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_rx_Z3_8_FB1_uB:	39 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              3.54 %               
================================================================
Total Distributed Memory in the block FB1_uB.hstdm_rx_Z3_8_FB1_uB:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_Z3_9_FB1_uB>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_9_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_Z3_9_FB1_uB                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_rx_Z3_9_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.6890 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_rx_Z3_9_FB1_uB:	39 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              3.54 %               
================================================================
Total Distributed Memory in the block FB1_uB.hstdm_rx_Z3_9_FB1_uB:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_Z3_FB1_uB>
------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_Z3_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_Z3_FB1_uB                              
========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_rx_Z3_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     39                 39             0.6890 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_rx_Z3_FB1_uB:	39 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              3.54 %               
================================================================
Total Distributed Memory in the block FB1_uB.hstdm_rx_Z3_FB1_uB:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     43                 43                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_clkgen_4s_1200s_1s_150s_0s_300s_40s_ULTRASCALE_PLUS_0_Z1_FB1_uB>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_clkgen_4s_1200s_1s_150s_0s_300s_40s_ULTRASCALE_PLUS_0_Z1_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_clkgen_4s_1200s_1s_150s_0s_300s_40s_ULTRASCALE_PLUS_0_Z1_FB1_uB                              
==============================================================================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_0_FB1_uB>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_0_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_0_FB1_uB                              
================================================================================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_1_FB1_uB>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_1_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_1_FB1_uB                              
================================================================================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_2_FB1_uB>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_2_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_2_FB1_uB                              
================================================================================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_3_FB1_uB>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_3_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_3_FB1_uB                              
================================================================================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_FB1_uB>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_FB1_uB                              
==============================================================================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_trainer_Z1_0_FB1_uB>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_trainer_Z1_0_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_trainer_Z1_0_FB1_uB                              
==================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     301                301            3.55 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_rx_trainer_Z1_0_FB1_uB:	301 (1.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     321                321            5.67 %               
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_rx_trainer_Z1_0_FB1_uB:	321 (2.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     321                321                                 
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_trainer_Z1_1_FB1_uB>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_trainer_Z1_1_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_trainer_Z1_1_FB1_uB                              
==================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     301                301            3.55 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_rx_trainer_Z1_1_FB1_uB:	301 (1.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     324                324            5.72 %               
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_rx_trainer_Z1_1_FB1_uB:	324 (2.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     324                324                                 
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_trainer_Z1_2_FB1_uB>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_trainer_Z1_2_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_trainer_Z1_2_FB1_uB                              
==================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     301                301            3.55 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_rx_trainer_Z1_2_FB1_uB:	301 (1.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     322                322            5.69 %               
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_rx_trainer_Z1_2_FB1_uB:	322 (2.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     322                322                                 
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_trainer_Z1_3_FB1_uB>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_trainer_Z1_3_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_trainer_Z1_3_FB1_uB                              
==================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     301                301            3.55 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_rx_trainer_Z1_3_FB1_uB:	301 (1.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     327                327            5.78 %               
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_rx_trainer_Z1_3_FB1_uB:	327 (2.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     327                327                                 
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_trainer_Z1_4_FB1_uB>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_trainer_Z1_4_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_trainer_Z1_4_FB1_uB                              
==================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     288                288            3.4 %                
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_rx_trainer_Z1_4_FB1_uB:	288 (1.80 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     311                311            5.49 %               
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_rx_trainer_Z1_4_FB1_uB:	311 (1.94 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     311                311                                 
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_rx_trainer_Z1_FB1_uB>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_rx_trainer_Z1_FB1_uB   ########
Instance path:   FB1_uB.hstdm_rx_trainer_Z1_FB1_uB                              
================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     288                288            3.4 %                
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_rx_trainer_Z1_FB1_uB:	288 (1.80 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     311                311            5.49 %               
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_rx_trainer_Z1_FB1_uB:	311 (1.94 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     311                311                                 
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_simulation_FB1_uB>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_simulation_FB1_uB   ########
Instance path:   FB1_uB.hstdm_simulation_FB1_uB                              
=============================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.0590 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_simulation_FB1_uB:	5 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     3                  3              0.0530 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_simulation_FB1_uB:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     3                  3                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_training_monitor_Z1_0_FB1_uB>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_training_monitor_Z1_0_FB1_uB   ########
Instance path:   FB1_uB.hstdm_training_monitor_Z1_0_FB1_uB                              
========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     254                254            3 %                  
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_training_monitor_Z1_0_FB1_uB:	254 (1.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     207                207            3.66 %               
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_training_monitor_Z1_0_FB1_uB:	207 (1.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     207                207                                 
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_training_monitor_Z1_1_FB1_uB>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_training_monitor_Z1_1_FB1_uB   ########
Instance path:   FB1_uB.hstdm_training_monitor_Z1_1_FB1_uB                              
========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     254                254            3 %                  
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_training_monitor_Z1_1_FB1_uB:	254 (1.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     203                203            3.59 %               
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_training_monitor_Z1_1_FB1_uB:	203 (1.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     203                203                                 
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_training_monitor_Z1_2_FB1_uB>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_training_monitor_Z1_2_FB1_uB   ########
Instance path:   FB1_uB.hstdm_training_monitor_Z1_2_FB1_uB                              
========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     255                255            3.01 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_training_monitor_Z1_2_FB1_uB:	255 (1.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     203                203            3.59 %               
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_training_monitor_Z1_2_FB1_uB:	203 (1.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     203                203                                 
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_training_monitor_Z1_3_FB1_uB>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_training_monitor_Z1_3_FB1_uB   ########
Instance path:   FB1_uB.hstdm_training_monitor_Z1_3_FB1_uB                              
========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     255                255            3.01 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_training_monitor_Z1_3_FB1_uB:	255 (1.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     204                204            3.6 %                
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_training_monitor_Z1_3_FB1_uB:	204 (1.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     204                204                                 
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_training_monitor_Z1_4_FB1_uB>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_training_monitor_Z1_4_FB1_uB   ########
Instance path:   FB1_uB.hstdm_training_monitor_Z1_4_FB1_uB                              
========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     252                252            2.97 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_training_monitor_Z1_4_FB1_uB:	252 (1.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     200                200            3.53 %               
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_training_monitor_Z1_4_FB1_uB:	200 (1.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     200                200                                 
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_training_monitor_Z1_FB1_uB>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_training_monitor_Z1_FB1_uB   ########
Instance path:   FB1_uB.hstdm_training_monitor_Z1_FB1_uB                              
======================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     253                253            2.98 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_training_monitor_Z1_FB1_uB:	253 (1.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     203                203            3.59 %               
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_training_monitor_Z1_FB1_uB:	203 (1.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     203                203                                 
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_0_FB1_uB>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_0_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_0_FB1_uB                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_0_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_0_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_10_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_10_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_10_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_10_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_10_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_11_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_11_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_11_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_11_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_11_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_12_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_12_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_12_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_12_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_12_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_13_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_13_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_13_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_13_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_13_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_14_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_14_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_14_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_14_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_14_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_15_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_15_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_15_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_15_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_15_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_16_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_16_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_16_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_16_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_16_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_17_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_17_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_17_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_17_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_17_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_18_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_18_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_18_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_18_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_18_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_19_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_19_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_19_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_19_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_19_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_1_FB1_uB>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_1_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_1_FB1_uB                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_1_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_1_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_20_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_20_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_20_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_20_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_20_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_21_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_21_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_21_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_21_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_21_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_22_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_22_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_22_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_22_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_22_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_23_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_23_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_23_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_23_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_23_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_24_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_24_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_24_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_24_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_24_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_25_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_25_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_25_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_25_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_25_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_26_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_26_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_26_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_26_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_26_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_27_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_27_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_27_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_27_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_27_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_28_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_28_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_28_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_28_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_28_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_29_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_29_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_29_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_29_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_29_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_2_FB1_uB>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_2_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_2_FB1_uB                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_2_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_2_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_30_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_30_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_30_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_30_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_30_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_31_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_31_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_31_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_31_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_31_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_32_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_32_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_32_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_32_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_32_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_33_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_33_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_33_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_33_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_33_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_34_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_34_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_34_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_34_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_34_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_35_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_35_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_35_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_35_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_35_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_36_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_36_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_36_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_36_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_36_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_37_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_37_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_37_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_37_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_37_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_38_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_38_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_38_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_38_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_38_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_39_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_39_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_39_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_39_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_39_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_3_FB1_uB>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_3_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_3_FB1_uB                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_3_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_3_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_40_FB1_uB>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_40_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_40_FB1_uB                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_40_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_40_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_4_FB1_uB>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_4_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_4_FB1_uB                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_4_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_4_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_5_FB1_uB>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_5_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_5_FB1_uB                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_5_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_5_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_6_FB1_uB>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_6_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_6_FB1_uB                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_6_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_6_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_7_FB1_uB>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_7_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_7_FB1_uB                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_7_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_7_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_8_FB1_uB>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_8_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_8_FB1_uB                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_8_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_8_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_9_FB1_uB>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_9_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_9_FB1_uB                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_9_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_9_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_Z2_FB1_uB>
------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_Z2_FB1_uB                              
========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             0.8020 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_Z2_FB1_uB:	68 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.2120 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_tx_Z2_FB1_uB:	12 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_FB1_uB>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_FB1_uB   ########
Instance path:   FB1_uB.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_FB1_uB                              
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     8                  8              0.09440 %            
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_FB1_uB:	8 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_12s_0s_8s_0s_0s_4s_ULTRASCALE_PLUS_Z1_FB1_uB>
------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_bitslice_control_8s_40s_DIV2_12s_0s_8s_0s_0s_4s_ULTRASCALE_PLUS_Z1_FB1_uB   ########
Instance path:   FB1_uB.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_12s_0s_8s_0s_0s_4s_ULTRASCALE_PLUS_Z1_FB1_uB                              
================================================================================================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_16s_0s_16s_0s_0s_0s_ULTRASCALE_PLUS_Z1_0_FB1_uB>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_bitslice_control_8s_40s_DIV2_16s_0s_16s_0s_0s_0s_ULTRASCALE_PLUS_Z1_0_FB1_uB   ########
Instance path:   FB1_uB.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_16s_0s_16s_0s_0s_0s_ULTRASCALE_PLUS_Z1_0_FB1_uB                              
===================================================================================================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_16s_0s_16s_0s_0s_0s_ULTRASCALE_PLUS_Z1_1_FB1_uB>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_bitslice_control_8s_40s_DIV2_16s_0s_16s_0s_0s_0s_ULTRASCALE_PLUS_Z1_1_FB1_uB   ########
Instance path:   FB1_uB.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_16s_0s_16s_0s_0s_0s_ULTRASCALE_PLUS_Z1_1_FB1_uB                              
===================================================================================================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_16s_0s_16s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uB>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_bitslice_control_8s_40s_DIV2_16s_0s_16s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uB   ########
Instance path:   FB1_uB.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_16s_0s_16s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uB                              
=================================================================================================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_18446744073709551615s_18446744073709551599s_16s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uB>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_bitslice_control_8s_40s_DIV2_18446744073709551615s_18446744073709551599s_16s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uB   ########
Instance path:   FB1_uB.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_18446744073709551615s_18446744073709551599s_16s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uB                              
======================================================================================================================================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_32s_0s_32s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uB>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_bitslice_control_8s_40s_DIV2_32s_0s_32s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uB   ########
Instance path:   FB1_uB.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_32s_0s_32s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uB                              
=================================================================================================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_ultrascale_plle3_Z1_0_FB1_uB>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_plle3_Z1_0_FB1_uB   ########
Instance path:   FB1_uB.hstdm_ultrascale_plle3_Z1_0_FB1_uB                              
========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     13                 13             0.1530 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_ultrascale_plle3_Z1_0_FB1_uB:	13 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     6                  6              0.1060 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_ultrascale_plle3_Z1_0_FB1_uB:	6 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              3.54 %               
================================================================
Total Distributed Memory in the block FB1_uB.hstdm_ultrascale_plle3_Z1_0_FB1_uB:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     10                 10                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_ultrascale_plle3_Z1_1_FB1_uB>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_plle3_Z1_1_FB1_uB   ########
Instance path:   FB1_uB.hstdm_ultrascale_plle3_Z1_1_FB1_uB                              
========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     13                 13             0.1530 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_ultrascale_plle3_Z1_1_FB1_uB:	13 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     6                  6              0.1060 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_ultrascale_plle3_Z1_1_FB1_uB:	6 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              3.54 %               
================================================================
Total Distributed Memory in the block FB1_uB.hstdm_ultrascale_plle3_Z1_1_FB1_uB:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     10                 10                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_ultrascale_plle3_Z1_2_FB1_uB>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_plle3_Z1_2_FB1_uB   ########
Instance path:   FB1_uB.hstdm_ultrascale_plle3_Z1_2_FB1_uB                              
========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     13                 13             0.1530 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_ultrascale_plle3_Z1_2_FB1_uB:	13 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     6                  6              0.1060 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_ultrascale_plle3_Z1_2_FB1_uB:	6 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              3.54 %               
================================================================
Total Distributed Memory in the block FB1_uB.hstdm_ultrascale_plle3_Z1_2_FB1_uB:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     10                 10                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_ultrascale_plle3_Z1_3_FB1_uB>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_plle3_Z1_3_FB1_uB   ########
Instance path:   FB1_uB.hstdm_ultrascale_plle3_Z1_3_FB1_uB                              
========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     13                 13             0.1530 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_ultrascale_plle3_Z1_3_FB1_uB:	13 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     6                  6              0.1060 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_ultrascale_plle3_Z1_3_FB1_uB:	6 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              3.54 %               
================================================================
Total Distributed Memory in the block FB1_uB.hstdm_ultrascale_plle3_Z1_3_FB1_uB:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     10                 10                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_ultrascale_plle3_Z1_4_FB1_uB>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_plle3_Z1_4_FB1_uB   ########
Instance path:   FB1_uB.hstdm_ultrascale_plle3_Z1_4_FB1_uB                              
========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     13                 13             0.1530 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_ultrascale_plle3_Z1_4_FB1_uB:	13 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     6                  6              0.1060 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_ultrascale_plle3_Z1_4_FB1_uB:	6 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              3.54 %               
================================================================
Total Distributed Memory in the block FB1_uB.hstdm_ultrascale_plle3_Z1_4_FB1_uB:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     10                 10                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uB.hstdm_ultrascale_plle3_Z1_FB1_uB>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_plle3_Z1_FB1_uB   ########
Instance path:   FB1_uB.hstdm_ultrascale_plle3_Z1_FB1_uB                              
======================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     13                 13             0.1530 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uB.hstdm_ultrascale_plle3_Z1_FB1_uB:	13 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     6                  6              0.1060 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uB.hstdm_ultrascale_plle3_Z1_FB1_uB:	6 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              3.54 %               
================================================================
Total Distributed Memory in the block FB1_uB.hstdm_ultrascale_plle3_Z1_FB1_uB:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     10                 10                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
#### START OF Block RAM DETAILED REPORT ####

Total Block RAMs: 2

hstdm_memory.memory_core.memory_inst_memory_inst_0_0
----------------------------
READ_WIDTH_A			36
WRITE_WIDTH_A			18
READ_WIDTH_B			18
WRITE_WIDTH_B			36
WRITE_MODE_A			READ_FIRST
WRITE_MODE_B			READ_FIRST
SRVAL_A					00000
SRVAL_B					00000
DOA_REG					0
DOB_REG					0
----------------------------

haps_system_memory.memory_core.memory_inst_memory_inst_0_0
----------------------------
READ_WIDTH_A			36
WRITE_WIDTH_A			18
READ_WIDTH_B			18
WRITE_WIDTH_B			36
WRITE_MODE_A			READ_FIRST
WRITE_MODE_B			READ_FIRST
SRVAL_A					00000
SRVAL_B					00000
DOA_REG					0
DOB_REG					0
----------------------------

#### END OF  Block RAM DETAILED REPORT ####


##### END OF AREA REPORT #####]
</a></body></html>
