Time resolution is 1 ps
$stop called at time : 20 ns : File "C:/repo/systemverilog/l_00_gate level/l_00_gate level.srcs/sim_1/new/eq_comp_2bit_tb.sv" Line 40
