INFO-FLOW: Workspace /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1 opened at Sun Dec 01 00:58:26 EST 2024
Command     open_solution done; 0.47 sec.
Execute     set_part xc7z020clg484-1 
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Command       ap_part_info done; 2.15 sec.
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.18 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 2.42 sec.
Execute     create_clock -period 10 
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_directive_array_partition -type cyclic -factor 4 -dim 1 attention q_weights 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredq_weights cyclic=positionBoolean0type factor=4 dim=1 
Execute     set_directive_array_partition -type cyclic -factor 4 -dim 1 attention k_weights 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredq_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredk_weights cyclic=positionBoolean0type factor=4 dim=1 
Execute     set_directive_array_partition -type cyclic -factor 4 -dim 1 attention v_weights 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredq_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredk_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredv_weights cyclic=positionBoolean0type factor=4 dim=1 
Execute     set_directive_array_partition -type cyclic -factor 4 -dim 1 attention o_weights 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredq_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredk_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredv_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredo_weights cyclic=positionBoolean0type factor=4 dim=1 
Execute     set_directive_array_partition -type cyclic -factor 4 -dim 2 attention quantized_hidden_states 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredq_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredk_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredv_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredo_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredquantized_hidden_states cyclic=positionBoolean0type factor=4 dim=2 
Execute     set_directive_array_partition -type cyclic -factor 4 -dim 2 attention quantized_final_output 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredq_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredk_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredv_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredo_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredquantized_hidden_states cyclic=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredquantized_final_output cyclic=positionBoolean0type factor=4 dim=2 
Execute     set_directive_array_partition -type complete -dim 3 attention quantized_hidden_states 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredq_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredk_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredv_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredo_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredquantized_hidden_states cyclic=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredquantized_final_output cyclic=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredquantized_hidden_states complete=positionBoolean0type dim=3 
Execute     set_directive_array_partition -type complete -dim 3 attention quantized_final_output 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredq_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredk_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredv_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredo_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredquantized_hidden_states cyclic=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredquantized_final_output cyclic=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredquantized_hidden_states complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredquantized_final_output complete=positionBoolean0type dim=3 
Execute     set_directive_unroll quantize_activation/QUANTIZE_ACTIVATION_LOOP_5 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredq_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredk_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredv_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredo_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredquantized_hidden_states cyclic=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredquantized_final_output cyclic=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredquantized_hidden_states complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredquantized_final_output complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'UNROLL' 
Execute     set_directive_pipeline linear_forward_no_mul/LINEAR_FORWARD_NO_MUL_LOOP_3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredq_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredk_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredv_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredo_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredquantized_hidden_states cyclic=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredquantized_final_output cyclic=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredquantized_hidden_states complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredquantized_final_output complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'attention.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling attention.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         is_encrypted attention.cpp 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "attention.cpp"   -DSIXTEENTH  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E attention.cpp -DSIXTEENTH -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.pp.0.cpp
Command         clang done; 1.58 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 6.8 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -DSIXTEENTH  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.pp.0.cpp"  -o "/home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -DSIXTEENTH -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.pp.0.cpp -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/useless.bc
Command         clang done; 5.15 sec.
INFO-FLOW: Done: GCC PP time: 13.5 seconds per iteration
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredq_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredk_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredv_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredo_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredquantized_hidden_states cyclic=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredquantized_final_output cyclic=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredquantized_hidden_states complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredquantized_final_output complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute         source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredq_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredk_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredv_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredo_weights cyclic=positionBoolean0type factor=4 dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredquantized_hidden_states cyclic=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredquantized_final_output cyclic=positionBoolean0type factor=4 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredquantized_hidden_states complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredquantized_final_output complete=positionBoolean0type dim=3 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.pp.0.cpp std=gnu++98 -directive=/home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 5.88 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.pp.0.cpp std=gnu++98 -directive=/home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 6.56 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.attention.pp.0.cpp.diag.yml /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.attention.pp.0.cpp.out.log 2> /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.attention.pp.0.cpp.err.log 
Command         ap_eval done; 6.74 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/tidy-3.1.attention.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/tidy-3.1.attention.pp.0.cpp.out.log 2> /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/tidy-3.1.attention.pp.0.cpp.err.log 
Command           ap_eval done; 9.77 sec.
Execute           source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/xilinx-legacy-rewriter.attention.pp.0.cpp.out.log 2> /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/xilinx-legacy-rewriter.attention.pp.0.cpp.err.log 
Command           ap_eval done; 4.88 sec.
Command         tidy_31 done; 15.12 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 28.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 8.47 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.pragma.2.cpp"  -DSIXTEENTH  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.bc" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.pragma.2.cpp -DSIXTEENTH -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.bc
Command         clang done; 5.69 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.g.bc -hls-opt -except-internalize dut -L/opt/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 2.01 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 1168.152 ; gain = 530.125 ; free physical = 297438 ; free virtual = 376074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 1168.152 ; gain = 530.125 ; free physical = 297438 ; free virtual = 376075
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/a.pp.bc -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.49 sec.
Execute           llvm-ld /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.91 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dut -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/a.g.0.bc -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 2.49 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 1241.105 ; gain = 603.078 ; free physical = 297203 ; free virtual = 375873
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/a.g.1.bc -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<42, 26>' into 'rms_norm<96>' (./layer.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'attention_abs' into 'quantize_activation<1, 96>135' (./layer.h:127) automatically.
INFO: [XFORM 203-602] Inlining function 'attention_max<ap_fixed<40, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'quantize_activation<1, 96>135' (./layer.h:130) automatically.
INFO: [XFORM 203-602] Inlining function 'attention_round' into 'quantize_activation<1, 96>135' (./layer.h:139) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<40, 24>' into 'softmax<1, 4, 6>' (./layer.h:317) automatically.
INFO: [XFORM 203-602] Inlining function 'init_1d_mem<1, ap_fixed<40, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'attention<5, 1, 96, 96, 4, 24>' (attention.cpp:97) automatically.
INFO: [XFORM 203-602] Inlining function 'create_causal_mask<1>' into 'attention<5, 1, 96, 96, 4, 24>' (attention.cpp:184) automatically.
Command           transform done; 1.01 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] ./layer.h:88: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
Command           transform done; 0.46 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 1367.363 ; gain = 729.336 ; free physical = 297117 ; free virtual = 375801
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/a.g.1.bc to /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/a.o.1.bc -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<42, 26>' (/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<40, 24>' (/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:26).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (attention.cpp:18) in function 'dut' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (attention.cpp:50) in function 'dut' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'RMS_NORM_LOOP_1' (attention.cpp:84) in function 'attention<5, 1, 96, 96, 4, 24>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'SF_LOOP_2' (attention.cpp:180) in function 'attention<5, 1, 96, 96, 4, 24>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'CM_LOOP_2' (attention.cpp:187) in function 'attention<5, 1, 96, 96, 4, 24>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'CM_LOOP_3' (attention.cpp:188) in function 'attention<5, 1, 96, 96, 4, 24>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'ATTN_2D_LOOP_1' (attention.cpp:211) in function 'attention<5, 1, 96, 96, 4, 24>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'RMS_NORM_LOOP_2' (attention.cpp:217) in function 'attention<5, 1, 96, 96, 4, 24>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'GEMM_3D_FLOAT_LOOP_2' (./layer.h:278) in function 'GEMM_3D_float<4, 1, 6, 4, 6, 24>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'SOFTMAX_LOOP_2' (./layer.h:309) in function 'softmax<1, 4, 6>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'CREATE_CAUSAL_MASK_LOOP_1' (./layer.h:296) in function 'create_causal_mask<1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'CREATE_CAUSAL_MASK_LOOP_2' (./layer.h:297) in function 'create_causal_mask<1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'GEMM_3D_FLOAT_LOOP_2' (./layer.h:278) in function 'GEMM_3D_float<4, 1, 24, 4, 24, 6>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'APPLY_ROTARY_POS_EMB_LOOP_2' (./layer.h:210) in function 'apply_rotary_pos_emb<1, 4, 24>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'APPLY_ROTARY_POS_EMB_LOOP_5' (./layer.h:222) in function 'apply_rotary_pos_emb<1, 4, 24>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'RESHAPE_2D_TO_3D_LOOP_1' (./layer.h:189) in function 'reshape_2D_to_3D<1, 4, 24>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LINEAR_FORWARD_NO_MUL_LOOP_1' (./layer.h:160) in function 'linear_forward_no_mul<1, 96, 96>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LINEAR_FORWARD_NO_MUL_LOOP_3' (./layer.h:162) in function 'linear_forward_no_mul<1, 96, 96>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'INIT_2D_MEM_LOOP_1' (./layer.h:37) in function 'init_2d_mem<1, 96, ap_fixed<40, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'QUANTIZE_ACTIVATION_LOOP_1' (./layer.h:124) in function 'quantize_activation<1, 96>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'INIT_1D_MEM_LOOP_1' (./layer.h:25) in function 'init_1d_mem<1, ap_fixed<40, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'INIT_3D_MEM_LOOP_1' (./layer.h:50) in function 'init_3d_mem<1, 24, 4, ap_int<8> >' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<42, 26>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<42, 26>' completely with a factor of 17.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:277) in function 'exp_reduce::exp<40, 24>' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:284) in function 'exp_reduce::exp<40, 24>' completely with a factor of 46.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (attention.cpp:18) in function 'dut' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (attention.cpp:50) in function 'dut' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'RMS_NORM_LOOP_1' (attention.cpp:84) in function 'attention<5, 1, 96, 96, 4, 24>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'SF_LOOP_2' (attention.cpp:180) in function 'attention<5, 1, 96, 96, 4, 24>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'CM_LOOP_2' (attention.cpp:187) in function 'attention<5, 1, 96, 96, 4, 24>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'CM_LOOP_3' (attention.cpp:188) in function 'attention<5, 1, 96, 96, 4, 24>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ATTN_2D_LOOP_1' (attention.cpp:211) in function 'attention<5, 1, 96, 96, 4, 24>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'RMS_NORM_LOOP_2' (attention.cpp:217) in function 'attention<5, 1, 96, 96, 4, 24>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'GEMM_3D_FLOAT_LOOP_2' (./layer.h:278) in function 'GEMM_3D_float<4, 1, 6, 4, 6, 24>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'SOFTMAX_LOOP_2' (./layer.h:309) in function 'softmax<1, 4, 6>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'CREATE_CAUSAL_MASK_LOOP_1' (./layer.h:296) in function 'create_causal_mask<1>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'CREATE_CAUSAL_MASK_LOOP_2' (./layer.h:297) in function 'create_causal_mask<1>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'GEMM_3D_FLOAT_LOOP_2' (./layer.h:278) in function 'GEMM_3D_float<4, 1, 24, 4, 24, 6>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'APPLY_ROTARY_POS_EMB_LOOP_2' (./layer.h:210) in function 'apply_rotary_pos_emb<1, 4, 24>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'APPLY_ROTARY_POS_EMB_LOOP_5' (./layer.h:222) in function 'apply_rotary_pos_emb<1, 4, 24>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'RESHAPE_2D_TO_3D_LOOP_1' (./layer.h:189) in function 'reshape_2D_to_3D<1, 4, 24>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LINEAR_FORWARD_NO_MUL_LOOP_1' (./layer.h:160) in function 'linear_forward_no_mul<1, 96, 96>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LINEAR_FORWARD_NO_MUL_LOOP_4' (./layer.h:163) in function 'linear_forward_no_mul<1, 96, 96>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LINEAR_FORWARD_NO_MUL_LOOP_5' (./layer.h:166) in function 'linear_forward_no_mul<1, 96, 96>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'INIT_2D_MEM_LOOP_1' (./layer.h:37) in function 'init_2d_mem<1, 96, ap_fixed<40, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'QUANTIZE_ACTIVATION_LOOP_1' (./layer.h:124) in function 'quantize_activation<1, 96>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'QUANTIZE_ACTIVATION_LOOP_5' (./layer.h:138) in function 'quantize_activation<1, 96>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'INIT_1D_MEM_LOOP_1' (./layer.h:25) in function 'init_1d_mem<1, ap_fixed<40, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'INIT_3D_MEM_LOOP_1' (./layer.h:50) in function 'init_3d_mem<1, 24, 4, ap_int<8> >' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'rotated_q.V' (./layer.h:207) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'rotated_k.V' (./layer.h:208) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mask.V.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'scales.V' (attention.cpp:94) automatically.
INFO: [XFORM 203-102] Partitioning array 'q_proj.V' (attention.cpp:137) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'k_proj.V' (attention.cpp:138) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'v_proj.V' (attention.cpp:139) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'q_embed.V' (attention.cpp:146) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'k_embed.V' (attention.cpp:147) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'attn_weights.V' (attention.cpp:164) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'causal_mask.V' (attention.cpp:183) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'attn_output' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'final_scales.V' (attention.cpp:226) automatically.
INFO: [XFORM 203-102] Partitioning array 'causal_mask.V.0' (attention.cpp:183) automatically.
INFO: [XFORM 203-101] Partitioning array 'k_weights'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'o_weights'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'q_weights'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'v_weights'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'quantized_hidden_states.V' (attention.cpp:93) in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'quantized_final_output.V' (attention.cpp:225) in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'quantized_hidden_states.V' (attention.cpp:93) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'quantized_final_output.V' (attention.cpp:225) in dimension 3 completely.
INFO: [XFORM 203-102] Partitioning array 'quantized_hidden_states.V.0.0' (attention.cpp:93) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_hidden_states.V.0.1' (attention.cpp:93) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_hidden_states.V.0.2' (attention.cpp:93) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_hidden_states.V.0.3' (attention.cpp:93) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_hidden_states.V.1.0' (attention.cpp:93) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_hidden_states.V.1.1' (attention.cpp:93) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_hidden_states.V.1.2' (attention.cpp:93) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_hidden_states.V.1.3' (attention.cpp:93) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_hidden_states.V.2.0' (attention.cpp:93) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_hidden_states.V.2.1' (attention.cpp:93) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_hidden_states.V.2.2' (attention.cpp:93) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_hidden_states.V.2.3' (attention.cpp:93) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_hidden_states.V.3.0' (attention.cpp:93) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_hidden_states.V.3.1' (attention.cpp:93) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_hidden_states.V.3.2' (attention.cpp:93) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_hidden_states.V.3.3' (attention.cpp:93) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'q_proj_re.V' (attention.cpp:107) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'k_proj_re.V' (attention.cpp:108) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'v_proj_re.V' (attention.cpp:109) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'attn_output_2D.V' (attention.cpp:208) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_final_output.V.0.0' (attention.cpp:225) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_final_output.V.0.1' (attention.cpp:225) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_final_output.V.0.2' (attention.cpp:225) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_final_output.V.0.3' (attention.cpp:225) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_final_output.V.1.0' (attention.cpp:225) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_final_output.V.1.1' (attention.cpp:225) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_final_output.V.1.2' (attention.cpp:225) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_final_output.V.1.3' (attention.cpp:225) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_final_output.V.2.0' (attention.cpp:225) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_final_output.V.2.1' (attention.cpp:225) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_final_output.V.2.2' (attention.cpp:225) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_final_output.V.2.3' (attention.cpp:225) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_final_output.V.3.0' (attention.cpp:225) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_final_output.V.3.1' (attention.cpp:225) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_final_output.V.3.2' (attention.cpp:225) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'quantized_final_output.V.3.3' (attention.cpp:225) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.V' (attention.cpp:14) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'sin_tab.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cos_tab.V' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<42, 26>' into 'rms_norm<96>' (./layer.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'attention_abs' into 'quantize_activation<1, 96>' (./layer.h:127) automatically.
INFO: [XFORM 203-602] Inlining function 'attention_max<ap_fixed<40, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'quantize_activation<1, 96>' (./layer.h:130) automatically.
INFO: [XFORM 203-602] Inlining function 'attention_round' into 'quantize_activation<1, 96>' (./layer.h:139) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<40, 24>' into 'softmax<1, 4, 6>' (./layer.h:317) automatically.
INFO: [XFORM 203-602] Inlining function 'init_1d_mem<1, ap_fixed<40, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'attention<5, 1, 96, 96, 4, 24>' (attention.cpp:97) automatically.
INFO: [XFORM 203-602] Inlining function 'create_causal_mask<1>' into 'attention<5, 1, 96, 96, 4, 24>' (attention.cpp:184) automatically.
Command           transform done; 2.81 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<42, 26>'... converting 142 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:136:74) to (./layer.h:141:13) in function 'quantize_activation<1, 96>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:139:56) to (./layer.h:141:13) in function 'quantize_activation<1, 96>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:139:56) to (./layer.h:141:13) in function 'quantize_activation<1, 96>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:139:56) to (./layer.h:141:13) in function 'quantize_activation<1, 96>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:162:86) to (./layer.h:162:79) in function 'linear_forward_no_mul<1, 96, 96>'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<40, 24>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:245:9) to (./layer.h:244:51) in function 'cache_update<4, 5, 24>.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:245:9) to (./layer.h:244:51) in function 'cache_update<4, 5, 24>'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'linear_forward_no_mul<1, 96, 96>' (./layer.h:153)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<40, 24>' (/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)...19 expression(s) balanced.
Command           transform done; 1.51 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1500.113 ; gain = 862.086 ; free physical = 296972 ; free virtual = 375677
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/a.o.2.bc -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'LINEAR_FORWARD_NO_MUL_LOOP_2' (./layer.h:161:68) in function 'linear_forward_no_mul<1, 96, 96>'.
WARNING: [XFORM 203-631] Renaming function 'transpose_last_two_dims<6, 4, 24>' to 'transpose_last_two_d' (./layer.h:256:62)
WARNING: [XFORM 203-631] Renaming function 'reshape_2D_to_3D<1, 4, 24>' to 'reshape_2D_to_3D' (./layer.h:189:55)
WARNING: [XFORM 203-631] Renaming function 'quantize_activation<1, 96>' to 'quantize_activation' (./layer.h:59:67)
WARNING: [XFORM 203-631] Renaming function 'linear_forward_no_mul<1, 96, 96>' to 'linear_forward_no_mu' (./layer.h:160:49)
WARNING: [XFORM 203-631] Renaming function 'init_3d_mem<1, 24, 4, ap_int<8> >' to 'init_3d_mem' (./layer.h:50:50)
WARNING: [XFORM 203-631] Renaming function 'init_2d_mem<1, 96, ap_fixed<40, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'init_2d_mem' (./layer.h:37:48)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<40, 24>' to 'exp<40, 24>' (/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'cache_update<4, 5, 24>.1' to 'cache_update' (./layer.h:242:51)
WARNING: [XFORM 203-631] Renaming function 'cache_update<4, 5, 24>' to 'cache_update.1' (./layer.h:242:51)
WARNING: [XFORM 203-631] Renaming function 'attention<5, 1, 96, 96, 4, 24>' to 'attention' (attention.cpp:85:53)
WARNING: [XFORM 203-631] Renaming function 'apply_rotary_pos_emb<1, 4, 24>' to 'apply_rotary_pos_emb' (./layer.h:207:59)
WARNING: [XFORM 203-631] Renaming function 'GEMM_3D_float<4, 1, 6, 4, 6, 24>' to 'GEMM_3D_float' (./layer.h:277:55)
WARNING: [XFORM 203-631] Renaming function 'GEMM_3D_float<4, 1, 24, 4, 24, 6>' to 'GEMM_3D_float.1' (./layer.h:277:55)
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (./layer.h:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 'input[0].V' (./layer.h:317:26)
INFO: [HLS 200-472] Inferring partial write operation for 'input[0].V' (./layer.h:321:9)
INFO: [HLS 200-472] Inferring partial write operation for 'input[0].V' (./layer.h:93:17)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0].V' (./layer.h:191:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_states[0][0][0].V' (./layer.h:141:13)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0].V' (./layer.h:175:24)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0].V' (./layer.h:171:13)
INFO: [HLS 200-472] Inferring partial write operation for 'mem[0][0][0].V' (./layer.h:52:9)
INFO: [HLS 200-472] Inferring partial write operation for 'mem[0].V' (./layer.h:38:7)
INFO: [HLS 200-472] Inferring partial write operation for 'input[0].V' (attention.cpp:20:35)
INFO: [HLS 200-472] Inferring partial write operation for 'cache_out.V' (./layer.h:245:9)
INFO: [HLS 200-472] Inferring partial write operation for 'attn_weights[0].V' (attention.cpp:181:9)
INFO: [HLS 200-472] Inferring partial write operation for 'attn_output_2D[0].V' (attention.cpp:213:9)
INFO: [HLS 200-472] Inferring partial write operation for 'rotated_q[0].V' (./layer.h:212:30)
INFO: [HLS 200-472] Inferring partial write operation for 'rotated_k[0].V' (./layer.h:213:30)
INFO: [HLS 200-472] Inferring partial write operation for 'rotated_q[0].V' (./layer.h:214:9)
INFO: [HLS 200-472] Inferring partial write operation for 'rotated_k[0].V' (./layer.h:215:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_q[0].V' (./layer.h:225:106)
INFO: [HLS 200-472] Inferring partial write operation for 'output_k[0].V' (./layer.h:227:106)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0].V' (./layer.h:282:30)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0].V' (./layer.h:282:30)
Command           transform done; 3.31 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 1621.184 ; gain = 983.156 ; free physical = 296787 ; free virtual = 375499
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 14.09 sec.
Command       elaborate done; 78.51 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
Execute         ap_set_top_model dut 
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<42, 26>' to 'sqrt_fixed_42_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'rms_norm<96>' to 'rms_norm_96_s'.
WARNING: [SYN 201-103] Legalizing function name 'cache_update.1' to 'cache_update_1'.
WARNING: [SYN 201-103] Legalizing function name 'GEMM_3D_float.1' to 'GEMM_3D_float_1'.
WARNING: [SYN 201-103] Legalizing function name 'exp<40, 24>' to 'exp_40_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<1, 4, 6>' to 'softmax_1_4_6_s'.
Execute         get_model_list dut -filter all-wo-channel -topdown 
Execute         preproc_iomode -model dut 
Execute         preproc_iomode -model attention 
Execute         preproc_iomode -model GEMM_3D_float 
Execute         preproc_iomode -model softmax<1, 4, 6> 
Execute         preproc_iomode -model exp<40, 24> 
Execute         preproc_iomode -model GEMM_3D_float.1 
Execute         preproc_iomode -model transpose_last_two_d 
Execute         preproc_iomode -model cache_update.1 
Execute         preproc_iomode -model cache_update 
Execute         preproc_iomode -model apply_rotary_pos_emb 
Execute         preproc_iomode -model reshape_2D_to_3D 
Execute         preproc_iomode -model linear_forward_no_mu 
Execute         preproc_iomode -model init_2d_mem 
Execute         preproc_iomode -model quantize_activation 
Execute         preproc_iomode -model init_3d_mem 
Execute         preproc_iomode -model rms_norm<96> 
Execute         preproc_iomode -model sqrt_fixed<42, 26> 
Execute         get_model_list dut -filter all-wo-channel 
INFO-FLOW: Model list for configure: {sqrt_fixed<42, 26>} rms_norm<96> init_3d_mem quantize_activation init_2d_mem linear_forward_no_mu reshape_2D_to_3D apply_rotary_pos_emb cache_update cache_update.1 transpose_last_two_d GEMM_3D_float.1 {exp<40, 24>} {softmax<1, 4, 6>} GEMM_3D_float attention dut
INFO-FLOW: Configuring Module : sqrt_fixed<42, 26> ...
Execute         set_default_model sqrt_fixed<42, 26> 
Execute         apply_spec_resource_limit sqrt_fixed<42, 26> 
INFO-FLOW: Configuring Module : rms_norm<96> ...
Execute         set_default_model rms_norm<96> 
Execute         apply_spec_resource_limit rms_norm<96> 
INFO-FLOW: Configuring Module : init_3d_mem ...
Execute         set_default_model init_3d_mem 
Execute         apply_spec_resource_limit init_3d_mem 
INFO-FLOW: Configuring Module : quantize_activation ...
Execute         set_default_model quantize_activation 
Execute         apply_spec_resource_limit quantize_activation 
INFO-FLOW: Configuring Module : init_2d_mem ...
Execute         set_default_model init_2d_mem 
Execute         apply_spec_resource_limit init_2d_mem 
INFO-FLOW: Configuring Module : linear_forward_no_mu ...
Execute         set_default_model linear_forward_no_mu 
Execute         apply_spec_resource_limit linear_forward_no_mu 
INFO-FLOW: Configuring Module : reshape_2D_to_3D ...
Execute         set_default_model reshape_2D_to_3D 
Execute         apply_spec_resource_limit reshape_2D_to_3D 
INFO-FLOW: Configuring Module : apply_rotary_pos_emb ...
Execute         set_default_model apply_rotary_pos_emb 
Execute         apply_spec_resource_limit apply_rotary_pos_emb 
INFO-FLOW: Configuring Module : cache_update ...
Execute         set_default_model cache_update 
Execute         apply_spec_resource_limit cache_update 
INFO-FLOW: Configuring Module : cache_update.1 ...
Execute         set_default_model cache_update.1 
Execute         apply_spec_resource_limit cache_update.1 
INFO-FLOW: Configuring Module : transpose_last_two_d ...
Execute         set_default_model transpose_last_two_d 
Execute         apply_spec_resource_limit transpose_last_two_d 
INFO-FLOW: Configuring Module : GEMM_3D_float.1 ...
Execute         set_default_model GEMM_3D_float.1 
Execute         apply_spec_resource_limit GEMM_3D_float.1 
INFO-FLOW: Configuring Module : exp<40, 24> ...
Execute         set_default_model exp<40, 24> 
Execute         apply_spec_resource_limit exp<40, 24> 
INFO-FLOW: Configuring Module : softmax<1, 4, 6> ...
Execute         set_default_model softmax<1, 4, 6> 
Execute         apply_spec_resource_limit softmax<1, 4, 6> 
INFO-FLOW: Configuring Module : GEMM_3D_float ...
Execute         set_default_model GEMM_3D_float 
Execute         apply_spec_resource_limit GEMM_3D_float 
INFO-FLOW: Configuring Module : attention ...
Execute         set_default_model attention 
Execute         apply_spec_resource_limit attention 
INFO-FLOW: Configuring Module : dut ...
Execute         set_default_model dut 
Execute         apply_spec_resource_limit dut 
INFO-FLOW: Model list for preprocess: {sqrt_fixed<42, 26>} rms_norm<96> init_3d_mem quantize_activation init_2d_mem linear_forward_no_mu reshape_2D_to_3D apply_rotary_pos_emb cache_update cache_update.1 transpose_last_two_d GEMM_3D_float.1 {exp<40, 24>} {softmax<1, 4, 6>} GEMM_3D_float attention dut
INFO-FLOW: Preprocessing Module: sqrt_fixed<42, 26> ...
Execute         set_default_model sqrt_fixed<42, 26> 
Execute         cdfg_preprocess -model sqrt_fixed<42, 26> 
Execute         rtl_gen_preprocess sqrt_fixed<42, 26> 
INFO-FLOW: Preprocessing Module: rms_norm<96> ...
Execute         set_default_model rms_norm<96> 
Execute         cdfg_preprocess -model rms_norm<96> 
Execute         rtl_gen_preprocess rms_norm<96> 
INFO-FLOW: Preprocessing Module: init_3d_mem ...
Execute         set_default_model init_3d_mem 
Execute         cdfg_preprocess -model init_3d_mem 
Execute         rtl_gen_preprocess init_3d_mem 
INFO-FLOW: Preprocessing Module: quantize_activation ...
Execute         set_default_model quantize_activation 
Execute         cdfg_preprocess -model quantize_activation 
Execute         rtl_gen_preprocess quantize_activation 
INFO-FLOW: Preprocessing Module: init_2d_mem ...
Execute         set_default_model init_2d_mem 
Execute         cdfg_preprocess -model init_2d_mem 
Execute         rtl_gen_preprocess init_2d_mem 
INFO-FLOW: Preprocessing Module: linear_forward_no_mu ...
Execute         set_default_model linear_forward_no_mu 
Execute         cdfg_preprocess -model linear_forward_no_mu 
Execute         rtl_gen_preprocess linear_forward_no_mu 
INFO-FLOW: Preprocessing Module: reshape_2D_to_3D ...
Execute         set_default_model reshape_2D_to_3D 
Execute         cdfg_preprocess -model reshape_2D_to_3D 
Execute         rtl_gen_preprocess reshape_2D_to_3D 
INFO-FLOW: Preprocessing Module: apply_rotary_pos_emb ...
Execute         set_default_model apply_rotary_pos_emb 
Execute         cdfg_preprocess -model apply_rotary_pos_emb 
Execute         rtl_gen_preprocess apply_rotary_pos_emb 
INFO-FLOW: Preprocessing Module: cache_update ...
Execute         set_default_model cache_update 
Execute         cdfg_preprocess -model cache_update 
Execute         rtl_gen_preprocess cache_update 
INFO-FLOW: Preprocessing Module: cache_update.1 ...
Execute         set_default_model cache_update.1 
Execute         cdfg_preprocess -model cache_update.1 
Execute         rtl_gen_preprocess cache_update.1 
INFO-FLOW: Preprocessing Module: transpose_last_two_d ...
Execute         set_default_model transpose_last_two_d 
Execute         cdfg_preprocess -model transpose_last_two_d 
Execute         rtl_gen_preprocess transpose_last_two_d 
INFO-FLOW: Preprocessing Module: GEMM_3D_float.1 ...
Execute         set_default_model GEMM_3D_float.1 
Execute         cdfg_preprocess -model GEMM_3D_float.1 
Execute         rtl_gen_preprocess GEMM_3D_float.1 
INFO-FLOW: Preprocessing Module: exp<40, 24> ...
Execute         set_default_model exp<40, 24> 
Execute         cdfg_preprocess -model exp<40, 24> 
Execute         rtl_gen_preprocess exp<40, 24> 
INFO-FLOW: Preprocessing Module: softmax<1, 4, 6> ...
Execute         set_default_model softmax<1, 4, 6> 
Execute         cdfg_preprocess -model softmax<1, 4, 6> 
Execute         rtl_gen_preprocess softmax<1, 4, 6> 
INFO-FLOW: Preprocessing Module: GEMM_3D_float ...
Execute         set_default_model GEMM_3D_float 
Execute         cdfg_preprocess -model GEMM_3D_float 
Execute         rtl_gen_preprocess GEMM_3D_float 
INFO-FLOW: Preprocessing Module: attention ...
Execute         set_default_model attention 
Execute         cdfg_preprocess -model attention 
Execute         rtl_gen_preprocess attention 
INFO-FLOW: Preprocessing Module: dut ...
Execute         set_default_model dut 
Execute         cdfg_preprocess -model dut 
Execute         rtl_gen_preprocess dut 
INFO-FLOW: Model list for synthesis: {sqrt_fixed<42, 26>} rms_norm<96> init_3d_mem quantize_activation init_2d_mem linear_forward_no_mu reshape_2D_to_3D apply_rotary_pos_emb cache_update cache_update.1 transpose_last_two_d GEMM_3D_float.1 {exp<40, 24>} {softmax<1, 4, 6>} GEMM_3D_float attention dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_42_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sqrt_fixed<42, 26> 
Execute         schedule -model sqrt_fixed<42, 26> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<42, 26>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.42 sec.
INFO: [HLS 200-111]  Elapsed time: 82.5 seconds; current allocated memory: 684.591 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/sqrt_fixed_42_26_s.verbose.sched.rpt 
Command         syn_report done; 0.32 sec.
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/sqrt_fixed_42_26_s.sched.adb -f 
Command         db_write done; 0.29 sec.
INFO-FLOW: Finish scheduling sqrt_fixed<42, 26>.
Execute         set_default_model sqrt_fixed<42, 26> 
Execute         bind -model sqrt_fixed<42, 26> 
BIND OPTION: model=sqrt_fixed<42, 26>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 687.251 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/sqrt_fixed_42_26_s.verbose.bind.rpt 
Command         syn_report done; 0.66 sec.
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/sqrt_fixed_42_26_s.bind.adb -f 
Command         db_write done; 0.31 sec.
INFO-FLOW: Finish binding sqrt_fixed<42, 26>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rms_norm_96_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model rms_norm<96> 
Execute         schedule -model rms_norm<96> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 688.177 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/rms_norm_96_s.verbose.sched.rpt 
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/rms_norm_96_s.sched.adb -f 
INFO-FLOW: Finish scheduling rms_norm<96>.
Execute         set_default_model rms_norm<96> 
Execute         bind -model rms_norm<96> 
BIND OPTION: model=rms_norm<96>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 688.688 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/rms_norm_96_s.verbose.bind.rpt 
Command         syn_report done; 0.45 sec.
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/rms_norm_96_s.bind.adb -f 
INFO-FLOW: Finish binding rms_norm<96>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_3d_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model init_3d_mem 
Execute         schedule -model init_3d_mem 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 689.346 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_3d_mem.verbose.sched.rpt 
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_3d_mem.sched.adb -f 
INFO-FLOW: Finish scheduling init_3d_mem.
Execute         set_default_model init_3d_mem 
Execute         bind -model init_3d_mem 
BIND OPTION: model=init_3d_mem
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 689.644 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_3d_mem.verbose.bind.rpt 
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_3d_mem.bind.adb -f 
INFO-FLOW: Finish binding init_3d_mem.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'quantize_activation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model quantize_activation 
Execute         schedule -model quantize_activation 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 690.191 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/quantize_activation.verbose.sched.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/quantize_activation.sched.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling quantize_activation.
Execute         set_default_model quantize_activation 
Execute         bind -model quantize_activation 
BIND OPTION: model=quantize_activation
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 691.019 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/quantize_activation.verbose.bind.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/quantize_activation.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding quantize_activation.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_2d_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model init_2d_mem 
Execute         schedule -model init_2d_mem 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 691.198 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_2d_mem.verbose.sched.rpt 
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_2d_mem.sched.adb -f 
INFO-FLOW: Finish scheduling init_2d_mem.
Execute         set_default_model init_2d_mem 
Execute         bind -model init_2d_mem 
BIND OPTION: model=init_2d_mem
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 691.266 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_2d_mem.verbose.bind.rpt 
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_2d_mem.bind.adb -f 
INFO-FLOW: Finish binding init_2d_mem.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_forward_no_mu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model linear_forward_no_mu 
Execute         schedule -model linear_forward_no_mu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LINEAR_FORWARD_NO_MUL_LOOP_2_LINEAR_FORWARD_NO_MUL_LOOP_3'.
WARNING: [SCHED 204-68] The II Violation in module 'linear_forward_no_mu' (Loop: LINEAR_FORWARD_NO_MUL_LOOP_2_LINEAR_FORWARD_NO_MUL_LOOP_3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('output_0_V_addr_write_ln171', ./layer.h:171) of variable 'add_ln703_41', ./layer.h:171 on array 'output_0_V' and 'load' operation ('output_0_V_load', ./layer.h:171) on array 'output_0_V'.
WARNING: [SCHED 204-68] The II Violation in module 'linear_forward_no_mu' (Loop: LINEAR_FORWARD_NO_MUL_LOOP_2_LINEAR_FORWARD_NO_MUL_LOOP_3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('output_0_V_addr_write_ln171', ./layer.h:171) of variable 'add_ln703_41', ./layer.h:171 on array 'output_0_V' and 'load' operation ('output_0_V_load', ./layer.h:171) on array 'output_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 81.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 692.202 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/linear_forward_no_mu.verbose.sched.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/linear_forward_no_mu.sched.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling linear_forward_no_mu.
Execute         set_default_model linear_forward_no_mu 
Execute         bind -model linear_forward_no_mu 
BIND OPTION: model=linear_forward_no_mu
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 693.600 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/linear_forward_no_mu.verbose.bind.rpt 
Command         syn_report done; 0.33 sec.
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/linear_forward_no_mu.bind.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish binding linear_forward_no_mu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reshape_2D_to_3D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reshape_2D_to_3D 
Execute         schedule -model reshape_2D_to_3D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 693.928 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/reshape_2D_to_3D.verbose.sched.rpt 
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/reshape_2D_to_3D.sched.adb -f 
INFO-FLOW: Finish scheduling reshape_2D_to_3D.
Execute         set_default_model reshape_2D_to_3D 
Execute         bind -model reshape_2D_to_3D 
BIND OPTION: model=reshape_2D_to_3D
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 694.081 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/reshape_2D_to_3D.verbose.bind.rpt 
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/reshape_2D_to_3D.bind.adb -f 
INFO-FLOW: Finish binding reshape_2D_to_3D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_rotary_pos_emb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model apply_rotary_pos_emb 
Execute         schedule -model apply_rotary_pos_emb 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 694.373 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/apply_rotary_pos_emb.verbose.sched.rpt 
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/apply_rotary_pos_emb.sched.adb -f 
INFO-FLOW: Finish scheduling apply_rotary_pos_emb.
Execute         set_default_model apply_rotary_pos_emb 
Execute         bind -model apply_rotary_pos_emb 
BIND OPTION: model=apply_rotary_pos_emb
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 694.765 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/apply_rotary_pos_emb.verbose.bind.rpt 
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/apply_rotary_pos_emb.bind.adb -f 
INFO-FLOW: Finish binding apply_rotary_pos_emb.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cache_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model cache_update 
Execute         schedule -model cache_update 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 694.998 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update.verbose.sched.rpt 
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update.sched.adb -f 
INFO-FLOW: Finish scheduling cache_update.
Execute         set_default_model cache_update 
Execute         bind -model cache_update 
BIND OPTION: model=cache_update
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 695.260 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update.verbose.bind.rpt 
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update.bind.adb -f 
INFO-FLOW: Finish binding cache_update.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cache_update_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model cache_update.1 
Execute         schedule -model cache_update.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 695.521 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update_1.verbose.sched.rpt 
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update_1.sched.adb -f 
INFO-FLOW: Finish scheduling cache_update.1.
Execute         set_default_model cache_update.1 
Execute         bind -model cache_update.1 
BIND OPTION: model=cache_update.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 695.779 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update_1.verbose.bind.rpt 
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update_1.bind.adb -f 
INFO-FLOW: Finish binding cache_update.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_last_two_d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model transpose_last_two_d 
Execute         schedule -model transpose_last_two_d 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 695.961 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/transpose_last_two_d.verbose.sched.rpt 
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/transpose_last_two_d.sched.adb -f 
INFO-FLOW: Finish scheduling transpose_last_two_d.
Execute         set_default_model transpose_last_two_d 
Execute         bind -model transpose_last_two_d 
BIND OPTION: model=transpose_last_two_d
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 696.175 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/transpose_last_two_d.verbose.bind.rpt 
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/transpose_last_two_d.bind.adb -f 
INFO-FLOW: Finish binding transpose_last_two_d.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GEMM_3D_float_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model GEMM_3D_float.1 
Execute         schedule -model GEMM_3D_float.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 696.393 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float_1.verbose.sched.rpt 
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float_1.sched.adb -f 
INFO-FLOW: Finish scheduling GEMM_3D_float.1.
Execute         set_default_model GEMM_3D_float.1 
Execute         bind -model GEMM_3D_float.1 
BIND OPTION: model=GEMM_3D_float.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 696.635 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float_1.verbose.bind.rpt 
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float_1.bind.adb -f 
INFO-FLOW: Finish binding GEMM_3D_float.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_40_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model exp<40, 24> 
Execute         schedule -model exp<40, 24> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<40, 24>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 697.017 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/exp_40_24_s.verbose.sched.rpt 
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/exp_40_24_s.sched.adb -f 
INFO-FLOW: Finish scheduling exp<40, 24>.
Execute         set_default_model exp<40, 24> 
Execute         bind -model exp<40, 24> 
BIND OPTION: model=exp<40, 24>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 697.487 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/exp_40_24_s.verbose.bind.rpt 
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/exp_40_24_s.bind.adb -f 
INFO-FLOW: Finish binding exp<40, 24>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_1_4_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax<1, 4, 6> 
Execute         schedule -model softmax<1, 4, 6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 697.859 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/softmax_1_4_6_s.verbose.sched.rpt 
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/softmax_1_4_6_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<1, 4, 6>.
Execute         set_default_model softmax<1, 4, 6> 
Execute         bind -model softmax<1, 4, 6> 
BIND OPTION: model=softmax<1, 4, 6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 698.314 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/softmax_1_4_6_s.verbose.bind.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/softmax_1_4_6_s.bind.adb -f 
INFO-FLOW: Finish binding softmax<1, 4, 6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GEMM_3D_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model GEMM_3D_float 
Execute         schedule -model GEMM_3D_float 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 698.560 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float.verbose.sched.rpt 
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float.sched.adb -f 
INFO-FLOW: Finish scheduling GEMM_3D_float.
Execute         set_default_model GEMM_3D_float 
Execute         bind -model GEMM_3D_float 
BIND OPTION: model=GEMM_3D_float
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 698.802 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float.verbose.bind.rpt 
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float.bind.adb -f 
INFO-FLOW: Finish binding GEMM_3D_float.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model attention 
Execute         schedule -model attention 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 699.289 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.verbose.sched.rpt 
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.sched.adb -f 
INFO-FLOW: Finish scheduling attention.
Execute         set_default_model attention 
Execute         bind -model attention 
BIND OPTION: model=attention
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.02 sec.
INFO: [HLS 200-111]  Elapsed time: 2.2 seconds; current allocated memory: 701.741 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.verbose.bind.rpt 
Command         syn_report done; 0.88 sec.
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding attention.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dut 
Execute         schedule -model dut 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 702.761 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.verbose.sched.rpt 
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.sched.adb -f 
INFO-FLOW: Finish scheduling dut.
Execute         set_default_model dut 
Execute         bind -model dut 
BIND OPTION: model=dut
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.38 sec.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 703.220 MB.
Execute         syn_report -verbosereport -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.verbose.bind.rpt 
Command         syn_report done; 0.9 sec.
Execute         db_write -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.bind.adb -f 
INFO-FLOW: Finish binding dut.
Execute         get_model_list dut -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess sqrt_fixed<42, 26> 
Execute         rtl_gen_preprocess rms_norm<96> 
Execute         rtl_gen_preprocess init_3d_mem 
Execute         rtl_gen_preprocess quantize_activation 
Execute         rtl_gen_preprocess init_2d_mem 
Execute         rtl_gen_preprocess linear_forward_no_mu 
Execute         rtl_gen_preprocess reshape_2D_to_3D 
Execute         rtl_gen_preprocess apply_rotary_pos_emb 
Execute         rtl_gen_preprocess cache_update 
Execute         rtl_gen_preprocess cache_update.1 
Execute         rtl_gen_preprocess transpose_last_two_d 
Execute         rtl_gen_preprocess GEMM_3D_float.1 
Execute         rtl_gen_preprocess exp<40, 24> 
Execute         rtl_gen_preprocess softmax<1, 4, 6> 
Execute         rtl_gen_preprocess GEMM_3D_float 
Execute         rtl_gen_preprocess attention 
Execute         rtl_gen_preprocess dut 
INFO-FLOW: Model list for RTL generation: {sqrt_fixed<42, 26>} rms_norm<96> init_3d_mem quantize_activation init_2d_mem linear_forward_no_mu reshape_2D_to_3D apply_rotary_pos_emb cache_update cache_update.1 transpose_last_two_d GEMM_3D_float.1 {exp<40, 24>} {softmax<1, 4, 6>} GEMM_3D_float attention dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_42_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model sqrt_fixed<42, 26> -vendor xilinx -mg_file /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/sqrt_fixed_42_26_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_42_26_s'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 708.302 MB.
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl sqrt_fixed<42, 26> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/systemc/sqrt_fixed_42_26_s -synmodules {sqrt_fixed<42, 26>} rms_norm<96> init_3d_mem quantize_activation init_2d_mem linear_forward_no_mu reshape_2D_to_3D apply_rotary_pos_emb cache_update cache_update.1 transpose_last_two_d GEMM_3D_float.1 {exp<40, 24>} {softmax<1, 4, 6>} GEMM_3D_float attention dut 
Execute         gen_rtl sqrt_fixed<42, 26> -style xilinx -f -lang vhdl -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/vhdl/sqrt_fixed_42_26_s 
Execute         gen_rtl sqrt_fixed<42, 26> -style xilinx -f -lang vlog -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/verilog/sqrt_fixed_42_26_s 
Execute         syn_report -csynth -model sqrt_fixed<42, 26> -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/sqrt_fixed_42_26_s_csynth.rpt 
Command         syn_report done; 0.28 sec.
Execute         syn_report -rtlxml -model sqrt_fixed<42, 26> -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/sqrt_fixed_42_26_s_csynth.xml 
Command         syn_report done; 0.13 sec.
Execute         syn_report -verbosereport -model sqrt_fixed<42, 26> -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/sqrt_fixed_42_26_s.verbose.rpt 
Command         syn_report done; 0.8 sec.
Execute         db_write -model sqrt_fixed<42, 26> -f -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/sqrt_fixed_42_26_s.adb 
Command         db_write done; 0.75 sec.
Execute         gen_tb_info sqrt_fixed<42, 26> -p /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/sqrt_fixed_42_26_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rms_norm_96_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model rms_norm<96> -vendor xilinx -mg_file /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/rms_norm_96_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dut_mul_40s_42ns_81_2_1' to 'dut_mul_40s_42ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_udiv_33s_29ns_33_37_seq_1' to 'dut_udiv_33s_29nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_mul_72s_40s_72_5_1' to 'dut_mul_72s_40s_7dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_mul_40s_42ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mul_72s_40s_7dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_udiv_33s_29nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rms_norm_96_s'.
INFO: [HLS 200-111]  Elapsed time: 2.19 seconds; current allocated memory: 719.335 MB.
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl rms_norm<96> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/systemc/rms_norm_96_s -synmodules {sqrt_fixed<42, 26>} rms_norm<96> init_3d_mem quantize_activation init_2d_mem linear_forward_no_mu reshape_2D_to_3D apply_rotary_pos_emb cache_update cache_update.1 transpose_last_two_d GEMM_3D_float.1 {exp<40, 24>} {softmax<1, 4, 6>} GEMM_3D_float attention dut 
Execute         gen_rtl rms_norm<96> -style xilinx -f -lang vhdl -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/vhdl/rms_norm_96_s 
Execute         gen_rtl rms_norm<96> -style xilinx -f -lang vlog -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/verilog/rms_norm_96_s 
Execute         syn_report -csynth -model rms_norm<96> -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/rms_norm_96_s_csynth.rpt 
Execute         syn_report -rtlxml -model rms_norm<96> -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/rms_norm_96_s_csynth.xml 
Execute         syn_report -verbosereport -model rms_norm<96> -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/rms_norm_96_s.verbose.rpt 
Command         syn_report done; 0.45 sec.
Execute         db_write -model rms_norm<96> -f -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/rms_norm_96_s.adb 
Command         db_write done; 0.26 sec.
Execute         gen_tb_info rms_norm<96> -p /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/rms_norm_96_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_3d_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model init_3d_mem -vendor xilinx -mg_file /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_3d_mem.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_3d_mem'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 721.174 MB.
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl init_3d_mem -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/systemc/init_3d_mem -synmodules {sqrt_fixed<42, 26>} rms_norm<96> init_3d_mem quantize_activation init_2d_mem linear_forward_no_mu reshape_2D_to_3D apply_rotary_pos_emb cache_update cache_update.1 transpose_last_two_d GEMM_3D_float.1 {exp<40, 24>} {softmax<1, 4, 6>} GEMM_3D_float attention dut 
Execute         gen_rtl init_3d_mem -style xilinx -f -lang vhdl -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/vhdl/init_3d_mem 
Execute         gen_rtl init_3d_mem -style xilinx -f -lang vlog -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/verilog/init_3d_mem 
Execute         syn_report -csynth -model init_3d_mem -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/init_3d_mem_csynth.rpt 
Execute         syn_report -rtlxml -model init_3d_mem -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/init_3d_mem_csynth.xml 
Execute         syn_report -verbosereport -model init_3d_mem -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_3d_mem.verbose.rpt 
Execute         db_write -model init_3d_mem -f -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_3d_mem.adb 
Command         db_write done; 0.31 sec.
Execute         gen_tb_info init_3d_mem -p /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_3d_mem 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'quantize_activation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model quantize_activation -vendor xilinx -mg_file /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/quantize_activation.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dut_udiv_40ns_40ns_40_44_seq_1' to 'dut_udiv_40ns_40neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_udiv_40ns_40neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'quantize_activation'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 723.987 MB.
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl quantize_activation -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/systemc/quantize_activation -synmodules {sqrt_fixed<42, 26>} rms_norm<96> init_3d_mem quantize_activation init_2d_mem linear_forward_no_mu reshape_2D_to_3D apply_rotary_pos_emb cache_update cache_update.1 transpose_last_two_d GEMM_3D_float.1 {exp<40, 24>} {softmax<1, 4, 6>} GEMM_3D_float attention dut 
Execute         gen_rtl quantize_activation -style xilinx -f -lang vhdl -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/vhdl/quantize_activation 
Execute         gen_rtl quantize_activation -style xilinx -f -lang vlog -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/verilog/quantize_activation 
Execute         syn_report -csynth -model quantize_activation -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/quantize_activation_csynth.rpt 
Execute         syn_report -rtlxml -model quantize_activation -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/quantize_activation_csynth.xml 
Execute         syn_report -verbosereport -model quantize_activation -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/quantize_activation.verbose.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -model quantize_activation -f -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/quantize_activation.adb 
Command         db_write done; 0.42 sec.
Execute         gen_tb_info quantize_activation -p /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/quantize_activation 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_2d_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model init_2d_mem -vendor xilinx -mg_file /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_2d_mem.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_2d_mem'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 727.308 MB.
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl init_2d_mem -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/systemc/init_2d_mem -synmodules {sqrt_fixed<42, 26>} rms_norm<96> init_3d_mem quantize_activation init_2d_mem linear_forward_no_mu reshape_2D_to_3D apply_rotary_pos_emb cache_update cache_update.1 transpose_last_two_d GEMM_3D_float.1 {exp<40, 24>} {softmax<1, 4, 6>} GEMM_3D_float attention dut 
Execute         gen_rtl init_2d_mem -style xilinx -f -lang vhdl -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/vhdl/init_2d_mem 
Execute         gen_rtl init_2d_mem -style xilinx -f -lang vlog -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/verilog/init_2d_mem 
Execute         syn_report -csynth -model init_2d_mem -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/init_2d_mem_csynth.rpt 
Execute         syn_report -rtlxml -model init_2d_mem -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/init_2d_mem_csynth.xml 
Execute         syn_report -verbosereport -model init_2d_mem -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_2d_mem.verbose.rpt 
Execute         db_write -model init_2d_mem -f -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_2d_mem.adb 
Command         db_write done; 0.29 sec.
Execute         gen_tb_info init_2d_mem -p /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_2d_mem 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_forward_no_mu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model linear_forward_no_mu -vendor xilinx -mg_file /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/linear_forward_no_mu.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dut_sdiv_72ns_61s_40_76_1' to 'dut_sdiv_72ns_61sfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_sdiv_72ns_61sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_forward_no_mu'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 729.731 MB.
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl linear_forward_no_mu -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/systemc/linear_forward_no_mu -synmodules {sqrt_fixed<42, 26>} rms_norm<96> init_3d_mem quantize_activation init_2d_mem linear_forward_no_mu reshape_2D_to_3D apply_rotary_pos_emb cache_update cache_update.1 transpose_last_two_d GEMM_3D_float.1 {exp<40, 24>} {softmax<1, 4, 6>} GEMM_3D_float attention dut 
Execute         gen_rtl linear_forward_no_mu -style xilinx -f -lang vhdl -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/vhdl/linear_forward_no_mu 
Execute         gen_rtl linear_forward_no_mu -style xilinx -f -lang vlog -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/verilog/linear_forward_no_mu 
Execute         syn_report -csynth -model linear_forward_no_mu -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/linear_forward_no_mu_csynth.rpt 
Execute         syn_report -rtlxml -model linear_forward_no_mu -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/linear_forward_no_mu_csynth.xml 
Execute         syn_report -verbosereport -model linear_forward_no_mu -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/linear_forward_no_mu.verbose.rpt 
Command         syn_report done; 0.35 sec.
Execute         db_write -model linear_forward_no_mu -f -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/linear_forward_no_mu.adb 
Command         db_write done; 0.56 sec.
Execute         gen_tb_info linear_forward_no_mu -p /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/linear_forward_no_mu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reshape_2D_to_3D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model reshape_2D_to_3D -vendor xilinx -mg_file /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/reshape_2D_to_3D.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reshape_2D_to_3D'.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 734.858 MB.
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl reshape_2D_to_3D -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/systemc/reshape_2D_to_3D -synmodules {sqrt_fixed<42, 26>} rms_norm<96> init_3d_mem quantize_activation init_2d_mem linear_forward_no_mu reshape_2D_to_3D apply_rotary_pos_emb cache_update cache_update.1 transpose_last_two_d GEMM_3D_float.1 {exp<40, 24>} {softmax<1, 4, 6>} GEMM_3D_float attention dut 
Execute         gen_rtl reshape_2D_to_3D -style xilinx -f -lang vhdl -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/vhdl/reshape_2D_to_3D 
Execute         gen_rtl reshape_2D_to_3D -style xilinx -f -lang vlog -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/verilog/reshape_2D_to_3D 
Execute         syn_report -csynth -model reshape_2D_to_3D -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/reshape_2D_to_3D_csynth.rpt 
Execute         syn_report -rtlxml -model reshape_2D_to_3D -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/reshape_2D_to_3D_csynth.xml 
Execute         syn_report -verbosereport -model reshape_2D_to_3D -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/reshape_2D_to_3D.verbose.rpt 
Execute         db_write -model reshape_2D_to_3D -f -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/reshape_2D_to_3D.adb 
Command         db_write done; 0.37 sec.
Execute         gen_tb_info reshape_2D_to_3D -p /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/reshape_2D_to_3D 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_rotary_pos_emb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model apply_rotary_pos_emb -vendor xilinx -mg_file /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/apply_rotary_pos_emb.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'apply_rotary_pos_emb_cos_tab_V_5' to 'apply_rotary_pos_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'apply_rotary_pos_emb_sin_tab_V_5' to 'apply_rotary_pos_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'apply_rotary_pos_emb_rotated_q_0_V' to 'apply_rotary_pos_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'apply_rotary_pos_emb_rotated_k_0_V' to 'apply_rotary_pos_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_rotary_pos_emb'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 736.058 MB.
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl apply_rotary_pos_emb -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/systemc/apply_rotary_pos_emb -synmodules {sqrt_fixed<42, 26>} rms_norm<96> init_3d_mem quantize_activation init_2d_mem linear_forward_no_mu reshape_2D_to_3D apply_rotary_pos_emb cache_update cache_update.1 transpose_last_two_d GEMM_3D_float.1 {exp<40, 24>} {softmax<1, 4, 6>} GEMM_3D_float attention dut 
Execute         gen_rtl apply_rotary_pos_emb -style xilinx -f -lang vhdl -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/vhdl/apply_rotary_pos_emb 
Execute         gen_rtl apply_rotary_pos_emb -style xilinx -f -lang vlog -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/verilog/apply_rotary_pos_emb 
Execute         syn_report -csynth -model apply_rotary_pos_emb -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/apply_rotary_pos_emb_csynth.rpt 
Execute         syn_report -rtlxml -model apply_rotary_pos_emb -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/apply_rotary_pos_emb_csynth.xml 
Execute         syn_report -verbosereport -model apply_rotary_pos_emb -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/apply_rotary_pos_emb.verbose.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -model apply_rotary_pos_emb -f -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/apply_rotary_pos_emb.adb 
Command         db_write done; 0.41 sec.
Execute         gen_tb_info apply_rotary_pos_emb -p /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/apply_rotary_pos_emb 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cache_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model cache_update -vendor xilinx -mg_file /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cache_update_k_cache_V' to 'cache_update_k_cakbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'cache_update'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 738.062 MB.
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl cache_update -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/systemc/cache_update -synmodules {sqrt_fixed<42, 26>} rms_norm<96> init_3d_mem quantize_activation init_2d_mem linear_forward_no_mu reshape_2D_to_3D apply_rotary_pos_emb cache_update cache_update.1 transpose_last_two_d GEMM_3D_float.1 {exp<40, 24>} {softmax<1, 4, 6>} GEMM_3D_float attention dut 
Execute         gen_rtl cache_update -style xilinx -f -lang vhdl -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/vhdl/cache_update 
Execute         gen_rtl cache_update -style xilinx -f -lang vlog -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/verilog/cache_update 
Execute         syn_report -csynth -model cache_update -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/cache_update_csynth.rpt 
Execute         syn_report -rtlxml -model cache_update -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/cache_update_csynth.xml 
Execute         syn_report -verbosereport -model cache_update -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update.verbose.rpt 
Execute         db_write -model cache_update -f -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update.adb 
Command         db_write done; 0.42 sec.
Execute         gen_tb_info cache_update -p /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cache_update_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model cache_update.1 -vendor xilinx -mg_file /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cache_update_1_v_cache_V' to 'cache_update_1_v_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'cache_update_1'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 739.553 MB.
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl cache_update.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/systemc/cache_update_1 -synmodules {sqrt_fixed<42, 26>} rms_norm<96> init_3d_mem quantize_activation init_2d_mem linear_forward_no_mu reshape_2D_to_3D apply_rotary_pos_emb cache_update cache_update.1 transpose_last_two_d GEMM_3D_float.1 {exp<40, 24>} {softmax<1, 4, 6>} GEMM_3D_float attention dut 
Execute         gen_rtl cache_update.1 -style xilinx -f -lang vhdl -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/vhdl/cache_update_1 
Execute         gen_rtl cache_update.1 -style xilinx -f -lang vlog -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/verilog/cache_update_1 
Execute         syn_report -csynth -model cache_update.1 -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/cache_update_1_csynth.rpt 
Execute         syn_report -rtlxml -model cache_update.1 -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/cache_update_1_csynth.xml 
Execute         syn_report -verbosereport -model cache_update.1 -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update_1.verbose.rpt 
Execute         db_write -model cache_update.1 -f -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update_1.adb 
Command         db_write done; 0.46 sec.
Execute         gen_tb_info cache_update.1 -p /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_last_two_d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model transpose_last_two_d -vendor xilinx -mg_file /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/transpose_last_two_d.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_last_two_d'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 740.901 MB.
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl transpose_last_two_d -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/systemc/transpose_last_two_d -synmodules {sqrt_fixed<42, 26>} rms_norm<96> init_3d_mem quantize_activation init_2d_mem linear_forward_no_mu reshape_2D_to_3D apply_rotary_pos_emb cache_update cache_update.1 transpose_last_two_d GEMM_3D_float.1 {exp<40, 24>} {softmax<1, 4, 6>} GEMM_3D_float attention dut 
Execute         gen_rtl transpose_last_two_d -style xilinx -f -lang vhdl -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/vhdl/transpose_last_two_d 
Execute         gen_rtl transpose_last_two_d -style xilinx -f -lang vlog -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/verilog/transpose_last_two_d 
Execute         syn_report -csynth -model transpose_last_two_d -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/transpose_last_two_d_csynth.rpt 
Execute         syn_report -rtlxml -model transpose_last_two_d -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/transpose_last_two_d_csynth.xml 
Execute         syn_report -verbosereport -model transpose_last_two_d -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/transpose_last_two_d.verbose.rpt 
Execute         db_write -model transpose_last_two_d -f -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/transpose_last_two_d.adb 
Command         db_write done; 0.31 sec.
Execute         gen_tb_info transpose_last_two_d -p /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/transpose_last_two_d 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GEMM_3D_float_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model GEMM_3D_float.1 -vendor xilinx -mg_file /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'GEMM_3D_float_1'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 742.201 MB.
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl GEMM_3D_float.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/systemc/GEMM_3D_float_1 -synmodules {sqrt_fixed<42, 26>} rms_norm<96> init_3d_mem quantize_activation init_2d_mem linear_forward_no_mu reshape_2D_to_3D apply_rotary_pos_emb cache_update cache_update.1 transpose_last_two_d GEMM_3D_float.1 {exp<40, 24>} {softmax<1, 4, 6>} GEMM_3D_float attention dut 
Execute         gen_rtl GEMM_3D_float.1 -style xilinx -f -lang vhdl -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/vhdl/GEMM_3D_float_1 
Execute         gen_rtl GEMM_3D_float.1 -style xilinx -f -lang vlog -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/verilog/GEMM_3D_float_1 
Execute         syn_report -csynth -model GEMM_3D_float.1 -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/GEMM_3D_float_1_csynth.rpt 
Execute         syn_report -rtlxml -model GEMM_3D_float.1 -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/GEMM_3D_float_1_csynth.xml 
Execute         syn_report -verbosereport -model GEMM_3D_float.1 -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float_1.verbose.rpt 
Execute         db_write -model GEMM_3D_float.1 -f -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float_1.adb 
Command         db_write done; 0.49 sec.
Execute         gen_tb_info GEMM_3D_float.1 -p /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_40_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model exp<40, 24> -vendor xilinx -mg_file /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/exp_40_24_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'exp_40_24_s_f_x_msb_3_table_V' to 'exp_40_24_s_f_x_mmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_40_24_s_f_x_msb_2_table_V' to 'exp_40_24_s_f_x_mncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_40_24_s_exp_x_msb_1_table_V' to 'exp_40_24_s_exp_xocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_mul_50ns_47ns_97_2_1' to 'dut_mul_50ns_47nspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_mul_50ns_50ns_100_2_1' to 'dut_mul_50ns_50nsqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_mul_50ns_47nspcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mul_50ns_50nsqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_40_24_s'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 744.089 MB.
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl exp<40, 24> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/systemc/exp_40_24_s -synmodules {sqrt_fixed<42, 26>} rms_norm<96> init_3d_mem quantize_activation init_2d_mem linear_forward_no_mu reshape_2D_to_3D apply_rotary_pos_emb cache_update cache_update.1 transpose_last_two_d GEMM_3D_float.1 {exp<40, 24>} {softmax<1, 4, 6>} GEMM_3D_float attention dut 
Execute         gen_rtl exp<40, 24> -style xilinx -f -lang vhdl -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/vhdl/exp_40_24_s 
Execute         gen_rtl exp<40, 24> -style xilinx -f -lang vlog -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/verilog/exp_40_24_s 
Execute         syn_report -csynth -model exp<40, 24> -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/exp_40_24_s_csynth.rpt 
Execute         syn_report -rtlxml -model exp<40, 24> -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/exp_40_24_s_csynth.xml 
Execute         syn_report -verbosereport -model exp<40, 24> -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/exp_40_24_s.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model exp<40, 24> -f -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/exp_40_24_s.adb 
Command         db_write done; 0.54 sec.
Execute         gen_tb_info exp<40, 24> -p /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/exp_40_24_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_1_4_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax<1, 4, 6> -vendor xilinx -mg_file /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/softmax_1_4_6_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dut_sdiv_56ns_40s_40_60_seq_1' to 'dut_sdiv_56ns_40srcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_sdiv_56ns_40srcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_1_4_6_s'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 746.903 MB.
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax<1, 4, 6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/systemc/softmax_1_4_6_s -synmodules {sqrt_fixed<42, 26>} rms_norm<96> init_3d_mem quantize_activation init_2d_mem linear_forward_no_mu reshape_2D_to_3D apply_rotary_pos_emb cache_update cache_update.1 transpose_last_two_d GEMM_3D_float.1 {exp<40, 24>} {softmax<1, 4, 6>} GEMM_3D_float attention dut 
Execute         gen_rtl softmax<1, 4, 6> -style xilinx -f -lang vhdl -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/vhdl/softmax_1_4_6_s 
Execute         gen_rtl softmax<1, 4, 6> -style xilinx -f -lang vlog -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/verilog/softmax_1_4_6_s 
Execute         syn_report -csynth -model softmax<1, 4, 6> -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/softmax_1_4_6_s_csynth.rpt 
Execute         syn_report -rtlxml -model softmax<1, 4, 6> -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/softmax_1_4_6_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax<1, 4, 6> -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/softmax_1_4_6_s.verbose.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -model softmax<1, 4, 6> -f -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/softmax_1_4_6_s.adb 
Command         db_write done; 0.55 sec.
Execute         gen_tb_info softmax<1, 4, 6> -p /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/softmax_1_4_6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GEMM_3D_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model GEMM_3D_float -vendor xilinx -mg_file /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'GEMM_3D_float'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 748.645 MB.
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl GEMM_3D_float -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/systemc/GEMM_3D_float -synmodules {sqrt_fixed<42, 26>} rms_norm<96> init_3d_mem quantize_activation init_2d_mem linear_forward_no_mu reshape_2D_to_3D apply_rotary_pos_emb cache_update cache_update.1 transpose_last_two_d GEMM_3D_float.1 {exp<40, 24>} {softmax<1, 4, 6>} GEMM_3D_float attention dut 
Execute         gen_rtl GEMM_3D_float -style xilinx -f -lang vhdl -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/vhdl/GEMM_3D_float 
Execute         gen_rtl GEMM_3D_float -style xilinx -f -lang vlog -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/verilog/GEMM_3D_float 
Execute         syn_report -csynth -model GEMM_3D_float -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/GEMM_3D_float_csynth.rpt 
Execute         syn_report -rtlxml -model GEMM_3D_float -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/GEMM_3D_float_csynth.xml 
Execute         syn_report -verbosereport -model GEMM_3D_float -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float.verbose.rpt 
Execute         db_write -model GEMM_3D_float -f -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float.adb 
Command         db_write done; 0.5 sec.
Execute         gen_tb_info GEMM_3D_float -p /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model attention -vendor xilinx -mg_file /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'attention_ln_weight_in_V' to 'attention_ln_weigsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_q_weights_0' to 'attention_q_weightde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_q_weights_1' to 'attention_q_weighudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_q_weights_2' to 'attention_q_weighvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_q_weights_3' to 'attention_q_weighwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_k_weights_0' to 'attention_k_weighxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_k_weights_1' to 'attention_k_weighyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_k_weights_2' to 'attention_k_weighzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_k_weights_3' to 'attention_k_weighAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_v_weights_0' to 'attention_v_weighBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_v_weights_1' to 'attention_v_weighCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_v_weights_2' to 'attention_v_weighDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_v_weights_3' to 'attention_v_weighEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_ln_weight_V' to 'attention_ln_weigFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_o_weights_0' to 'attention_o_weighGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_o_weights_1' to 'attention_o_weighHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_o_weights_2' to 'attention_o_weighIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_o_weights_3' to 'attention_o_weighJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_hidden_sta' to 'attention_quantizKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_hidden_sta_1' to 'attention_quantizLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_hidden_sta_2' to 'attention_quantizMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_hidden_sta_3' to 'attention_quantizNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_hidden_sta_4' to 'attention_quantizOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_hidden_sta_5' to 'attention_quantizPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_hidden_sta_6' to 'attention_quantizQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_hidden_sta_7' to 'attention_quantizRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_hidden_sta_8' to 'attention_quantizShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_hidden_sta_9' to 'attention_quantizThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_hidden_sta_10' to 'attention_quantizUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_hidden_sta_11' to 'attention_quantizVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_hidden_sta_12' to 'attention_quantizWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_hidden_sta_13' to 'attention_quantizXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_hidden_sta_14' to 'attention_quantizYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_hidden_sta_15' to 'attention_quantizZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_q_proj_re_0_V' to 'attention_q_proj_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_k_proj_re_0_V' to 'attention_k_proj_1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_v_proj_re_0_V' to 'attention_v_proj_2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_q_proj_0_V' to 'attention_q_proj_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_k_proj_0_V' to 'attention_k_proj_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_v_proj_0_V' to 'attention_v_proj_5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_q_embed_0_V' to 'attention_q_embed6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_k_embed_0_V' to 'attention_k_embed7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_k_cache_upd_V' to 'attention_k_cache8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_v_cache_upd_V' to 'attention_v_cache9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_k_proj_transposed_V' to 'attention_k_proj_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_attn_weights_0_V' to 'attention_attn_webbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_attn_output_0' to 'attention_attn_oubck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_attn_output_2D_0_V' to 'attention_attn_oubdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_final_outp' to 'attention_quantizbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_final_outp_1' to 'attention_quantizbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_final_outp_2' to 'attention_quantizbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_final_outp_3' to 'attention_quantizbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_final_outp_4' to 'attention_quantizbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_final_outp_5' to 'attention_quantizbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_final_outp_6' to 'attention_quantizbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_final_outp_7' to 'attention_quantizbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_final_outp_8' to 'attention_quantizbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_final_outp_9' to 'attention_quantizbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_final_outp_10' to 'attention_quantizbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_final_outp_11' to 'attention_quantizbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_final_outp_12' to 'attention_quantizbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_final_outp_13' to 'attention_quantizbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_final_outp_14' to 'attention_quantizbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'attention_quantized_final_outp_15' to 'attention_quantizbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_mul_58ns_56s_113_3_1' to 'dut_mul_58ns_56s_bun' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_mul_58ns_56s_bun': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'attention'.
Command         create_rtl_model done; 1.74 sec.
INFO: [HLS 200-111]  Elapsed time: 2.39 seconds; current allocated memory: 753.266 MB.
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl attention -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/systemc/attention -synmodules {sqrt_fixed<42, 26>} rms_norm<96> init_3d_mem quantize_activation init_2d_mem linear_forward_no_mu reshape_2D_to_3D apply_rotary_pos_emb cache_update cache_update.1 transpose_last_two_d GEMM_3D_float.1 {exp<40, 24>} {softmax<1, 4, 6>} GEMM_3D_float attention dut 
Execute         gen_rtl attention -style xilinx -f -lang vhdl -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/vhdl/attention 
Execute         gen_rtl attention -style xilinx -f -lang vlog -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/verilog/attention 
Execute         syn_report -csynth -model attention -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/attention_csynth.rpt 
Command         syn_report done; 0.19 sec.
Execute         syn_report -rtlxml -model attention -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/attention_csynth.xml 
Execute         syn_report -verbosereport -model attention -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.verbose.rpt 
Command         syn_report done; 0.97 sec.
Execute         db_write -model attention -f -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.adb 
Command         db_write done; 0.82 sec.
Execute         gen_tb_info attention -p /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dut -vendor xilinx -mg_file /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111]  Elapsed time: 2.23 seconds; current allocated memory: 758.270 MB.
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl dut -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/systemc/dut -synmodules {sqrt_fixed<42, 26>} rms_norm<96> init_3d_mem quantize_activation init_2d_mem linear_forward_no_mu reshape_2D_to_3D apply_rotary_pos_emb cache_update cache_update.1 transpose_last_two_d GEMM_3D_float.1 {exp<40, 24>} {softmax<1, 4, 6>} GEMM_3D_float attention dut 
Execute         gen_rtl dut -istop -style xilinx -f -lang vhdl -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/vhdl/dut 
Execute         gen_rtl dut -istop -style xilinx -f -lang vlog -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/verilog/dut 
Execute         syn_report -csynth -model dut -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/dut_csynth.rpt 
Execute         syn_report -rtlxml -model dut -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/syn/report/dut_csynth.xml 
Execute         syn_report -verbosereport -model dut -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.verbose.rpt 
Command         syn_report done; 0.85 sec.
Execute         db_write -model dut -f -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.adb 
Command         db_write done; 0.55 sec.
Execute         gen_tb_info dut -p /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut 
Execute         export_constraint_db -f -tool general -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute         syn_report -designview -model dut -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.design.xml 
Command         syn_report done; 0.76 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model dut -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model dut -o /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks dut 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain dut 
INFO-FLOW: Model list for RTL component generation: {sqrt_fixed<42, 26>} rms_norm<96> init_3d_mem quantize_activation init_2d_mem linear_forward_no_mu reshape_2D_to_3D apply_rotary_pos_emb cache_update cache_update.1 transpose_last_two_d GEMM_3D_float.1 {exp<40, 24>} {softmax<1, 4, 6>} GEMM_3D_float attention dut
INFO-FLOW: Handling components in module [sqrt_fixed_42_26_s] ... 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/sqrt_fixed_42_26_s.compgen.tcl 
INFO-FLOW: Handling components in module [rms_norm_96_s] ... 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/rms_norm_96_s.compgen.tcl 
INFO-FLOW: Found component dut_mul_40s_42ns_bkb.
INFO-FLOW: Append model dut_mul_40s_42ns_bkb
INFO-FLOW: Found component dut_udiv_33s_29nscud.
INFO-FLOW: Append model dut_udiv_33s_29nscud
INFO-FLOW: Found component dut_mul_72s_40s_7dEe.
INFO-FLOW: Append model dut_mul_72s_40s_7dEe
INFO-FLOW: Handling components in module [init_3d_mem] ... 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_3d_mem.compgen.tcl 
INFO-FLOW: Handling components in module [quantize_activation] ... 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/quantize_activation.compgen.tcl 
INFO-FLOW: Found component dut_udiv_40ns_40neOg.
INFO-FLOW: Append model dut_udiv_40ns_40neOg
INFO-FLOW: Handling components in module [init_2d_mem] ... 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_2d_mem.compgen.tcl 
INFO-FLOW: Handling components in module [linear_forward_no_mu] ... 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/linear_forward_no_mu.compgen.tcl 
INFO-FLOW: Found component dut_sdiv_72ns_61sfYi.
INFO-FLOW: Append model dut_sdiv_72ns_61sfYi
INFO-FLOW: Handling components in module [reshape_2D_to_3D] ... 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/reshape_2D_to_3D.compgen.tcl 
INFO-FLOW: Handling components in module [apply_rotary_pos_emb] ... 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/apply_rotary_pos_emb.compgen.tcl 
INFO-FLOW: Found component apply_rotary_pos_g8j.
INFO-FLOW: Append model apply_rotary_pos_g8j
INFO-FLOW: Found component apply_rotary_pos_hbi.
INFO-FLOW: Append model apply_rotary_pos_hbi
INFO-FLOW: Found component apply_rotary_pos_ibs.
INFO-FLOW: Append model apply_rotary_pos_ibs
INFO-FLOW: Handling components in module [cache_update] ... 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update.compgen.tcl 
INFO-FLOW: Found component cache_update_k_cakbM.
INFO-FLOW: Append model cache_update_k_cakbM
INFO-FLOW: Handling components in module [cache_update_1] ... 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update_1.compgen.tcl 
INFO-FLOW: Found component cache_update_1_v_lbW.
INFO-FLOW: Append model cache_update_1_v_lbW
INFO-FLOW: Handling components in module [transpose_last_two_d] ... 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/transpose_last_two_d.compgen.tcl 
INFO-FLOW: Handling components in module [GEMM_3D_float_1] ... 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float_1.compgen.tcl 
INFO-FLOW: Handling components in module [exp_40_24_s] ... 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/exp_40_24_s.compgen.tcl 
INFO-FLOW: Found component dut_mul_50ns_47nspcA.
INFO-FLOW: Append model dut_mul_50ns_47nspcA
INFO-FLOW: Found component dut_mul_50ns_50nsqcK.
INFO-FLOW: Append model dut_mul_50ns_50nsqcK
INFO-FLOW: Found component exp_40_24_s_f_x_mmb6.
INFO-FLOW: Append model exp_40_24_s_f_x_mmb6
INFO-FLOW: Found component exp_40_24_s_f_x_mncg.
INFO-FLOW: Append model exp_40_24_s_f_x_mncg
INFO-FLOW: Found component exp_40_24_s_exp_xocq.
INFO-FLOW: Append model exp_40_24_s_exp_xocq
INFO-FLOW: Handling components in module [softmax_1_4_6_s] ... 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/softmax_1_4_6_s.compgen.tcl 
INFO-FLOW: Found component dut_sdiv_56ns_40srcU.
INFO-FLOW: Append model dut_sdiv_56ns_40srcU
INFO-FLOW: Handling components in module [GEMM_3D_float] ... 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float.compgen.tcl 
INFO-FLOW: Handling components in module [attention] ... 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.compgen.tcl 
INFO-FLOW: Found component dut_mul_58ns_56s_bun.
INFO-FLOW: Append model dut_mul_58ns_56s_bun
INFO-FLOW: Found component attention_ln_weigsc4.
INFO-FLOW: Append model attention_ln_weigsc4
INFO-FLOW: Found component attention_q_weightde.
INFO-FLOW: Append model attention_q_weightde
INFO-FLOW: Found component attention_q_weighudo.
INFO-FLOW: Append model attention_q_weighudo
INFO-FLOW: Found component attention_q_weighvdy.
INFO-FLOW: Append model attention_q_weighvdy
INFO-FLOW: Found component attention_q_weighwdI.
INFO-FLOW: Append model attention_q_weighwdI
INFO-FLOW: Found component attention_k_weighxdS.
INFO-FLOW: Append model attention_k_weighxdS
INFO-FLOW: Found component attention_k_weighyd2.
INFO-FLOW: Append model attention_k_weighyd2
INFO-FLOW: Found component attention_k_weighzec.
INFO-FLOW: Append model attention_k_weighzec
INFO-FLOW: Found component attention_k_weighAem.
INFO-FLOW: Append model attention_k_weighAem
INFO-FLOW: Found component attention_v_weighBew.
INFO-FLOW: Append model attention_v_weighBew
INFO-FLOW: Found component attention_v_weighCeG.
INFO-FLOW: Append model attention_v_weighCeG
INFO-FLOW: Found component attention_v_weighDeQ.
INFO-FLOW: Append model attention_v_weighDeQ
INFO-FLOW: Found component attention_v_weighEe0.
INFO-FLOW: Append model attention_v_weighEe0
INFO-FLOW: Found component attention_ln_weigFfa.
INFO-FLOW: Append model attention_ln_weigFfa
INFO-FLOW: Found component attention_o_weighGfk.
INFO-FLOW: Append model attention_o_weighGfk
INFO-FLOW: Found component attention_o_weighHfu.
INFO-FLOW: Append model attention_o_weighHfu
INFO-FLOW: Found component attention_o_weighIfE.
INFO-FLOW: Append model attention_o_weighIfE
INFO-FLOW: Found component attention_o_weighJfO.
INFO-FLOW: Append model attention_o_weighJfO
INFO-FLOW: Found component attention_quantizKfY.
INFO-FLOW: Append model attention_quantizKfY
INFO-FLOW: Found component attention_q_proj_0iy.
INFO-FLOW: Append model attention_q_proj_0iy
INFO-FLOW: Found component attention_q_proj_3i2.
INFO-FLOW: Append model attention_q_proj_3i2
INFO-FLOW: Found component attention_k_cache8jQ.
INFO-FLOW: Append model attention_k_cache8jQ
INFO-FLOW: Found component attention_attn_webbk.
INFO-FLOW: Append model attention_attn_webbk
INFO-FLOW: Handling components in module [dut] ... 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO-FLOW: Found component dut_input_0_V.
INFO-FLOW: Append model dut_input_0_V
INFO-FLOW: Found component dut_output_0.
INFO-FLOW: Append model dut_output_0
INFO-FLOW: Append model sqrt_fixed_42_26_s
INFO-FLOW: Append model rms_norm_96_s
INFO-FLOW: Append model init_3d_mem
INFO-FLOW: Append model quantize_activation
INFO-FLOW: Append model init_2d_mem
INFO-FLOW: Append model linear_forward_no_mu
INFO-FLOW: Append model reshape_2D_to_3D
INFO-FLOW: Append model apply_rotary_pos_emb
INFO-FLOW: Append model cache_update
INFO-FLOW: Append model cache_update_1
INFO-FLOW: Append model transpose_last_two_d
INFO-FLOW: Append model GEMM_3D_float_1
INFO-FLOW: Append model exp_40_24_s
INFO-FLOW: Append model softmax_1_4_6_s
INFO-FLOW: Append model GEMM_3D_float
INFO-FLOW: Append model attention
INFO-FLOW: Append model dut
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dut_mul_40s_42ns_bkb dut_udiv_33s_29nscud dut_mul_72s_40s_7dEe dut_udiv_40ns_40neOg dut_sdiv_72ns_61sfYi apply_rotary_pos_g8j apply_rotary_pos_hbi apply_rotary_pos_ibs cache_update_k_cakbM cache_update_1_v_lbW dut_mul_50ns_47nspcA dut_mul_50ns_50nsqcK exp_40_24_s_f_x_mmb6 exp_40_24_s_f_x_mncg exp_40_24_s_exp_xocq dut_sdiv_56ns_40srcU dut_mul_58ns_56s_bun attention_ln_weigsc4 attention_q_weightde attention_q_weighudo attention_q_weighvdy attention_q_weighwdI attention_k_weighxdS attention_k_weighyd2 attention_k_weighzec attention_k_weighAem attention_v_weighBew attention_v_weighCeG attention_v_weighDeQ attention_v_weighEe0 attention_ln_weigFfa attention_o_weighGfk attention_o_weighHfu attention_o_weighIfE attention_o_weighJfO attention_quantizKfY attention_q_proj_0iy attention_q_proj_3i2 attention_k_cache8jQ attention_attn_webbk dut_input_0_V dut_output_0 sqrt_fixed_42_26_s rms_norm_96_s init_3d_mem quantize_activation init_2d_mem linear_forward_no_mu reshape_2D_to_3D apply_rotary_pos_emb cache_update cache_update_1 transpose_last_two_d GEMM_3D_float_1 exp_40_24_s softmax_1_4_6_s GEMM_3D_float attention dut
INFO-FLOW: To file: write model dut_mul_40s_42ns_bkb
INFO-FLOW: To file: write model dut_udiv_33s_29nscud
INFO-FLOW: To file: write model dut_mul_72s_40s_7dEe
INFO-FLOW: To file: write model dut_udiv_40ns_40neOg
INFO-FLOW: To file: write model dut_sdiv_72ns_61sfYi
INFO-FLOW: To file: write model apply_rotary_pos_g8j
INFO-FLOW: To file: write model apply_rotary_pos_hbi
INFO-FLOW: To file: write model apply_rotary_pos_ibs
INFO-FLOW: To file: write model cache_update_k_cakbM
INFO-FLOW: To file: write model cache_update_1_v_lbW
INFO-FLOW: To file: write model dut_mul_50ns_47nspcA
INFO-FLOW: To file: write model dut_mul_50ns_50nsqcK
INFO-FLOW: To file: write model exp_40_24_s_f_x_mmb6
INFO-FLOW: To file: write model exp_40_24_s_f_x_mncg
INFO-FLOW: To file: write model exp_40_24_s_exp_xocq
INFO-FLOW: To file: write model dut_sdiv_56ns_40srcU
INFO-FLOW: To file: write model dut_mul_58ns_56s_bun
INFO-FLOW: To file: write model attention_ln_weigsc4
INFO-FLOW: To file: write model attention_q_weightde
INFO-FLOW: To file: write model attention_q_weighudo
INFO-FLOW: To file: write model attention_q_weighvdy
INFO-FLOW: To file: write model attention_q_weighwdI
INFO-FLOW: To file: write model attention_k_weighxdS
INFO-FLOW: To file: write model attention_k_weighyd2
INFO-FLOW: To file: write model attention_k_weighzec
INFO-FLOW: To file: write model attention_k_weighAem
INFO-FLOW: To file: write model attention_v_weighBew
INFO-FLOW: To file: write model attention_v_weighCeG
INFO-FLOW: To file: write model attention_v_weighDeQ
INFO-FLOW: To file: write model attention_v_weighEe0
INFO-FLOW: To file: write model attention_ln_weigFfa
INFO-FLOW: To file: write model attention_o_weighGfk
INFO-FLOW: To file: write model attention_o_weighHfu
INFO-FLOW: To file: write model attention_o_weighIfE
INFO-FLOW: To file: write model attention_o_weighJfO
INFO-FLOW: To file: write model attention_quantizKfY
INFO-FLOW: To file: write model attention_q_proj_0iy
INFO-FLOW: To file: write model attention_q_proj_3i2
INFO-FLOW: To file: write model attention_k_cache8jQ
INFO-FLOW: To file: write model attention_attn_webbk
INFO-FLOW: To file: write model dut_input_0_V
INFO-FLOW: To file: write model dut_output_0
INFO-FLOW: To file: write model sqrt_fixed_42_26_s
INFO-FLOW: To file: write model rms_norm_96_s
INFO-FLOW: To file: write model init_3d_mem
INFO-FLOW: To file: write model quantize_activation
INFO-FLOW: To file: write model init_2d_mem
INFO-FLOW: To file: write model linear_forward_no_mu
INFO-FLOW: To file: write model reshape_2D_to_3D
INFO-FLOW: To file: write model apply_rotary_pos_emb
INFO-FLOW: To file: write model cache_update
INFO-FLOW: To file: write model cache_update_1
INFO-FLOW: To file: write model transpose_last_two_d
INFO-FLOW: To file: write model GEMM_3D_float_1
INFO-FLOW: To file: write model exp_40_24_s
INFO-FLOW: To file: write model softmax_1_4_6_s
INFO-FLOW: To file: write model GEMM_3D_float
INFO-FLOW: To file: write model attention
INFO-FLOW: To file: write model dut
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model dut -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/sqrt_fixed_42_26_s.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/rms_norm_96_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'dut_mul_40s_42ns_bkb_MulnS_0'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'dut_udiv_33s_29nscud_div'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'dut_mul_72s_40s_7dEe_MulnS_1'
Command         ap_source done; 0.31 sec.
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_3d_mem.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/quantize_activation.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'dut_udiv_40ns_40neOg_div'
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_2d_mem.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/linear_forward_no_mu.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'dut_sdiv_72ns_61sfYi_div'
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/reshape_2D_to_3D.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/apply_rotary_pos_emb.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'apply_rotary_pos_g8j_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'apply_rotary_pos_hbi_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'apply_rotary_pos_ibs_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.17 sec.
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cache_update_k_cakbM_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update_1.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cache_update_1_v_lbW_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.15 sec.
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/transpose_last_two_d.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float_1.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/exp_40_24_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'dut_mul_50ns_47nspcA_MulnS_2'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'dut_mul_50ns_50nsqcK_MulnS_3'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'exp_40_24_s_f_x_mmb6_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'exp_40_24_s_f_x_mncg_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'exp_40_24_s_exp_xocq_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.34 sec.
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/softmax_1_4_6_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'dut_sdiv_56ns_40srcU_div'
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'dut_mul_58ns_56s_bun_MulnS_4'
WARNING: [RTMG 210-274] Memory 'attention_ln_weigsc4' is read-only, switch it to a ROM.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'attention_ln_weigsc4_rom' using block ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
WARNING: [RTMG 210-274] Memory 'attention_q_weightde' is read-only, switch it to a ROM.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'attention_q_weightde_rom' using block ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
WARNING: [RTMG 210-274] Memory 'attention_q_weighudo' is read-only, switch it to a ROM.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'attention_q_weighudo_rom' using block ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
WARNING: [RTMG 210-274] Memory 'attention_q_weighvdy' is read-only, switch it to a ROM.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'attention_q_weighvdy_rom' using block ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
WARNING: [RTMG 210-274] Memory 'attention_q_weighwdI' is read-only, switch it to a ROM.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'attention_q_weighwdI_rom' using block ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
WARNING: [RTMG 210-274] Memory 'attention_k_weighxdS' is read-only, switch it to a ROM.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'attention_k_weighxdS_rom' using block ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
WARNING: [RTMG 210-274] Memory 'attention_k_weighyd2' is read-only, switch it to a ROM.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'attention_k_weighyd2_rom' using block ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
WARNING: [RTMG 210-274] Memory 'attention_k_weighzec' is read-only, switch it to a ROM.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'attention_k_weighzec_rom' using block ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
WARNING: [RTMG 210-274] Memory 'attention_k_weighAem' is read-only, switch it to a ROM.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'attention_k_weighAem_rom' using block ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
WARNING: [RTMG 210-274] Memory 'attention_v_weighBew' is read-only, switch it to a ROM.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'attention_v_weighBew_rom' using block ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
WARNING: [RTMG 210-274] Memory 'attention_v_weighCeG' is read-only, switch it to a ROM.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'attention_v_weighCeG_rom' using block ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
WARNING: [RTMG 210-274] Memory 'attention_v_weighDeQ' is read-only, switch it to a ROM.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'attention_v_weighDeQ_rom' using block ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
WARNING: [RTMG 210-274] Memory 'attention_v_weighEe0' is read-only, switch it to a ROM.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'attention_v_weighEe0_rom' using block ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
WARNING: [RTMG 210-274] Memory 'attention_ln_weigFfa' is read-only, switch it to a ROM.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'attention_ln_weigFfa_rom' using block ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
WARNING: [RTMG 210-274] Memory 'attention_o_weighGfk' is read-only, switch it to a ROM.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'attention_o_weighGfk_rom' using block ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
WARNING: [RTMG 210-274] Memory 'attention_o_weighHfu' is read-only, switch it to a ROM.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'attention_o_weighHfu_rom' using block ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
WARNING: [RTMG 210-274] Memory 'attention_o_weighIfE' is read-only, switch it to a ROM.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'attention_o_weighIfE_rom' using block ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
WARNING: [RTMG 210-274] Memory 'attention_o_weighJfO' is read-only, switch it to a ROM.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'attention_o_weighJfO_rom' using block ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'attention_quantizKfY_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'attention_q_proj_0iy_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'attention_q_proj_3i2_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'attention_k_cache8jQ_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'attention_attn_webbk_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 1.82 sec.
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'dut_input_0_V_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dut_output_0_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=dut xml_exists=0
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/sqrt_fixed_42_26_s.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/rms_norm_96_s.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_3d_mem.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/quantize_activation.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_2d_mem.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/linear_forward_no_mu.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/reshape_2D_to_3D.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/apply_rotary_pos_emb.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update_1.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/transpose_last_two_d.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float_1.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/exp_40_24_s.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/softmax_1_4_6_s.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/sqrt_fixed_42_26_s.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/rms_norm_96_s.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_3d_mem.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/quantize_activation.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_2d_mem.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/linear_forward_no_mu.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/reshape_2D_to_3D.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/apply_rotary_pos_emb.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update_1.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/transpose_last_two_d.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float_1.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/exp_40_24_s.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/softmax_1_4_6_s.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/sqrt_fixed_42_26_s.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/rms_norm_96_s.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_3d_mem.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/quantize_activation.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_2d_mem.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/linear_forward_no_mu.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/reshape_2D_to_3D.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/apply_rotary_pos_emb.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update_1.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/transpose_last_two_d.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float_1.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/exp_40_24_s.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/softmax_1_4_6_s.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.compgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=59 #gSsdmPorts=6
Execute         source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.compgen.dataonly.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute         sc_get_clocks dut 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/sqrt_fixed_42_26_s.tbgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/rms_norm_96_s.tbgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_3d_mem.tbgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/quantize_activation.tbgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/init_2d_mem.tbgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/linear_forward_no_mu.tbgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/reshape_2D_to_3D.tbgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/apply_rotary_pos_emb.tbgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update.tbgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/cache_update_1.tbgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/transpose_last_two_d.tbgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float_1.tbgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/exp_40_24_s.tbgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/softmax_1_4_6_s.tbgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/GEMM_3D_float.tbgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/attention.tbgen.tcl 
Execute         source /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/pis7/ece6775-final/ecelinux/attention_16th.prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:42 ; elapsed = 00:02:03 . Memory (MB): peak = 1749.184 ; gain = 1111.156 ; free physical = 296680 ; free virtual = 375430
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
Command       autosyn done; 41.19 sec.
Command     csynth_design done; 119.72 sec.
Execute     cleanup_all 
