/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [14:0] _00_;
  wire [32:0] _01_;
  wire celloutsig_0_1z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_17z ^ celloutsig_1_3z[0]);
  reg [32:0] _03_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 33'h000000000;
    else _03_ <= in_data[78:46];
  assign { _01_[32], out_data[63:32] } = _03_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 15'h0000;
    else _00_ <= { in_data[123:113], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_3z = in_data[166:162] / { 1'h1, in_data[186:184], 1'h0 };
  assign celloutsig_1_11z = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, in_data[138], celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_1_17z = _00_[8:6] <= { celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_19z = { celloutsig_1_11z[3:1], celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_12z } <= { celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_2z = in_data[148:144] && in_data[161:156];
  assign celloutsig_1_0z = in_data[157:155] && in_data[154:152];
  assign celloutsig_0_1z = in_data[21] & ~(in_data[14]);
  assign celloutsig_1_7z = { celloutsig_1_3z[4], celloutsig_1_4z, celloutsig_1_0z, 1'h0, celloutsig_1_3z } !== { in_data[170:164], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_4z } !== { celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, 1'h0 };
  assign celloutsig_1_4z = & { celloutsig_1_3z, in_data[189:184] };
  assign celloutsig_1_12z = | { _00_[13:0], celloutsig_1_4z };
  assign celloutsig_1_5z = ~^ { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, 1'h0 };
  assign _01_[31:0] = out_data[63:32];
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_1z };
endmodule
