
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/fabian/vivado/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.dcp' for cell 'design_1_i/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_2_0/design_1_axi_dma_2_0.dcp' for cell 'design_1_i/axi_dma_2'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.dcp' for cell 'design_1_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_doKmean_0_0/design_1_doKmean_0_0.dcp' for cell 'design_1_i/doKmean_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_doKmean_1_0/design_1_doKmean_1_0.dcp' for cell 'design_1_i/doKmean_1'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_0/design_1_microblaze_1_0.dcp' for cell 'design_1_i/microblaze_1'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_interconnect_0/s02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/design_1_xbar_2.dcp' for cell 'design_1_i/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/axi_interconnect_1/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3.dcp' for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_xbar_3/design_1_xbar_3.dcp' for cell 'design_1_i/axi_interconnect_2/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4.dcp' for cell 'design_1_i/axi_interconnect_2/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_interconnect_2/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_interconnect_2/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2.dcp' for cell 'design_1_i/axi_interconnect_2/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3.dcp' for cell 'design_1_i/axi_interconnect_2/s03_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_xbar_4/design_1_xbar_4.dcp' for cell 'design_1_i/axi_interconnect_3/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1.dcp' for cell 'design_1_i/microblaze_1_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1.dcp' for cell 'design_1_i/microblaze_1_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1.dcp' for cell 'design_1_i/microblaze_1_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1.dcp' for cell 'design_1_i/microblaze_1_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/design_1_lmb_bram_1.dcp' for cell 'design_1_i/microblaze_1_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 3488 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2412.105 ; gain = 600.594 ; free physical = 2506 ; free virtual = 4224
Finished Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc] for cell 'design_1_i/axi_dma_1/U0'
Finished Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc] for cell 'design_1_i/axi_dma_1/U0'
Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_0/design_1_microblaze_1_0.xdc] for cell 'design_1_i/microblaze_1/U0'
Finished Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_0/design_1_microblaze_1_0.xdc] for cell 'design_1_i/microblaze_1/U0'
Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_2_0/design_1_axi_dma_2_0.xdc] for cell 'design_1_i/axi_dma_2/U0'
Finished Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_2_0/design_1_axi_dma_2_0.xdc] for cell 'design_1_i/axi_dma_2/U0'
Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1.xdc] for cell 'design_1_i/microblaze_1_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1.xdc] for cell 'design_1_i/microblaze_1_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1.xdc] for cell 'design_1_i/microblaze_1_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1.xdc] for cell 'design_1_i/microblaze_1_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0_clocks.xdc] for cell 'design_1_i/axi_dma_1/U0'
Finished Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0_clocks.xdc] for cell 'design_1_i/axi_dma_1/U0'
Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_2_0/design_1_axi_dma_2_0_clocks.xdc] for cell 'design_1_i/axi_dma_2/U0'
Finished Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_2_0/design_1_axi_dma_2_0_clocks.xdc] for cell 'design_1_i/axi_dma_2/U0'
Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_interconnect_2/s03_couplers/auto_us/inst'
Finished Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_interconnect_2/s03_couplers/auto_us/inst'
Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_interconnect_2/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_interconnect_2/s02_couplers/auto_us/inst'
Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_2/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_2/s01_couplers/auto_us/inst'
Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_2/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_2/s00_couplers/auto_us/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf /home/fabian/vivado/testing_mult/testing_mult.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 199 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 160 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 38 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:03 . Memory (MB): peak = 2804.297 ; gain = 1556.609 ; free physical = 2603 ; free virtual = 4321
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2804.297 ; gain = 0.000 ; free physical = 2597 ; free virtual = 4316

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 166db16f2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2804.297 ; gain = 0.000 ; free physical = 2506 ; free virtual = 4224

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 17 inverter(s) to 120 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 129cc64e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2804.297 ; gain = 0.000 ; free physical = 2592 ; free virtual = 4311
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 16 load pin(s).
Phase 2 Constant propagation | Checksum: 1b420555e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2804.297 ; gain = 0.000 ; free physical = 2589 ; free virtual = 4308
INFO: [Opt 31-389] Phase Constant propagation created 571 cells and removed 1836 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1626ef415

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2804.297 ; gain = 0.000 ; free physical = 2591 ; free virtual = 4309
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2857 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1626ef415

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2804.297 ; gain = 0.000 ; free physical = 2590 ; free virtual = 4309
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a03d77d6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2804.297 ; gain = 0.000 ; free physical = 2590 ; free virtual = 4308
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1514af65d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2804.297 ; gain = 0.000 ; free physical = 2589 ; free virtual = 4308
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2804.297 ; gain = 0.000 ; free physical = 2589 ; free virtual = 4308
Ending Logic Optimization Task | Checksum: 17f260b6e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2804.297 ; gain = 0.000 ; free physical = 2589 ; free virtual = 4308

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.736 | TNS=-11426.685 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 110 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 40 newly gated: 0 Total Ports: 220
Ending PowerOpt Patch Enables Task | Checksum: 149146577

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3228.852 ; gain = 0.000 ; free physical = 2443 ; free virtual = 4167
Ending Power Optimization Task | Checksum: 149146577

Time (s): cpu = 00:01:11 ; elapsed = 00:00:29 . Memory (MB): peak = 3228.852 ; gain = 424.555 ; free physical = 2517 ; free virtual = 4241

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1d8f7ec94

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3228.852 ; gain = 0.000 ; free physical = 2515 ; free virtual = 4239
Ending Final Cleanup Task | Checksum: 1d8f7ec94

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3228.852 ; gain = 0.000 ; free physical = 2515 ; free virtual = 4239
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:51 ; elapsed = 00:00:53 . Memory (MB): peak = 3228.852 ; gain = 424.555 ; free physical = 2515 ; free virtual = 4239
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3228.852 ; gain = 0.000 ; free physical = 2503 ; free virtual = 4231
INFO: [Common 17-1381] The checkpoint '/home/fabian/vivado/testing_mult/testing_mult.runs/impl_3/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3228.852 ; gain = 0.000 ; free physical = 2471 ; free virtual = 4213
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/fabian/vivado/testing_mult/testing_mult.runs/impl_3/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/doKmean_0/U0/doKmean_fadd_32nshbi_U15/doKmean_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/doKmean_0/U0/doKmean_fadd_32nshbi_U16/doKmean_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/doKmean_faddfsub_bkb_U1/doKmean_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/doKmean_faddfsub_bkb_U3/doKmean_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/doKmean_fsub_32nscud_U2/doKmean_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/doKmean_1/U0/doKmean_fadd_32nshbi_U15/doKmean_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/doKmean_1/U0/doKmean_fadd_32nshbi_U16/doKmean_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/doKmean_faddfsub_bkb_U1/doKmean_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/doKmean_faddfsub_bkb_U3/doKmean_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/doKmean_fsub_32nscud_U2/doKmean_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 10 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3228.852 ; gain = 0.000 ; free physical = 2472 ; free virtual = 4216
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e37299b0

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3228.852 ; gain = 0.000 ; free physical = 2472 ; free virtual = 4216
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3228.852 ; gain = 0.000 ; free physical = 2459 ; free virtual = 4203

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1874b5ec9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3228.852 ; gain = 0.000 ; free physical = 2385 ; free virtual = 4130

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f40c4858

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 3228.852 ; gain = 0.000 ; free physical = 2239 ; free virtual = 3985

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f40c4858

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 3228.852 ; gain = 0.000 ; free physical = 2239 ; free virtual = 3985
Phase 1 Placer Initialization | Checksum: 1f40c4858

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 3228.852 ; gain = 0.000 ; free physical = 2238 ; free virtual = 3985

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 276468bc9

Time (s): cpu = 00:01:03 ; elapsed = 00:00:27 . Memory (MB): peak = 3228.852 ; gain = 0.000 ; free physical = 2196 ; free virtual = 3944

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[1] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_16 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[1] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_16 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[2] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_15 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[4] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_13 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[2] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_15 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[4] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_13 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[1] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_16 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[2] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_15 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[4] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_13 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/addr0[2] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_30_i_15 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/addr0[4] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_30_i_13 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[13] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_4 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[10] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_7 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[10] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_7 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[12] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_5 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[13] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_4 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[12] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_5 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[8] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_9 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/addr0[12] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_30_i_5 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[11] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[10] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_7 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[7] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_10 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[9] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_8 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[13] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_4 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[8] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_9 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[12] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_5 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[13] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_4 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[12] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_5 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/addr0[13] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_30_i_4 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[14] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[7] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_10 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[12] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_5 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[8] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_9 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[14] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/addr0[10] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_30_i_7 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[5] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_12 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[5] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_12 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[13] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_4 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[9] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_8 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[7] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_10 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[7] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_10 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[9] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_8 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[11] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_6 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[7] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_10 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[12] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_5 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/addr0[9] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_30_i_8 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[5] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_12 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[11] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_6 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[14] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[9] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_8 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[5] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_12 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[5] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_12 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/addr0[7] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_30_i_10 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[7] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_10 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[3] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_14 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[14] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[14] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[14] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[13] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_4 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/addr0[11] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_30_i_6 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[4] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_13 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[9] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_8 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[4] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_13 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[4] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_13 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[5] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_12 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[9] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_8 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/addr0[5] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_30_i_12 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[3] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_14 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[6] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_11 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[3] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_14 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[6] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_11 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[3] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_14 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/addr0[14] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_30_i_3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/addr0[6] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_30_i_11 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[2] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_15 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[1] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_16 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[6] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_11 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/addr0[3] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_30_i_14 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[3] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_14 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[6] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_11 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[1] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_16 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[8] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_9 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[3] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_14 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[2] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_15 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[8] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_9 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[1] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_16 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[10] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_7 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[10] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_7 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[10] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_7 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/addr0[1] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_30_i_16 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[8] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_9 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[6] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_11 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[6] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_11 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[2] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_15 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[11] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_6 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_9_0[11] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[11] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_6 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/addr0[8] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_30_i_9 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_29_0[0] could not be optimized because driver design_1_i/doKmean_1/U0/grp_get_cluster_fu_3582/ram_reg_0_20_i_17 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_19_0[0] could not be optimized because driver design_1_i/doKmean_0/U0/grp_get_cluster_fu_3582/ram_reg_0_10_i_17 could not be replicated
INFO: [Common 17-14] Message 'Physopt 32-117' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 1799 ; free virtual = 3553

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Critical Cell      |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           2  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1dfaf2a16

Time (s): cpu = 00:04:17 ; elapsed = 00:01:31 . Memory (MB): peak = 3236.855 ; gain = 8.004 ; free physical = 1744 ; free virtual = 3494
Phase 2 Global Placement | Checksum: 215468a29

Time (s): cpu = 00:05:08 ; elapsed = 00:01:40 . Memory (MB): peak = 3236.855 ; gain = 8.004 ; free physical = 1698 ; free virtual = 3449

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 215468a29

Time (s): cpu = 00:05:09 ; elapsed = 00:01:40 . Memory (MB): peak = 3236.855 ; gain = 8.004 ; free physical = 1697 ; free virtual = 3448

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 161299dd7

Time (s): cpu = 00:05:38 ; elapsed = 00:01:49 . Memory (MB): peak = 3236.855 ; gain = 8.004 ; free physical = 1656 ; free virtual = 3407

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 245128ba4

Time (s): cpu = 00:05:41 ; elapsed = 00:01:50 . Memory (MB): peak = 3236.855 ; gain = 8.004 ; free physical = 1652 ; free virtual = 3403

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ca79a236

Time (s): cpu = 00:05:41 ; elapsed = 00:01:50 . Memory (MB): peak = 3236.855 ; gain = 8.004 ; free physical = 1651 ; free virtual = 3402

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1ca79a236

Time (s): cpu = 00:05:41 ; elapsed = 00:01:50 . Memory (MB): peak = 3236.855 ; gain = 8.004 ; free physical = 1650 ; free virtual = 3401

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1ae33be3f

Time (s): cpu = 00:05:47 ; elapsed = 00:01:57 . Memory (MB): peak = 3236.855 ; gain = 8.004 ; free physical = 1604 ; free virtual = 3355

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 129b0fb21

Time (s): cpu = 00:06:20 ; elapsed = 00:02:25 . Memory (MB): peak = 3236.855 ; gain = 8.004 ; free physical = 1856 ; free virtual = 3607

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: ee227697

Time (s): cpu = 00:06:23 ; elapsed = 00:02:28 . Memory (MB): peak = 3236.855 ; gain = 8.004 ; free physical = 1806 ; free virtual = 3558

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1a47c29e4

Time (s): cpu = 00:06:24 ; elapsed = 00:02:29 . Memory (MB): peak = 3236.855 ; gain = 8.004 ; free physical = 1806 ; free virtual = 3558

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1c96239e5

Time (s): cpu = 00:06:58 ; elapsed = 00:02:41 . Memory (MB): peak = 3236.855 ; gain = 8.004 ; free physical = 1738 ; free virtual = 3489
Phase 3 Detail Placement | Checksum: 1c96239e5

Time (s): cpu = 00:06:59 ; elapsed = 00:02:41 . Memory (MB): peak = 3236.855 ; gain = 8.004 ; free physical = 1731 ; free virtual = 3482

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16653ad06

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16653ad06

Time (s): cpu = 00:07:32 ; elapsed = 00:02:51 . Memory (MB): peak = 3236.855 ; gain = 8.004 ; free physical = 1628 ; free virtual = 3380
INFO: [Place 30-746] Post Placement Timing Summary WNS=-11.336. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a447c299

Time (s): cpu = 00:07:58 ; elapsed = 00:03:17 . Memory (MB): peak = 3236.855 ; gain = 8.004 ; free physical = 1388 ; free virtual = 3140
Phase 4.1 Post Commit Optimization | Checksum: 1a447c299

Time (s): cpu = 00:07:58 ; elapsed = 00:03:17 . Memory (MB): peak = 3236.855 ; gain = 8.004 ; free physical = 1382 ; free virtual = 3134

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a447c299

Time (s): cpu = 00:07:59 ; elapsed = 00:03:18 . Memory (MB): peak = 3236.855 ; gain = 8.004 ; free physical = 1375 ; free virtual = 3127

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a447c299

Time (s): cpu = 00:08:00 ; elapsed = 00:03:18 . Memory (MB): peak = 3236.855 ; gain = 8.004 ; free physical = 1369 ; free virtual = 3121

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: eb845eb0

Time (s): cpu = 00:08:00 ; elapsed = 00:03:19 . Memory (MB): peak = 3236.855 ; gain = 8.004 ; free physical = 1370 ; free virtual = 3121
Phase 4 Post Placement Optimization and Clean-Up | Checksum: eb845eb0

Time (s): cpu = 00:08:01 ; elapsed = 00:03:19 . Memory (MB): peak = 3236.855 ; gain = 8.004 ; free physical = 1369 ; free virtual = 3121
Ending Placer Task | Checksum: 10881b18

Time (s): cpu = 00:08:01 ; elapsed = 00:03:19 . Memory (MB): peak = 3236.855 ; gain = 8.004 ; free physical = 1442 ; free virtual = 3193
INFO: [Common 17-83] Releasing license: Implementation
208 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:08 ; elapsed = 00:03:24 . Memory (MB): peak = 3236.855 ; gain = 8.004 ; free physical = 1440 ; free virtual = 3192
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 1293 ; free virtual = 3145
INFO: [Common 17-1381] The checkpoint '/home/fabian/vivado/testing_mult/testing_mult.runs/impl_3/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 1056 ; free virtual = 2839
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 1042 ; free virtual = 2825
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.90 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 1070 ; free virtual = 2853
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 1053 ; free virtual = 2836
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4935a30 ConstDB: 0 ShapeSum: bf4c0e8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 57e376ea

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 502 ; free virtual = 2286
Post Restoration Checksum: NetGraph: 3dcf3836 NumContArr: 1a143eb4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 57e376ea

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 450 ; free virtual = 2235

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 57e376ea

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 378 ; free virtual = 2164

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 57e376ea

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 367 ; free virtual = 2152
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1583538d0

Time (s): cpu = 00:01:20 ; elapsed = 00:00:39 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 213 ; free virtual = 1998
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.360| TNS=-10540.165| WHS=-0.298 | THS=-398.429|

Phase 2 Router Initialization | Checksum: fb104f16

Time (s): cpu = 00:01:41 ; elapsed = 00:00:44 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 196 ; free virtual = 1982

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2e3b3eb31

Time (s): cpu = 00:04:39 ; elapsed = 00:01:14 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 733 ; free virtual = 2479

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 13255
 Number of Nodes with overlaps = 1844
 Number of Nodes with overlaps = 691
 Number of Nodes with overlaps = 263
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.245| TNS=-23934.576| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2572d1e25

Time (s): cpu = 00:44:46 ; elapsed = 00:12:13 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 406 ; free virtual = 2191

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2102
 Number of Nodes with overlaps = 576
 Number of Nodes with overlaps = 190
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.211| TNS=-24065.672| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 9c26e682

Time (s): cpu = 01:14:24 ; elapsed = 00:21:10 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 393 ; free virtual = 2185
Phase 4 Rip-up And Reroute | Checksum: 9c26e682

Time (s): cpu = 01:14:25 ; elapsed = 00:21:11 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 395 ; free virtual = 2186

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: b2a79fa2

Time (s): cpu = 01:14:30 ; elapsed = 00:21:13 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 395 ; free virtual = 2186
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.197| TNS=-23717.227| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: dac91926

Time (s): cpu = 01:14:38 ; elapsed = 00:21:15 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 379 ; free virtual = 2170

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: dac91926

Time (s): cpu = 01:14:38 ; elapsed = 00:21:15 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 379 ; free virtual = 2170
Phase 5 Delay and Skew Optimization | Checksum: dac91926

Time (s): cpu = 01:14:39 ; elapsed = 00:21:15 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 379 ; free virtual = 2170

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 8e865369

Time (s): cpu = 01:14:46 ; elapsed = 00:21:18 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 380 ; free virtual = 2171
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.031| TNS=-23654.045| WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1689ae821

Time (s): cpu = 01:14:46 ; elapsed = 00:21:19 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 380 ; free virtual = 2171
Phase 6 Post Hold Fix | Checksum: 1689ae821

Time (s): cpu = 01:14:47 ; elapsed = 00:21:19 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 379 ; free virtual = 2171

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 24.1096 %
  Global Horizontal Routing Utilization  = 30.5892 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 83.7838%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 87.3874%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X54Y11 -> INT_L_X54Y11
East Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X47Y31 -> INT_R_X47Y31
   INT_R_X41Y30 -> INT_R_X41Y30
   INT_L_X42Y30 -> INT_L_X42Y30
   INT_L_X46Y26 -> INT_L_X46Y26
   INT_L_X42Y24 -> INT_L_X42Y24
West Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X19Y49 -> INT_R_X19Y49
   INT_R_X19Y48 -> INT_R_X19Y48
   INT_L_X20Y48 -> INT_L_X20Y48
   INT_R_X35Y48 -> INT_R_X35Y48
   INT_L_X20Y47 -> INT_L_X20Y47

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: c3c7b0e6

Time (s): cpu = 01:14:49 ; elapsed = 00:21:19 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 379 ; free virtual = 2171

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c3c7b0e6

Time (s): cpu = 01:14:49 ; elapsed = 00:21:20 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 379 ; free virtual = 2170

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1004e8ad4

Time (s): cpu = 01:14:55 ; elapsed = 00:21:26 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 376 ; free virtual = 2167

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-12.031| TNS=-23654.045| WHS=0.015  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1004e8ad4

Time (s): cpu = 01:14:56 ; elapsed = 00:21:26 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 376 ; free virtual = 2167
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 01:14:56 ; elapsed = 00:21:26 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 452 ; free virtual = 2243

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
226 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 01:15:08 ; elapsed = 00:21:33 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 452 ; free virtual = 2243
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 303 ; free virtual = 2222
INFO: [Common 17-1381] The checkpoint '/home/fabian/vivado/testing_mult/testing_mult.runs/impl_3/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 404 ; free virtual = 2233
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/fabian/vivado/testing_mult/testing_mult.runs/impl_3/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 345 ; free virtual = 2175
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/fabian/vivado/testing_mult/testing_mult.runs/impl_3/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:57 ; elapsed = 00:00:22 . Memory (MB): peak = 3236.855 ; gain = 0.000 ; free physical = 133 ; free virtual = 1905
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
238 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:48 ; elapsed = 00:00:22 . Memory (MB): peak = 3367.668 ; gain = 130.812 ; free physical = 182 ; free virtual = 1848
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Dec  8 14:54:16 2018...
