{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668438140517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668438140517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 18:02:20 2022 " "Processing started: Mon Nov 14 18:02:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668438140517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668438140517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ascii -c ascii " "Command: quartus_map --read_settings_files=on --write_settings_files=off ascii -c ascii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668438140517 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668438141162 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668438141162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.v" "" { Text "D:/Users/Hayan/Desktop/FBJA/RSA/working/ascii/de0_nano_soc_baseline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668438152184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668438152184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii2bits_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ascii2bits_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii2bits_tb " "Found entity 1: ascii2bits_tb" {  } { { "ascii2bits_tb.v" "" { Text "D:/Users/Hayan/Desktop/FBJA/RSA/working/ascii/ascii2bits_tb.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668438152186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668438152186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii2bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ascii2bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii2bits " "Found entity 1: ascii2bits" {  } { { "ascii2bits.v" "" { Text "D:/Users/Hayan/Desktop/FBJA/RSA/working/ascii/ascii2bits.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668438152189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668438152189 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "string stringDivider.v(15) " "Verilog HDL Declaration warning at stringDivider.v(15): \"string\" is SystemVerilog-2005 keyword" {  } { { "stringDivider.v" "" { Text "D:/Users/Hayan/Desktop/FBJA/RSA/working/ascii/stringDivider.v" 15 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1668438152191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stringdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file stringdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 stringDivider " "Found entity 1: stringDivider" {  } { { "stringDivider.v" "" { Text "D:/Users/Hayan/Desktop/FBJA/RSA/working/ascii/stringDivider.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668438152192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668438152192 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "str stringDivider.v(16) " "Verilog HDL error at stringDivider.v(16): value cannot be assigned to input \"str\"" {  } { { "stringDivider.v" "" { Text "D:/Users/Hayan/Desktop/FBJA/RSA/working/ascii/stringDivider.v" 16 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668438152194 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "ascii_array stringDivider.v(20) " "Verilog HDL Continuous Assignment error at stringDivider.v(20): object \"ascii_array\" on left-hand side of assignment must have a net type" {  } { { "stringDivider.v" "" { Text "D:/Users/Hayan/Desktop/FBJA/RSA/working/ascii/stringDivider.v" 20 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1668438152194 ""}
{ "Error" "EVRFX_VERI_1188_UNCONVERTED" "i stringDivider.v(32) " "Verilog HDL error at stringDivider.v(32): i is not a constant" {  } { { "stringDivider.v" "" { Text "D:/Users/Hayan/Desktop/FBJA/RSA/working/ascii/stringDivider.v" 32 0 0 } }  } 0 10734 "Verilog HDL error at %2!s!: %1!s! is not a constant" 0 0 "Analysis & Synthesis" 0 -1 1668438152194 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "ascii_array stringDivider.v(38) " "Verilog HDL error at stringDivider.v(38): can't index object \"ascii_array\" with zero packed or unpacked array dimensions" {  } { { "stringDivider.v" "" { Text "D:/Users/Hayan/Desktop/FBJA/RSA/working/ascii/stringDivider.v" 38 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1668438152194 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668438152314 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 14 18:02:32 2022 " "Processing ended: Mon Nov 14 18:02:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668438152314 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668438152314 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668438152314 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668438152314 ""}
