{
  "design": {
    "design_info": {
      "boundary_crc": "0x6817D18616C09317",
      "device": "xc7a200tfbg676-2",
      "gen_directory": "../../../../project_13.gen/sources_1/bd/design_2",
      "name": "design_2",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen_0": "",
      "c_counter_binary_0": "",
      "c_counter_binary_1": ""
    },
    "ports": {
      "doutb_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "douta_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "addrb_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "we": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "addra_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_2_clka_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "8",
        "xci_name": "design_2_blk_mem_gen_0_1",
        "xci_path": "ip\\design_2_blk_mem_gen_0_1\\design_2_blk_mem_gen_0_1.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Write_Depth_A": {
            "value": "256"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "c_counter_binary_0": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "ip_revision": "19",
        "xci_name": "design_2_c_counter_binary_0_1",
        "xci_path": "ip\\design_2_c_counter_binary_0_1\\design_2_c_counter_binary_0_1.xci",
        "inst_hier_path": "c_counter_binary_0",
        "parameters": {
          "CE": {
            "value": "false"
          },
          "Increment_Value": {
            "value": "2"
          },
          "Output_Width": {
            "value": "8"
          }
        }
      },
      "c_counter_binary_1": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "ip_revision": "19",
        "xci_name": "design_2_c_counter_binary_0_2",
        "xci_path": "ip\\design_2_c_counter_binary_0_2\\design_2_c_counter_binary_0_2.xci",
        "inst_hier_path": "c_counter_binary_1",
        "parameters": {
          "CE": {
            "value": "false"
          },
          "Output_Width": {
            "value": "8"
          }
        }
      }
    },
    "nets": {
      "addra_0_1": {
        "ports": [
          "addra_0",
          "blk_mem_gen_0/addra"
        ]
      },
      "addrb_0_1": {
        "ports": [
          "addrb_0",
          "blk_mem_gen_0/addrb"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "douta_0"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "doutb_0"
        ]
      },
      "c_counter_binary_0_Q": {
        "ports": [
          "c_counter_binary_0/Q",
          "blk_mem_gen_0/dina"
        ]
      },
      "c_counter_binary_1_Q": {
        "ports": [
          "c_counter_binary_1/Q",
          "blk_mem_gen_0/dinb"
        ]
      },
      "clka_0_1": {
        "ports": [
          "clk",
          "blk_mem_gen_0/clka",
          "blk_mem_gen_0/clkb",
          "c_counter_binary_0/CLK",
          "c_counter_binary_1/CLK"
        ]
      },
      "we_1": {
        "ports": [
          "we",
          "blk_mem_gen_0/web",
          "blk_mem_gen_0/wea"
        ]
      }
    }
  }
}