$date
  Mon Sep 12 20:30:19 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_aula4_comp_ex1_b $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$var reg 1 % f $end
$scope module instancia_aula4_comp_ex1_b $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( c $end
$var reg 1 ) d $end
$var reg 1 * f $end
$var reg 4 + abcd[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
b0000 +
#10000000
#20000000
1!
1#
1&
1(
b1010 +
#30000000
1"
1'
b1110 +
#40000000
1$
1)
b1111 +
#50000000
0"
0'
b1011 +
#60000000
#70000000
0!
0&
b0011 +
