<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2024.1 (Version 2024.1.0.3)</text>
<text>Date: Sat Jun 22 12:26:44 2024
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>PolarFireSoC</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>MPFS025T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCVG484</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.0V</cell>
</row>
<row>
 <cell>Part Range</cell>
 <cell>EXT</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 1.8V</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>blinky_sd</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>/home/lcwilch/Projects/PolarfireSoC_baremetal/Libero/000_Blinky/Blinky/synthesis/blinky_sd.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>30</cell>
 <cell>22956</cell>
 <cell>0.13</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>41</cell>
 <cell>22956</cell>
 <cell>0.18</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>324</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>12</cell>
 <cell>108</cell>
 <cell>11.11</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>12</cell>
 <cell>108</cell>
 <cell>11.11</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>54</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>uSRAM</cell>
 <cell>0</cell>
 <cell>204</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>LSRAM</cell>
 <cell>0</cell>
 <cell>84</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Math</cell>
 <cell>0</cell>
 <cell>68</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>H-Chip Global</cell>
 <cell>2</cell>
 <cell>24</cell>
 <cell>8.33</cell>
</row>
<row>
 <cell>PLL</cell>
 <cell>1</cell>
 <cell>8</cell>
 <cell>12.50</cell>
</row>
<row>
 <cell>DLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>CRN_INT</cell>
 <cell>1</cell>
 <cell>24</cell>
 <cell>4.17</cell>
</row>
<row>
 <cell>OSC_RC160MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>Transceiver Lanes</cell>
 <cell>0</cell>
 <cell>4</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver PCIe</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>ICB_CLKINT</cell>
 <cell>2</cell>
 <cell>44</cell>
 <cell>4.55</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>30</cell>
 <cell>41</cell>
</row>
<row>
 <cell>uSRAM Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>LSRAM Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Math Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>30</cell>
 <cell>41</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>29</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>1</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>12</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>41</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_CCC_C0_0_OUT0_FABCLK_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_OSC_C0_0_RCOSC_160MHZ_GL</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : blinky_0/counter_Z[28]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: blinky_0/counter[28]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : blinky_0/counter_Z[27]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: blinky_0/counter[27]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : blinky_0/counter_Z[26]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: blinky_0/counter[26]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : blinky_0/counter_Z[25]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: blinky_0/counter[25]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : blinky_0/counter_Z[24]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: blinky_0/counter[24]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : blinky_0/counter_Z[23]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: blinky_0/counter[23]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : blinky_0/counter_Z[22]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: blinky_0/counter[22]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : blinky_0/counter_Z[21]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: blinky_0/counter[21]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : blinky_0/counter_Z[20]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: blinky_0/counter[20]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : blinky_0/counter_Z[19]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: blinky_0/counter[19]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : blinky_0/counter_Z[28]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: blinky_0/counter[28]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : blinky_0/counter_Z[27]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: blinky_0/counter[27]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : blinky_0/counter_Z[26]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: blinky_0/counter[26]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : blinky_0/counter_Z[25]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: blinky_0/counter[25]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : blinky_0/counter_Z[24]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: blinky_0/counter[24]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : blinky_0/counter_Z[23]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: blinky_0/counter[23]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : blinky_0/counter_Z[22]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: blinky_0/counter[22]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : blinky_0/counter_Z[21]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: blinky_0/counter[21]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : blinky_0/counter_Z[20]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: blinky_0/counter[20]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : blinky_0/counter_Z[19]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: blinky_0/counter[19]</cell>
</row>
</table>
</doc>
