# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# Date created = 08:07:39  February 06, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		neander_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone III"
set_global_assignment -name DEVICE EP3C16F484C6
set_global_assignment -name TOP_LEVEL_ENTITY neander
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "08:07:39  FEBRUARY 06, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name EDA_NETLIST_WRITER_OUTPUT_DIR "C:/Users/dell/Documents/inf01058-neander/simulation/qsim/" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST ON -section_id eda_simulation
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_G3 -to button_step
set_location_assignment PIN_E11 -to HEX0_A
set_location_assignment PIN_F11 -to HEX0_B
set_location_assignment PIN_H12 -to HEX0_C
set_location_assignment PIN_H13 -to HEX0_D
set_location_assignment PIN_G12 -to HEX0_E
set_location_assignment PIN_F12 -to HEX0_F
set_location_assignment PIN_F13 -to HEX0_G
set_location_assignment PIN_A13 -to HEX1_A
set_location_assignment PIN_B13 -to HEX1_B
set_location_assignment PIN_C13 -to HEX1_C
set_location_assignment PIN_A14 -to HEX1_D
set_location_assignment PIN_B14 -to HEX1_E
set_location_assignment PIN_E14 -to HEX1_F
set_location_assignment PIN_A15 -to HEX1_G
set_location_assignment PIN_D15 -to HEX2_A
set_location_assignment PIN_A16 -to HEX2_B
set_location_assignment PIN_B16 -to HEX2_C
set_location_assignment PIN_E15 -to HEX2_D
set_location_assignment PIN_A17 -to HEX2_E
set_location_assignment PIN_B17 -to HEX2_F
set_location_assignment PIN_F14 -to HEX2_G
set_location_assignment PIN_B18 -to HEX3_A
set_location_assignment PIN_F15 -to HEX3_B
set_location_assignment PIN_A19 -to HEX3_C
set_location_assignment PIN_B19 -to HEX3_D
set_location_assignment PIN_C19 -to HEX3_E
set_location_assignment PIN_D19 -to HEX3_F
set_location_assignment PIN_G15 -to HEX3_G
set_location_assignment PIN_G21 -to in_50MHz
set_location_assignment PIN_J1 -to outN
set_location_assignment PIN_J2 -to outZ
set_location_assignment PIN_H2 -to rst
set_location_assignment PIN_J6 -to run_debug
set_location_assignment PIN_E1 -to HLT
set_global_assignment -name VHDL_FILE mem/ROM_teste_2.vhd
set_global_assignment -name VHDL_FILE mem/ROM_teste_1.vhd
set_global_assignment -name BDF_FILE complex/synccounter8.bdf
set_global_assignment -name BDF_FILE complex/register4bit.bdf
set_global_assignment -name BDF_FILE components/regREM.bdf
set_global_assignment -name BDF_FILE components/regRDM.bdf
set_global_assignment -name BDF_FILE components/regPC.bdf
set_global_assignment -name BDF_FILE components/regNZ.bdf
set_global_assignment -name BDF_FILE components/regAC.bdf
set_global_assignment -name BDF_FILE components/reg_opcode.bdf
set_global_assignment -name BDF_FILE components/alu_encoder.bdf
set_global_assignment -name VHDL_FILE mem/ROM_teste.vhd
set_global_assignment -name BDF_FILE components/timer.bdf
set_global_assignment -name BDF_FILE components/mux.bdf
set_global_assignment -name BDF_FILE components/fdivisor.bdf
set_global_assignment -name BDF_FILE components/decoder.bdf
set_global_assignment -name BDF_FILE components/control_unity.bdf
set_global_assignment -name BDF_FILE "components/alu-encoder.bdf"
set_global_assignment -name BDF_FILE components/alu.bdf
set_global_assignment -name BDF_FILE "components/components-cu/uc_load.bdf"
set_global_assignment -name BDF_FILE "components/components-cu/uc_io.bdf"
set_global_assignment -name BDF_FILE "components/components-cu/uc_control.bdf"
set_global_assignment -name BDF_FILE "components/components-cu/uc_alu.bdf"
set_global_assignment -name BDF_FILE "components/components-cu/components-cu-base/write.bdf"
set_global_assignment -name BDF_FILE "components/components-cu/components-cu-base/ual_y.bdf"
set_global_assignment -name BDF_FILE "components/components-cu/components-cu-base/ual_or.bdf"
set_global_assignment -name BDF_FILE "components/components-cu/components-cu-base/ual_not.bdf"
set_global_assignment -name BDF_FILE "components/components-cu/components-cu-base/ual_and.bdf"
set_global_assignment -name BDF_FILE "components/components-cu/components-cu-base/ual_add.bdf"
set_global_assignment -name BDF_FILE "components/components-cu/components-cu-base/sel.bdf"
set_global_assignment -name BDF_FILE "components/components-cu/components-cu-base/read.bdf"
set_global_assignment -name BDF_FILE "components/components-cu/components-cu-base/or_SLAOAJJNJZ.bdf"
set_global_assignment -name BDF_FILE "components/components-cu/components-cu-base/or_SLAOA.bdf"
set_global_assignment -name BDF_FILE "components/components-cu/components-cu-base/or_LAOA.bdf"
set_global_assignment -name BDF_FILE "components/components-cu/components-cu-base/or_JNNJNZ.bdf"
set_global_assignment -name BDF_FILE "components/components-cu/components-cu-base/or_JJNJZ.bdf"
set_global_assignment -name BDF_FILE "components/components-cu/components-cu-base/incrementa_pc.bdf"
set_global_assignment -name BDF_FILE "components/components-cu/components-cu-base/goto_t0.bdf"
set_global_assignment -name BDF_FILE "components/components-cu/components-cu-base/carga_ri.bdf"
set_global_assignment -name BDF_FILE "components/components-cu/components-cu-base/carga_rem.bdf"
set_global_assignment -name BDF_FILE "components/components-cu/components-cu-base/carga_rdm.bdf"
set_global_assignment -name BDF_FILE "components/components-cu/components-cu-base/carga_pc.bdf"
set_global_assignment -name BDF_FILE "components/components-cu/components-cu-base/carga_nz.bdf"
set_global_assignment -name BDF_FILE "components/components-cu/components-cu-base/carga_ac.bdf"
set_global_assignment -name BDF_FILE "components/components-alu/or8x8.bdf"
set_global_assignment -name BDF_FILE "components/components-alu/not8x8.bdf"
set_global_assignment -name BDF_FILE "components/components-alu/flag_z.bdf"
set_global_assignment -name BDF_FILE "components/components-alu/flag_n.bdf"
set_global_assignment -name BDF_FILE "components/components-alu/and8x8.bdf"
set_global_assignment -name BDF_FILE "components/components-alu/adder.bdf"
set_global_assignment -name BDF_FILE "components/components-alu/components-adder/RCA_8bits.bdf"
set_global_assignment -name BDF_FILE "components/components-alu/components-adder/HA.bdf"
set_global_assignment -name BDF_FILE "components/components-alu/components-adder/FA.bdf"
set_global_assignment -name BDF_FILE "specials/components-bcd/G.bdf"
set_global_assignment -name BDF_FILE "specials/components-bcd/F.bdf"
set_global_assignment -name BDF_FILE "specials/components-bcd/E.bdf"
set_global_assignment -name BDF_FILE "specials/components-bcd/D.bdf"
set_global_assignment -name BDF_FILE "specials/components-bcd/C.bdf"
set_global_assignment -name BDF_FILE "specials/components-bcd/B.bdf"
set_global_assignment -name BDF_FILE "specials/components-bcd/A.bdf"
set_global_assignment -name BDF_FILE specials/bcd.bdf
set_global_assignment -name BDF_FILE complex/synccounter3.bdf
set_global_assignment -name BDF_FILE complex/synccounter_basenext.bdf
set_global_assignment -name BDF_FILE complex/synccounter_base.bdf
set_global_assignment -name BDF_FILE complex/register8bit.bdf
set_global_assignment -name BDF_FILE complex/register1bit.bdf
set_global_assignment -name BDF_FILE complex/regbase.bdf
set_global_assignment -name BDF_FILE complex/fdiv25.bdf
set_global_assignment -name BDF_FILE complex/fdiv5.bdf
set_global_assignment -name BDF_FILE base/fdiv.bdf
set_global_assignment -name BDF_FILE "base/mux2x1-8io.bdf"
set_global_assignment -name BDF_FILE base/mux2x1.bdf
set_global_assignment -name BDF_FILE base/ffd.bdf
set_global_assignment -name BDF_FILE base/decoder4x16e.bdf
set_global_assignment -name BDF_FILE base/decoder3x8.bdf
set_global_assignment -name BDF_FILE base/decoder2x4e.bdf
set_global_assignment -name BDF_FILE neander.bdf
set_global_assignment -name BDF_FILE components/run_step_mode.bdf
set_global_assignment -name BDF_FILE components/debugger.bdf
set_global_assignment -name BDF_FILE incomplete.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE test.vwf
set_global_assignment -name BDF_FILE megacomponents/mega_alu.bdf
set_global_assignment -name BDF_FILE megacomponents/mega_cu.bdf
set_global_assignment -name BDF_FILE components/mem.bdf
set_global_assignment -name BDF_FILE megacomponents/mega_mem.bdf
set_global_assignment -name BDF_FILE specials/bcd2.bdf
set_global_assignment -name VHDL_FILE mem/genericmem.vhd
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top