#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov 11 03:15:32 2019
# Process ID: 5645
# Current directory: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong
# Command line: vivado
# Log file: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/vivado.log
# Journal file: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.xpr
update_compile_order -fileset sources_1
update_files -from_files /home/jimp/class/vhdl_fpgas/labs/2019/lab10/VHDL/Top.vhd -to_files /home/jimp/class/vhdl_fpgas/labs/2019/lab10/z7_hdmi_driver/src/top.vhd -filesets [get_filesets *]
add_files -norecurse {/home/jimp/class/vhdl_fpgas/labs/2019/lab10/VHDL/LoadUnLoadMem.vhd /home/jimp/class/vhdl_fpgas/labs/2019/lab10/VHDL/DataTypes_pkg.vhd}
update_compile_order -fileset sources_1
add_files -norecurse /home/jimp/class/vhdl_fpgas/labs/2019/lab10/VHDL/pong_graph_st.vhd
update_compile_order -fileset sources_1
open_bd_design {/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_4bits ( 4 Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports btns_4bits]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {32} CONFIG.C_IS_DUAL {1} CONFIG.GPIO_BOARD_INTERFACE {Custom} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
endgroup
delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_ports sys_clock]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins clk_wiz_0/clk_in1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_slow] [get_bd_pins blk_mem_gen_0/clka]
regenerate_bd_layout
create_bd_cell -type module -reference Top Top_0
set_property location {0.5 21 287} [get_bd_cells Top_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_slow] [get_bd_pins Top_0/Clk]
startgroup
create_bd_port -dir I -type rst reset
connect_bd_net [get_bd_pins /Top_0/reset] [get_bd_ports reset]
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports reset]
endgroup
set_property -dict [list CONFIG.POLARITY {ACTIVE_HIGH}] [get_bd_ports reset]
connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_o] [get_bd_pins Top_0/GPIO_Ins]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins Top_0/GPIO_Outs]
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins Top_0/PNL_BRAM_dout]
connect_bd_net [get_bd_pins blk_mem_gen_0/dina] [get_bd_pins Top_0/PNL_BRAM_din]
connect_bd_net [get_bd_pins blk_mem_gen_0/addra] [get_bd_pins Top_0/PNL_BRAM_addr]
connect_bd_net [get_bd_pins blk_mem_gen_0/wea] [get_bd_pins Top_0/PNL_BRAM_we]
delete_bd_objs [get_bd_nets hdmi_green_2] [get_bd_ports hdmi_green]
delete_bd_objs [get_bd_nets hdmi_green_1] [get_bd_ports hdmi_blue]
delete_bd_objs [get_bd_nets hdmi_red_1] [get_bd_ports hdmi_red]
connect_bd_net [get_bd_pins Top_0/hdmi_red] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins Top_0/hdmi_green] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins Top_0/hdmi_blue] [get_bd_pins xlconcat_0/In2]
delete_bd_objs [get_bd_nets hdmi_hsync_1] [get_bd_ports hdmi_hsync]
delete_bd_objs [get_bd_nets hdmi_vsync_1] [get_bd_ports hdmi_vsync]
delete_bd_objs [get_bd_nets hdmi_enable_1] [get_bd_ports hdmi_enable]
connect_bd_net [get_bd_pins Top_0/hdmi_hsync] [get_bd_pins rgb2dvi_0/vid_pHSync]
connect_bd_net [get_bd_pins Top_0/hdmi_vsync] [get_bd_pins rgb2dvi_0/vid_pVSync]
connect_bd_net [get_bd_pins Top_0/hdmi_enable] [get_bd_pins rgb2dvi_0/vid_pVDE]
regenerate_bd_layout
delete_bd_objs [get_bd_ports hdmi_clock]
startgroup
create_bd_port -dir I -from 1 -to 0 btn
connect_bd_net [get_bd_pins /Top_0/btn] [get_bd_ports btn]
endgroup
regenerate_bd_layout
validate_bd_design
save_bd_design
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_bd_design [get_bd_designs design_1]
export_ip_user_files -of_objects  [get_files /home/jimp/class/vhdl_fpgas/labs/2019/lab10/z7_hdmi_driver/src/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  /home/jimp/class/vhdl_fpgas/labs/2019/lab10/z7_hdmi_driver/src/design_1_wrapper.vhd
update_compile_order -fileset sources_1
make_wrapper -files [get_files /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd] -top
import_files -force -norecurse /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_module_reference design_1_Top_0_0
close_bd_design [get_bd_designs design_1]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
update_module_reference design_1_Top_0_0
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run design_1_Top_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_bd_design [get_bd_designs design_1]
update_module_reference design_1_Top_0_0
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_bd_design [get_bd_designs design_1]
update_module_reference design_1_Top_0_0
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_bd_design [get_bd_designs design_1]
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
open_bd_design {/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {Custom}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
endgroup
validate_bd_design
validate_bd_design
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC PROPAGATED] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.CLKIN1_JITTER_PS {100.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKIN1_PERIOD {10.000}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.PRIM_IN_FREQ {100} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKIN1_PERIOD {10.000}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_clk_wiz_0_0_synth_1
reset_run design_1_rst_ps7_0_50M_0_synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_bd_design [get_bd_designs design_1]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
open_bd_design {/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
close_hw
update_module_reference design_1_Top_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_bd_design [get_bd_designs design_1]
open_bd_design {/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
