==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 7 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.162 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.32 seconds; current allocated memory: 94.369 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_1' (HLS_CISR_spmv_accel.c:102:21) in function 'compute' completely with a factor of 2 (HLS_CISR_spmv_accel.c:102:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_1' (HLS_CISR_spmv_accel.c:124:23) in function 'output_write' completely with a factor of 2 (HLS_CISR_spmv_accel.c:124:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:130:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:130:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.65 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.52 seconds; current allocated memory: 96.912 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.914 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.260 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.477 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 118.124 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:50)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 111.315 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('row_len_slot_arr_addr_5_write_ln37', HLS_CISR_spmv_accel.c:37) of constant 0 on array 'row_len_slot_arr' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row_len_slot_arr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 112.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 112.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.165 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.45 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.31 seconds; current allocated memory: 94.372 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_1' (HLS_CISR_spmv_accel.c:102:21) in function 'compute' completely with a factor of 2 (HLS_CISR_spmv_accel.c:102:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_1' (HLS_CISR_spmv_accel.c:124:23) in function 'output_write' completely with a factor of 2 (HLS_CISR_spmv_accel.c:124:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:130:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:130:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.65 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.46 seconds; current allocated memory: 96.915 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.917 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.263 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.475 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 118.127 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:50)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 111.315 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('row_len_slot_arr_addr_5_write_ln37', HLS_CISR_spmv_accel.c:37) of constant 0 on array 'row_len_slot_arr' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row_len_slot_arr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_68_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_row_counter_0_write_ln86', HLS_CISR_spmv_accel.c:86) of variable 'row_len_slot_arr_load', HLS_CISR_spmv_accel.c:86 on static variable 'slot_row_counter_0' and 'load' operation ('slot_row_counter_0_load_1', HLS_CISR_spmv_accel.c:80) on static variable 'slot_row_counter_0'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_68_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('slot_row_counter_0_write_ln86', HLS_CISR_spmv_accel.c:86) of variable 'row_len_slot_arr_load', HLS_CISR_spmv_accel.c:86 on static variable 'slot_row_counter_0' and 'load' operation ('slot_row_counter_0_load_1', HLS_CISR_spmv_accel.c:80) on static variable 'slot_row_counter_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 112.070 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.163 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.32 seconds; current allocated memory: 94.402 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_1' (HLS_CISR_spmv_accel.c:102:21) in function 'compute' completely with a factor of 2 (HLS_CISR_spmv_accel.c:102:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_1' (HLS_CISR_spmv_accel.c:124:23) in function 'output_write' completely with a factor of 2 (HLS_CISR_spmv_accel.c:124:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:130:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:130:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.56 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.52 seconds; current allocated memory: 96.944 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.946 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.291 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.505 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 118.155 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:50)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 111.314 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('row_len_slot_arr_addr_5_write_ln37', HLS_CISR_spmv_accel.c:37) of constant 0 on array 'row_len_slot_arr' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row_len_slot_arr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 112.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 112.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 7 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.163 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.44 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.32 seconds; current allocated memory: 94.371 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_1' (HLS_CISR_spmv_accel.c:124:23) in function 'output_write' completely with a factor of 2 (HLS_CISR_spmv_accel.c:124:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:130:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:131:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:130:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:131:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.59 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.48 seconds; current allocated memory: 96.912 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.914 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.247 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.469 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_1' (HLS_CISR_spmv_accel.c:102) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 118.401 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:50)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 111.825 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('row_len_slot_arr_addr_5_write_ln37', HLS_CISR_spmv_accel.c:37) of constant 0 on array 'row_len_slot_arr' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row_len_slot_arr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_1'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_102_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_0_write_ln111', HLS_CISR_spmv_accel.c:111) of variable 'add_i', HLS_CISR_spmv_accel.c:111 on static variable 'slot_res_arr_0' and 'load' operation ('slot_res_arr_0_load_1', HLS_CISR_spmv_accel.c:111) on static variable 'slot_res_arr_0'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_102_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_0_write_ln111', HLS_CISR_spmv_accel.c:111) of variable 'add_i', HLS_CISR_spmv_accel.c:111 on static variable 'slot_res_arr_0' and 'load' operation ('slot_res_arr_0_load_1', HLS_CISR_spmv_accel.c:111) on static variable 'slot_res_arr_0'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_102_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_0_write_ln111', HLS_CISR_spmv_accel.c:111) of variable 'add_i', HLS_CISR_spmv_accel.c:111 on static variable 'slot_res_arr_0' and 'load' operation ('slot_res_arr_0_load_1', HLS_CISR_spmv_accel.c:111) on static variable 'slot_res_arr_0'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_102_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_0_write_ln111', HLS_CISR_spmv_accel.c:111) of variable 'add_i', HLS_CISR_spmv_accel.c:111 on static variable 'slot_res_arr_0' and 'load' operation ('slot_res_arr_0_load_1', HLS_CISR_spmv_accel.c:111) on static variable 'slot_res_arr_0'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 7 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.213 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.31 seconds; current allocated memory: 94.436 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_1' (HLS_CISR_spmv_accel.c:102:21) in function 'compute' completely with a factor of 2 (HLS_CISR_spmv_accel.c:102:21)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.66 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.44 seconds; current allocated memory: 96.946 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 96.948 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.299 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.516 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_1' (HLS_CISR_spmv_accel.c:124) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 118.297 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:50)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 111.751 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('row_len_slot_arr_addr_5_write_ln37', HLS_CISR_spmv_accel.c:37) of constant 0 on array 'row_len_slot_arr' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row_len_slot_arr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_124_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_124_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 112.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 113.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.163 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.32 seconds; current allocated memory: 94.370 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_1' (HLS_CISR_spmv_accel.c:102:21) in function 'compute' completely with a factor of 2 (HLS_CISR_spmv_accel.c:102:21)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.58 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.47 seconds; current allocated memory: 96.943 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.945 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.295 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.511 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_1' (HLS_CISR_spmv_accel.c:124) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 118.290 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:50)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 111.745 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('row_len_slot_arr_addr_5_write_ln37', HLS_CISR_spmv_accel.c:37) of constant 0 on array 'row_len_slot_arr' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row_len_slot_arr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_124_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_124_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 112.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 113.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_memory'.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.163 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.32 seconds; current allocated memory: 94.371 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_1' (HLS_CISR_spmv_accel.c:102:21) in function 'compute' completely with a factor of 2 (HLS_CISR_spmv_accel.c:102:21)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.64 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.56 seconds; current allocated memory: 96.943 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.945 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.295 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.511 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_1' (HLS_CISR_spmv_accel.c:124) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 118.291 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:50)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 111.746 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('row_len_slot_arr_addr_5_write_ln37', HLS_CISR_spmv_accel.c:37) of constant 0 on array 'row_len_slot_arr' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row_len_slot_arr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_68_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_row_counter_0_write_ln86', HLS_CISR_spmv_accel.c:86) of variable 'row_len_slot_arr_load', HLS_CISR_spmv_accel.c:86 on static variable 'slot_row_counter_0' and 'load' operation ('slot_row_counter_0_load_1', HLS_CISR_spmv_accel.c:80) on static variable 'slot_row_counter_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_124_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_124_1'
WARNING: [HLS 200-871] Estimated clock period (5.039ns) exceeds the target (target clock period: 6ns, clock uncertainty: 1.62ns, effective delay budget: 4.38ns).
WARNING: [HLS 200-1016] The critical path in module 'HLS_CISR_spmv_accel' consists of the following:	'load' operation ('max_row_id_load', HLS_CISR_spmv_accel.c:91) on static variable 'max_row_id' [198]  (0 ns)
	'add' operation ('add_ln92', HLS_CISR_spmv_accel.c:92) [208]  (2.55 ns)
	'store' operation ('max_row_id_write_ln92', HLS_CISR_spmv_accel.c:92) of variable 'add_ln92', HLS_CISR_spmv_accel.c:92 on static variable 'max_row_id' [209]  (1.59 ns)
	blocking operation 0.899 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.163 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.45 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.32 seconds; current allocated memory: 94.370 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_1' (HLS_CISR_spmv_accel.c:102:21) in function 'compute' completely with a factor of 2 (HLS_CISR_spmv_accel.c:102:21)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.65 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.53 seconds; current allocated memory: 96.943 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.945 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.294 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.510 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_1' (HLS_CISR_spmv_accel.c:124) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 118.287 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:50)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 111.744 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('row_len_slot_arr_addr_5_write_ln37', HLS_CISR_spmv_accel.c:37) of constant 0 on array 'row_len_slot_arr' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row_len_slot_arr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_124_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_124_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 112.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 113.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_memory'.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.213 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.32 seconds; current allocated memory: 94.436 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49:22) in function 'store_row_len_arr' completely with a factor of 2 (HLS_CISR_spmv_accel.c:49:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_1' (HLS_CISR_spmv_accel.c:102:21) in function 'compute' completely with a factor of 2 (HLS_CISR_spmv_accel.c:102:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_1' (HLS_CISR_spmv_accel.c:124:23) in function 'output_write' completely with a factor of 2 (HLS_CISR_spmv_accel.c:124:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:130:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:130:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.86 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.53 seconds; current allocated memory: 96.981 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 96.983 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.331 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.547 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:140).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'slot_row_len_id' automatically.
INFO: [XFORM 203-102] Partitioning array 'slot_row_id' automatically.
INFO: [XFORM 203-102] Partitioning array 'slot_row_counter' automatically.
INFO: [XFORM 203-102] Partitioning array 'slot_counter' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:80:14) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:80:14) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 117.976 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:50)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 110.611 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'HLS_CISR_spmv_accel'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (function 'HLS_CISR_spmv_accel'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_vec_addr_1_write_ln131', HLS_CISR_spmv_accel.c:131) of variable 'bitcast_ln131_1', HLS_CISR_spmv_accel.c:131 on array 'output_vec' and 'store' operation ('output_vec_addr_write_ln131', HLS_CISR_spmv_accel.c:131) of variable 'bitcast_ln131', HLS_CISR_spmv_accel.c:131 on array 'output_vec'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (function 'HLS_CISR_spmv_accel'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_0_write_ln29', HLS_CISR_spmv_accel.c:29) of variable 'add_i', HLS_CISR_spmv_accel.c:111 on static variable 'slot_res_arr_0' and 'load' operation ('slot_res_arr_0_load', HLS_CISR_spmv_accel.c:111) on static variable 'slot_res_arr_0'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (function 'HLS_CISR_spmv_accel'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_0_write_ln29', HLS_CISR_spmv_accel.c:29) of variable 'add_i', HLS_CISR_spmv_accel.c:111 on static variable 'slot_res_arr_0' and 'load' operation ('slot_res_arr_0_load', HLS_CISR_spmv_accel.c:111) on static variable 'slot_res_arr_0'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (function 'HLS_CISR_spmv_accel'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_0_write_ln29', HLS_CISR_spmv_accel.c:29) of variable 'add_i', HLS_CISR_spmv_accel.c:111 on static variable 'slot_res_arr_0' and 'load' operation ('slot_res_arr_0_load', HLS_CISR_spmv_accel.c:111) on static variable 'slot_res_arr_0'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.163 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.45 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.31 seconds; current allocated memory: 94.402 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49:22) in function 'store_row_len_arr' completely with a factor of 2 (HLS_CISR_spmv_accel.c:49:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_1' (HLS_CISR_spmv_accel.c:102:21) in function 'compute' completely with a factor of 2 (HLS_CISR_spmv_accel.c:102:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_1' (HLS_CISR_spmv_accel.c:124:23) in function 'output_write' completely with a factor of 2 (HLS_CISR_spmv_accel.c:124:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:130:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:130:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.55 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.48 seconds; current allocated memory: 96.978 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.328 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.545 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:140).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'slot_row_len_id' automatically.
INFO: [XFORM 203-102] Partitioning array 'slot_row_id' automatically.
INFO: [XFORM 203-102] Partitioning array 'slot_row_counter' automatically.
INFO: [XFORM 203-102] Partitioning array 'slot_counter' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:80:14) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_CISR_spmv_accel.c:80:14) in function 'HLS_CISR_spmv_accel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 117.954 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:50)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 110.592 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'HLS_CISR_spmv_accel'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (function 'HLS_CISR_spmv_accel'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_vec_addr_1_write_ln131', HLS_CISR_spmv_accel.c:131) of variable 'bitcast_ln131_1', HLS_CISR_spmv_accel.c:131 on array 'output_vec' and 'store' operation ('output_vec_addr_write_ln131', HLS_CISR_spmv_accel.c:131) of variable 'bitcast_ln131', HLS_CISR_spmv_accel.c:131 on array 'output_vec'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (function 'HLS_CISR_spmv_accel'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_0_write_ln29', HLS_CISR_spmv_accel.c:29) of variable 'add_i', HLS_CISR_spmv_accel.c:111 on static variable 'slot_res_arr_0' and 'load' operation ('slot_res_arr_0_load', HLS_CISR_spmv_accel.c:111) on static variable 'slot_res_arr_0'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (function 'HLS_CISR_spmv_accel'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_0_write_ln29', HLS_CISR_spmv_accel.c:29) of variable 'add_i', HLS_CISR_spmv_accel.c:111 on static variable 'slot_res_arr_0' and 'load' operation ('slot_res_arr_0_load', HLS_CISR_spmv_accel.c:111) on static variable 'slot_res_arr_0'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('row_len_slot_arr_addr_write_ln58', HLS_CISR_spmv_accel.c:58) of variable 'slot_arr_row_len_load', HLS_CISR_spmv_accel.c:55 on array 'row_len_slot_arr' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row_len_slot_arr'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.213 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.32 seconds; current allocated memory: 94.436 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49:22) in function 'store_row_len_arr' completely with a factor of 2 (HLS_CISR_spmv_accel.c:49:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_1' (HLS_CISR_spmv_accel.c:102:21) in function 'compute' completely with a factor of 2 (HLS_CISR_spmv_accel.c:102:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_1' (HLS_CISR_spmv_accel.c:124:23) in function 'output_write' completely with a factor of 2 (HLS_CISR_spmv_accel.c:124:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:130:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:130:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.59 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.46 seconds; current allocated memory: 96.981 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.984 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.332 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.543 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 118.186 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:50)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 111.288 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('row_len_slot_arr_addr_5_write_ln37', HLS_CISR_spmv_accel.c:37) of constant 0 on array 'row_len_slot_arr' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row_len_slot_arr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 111.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 112.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.163 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.45 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.31 seconds; current allocated memory: 94.370 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49:22) in function 'store_row_len_arr' completely with a factor of 2 (HLS_CISR_spmv_accel.c:49:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_1' (HLS_CISR_spmv_accel.c:102:21) in function 'compute' completely with a factor of 2 (HLS_CISR_spmv_accel.c:102:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_1' (HLS_CISR_spmv_accel.c:124:23) in function 'output_write' completely with a factor of 2 (HLS_CISR_spmv_accel.c:124:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:130:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:130:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.59 seconds. CPU system time: 0.28 seconds. Elapsed time: 4.42 seconds; current allocated memory: 96.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.327 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.544 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 118.187 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:50)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 111.290 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('row_len_slot_arr_addr_5_write_ln37', HLS_CISR_spmv_accel.c:37) of constant 0 on array 'row_len_slot_arr' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row_len_slot_arr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 111.967 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 112.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.163 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.31 seconds; current allocated memory: 94.371 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49:22) in function 'store_row_len_arr' completely with a factor of 2 (HLS_CISR_spmv_accel.c:49:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_1' (HLS_CISR_spmv_accel.c:102:21) in function 'compute' completely with a factor of 2 (HLS_CISR_spmv_accel.c:102:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_1' (HLS_CISR_spmv_accel.c:124:23) in function 'output_write' completely with a factor of 2 (HLS_CISR_spmv_accel.c:124:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:153:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:115:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:130:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:130:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.63 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.46 seconds; current allocated memory: 96.978 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.326 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.543 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 118.186 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:50)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 111.287 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('row_len_slot_arr_addr_5_write_ln37', HLS_CISR_spmv_accel.c:37) of constant 0 on array 'row_len_slot_arr' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row_len_slot_arr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 111.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 112.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.184 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.32 seconds; current allocated memory: 94.406 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_1' (HLS_CISR_spmv_accel.c:48:22) in function 'store_row_len_arr' completely with a factor of 2 (HLS_CISR_spmv_accel.c:48:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_1' (HLS_CISR_spmv_accel.c:101:21) in function 'compute' completely with a factor of 2 (HLS_CISR_spmv_accel.c:101:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_1' (HLS_CISR_spmv_accel.c:123:23) in function 'output_write' completely with a factor of 2 (HLS_CISR_spmv_accel.c:123:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:152:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:152:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:152:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:152:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:152:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:52:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:58:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:52:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:58:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:114:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:114:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:114:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:114:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:129:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:129:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.86 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.95 seconds; current allocated memory: 96.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.990 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 98.338 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 97.551 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_1' (HLS_CISR_spmv_accel.c:67) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_2' (HLS_CISR_spmv_accel.c:34) in function 'HLS_CISR_spmv_accel' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 118.211 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:36:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:57:50)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 111.343 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('row_len_slot_arr_addr_5_write_ln36', HLS_CISR_spmv_accel.c:36) of constant 0 on array 'row_len_slot_arr' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row_len_slot_arr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_67_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 112.018 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 112.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
