Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Thu Apr 10 08:23:20 2025
| Host             : LAPTOP-QPLCJ70D running 64-bit major release  (build 9200)
| Command          : report_power -file array_mul_power_routed.rpt -pb array_mul_power_summary_routed.pb -rpx array_mul_power_routed.rpx
| Design           : array_mul
| Device           : xc7vx485tffg1157-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 8.116        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 7.786        |
| Device Static (W)        | 0.331        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 73.7         |
| Junction Temperature (C) | 36.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.357 |       87 |       --- |             --- |
|   LUT as Logic |     0.357 |       73 |    303600 |            0.02 |
|   Others       |     0.000 |        2 |       --- |             --- |
| Signals        |     0.429 |       93 |       --- |             --- |
| I/O            |     7.000 |       20 |       600 |            3.33 |
| Static Power   |     0.331 |          |           |                 |
| Total          |     8.116 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.041 |       0.826 |      0.215 |
| Vccaux    |       1.800 |     0.608 |       0.567 |      0.040 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     3.300 |       3.299 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.000 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| array_mul                  |     7.786 |
|   genblk1[0].genblk1[0].fa |     0.004 |
|   genblk1[0].genblk1[1].fa |     0.004 |
|   genblk1[0].genblk1[2].fa |     0.003 |
|   genblk1[0].genblk1[3].fa |     0.002 |
|   genblk1[0].genblk1[4].fa |     0.003 |
|   genblk1[1].genblk1[0].fa |     0.010 |
|   genblk1[1].genblk1[1].fa |     0.007 |
|   genblk1[1].genblk1[2].fa |     0.007 |
|   genblk1[1].genblk1[3].fa |     0.008 |
|   genblk1[1].genblk1[4].fa |     0.002 |
|   genblk1[2].genblk1[0].fa |     0.020 |
|   genblk1[2].genblk1[1].fa |     0.012 |
|   genblk1[2].genblk1[2].fa |     0.013 |
|   genblk1[2].genblk1[3].fa |     0.010 |
|   genblk1[2].genblk1[4].fa |     0.004 |
|   genblk1[3].genblk1[0].fa |     0.032 |
|   genblk1[3].genblk1[1].fa |     0.021 |
|   genblk1[3].genblk1[2].fa |     0.018 |
|   genblk1[3].genblk1[3].fa |     0.011 |
|   genblk1[3].genblk1[4].fa |     0.002 |
|   genblk1[4].genblk1[0].fa |     0.046 |
|   genblk1[4].genblk1[1].fa |     0.034 |
|   genblk1[4].genblk1[2].fa |     0.024 |
|   genblk1[4].genblk1[3].fa |     0.014 |
|   genblk1[4].genblk1[4].fa |     0.002 |
|   genblk1[5].genblk1[0].fa |     0.064 |
|   genblk1[5].genblk1[1].fa |     0.081 |
|   genblk1[5].genblk1[2].fa |     0.086 |
|   genblk1[5].genblk1[3].fa |     0.091 |
|   genblk1[5].genblk1[4].fa |     0.033 |
+----------------------------+-----------+


