# Reading pref.tcl
# do procesador_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/shiftLPC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:37:10 on May 04,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/shiftLPC.sv 
# -- Compiling module shiftLPC
# 
# Top level modules:
# 	shiftLPC
# End time: 21:37:10 on May 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/shiftLPC_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:37:10 on May 04,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/shiftLPC_tb.sv 
# -- Compiling module shiftLPC_tb
# 
# Top level modules:
# 	shiftLPC_tb
# End time: 21:37:10 on May 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  shiftLPC_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" shiftLPC_tb 
# Start time: 21:37:10 on May 04,2024
# Loading sv_std.std
# Loading work.shiftLPC_tb
# Loading work.shiftLPC
# Trace back: Error QStructure::sort: invalid command name ""
#   <6:C:/mtitcl/vsim/qstructure.tc_:2478: ::QStructure::sort .main_pane.structure 0 ascending
#   <5:eval:1: ::QStructure::structsort .main_pane.structure 0 ascending
#   <4:eval:1: ::namespace inscope ::QStructure {structsort .main_pane.structure} 0 ascending
#   >3:proc:26: ::.main_pane.structure.interior.cs.body.struct sort 0 ascending
#   >2:proc:10: ::.main_pane.structure.interior.cs.body.struct _initializeSortColumn
#   <1:eval:1: ::namespace inscope ::vsimwidgets::Hierarchy {::.main_pane.structure.interior.cs.body.struct _initializeSortColumn}
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 21:37:52 on May 04,2024, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
