-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity decoder_decoder_bit_Block_split148_proc3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    temp_trellis_survivor_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    temp_trellis_survivor_V_ce0 : OUT STD_LOGIC;
    temp_trellis_survivor_V_we0 : OUT STD_LOGIC;
    temp_trellis_survivor_V_d0 : OUT STD_LOGIC_VECTOR (32 downto 0);
    y0300_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    y0300_empty_n : IN STD_LOGIC;
    y0300_read : OUT STD_LOGIC;
    y1301_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    y1301_empty_n : IN STD_LOGIC;
    y1301_read : OUT STD_LOGIC;
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of decoder_decoder_bit_Block_split148_proc3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv6_5 : STD_LOGIC_VECTOR (5 downto 0) := "000101";
    constant ap_const_lv6_6 : STD_LOGIC_VECTOR (5 downto 0) := "000110";
    constant ap_const_lv6_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv6_9 : STD_LOGIC_VECTOR (5 downto 0) := "001001";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv6_B : STD_LOGIC_VECTOR (5 downto 0) := "001011";
    constant ap_const_lv6_C : STD_LOGIC_VECTOR (5 downto 0) := "001100";
    constant ap_const_lv6_D : STD_LOGIC_VECTOR (5 downto 0) := "001101";
    constant ap_const_lv6_E : STD_LOGIC_VECTOR (5 downto 0) := "001110";
    constant ap_const_lv6_F : STD_LOGIC_VECTOR (5 downto 0) := "001111";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_11 : STD_LOGIC_VECTOR (5 downto 0) := "010001";
    constant ap_const_lv6_12 : STD_LOGIC_VECTOR (5 downto 0) := "010010";
    constant ap_const_lv6_13 : STD_LOGIC_VECTOR (5 downto 0) := "010011";
    constant ap_const_lv6_14 : STD_LOGIC_VECTOR (5 downto 0) := "010100";
    constant ap_const_lv6_15 : STD_LOGIC_VECTOR (5 downto 0) := "010101";
    constant ap_const_lv6_16 : STD_LOGIC_VECTOR (5 downto 0) := "010110";
    constant ap_const_lv6_17 : STD_LOGIC_VECTOR (5 downto 0) := "010111";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv6_1A : STD_LOGIC_VECTOR (5 downto 0) := "011010";
    constant ap_const_lv6_1B : STD_LOGIC_VECTOR (5 downto 0) := "011011";
    constant ap_const_lv6_1C : STD_LOGIC_VECTOR (5 downto 0) := "011100";
    constant ap_const_lv6_1D : STD_LOGIC_VECTOR (5 downto 0) := "011101";
    constant ap_const_lv6_1E : STD_LOGIC_VECTOR (5 downto 0) := "011110";
    constant ap_const_lv6_1F : STD_LOGIC_VECTOR (5 downto 0) := "011111";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv6_22 : STD_LOGIC_VECTOR (5 downto 0) := "100010";
    constant ap_const_lv6_23 : STD_LOGIC_VECTOR (5 downto 0) := "100011";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_25 : STD_LOGIC_VECTOR (5 downto 0) := "100101";
    constant ap_const_lv6_26 : STD_LOGIC_VECTOR (5 downto 0) := "100110";
    constant ap_const_lv6_27 : STD_LOGIC_VECTOR (5 downto 0) := "100111";
    constant ap_const_lv6_28 : STD_LOGIC_VECTOR (5 downto 0) := "101000";
    constant ap_const_lv6_29 : STD_LOGIC_VECTOR (5 downto 0) := "101001";
    constant ap_const_lv6_2A : STD_LOGIC_VECTOR (5 downto 0) := "101010";
    constant ap_const_lv6_2B : STD_LOGIC_VECTOR (5 downto 0) := "101011";
    constant ap_const_lv6_2C : STD_LOGIC_VECTOR (5 downto 0) := "101100";
    constant ap_const_lv6_2D : STD_LOGIC_VECTOR (5 downto 0) := "101101";
    constant ap_const_lv6_2E : STD_LOGIC_VECTOR (5 downto 0) := "101110";
    constant ap_const_lv6_2F : STD_LOGIC_VECTOR (5 downto 0) := "101111";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_31 : STD_LOGIC_VECTOR (5 downto 0) := "110001";
    constant ap_const_lv6_32 : STD_LOGIC_VECTOR (5 downto 0) := "110010";
    constant ap_const_lv6_33 : STD_LOGIC_VECTOR (5 downto 0) := "110011";
    constant ap_const_lv6_34 : STD_LOGIC_VECTOR (5 downto 0) := "110100";
    constant ap_const_lv6_35 : STD_LOGIC_VECTOR (5 downto 0) := "110101";
    constant ap_const_lv6_36 : STD_LOGIC_VECTOR (5 downto 0) := "110110";
    constant ap_const_lv6_37 : STD_LOGIC_VECTOR (5 downto 0) := "110111";
    constant ap_const_lv6_38 : STD_LOGIC_VECTOR (5 downto 0) := "111000";
    constant ap_const_lv6_39 : STD_LOGIC_VECTOR (5 downto 0) := "111001";
    constant ap_const_lv6_3A : STD_LOGIC_VECTOR (5 downto 0) := "111010";
    constant ap_const_lv6_3B : STD_LOGIC_VECTOR (5 downto 0) := "111011";
    constant ap_const_lv6_3C : STD_LOGIC_VECTOR (5 downto 0) := "111100";
    constant ap_const_lv6_3D : STD_LOGIC_VECTOR (5 downto 0) := "111101";
    constant ap_const_lv6_3E : STD_LOGIC_VECTOR (5 downto 0) := "111110";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv33_0 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000000";
    constant ap_const_lv32_1F4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111110100";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv33_1 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000001";
    constant ap_const_lv32_5F5E100 : STD_LOGIC_VECTOR (31 downto 0) := "00000101111101011110000100000000";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal t : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal trellis_table_0_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal trellis_table_0_0_ce0 : STD_LOGIC;
    signal trellis_table_0_0_we0 : STD_LOGIC;
    signal trellis_table_0_0_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal trellis_table_0_0_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trellis_table_0_0_ce1 : STD_LOGIC;
    signal trellis_table_0_0_we1 : STD_LOGIC;
    signal trellis_table_0_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal trellis_table_0_1_ce0 : STD_LOGIC;
    signal trellis_table_0_1_we0 : STD_LOGIC;
    signal trellis_table_0_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal trellis_table_0_1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trellis_table_0_1_ce1 : STD_LOGIC;
    signal trellis_table_0_1_we1 : STD_LOGIC;
    signal trellis_table_1_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal trellis_table_1_0_ce0 : STD_LOGIC;
    signal trellis_table_1_0_we0 : STD_LOGIC;
    signal trellis_table_1_0_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal trellis_table_1_0_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trellis_table_1_0_ce1 : STD_LOGIC;
    signal trellis_table_1_0_we1 : STD_LOGIC;
    signal trellis_table_1_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal trellis_table_1_1_ce0 : STD_LOGIC;
    signal trellis_table_1_1_we0 : STD_LOGIC;
    signal trellis_table_1_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal trellis_table_1_1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trellis_table_1_1_ce1 : STD_LOGIC;
    signal trellis_table_1_1_we1 : STD_LOGIC;
    signal trellis_metric_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal trellis_metric_ce0 : STD_LOGIC;
    signal trellis_metric_we0 : STD_LOGIC;
    signal trellis_metric_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal trellis_metric_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal trellis_metric_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trellis_metric_ce1 : STD_LOGIC;
    signal trellis_metric_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trellis_survivor_V_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_56 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_61 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_62 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal trellis_survivor_V_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal y0300_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln155_fu_789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_load_reg_1891 : STD_LOGIC_VECTOR (0 downto 0);
    signal y1301_blk_n : STD_LOGIC;
    signal t_load_load_fu_772_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_1915 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1921 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln185_fu_1008_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln185_reg_1930 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal empty_26_fu_1014_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_26_reg_1935 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln185_fu_1002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_trellis_metric_addr_1_reg_1969 : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_trellis_survivor_V_addr_1_reg_1974 : STD_LOGIC_VECTOR (5 downto 0);
    signal up_fu_1180_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal up_reg_1984 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal down_fu_1196_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal down_reg_1990 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln196_fu_1202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln196_reg_1996 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_fu_1464_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal or_ln223_fu_1472_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal normal_flag_1_fu_1488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal normal_flag_1_reg_2202 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal temp_trellis_metric_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal best_metric_reg_2207 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal temp_trellis_metric_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_trellis_metric_ce0 : STD_LOGIC;
    signal temp_trellis_metric_we0 : STD_LOGIC;
    signal temp_trellis_metric_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_ap_start : STD_LOGIC;
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_ap_done : STD_LOGIC;
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_ap_idle : STD_LOGIC;
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_ap_ready : STD_LOGIC;
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_temp_trellis_metric_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_temp_trellis_metric_ce0 : STD_LOGIC;
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_best_branch_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_best_branch_out_ap_vld : STD_LOGIC;
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_ap_start : STD_LOGIC;
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_ap_done : STD_LOGIC;
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_ap_idle : STD_LOGIC;
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_ap_ready : STD_LOGIC;
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_temp_trellis_metric_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_temp_trellis_metric_ce0 : STD_LOGIC;
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_trellis_metric_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_trellis_metric_ce0 : STD_LOGIC;
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_trellis_metric_we0 : STD_LOGIC;
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_trellis_metric_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_ap_start : STD_LOGIC;
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_ap_done : STD_LOGIC;
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_ap_idle : STD_LOGIC;
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_ap_ready : STD_LOGIC;
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_temp_trellis_metric_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_temp_trellis_metric_ce0 : STD_LOGIC;
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_trellis_metric_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_trellis_metric_ce0 : STD_LOGIC;
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_trellis_metric_we0 : STD_LOGIC;
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_trellis_metric_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal normal_flag_reg_587 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_predicate_op83_read_state2 : BOOLEAN;
    signal ap_predicate_op84_read_state2 : BOOLEAN;
    signal ap_block_state2 : BOOLEAN;
    signal UnifiedRetVal_i_i_reg_599 : STD_LOGIC_VECTOR (31 downto 0);
    signal storemerge14_reg_732 : STD_LOGIC_VECTOR (32 downto 0);
    signal cmp227_pn_in_reg_742 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_NS_fsm_state9 : STD_LOGIC;
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln167_fu_847_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln156_fu_811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln171_fu_833_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln155_fu_784_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln149_fu_992_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_pn_fu_1116_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_pn13_fu_1129_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln205_fu_1478_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_fu_358 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln155_fu_795_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal i_1_fu_362 : STD_LOGIC_VECTOR (6 downto 0);
    signal xor_ln167_2_fu_939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln171_2_fu_919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln168_3_fu_965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln172_2_fu_899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_801_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln166_1_fu_821_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ns_0_fu_825_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ns_1_fu_841_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln166_fu_817_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_863_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_855_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_879_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln172_1_fu_893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln172_fu_887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_871_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln171_1_fu_913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln171_fu_907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln167_1_fu_933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln167_fu_927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln168_1_fu_953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln168_2_fu_959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln168_fu_947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln187_1_fu_1022_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln187_fu_1026_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln187_fu_1040_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln187_1_fu_1046_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_1032_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln187_1_fu_1056_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln187_2_fu_1062_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln187_fu_1072_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal div185_udiv_fu_1086_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_27_fu_1018_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln189_2_fu_1080_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln_fu_1100_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_pn_v_fu_1108_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal div185_udiv_cast_fu_1096_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_pn13_v_fu_1121_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln187_fu_1134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln187_1_fu_1143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln189_fu_1152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln189_1_fu_1161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln189_fu_1148_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln187_fu_1139_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln192_fu_1170_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln145_fu_1176_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln186_fu_1166_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln189_1_fu_1157_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln193_fu_1186_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln145_1_fu_1192_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln205_fu_1482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state12_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component decoder_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        best_metric : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_trellis_metric_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        temp_trellis_metric_ce0 : OUT STD_LOGIC;
        temp_trellis_metric_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        best_branch_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        best_branch_out_ap_vld : OUT STD_LOGIC );
    end component;


    component decoder_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        temp_trellis_metric_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        temp_trellis_metric_ce0 : OUT STD_LOGIC;
        temp_trellis_metric_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        trellis_metric_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        trellis_metric_ce0 : OUT STD_LOGIC;
        trellis_metric_we0 : OUT STD_LOGIC;
        trellis_metric_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component decoder_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        temp_trellis_metric_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        temp_trellis_metric_ce0 : OUT STD_LOGIC;
        temp_trellis_metric_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        trellis_metric_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        trellis_metric_ce0 : OUT STD_LOGIC;
        trellis_metric_we0 : OUT STD_LOGIC;
        trellis_metric_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component decoder_decoder_bit_Block_split148_proc3_trellis_table_0_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component decoder_decoder_bit_Block_split148_proc3_trellis_metric IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component decoder_decoder_bit_Block_split148_proc3_temp_trellis_metric IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    trellis_table_0_0_U : component decoder_decoder_bit_Block_split148_proc3_trellis_table_0_0
    generic map (
        DataWidth => 1,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => trellis_table_0_0_address0,
        ce0 => trellis_table_0_0_ce0,
        we0 => trellis_table_0_0_we0,
        d0 => xor_ln171_2_fu_919_p2,
        q0 => trellis_table_0_0_q0,
        address1 => trellis_table_0_0_address1,
        ce1 => trellis_table_0_0_ce1,
        we1 => trellis_table_0_0_we1,
        d1 => xor_ln167_2_fu_939_p2);

    trellis_table_0_1_U : component decoder_decoder_bit_Block_split148_proc3_trellis_table_0_0
    generic map (
        DataWidth => 1,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => trellis_table_0_1_address0,
        ce0 => trellis_table_0_1_ce0,
        we0 => trellis_table_0_1_we0,
        d0 => xor_ln172_2_fu_899_p2,
        q0 => trellis_table_0_1_q0,
        address1 => trellis_table_0_1_address1,
        ce1 => trellis_table_0_1_ce1,
        we1 => trellis_table_0_1_we1,
        d1 => xor_ln168_3_fu_965_p2);

    trellis_table_1_0_U : component decoder_decoder_bit_Block_split148_proc3_trellis_table_0_0
    generic map (
        DataWidth => 1,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => trellis_table_1_0_address0,
        ce0 => trellis_table_1_0_ce0,
        we0 => trellis_table_1_0_we0,
        d0 => xor_ln171_2_fu_919_p2,
        q0 => trellis_table_1_0_q0,
        address1 => trellis_table_1_0_address1,
        ce1 => trellis_table_1_0_ce1,
        we1 => trellis_table_1_0_we1,
        d1 => xor_ln167_2_fu_939_p2);

    trellis_table_1_1_U : component decoder_decoder_bit_Block_split148_proc3_trellis_table_0_0
    generic map (
        DataWidth => 1,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => trellis_table_1_1_address0,
        ce0 => trellis_table_1_1_ce0,
        we0 => trellis_table_1_1_we0,
        d0 => xor_ln172_2_fu_899_p2,
        q0 => trellis_table_1_1_q0,
        address1 => trellis_table_1_1_address1,
        ce1 => trellis_table_1_1_ce1,
        we1 => trellis_table_1_1_we1,
        d1 => xor_ln168_3_fu_965_p2);

    trellis_metric_U : component decoder_decoder_bit_Block_split148_proc3_trellis_metric
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => trellis_metric_address0,
        ce0 => trellis_metric_ce0,
        we0 => trellis_metric_we0,
        d0 => trellis_metric_d0,
        q0 => trellis_metric_q0,
        address1 => trellis_metric_address1,
        ce1 => trellis_metric_ce1,
        q1 => trellis_metric_q1);

    temp_trellis_metric_U : component decoder_decoder_bit_Block_split148_proc3_temp_trellis_metric
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => temp_trellis_metric_address0,
        ce0 => temp_trellis_metric_ce0,
        we0 => temp_trellis_metric_we0,
        d0 => temp_trellis_metric_d0,
        q0 => temp_trellis_metric_q0);

    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751 : component decoder_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_ap_start,
        ap_done => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_ap_done,
        ap_idle => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_ap_idle,
        ap_ready => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_ap_ready,
        best_metric => best_metric_reg_2207,
        temp_trellis_metric_address0 => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_temp_trellis_metric_address0,
        temp_trellis_metric_ce0 => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_temp_trellis_metric_ce0,
        temp_trellis_metric_q0 => temp_trellis_metric_q0,
        best_branch_out => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_best_branch_out,
        best_branch_out_ap_vld => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_best_branch_out_ap_vld);

    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758 : component decoder_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_ap_start,
        ap_done => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_ap_done,
        ap_idle => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_ap_idle,
        ap_ready => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_ap_ready,
        temp_trellis_metric_address0 => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_temp_trellis_metric_address0,
        temp_trellis_metric_ce0 => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_temp_trellis_metric_ce0,
        temp_trellis_metric_q0 => temp_trellis_metric_q0,
        trellis_metric_address0 => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_trellis_metric_address0,
        trellis_metric_ce0 => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_trellis_metric_ce0,
        trellis_metric_we0 => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_trellis_metric_we0,
        trellis_metric_d0 => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_trellis_metric_d0);

    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765 : component decoder_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_ap_start,
        ap_done => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_ap_done,
        ap_idle => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_ap_idle,
        ap_ready => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_ap_ready,
        temp_trellis_metric_address0 => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_temp_trellis_metric_address0,
        temp_trellis_metric_ce0 => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_temp_trellis_metric_ce0,
        temp_trellis_metric_q0 => temp_trellis_metric_q0,
        trellis_metric_address0 => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_trellis_metric_address0,
        trellis_metric_ce0 => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_trellis_metric_ce0,
        trellis_metric_we0 => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_trellis_metric_we0,
        trellis_metric_d0 => grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_trellis_metric_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_boolean_0 = ap_block_state12_on_subcall_done))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state9) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_ap_ready = ap_const_logic_1)) then 
                    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_ap_start_reg <= ap_const_logic_0;
            else
                if (((normal_flag_reg_587 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_ap_ready = ap_const_logic_1)) then 
                    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_ap_start_reg <= ap_const_logic_0;
            else
                if (((normal_flag_reg_587 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_ap_ready = ap_const_logic_1)) then 
                    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    UnifiedRetVal_i_i_reg_599_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                if ((empty_26_reg_1935 = ap_const_lv6_3F)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_63;
                elsif ((empty_26_reg_1935 = ap_const_lv6_3E)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_62;
                elsif ((empty_26_reg_1935 = ap_const_lv6_3D)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_61;
                elsif ((empty_26_reg_1935 = ap_const_lv6_3C)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_60;
                elsif ((empty_26_reg_1935 = ap_const_lv6_3B)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_59;
                elsif ((empty_26_reg_1935 = ap_const_lv6_3A)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_58;
                elsif ((empty_26_reg_1935 = ap_const_lv6_39)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_57;
                elsif ((empty_26_reg_1935 = ap_const_lv6_38)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_56;
                elsif ((empty_26_reg_1935 = ap_const_lv6_37)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_55;
                elsif ((empty_26_reg_1935 = ap_const_lv6_36)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_54;
                elsif ((empty_26_reg_1935 = ap_const_lv6_35)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_53;
                elsif ((empty_26_reg_1935 = ap_const_lv6_34)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_52;
                elsif ((empty_26_reg_1935 = ap_const_lv6_33)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_51;
                elsif ((empty_26_reg_1935 = ap_const_lv6_32)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_50;
                elsif ((empty_26_reg_1935 = ap_const_lv6_31)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_49;
                elsif ((empty_26_reg_1935 = ap_const_lv6_30)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_48;
                elsif ((empty_26_reg_1935 = ap_const_lv6_2F)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_47;
                elsif ((empty_26_reg_1935 = ap_const_lv6_2E)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_46;
                elsif ((empty_26_reg_1935 = ap_const_lv6_2D)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_45;
                elsif ((empty_26_reg_1935 = ap_const_lv6_2C)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_44;
                elsif ((empty_26_reg_1935 = ap_const_lv6_2B)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_43;
                elsif ((empty_26_reg_1935 = ap_const_lv6_2A)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_42;
                elsif ((empty_26_reg_1935 = ap_const_lv6_29)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_41;
                elsif ((empty_26_reg_1935 = ap_const_lv6_28)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_40;
                elsif ((empty_26_reg_1935 = ap_const_lv6_27)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_39;
                elsif ((empty_26_reg_1935 = ap_const_lv6_26)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_38;
                elsif ((empty_26_reg_1935 = ap_const_lv6_25)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_37;
                elsif ((empty_26_reg_1935 = ap_const_lv6_24)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_36;
                elsif ((empty_26_reg_1935 = ap_const_lv6_23)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_35;
                elsif ((empty_26_reg_1935 = ap_const_lv6_22)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_34;
                elsif ((empty_26_reg_1935 = ap_const_lv6_21)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_33;
                elsif ((empty_26_reg_1935 = ap_const_lv6_20)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_32;
                elsif ((empty_26_reg_1935 = ap_const_lv6_1F)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_31;
                elsif ((empty_26_reg_1935 = ap_const_lv6_1E)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_30;
                elsif ((empty_26_reg_1935 = ap_const_lv6_1D)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_29;
                elsif ((empty_26_reg_1935 = ap_const_lv6_1C)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_28;
                elsif ((empty_26_reg_1935 = ap_const_lv6_1B)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_27;
                elsif ((empty_26_reg_1935 = ap_const_lv6_1A)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_26;
                elsif ((empty_26_reg_1935 = ap_const_lv6_19)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_25;
                elsif ((empty_26_reg_1935 = ap_const_lv6_18)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_24;
                elsif ((empty_26_reg_1935 = ap_const_lv6_17)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_23;
                elsif ((empty_26_reg_1935 = ap_const_lv6_16)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_22;
                elsif ((empty_26_reg_1935 = ap_const_lv6_15)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_21;
                elsif ((empty_26_reg_1935 = ap_const_lv6_14)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_20;
                elsif ((empty_26_reg_1935 = ap_const_lv6_13)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_19;
                elsif ((empty_26_reg_1935 = ap_const_lv6_12)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_18;
                elsif ((empty_26_reg_1935 = ap_const_lv6_11)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_17;
                elsif ((empty_26_reg_1935 = ap_const_lv6_10)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_16;
                elsif ((empty_26_reg_1935 = ap_const_lv6_F)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_15;
                elsif ((empty_26_reg_1935 = ap_const_lv6_E)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_14;
                elsif ((empty_26_reg_1935 = ap_const_lv6_D)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_13;
                elsif ((empty_26_reg_1935 = ap_const_lv6_C)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_12;
                elsif ((empty_26_reg_1935 = ap_const_lv6_B)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_11;
                elsif ((empty_26_reg_1935 = ap_const_lv6_A)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_10;
                elsif ((empty_26_reg_1935 = ap_const_lv6_9)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_9;
                elsif ((empty_26_reg_1935 = ap_const_lv6_8)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_8;
                elsif ((empty_26_reg_1935 = ap_const_lv6_7)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_7;
                elsif ((empty_26_reg_1935 = ap_const_lv6_6)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_6;
                elsif ((empty_26_reg_1935 = ap_const_lv6_5)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_5;
                elsif ((empty_26_reg_1935 = ap_const_lv6_4)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_4;
                elsif ((empty_26_reg_1935 = ap_const_lv6_3)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_3;
                elsif ((empty_26_reg_1935 = ap_const_lv6_2)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_2;
                elsif ((empty_26_reg_1935 = ap_const_lv6_1)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_1;
                elsif ((empty_26_reg_1935 = ap_const_lv6_0)) then 
                    UnifiedRetVal_i_i_reg_599 <= trellis_survivor_V_0;
                end if;
            end if; 
        end if;
    end process;

    cmp227_pn_in_reg_742_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                if ((icmp_ln196_reg_1996 = ap_const_lv1_1)) then 
                    cmp227_pn_in_reg_742 <= down_reg_1990;
                elsif ((icmp_ln196_reg_1996 = ap_const_lv1_0)) then 
                    cmp227_pn_in_reg_742 <= up_reg_1984;
                end if;
            end if; 
        end if;
    end process;

    i_1_fu_362_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state2) and ((t_load_reg_1891 = ap_const_lv1_1) or (icmp_ln155_fu_789_p2 = ap_const_lv1_1)))) then 
                i_1_fu_362 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                i_1_fu_362 <= add_ln185_reg_1930;
            end if; 
        end if;
    end process;

    i_fu_358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (t_load_load_fu_772_p1 = ap_const_lv1_0))) then 
                i_fu_358 <= ap_const_lv7_0;
            elsif ((not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (t_load_reg_1891 = ap_const_lv1_0) and (icmp_ln155_fu_789_p2 = ap_const_lv1_0))) then 
                i_fu_358 <= add_ln155_fu_795_p2;
            end if; 
        end if;
    end process;

    normal_flag_reg_587_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state2) and ((t_load_reg_1891 = ap_const_lv1_1) or (icmp_ln155_fu_789_p2 = ap_const_lv1_1)))) then 
                normal_flag_reg_587 <= ap_const_lv1_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                normal_flag_reg_587 <= normal_flag_1_reg_2202;
            end if; 
        end if;
    end process;

    storemerge14_reg_732_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                if ((icmp_ln196_reg_1996 = ap_const_lv1_1)) then 
                    storemerge14_reg_732 <= or_ln223_fu_1472_p2;
                elsif ((icmp_ln196_reg_1996 = ap_const_lv1_0)) then 
                    storemerge14_reg_732 <= r_V_fu_1464_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln185_reg_1930 <= add_ln185_fu_1008_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                best_metric_reg_2207 <= temp_trellis_metric_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                down_reg_1990 <= down_fu_1196_p2;
                icmp_ln196_reg_1996 <= icmp_ln196_fu_1202_p2;
                up_reg_1984 <= up_fu_1180_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln185_fu_1002_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                empty_26_reg_1935 <= empty_26_fu_1014_p1;
                temp_trellis_metric_addr_1_reg_1969 <= zext_ln149_fu_992_p1(6 - 1 downto 0);
                temp_trellis_survivor_V_addr_1_reg_1974 <= zext_ln149_fu_992_p1(6 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                normal_flag_1_reg_2202 <= normal_flag_1_fu_1488_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (t_load_reg_1891 = ap_const_lv1_0) and (icmp_ln155_fu_789_p2 = ap_const_lv1_1))) then
                t <= ap_const_lv1_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                t_load_reg_1891 <= t;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and ((t_load_reg_1891 = ap_const_lv1_1) or (icmp_ln155_fu_789_p2 = ap_const_lv1_1)))) then
                tmp_10_reg_1921 <= y1301_dout;
                tmp_9_reg_1915 <= y0300_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_0 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_1 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_A) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_10 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_B) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_11 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_C) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_12 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_D) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_13 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_E) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_14 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_F) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_15 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_10) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_16 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_11) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_17 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_12) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_18 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_13) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_19 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_2) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_2 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_14) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_20 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_15) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_21 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_16) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_22 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_17) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_23 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_18) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_24 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_19) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_25 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_1A) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_26 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_1B) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_27 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_1C) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_28 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_1D) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_29 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_3) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_3 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_1E) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_30 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_1F) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_31 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_20) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_32 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_21) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_33 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_22) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_34 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_23) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_35 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_24) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_36 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_25) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_37 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_26) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_38 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_27) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_39 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_4) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_4 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_28) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_40 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_29) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_41 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_2A) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_42 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_2B) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_43 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_2C) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_44 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_2D) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_45 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_2E) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_46 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_2F) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_47 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_30) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_48 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_31) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_49 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_5) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_5 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_32) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_50 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_33) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_51 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_34) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_52 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_35) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_53 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_36) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_54 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_37) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_55 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_38) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_56 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_39) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_57 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_3A) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_58 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_3B) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_59 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_6) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_6 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_3C) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_60 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_3D) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_61 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_3E) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_62 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_3F) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_63 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_7) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_7 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_8) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_8 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_26_reg_1935 = ap_const_lv6_9) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                trellis_survivor_V_9 <= trunc_ln205_fu_1478_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, y0300_empty_n, y1301_empty_n, ap_CS_fsm_state2, icmp_ln155_fu_789_p2, t_load_reg_1891, ap_CS_fsm_state3, icmp_ln185_fu_1002_p2, grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_ap_done, ap_predicate_op83_read_state2, ap_predicate_op84_read_state2, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_block_state12_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state2) and ((t_load_reg_1891 = ap_const_lv1_1) or (icmp_ln155_fu_789_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif ((not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (t_load_reg_1891 = ap_const_lv1_0) and (icmp_ln155_fu_789_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln185_fu_1002_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_boolean_0 = ap_block_state12_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;
    add_ln155_fu_795_p2 <= std_logic_vector(unsigned(i_fu_358) + unsigned(ap_const_lv7_1));
    add_ln185_fu_1008_p2 <= std_logic_vector(unsigned(i_1_fu_362) + unsigned(ap_const_lv7_1));
    add_ln187_fu_1026_p2 <= std_logic_vector(unsigned(zext_ln187_1_fu_1022_p1) + unsigned(ap_const_lv7_7F));
    add_ln192_fu_1170_p2 <= std_logic_vector(unsigned(zext_ln189_fu_1148_p1) + unsigned(zext_ln187_fu_1139_p1));
    add_ln193_fu_1186_p2 <= std_logic_vector(unsigned(zext_ln186_fu_1166_p1) + unsigned(zext_ln189_1_fu_1157_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_NS_fsm_state9 <= ap_NS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_ap_done)
    begin
        if ((grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(ap_block_state12_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state12_on_subcall_done)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(y0300_empty_n, y1301_empty_n, ap_predicate_op83_read_state2, ap_predicate_op84_read_state2)
    begin
        if ((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state12_on_subcall_done_assign_proc : process(grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_ap_done, grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_ap_done, normal_flag_reg_587)
    begin
                ap_block_state12_on_subcall_done <= (((normal_flag_reg_587 = ap_const_lv1_1) and (grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_ap_done = ap_const_logic_0)) or ((normal_flag_reg_587 = ap_const_lv1_0) and (grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_ap_done = ap_const_logic_0)));
    end process;


    ap_block_state2_assign_proc : process(y0300_empty_n, y1301_empty_n, ap_predicate_op83_read_state2, ap_predicate_op84_read_state2)
    begin
                ap_block_state2 <= (((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state12, ap_block_state12_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_boolean_0 = ap_block_state12_on_subcall_done))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op83_read_state2_assign_proc : process(icmp_ln155_fu_789_p2, t_load_reg_1891)
    begin
                ap_predicate_op83_read_state2 <= ((t_load_reg_1891 = ap_const_lv1_1) or (icmp_ln155_fu_789_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op84_read_state2_assign_proc : process(icmp_ln155_fu_789_p2, t_load_reg_1891)
    begin
                ap_predicate_op84_read_state2 <= ((t_load_reg_1891 = ap_const_lv1_1) or (icmp_ln155_fu_789_p2 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state12, ap_block_state12_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_boolean_0 = ap_block_state12_on_subcall_done))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_best_branch_out;
    div185_udiv_cast_fu_1096_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(div185_udiv_fu_1086_p4),6));
    div185_udiv_fu_1086_p4 <= i_1_fu_362(5 downto 1);
    down_fu_1196_p2 <= std_logic_vector(unsigned(trellis_metric_q1) + unsigned(zext_ln145_1_fu_1192_p1));
    empty_26_fu_1014_p1 <= i_1_fu_362(6 - 1 downto 0);
    empty_27_fu_1018_p1 <= i_1_fu_362(1 - 1 downto 0);
    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_ap_start <= grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_ap_start_reg;
    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_ap_start <= grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_ap_start_reg;
    grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_ap_start <= grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_ap_start_reg;
    icmp_ln155_fu_789_p2 <= "1" when (i_fu_358 = ap_const_lv7_40) else "0";
    icmp_ln156_fu_811_p2 <= "1" when (tmp_fu_801_p4 = ap_const_lv2_0) else "0";
    icmp_ln185_fu_1002_p2 <= "1" when (i_1_fu_362 = ap_const_lv7_40) else "0";
    icmp_ln196_fu_1202_p2 <= "1" when (signed(up_fu_1180_p2) > signed(down_fu_1196_p2)) else "0";
    icmp_ln205_fu_1482_p2 <= "1" when (signed(cmp227_pn_in_reg_742) > signed(ap_const_lv32_5F5E100)) else "0";
    normal_flag_1_fu_1488_p2 <= (normal_flag_reg_587 or icmp_ln205_fu_1482_p2);
    ns_0_fu_825_p3 <= (trunc_ln166_1_fu_821_p1 & ap_const_lv1_0);
    ns_1_fu_841_p2 <= (ns_0_fu_825_p3 or ap_const_lv6_1);
    or_ln223_fu_1472_p2 <= (r_V_fu_1464_p3 or ap_const_lv33_1);
    or_ln_fu_1100_p3 <= (ap_const_lv1_1 & div185_udiv_fu_1086_p4);
    p_pn13_fu_1129_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_pn13_v_fu_1121_p3),64));
    p_pn13_v_fu_1121_p3 <= 
        select_ln187_fu_1072_p3 when (empty_27_fu_1018_p1(0) = '1') else 
        div185_udiv_cast_fu_1096_p1;
    p_pn_fu_1116_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_pn_v_fu_1108_p3),64));
    p_pn_v_fu_1108_p3 <= 
        xor_ln189_2_fu_1080_p2 when (empty_27_fu_1018_p1(0) = '1') else 
        or_ln_fu_1100_p3;
    r_V_fu_1464_p3 <= (UnifiedRetVal_i_i_reg_599 & ap_const_lv1_0);
    select_ln187_fu_1072_p3 <= 
        sub_ln187_1_fu_1056_p2 when (tmp_8_fu_1032_p3(0) = '1') else 
        trunc_ln187_2_fu_1062_p4;
    sub_ln187_1_fu_1056_p2 <= std_logic_vector(unsigned(ap_const_lv6_0) - unsigned(trunc_ln187_1_fu_1046_p4));
    sub_ln187_fu_1040_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) - unsigned(zext_ln187_1_fu_1022_p1));
    t_load_load_fu_772_p1 <= t;

    temp_trellis_metric_address0_assign_proc : process(ap_CS_fsm_state3, temp_trellis_metric_addr_1_reg_1969, icmp_ln196_reg_1996, ap_CS_fsm_state5, grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_temp_trellis_metric_address0, grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_temp_trellis_metric_address0, grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_temp_trellis_metric_address0, normal_flag_reg_587, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((((icmp_ln196_reg_1996 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((icmp_ln196_reg_1996 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            temp_trellis_metric_address0 <= temp_trellis_metric_addr_1_reg_1969;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_trellis_metric_address0 <= ap_const_lv64_0(6 - 1 downto 0);
        elsif (((normal_flag_reg_587 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            temp_trellis_metric_address0 <= grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_temp_trellis_metric_address0;
        elsif (((normal_flag_reg_587 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            temp_trellis_metric_address0 <= grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_temp_trellis_metric_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp_trellis_metric_address0 <= grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_temp_trellis_metric_address0;
        else 
            temp_trellis_metric_address0 <= "XXXXXX";
        end if; 
    end process;


    temp_trellis_metric_ce0_assign_proc : process(ap_CS_fsm_state3, icmp_ln196_reg_1996, ap_CS_fsm_state5, grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_temp_trellis_metric_ce0, grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_temp_trellis_metric_ce0, grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_temp_trellis_metric_ce0, normal_flag_reg_587, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((icmp_ln196_reg_1996 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((icmp_ln196_reg_1996 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            temp_trellis_metric_ce0 <= ap_const_logic_1;
        elsif (((normal_flag_reg_587 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            temp_trellis_metric_ce0 <= grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_temp_trellis_metric_ce0;
        elsif (((normal_flag_reg_587 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            temp_trellis_metric_ce0 <= grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_temp_trellis_metric_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp_trellis_metric_ce0 <= grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_217_3_fu_751_temp_trellis_metric_ce0;
        else 
            temp_trellis_metric_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_trellis_metric_d0_assign_proc : process(up_reg_1984, down_reg_1990, icmp_ln196_reg_1996, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
            if ((icmp_ln196_reg_1996 = ap_const_lv1_1)) then 
                temp_trellis_metric_d0 <= down_reg_1990;
            elsif ((icmp_ln196_reg_1996 = ap_const_lv1_0)) then 
                temp_trellis_metric_d0 <= up_reg_1984;
            else 
                temp_trellis_metric_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            temp_trellis_metric_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_trellis_metric_we0_assign_proc : process(icmp_ln196_reg_1996, ap_CS_fsm_state5)
    begin
        if ((((icmp_ln196_reg_1996 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((icmp_ln196_reg_1996 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            temp_trellis_metric_we0 <= ap_const_logic_1;
        else 
            temp_trellis_metric_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_trellis_survivor_V_address0_assign_proc : process(ap_CS_fsm_state1, temp_trellis_survivor_V_addr_1_reg_1974, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_trellis_survivor_V_address0 <= temp_trellis_survivor_V_addr_1_reg_1974;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            temp_trellis_survivor_V_address0 <= ap_const_lv64_0(6 - 1 downto 0);
        else 
            temp_trellis_survivor_V_address0 <= "XXXXXX";
        end if; 
    end process;


    temp_trellis_survivor_V_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            temp_trellis_survivor_V_ce0 <= ap_const_logic_1;
        else 
            temp_trellis_survivor_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_trellis_survivor_V_d0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state6, storemerge14_reg_732)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            temp_trellis_survivor_V_d0 <= storemerge14_reg_732;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            temp_trellis_survivor_V_d0 <= ap_const_lv33_0;
        else 
            temp_trellis_survivor_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_trellis_survivor_V_we0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            temp_trellis_survivor_V_we0 <= ap_const_logic_1;
        else 
            temp_trellis_survivor_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_2_fu_855_p3 <= i_fu_358(1 downto 1);
    tmp_3_fu_863_p3 <= i_fu_358(2 downto 2);
    tmp_4_fu_871_p3 <= i_fu_358(4 downto 4);
    tmp_5_fu_879_p3 <= i_fu_358(5 downto 5);
    tmp_8_fu_1032_p3 <= add_ln187_fu_1026_p2(6 downto 6);
    tmp_fu_801_p4 <= i_fu_358(6 downto 5);

    trellis_metric_address0_assign_proc : process(ap_CS_fsm_state2, icmp_ln155_fu_789_p2, t_load_reg_1891, ap_CS_fsm_state3, grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_trellis_metric_address0, grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_trellis_metric_address0, normal_flag_reg_587, ap_CS_fsm_state12, zext_ln155_fu_784_p1, p_pn13_fu_1129_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            trellis_metric_address0 <= p_pn13_fu_1129_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (t_load_reg_1891 = ap_const_lv1_0) and (icmp_ln155_fu_789_p2 = ap_const_lv1_1))) then 
            trellis_metric_address0 <= ap_const_lv6_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (t_load_reg_1891 = ap_const_lv1_0) and (icmp_ln155_fu_789_p2 = ap_const_lv1_0))) then 
            trellis_metric_address0 <= zext_ln155_fu_784_p1(6 - 1 downto 0);
        elsif (((normal_flag_reg_587 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            trellis_metric_address0 <= grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_trellis_metric_address0;
        elsif (((normal_flag_reg_587 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            trellis_metric_address0 <= grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_trellis_metric_address0;
        else 
            trellis_metric_address0 <= "XXXXXX";
        end if; 
    end process;

    trellis_metric_address1 <= p_pn_fu_1116_p1(6 - 1 downto 0);

    trellis_metric_ce0_assign_proc : process(y0300_empty_n, y1301_empty_n, ap_CS_fsm_state2, icmp_ln155_fu_789_p2, t_load_reg_1891, ap_CS_fsm_state3, grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_trellis_metric_ce0, grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_trellis_metric_ce0, normal_flag_reg_587, ap_predicate_op83_read_state2, ap_predicate_op84_read_state2, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (t_load_reg_1891 = ap_const_lv1_0) and (icmp_ln155_fu_789_p2 = ap_const_lv1_0)) or (not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (t_load_reg_1891 = ap_const_lv1_0) and (icmp_ln155_fu_789_p2 = ap_const_lv1_1)))) then 
            trellis_metric_ce0 <= ap_const_logic_1;
        elsif (((normal_flag_reg_587 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            trellis_metric_ce0 <= grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_trellis_metric_ce0;
        elsif (((normal_flag_reg_587 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            trellis_metric_ce0 <= grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_trellis_metric_ce0;
        else 
            trellis_metric_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    trellis_metric_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            trellis_metric_ce1 <= ap_const_logic_1;
        else 
            trellis_metric_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    trellis_metric_d0_assign_proc : process(ap_CS_fsm_state2, icmp_ln155_fu_789_p2, t_load_reg_1891, grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_trellis_metric_d0, grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_trellis_metric_d0, normal_flag_reg_587, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (t_load_reg_1891 = ap_const_lv1_0) and (icmp_ln155_fu_789_p2 = ap_const_lv1_1))) then 
            trellis_metric_d0 <= ap_const_lv32_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (t_load_reg_1891 = ap_const_lv1_0) and (icmp_ln155_fu_789_p2 = ap_const_lv1_0))) then 
            trellis_metric_d0 <= ap_const_lv32_1F4;
        elsif (((normal_flag_reg_587 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            trellis_metric_d0 <= grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_trellis_metric_d0;
        elsif (((normal_flag_reg_587 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            trellis_metric_d0 <= grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_trellis_metric_d0;
        else 
            trellis_metric_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    trellis_metric_we0_assign_proc : process(y0300_empty_n, y1301_empty_n, ap_CS_fsm_state2, icmp_ln155_fu_789_p2, t_load_reg_1891, grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_trellis_metric_we0, grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_trellis_metric_we0, normal_flag_reg_587, ap_predicate_op83_read_state2, ap_predicate_op84_read_state2, ap_CS_fsm_state12)
    begin
        if (((not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (t_load_reg_1891 = ap_const_lv1_0) and (icmp_ln155_fu_789_p2 = ap_const_lv1_0)) or (not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (t_load_reg_1891 = ap_const_lv1_0) and (icmp_ln155_fu_789_p2 = ap_const_lv1_1)))) then 
            trellis_metric_we0 <= ap_const_logic_1;
        elsif (((normal_flag_reg_587 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            trellis_metric_we0 <= grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_235_4_fu_765_trellis_metric_we0;
        elsif (((normal_flag_reg_587 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            trellis_metric_we0 <= grp_decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_240_5_fu_758_trellis_metric_we0;
        else 
            trellis_metric_we0 <= ap_const_logic_0;
        end if; 
    end process;


    trellis_table_0_0_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, zext_ln171_fu_833_p1, zext_ln149_fu_992_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            trellis_table_0_0_address0 <= zext_ln149_fu_992_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            trellis_table_0_0_address0 <= zext_ln171_fu_833_p1(6 - 1 downto 0);
        else 
            trellis_table_0_0_address0 <= "XXXXXX";
        end if; 
    end process;

    trellis_table_0_0_address1 <= zext_ln167_fu_847_p1(6 - 1 downto 0);

    trellis_table_0_0_ce0_assign_proc : process(y0300_empty_n, y1301_empty_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_predicate_op83_read_state2, ap_predicate_op84_read_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            trellis_table_0_0_ce0 <= ap_const_logic_1;
        else 
            trellis_table_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    trellis_table_0_0_ce1_assign_proc : process(y0300_empty_n, y1301_empty_n, ap_CS_fsm_state2, ap_predicate_op83_read_state2, ap_predicate_op84_read_state2)
    begin
        if ((not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            trellis_table_0_0_ce1 <= ap_const_logic_1;
        else 
            trellis_table_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    trellis_table_0_0_we0_assign_proc : process(y0300_empty_n, y1301_empty_n, ap_CS_fsm_state2, icmp_ln155_fu_789_p2, t_load_reg_1891, ap_predicate_op83_read_state2, ap_predicate_op84_read_state2, icmp_ln156_fu_811_p2)
    begin
        if ((not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (icmp_ln156_fu_811_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (t_load_reg_1891 = ap_const_lv1_0) and (icmp_ln155_fu_789_p2 = ap_const_lv1_0))) then 
            trellis_table_0_0_we0 <= ap_const_logic_1;
        else 
            trellis_table_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    trellis_table_0_0_we1_assign_proc : process(y0300_empty_n, y1301_empty_n, ap_CS_fsm_state2, icmp_ln155_fu_789_p2, t_load_reg_1891, ap_predicate_op83_read_state2, ap_predicate_op84_read_state2, icmp_ln156_fu_811_p2)
    begin
        if ((not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (icmp_ln156_fu_811_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (t_load_reg_1891 = ap_const_lv1_0) and (icmp_ln155_fu_789_p2 = ap_const_lv1_0))) then 
            trellis_table_0_0_we1 <= ap_const_logic_1;
        else 
            trellis_table_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    trellis_table_0_1_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, zext_ln171_fu_833_p1, zext_ln149_fu_992_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            trellis_table_0_1_address0 <= zext_ln149_fu_992_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            trellis_table_0_1_address0 <= zext_ln171_fu_833_p1(6 - 1 downto 0);
        else 
            trellis_table_0_1_address0 <= "XXXXXX";
        end if; 
    end process;

    trellis_table_0_1_address1 <= zext_ln167_fu_847_p1(6 - 1 downto 0);

    trellis_table_0_1_ce0_assign_proc : process(y0300_empty_n, y1301_empty_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_predicate_op83_read_state2, ap_predicate_op84_read_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            trellis_table_0_1_ce0 <= ap_const_logic_1;
        else 
            trellis_table_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    trellis_table_0_1_ce1_assign_proc : process(y0300_empty_n, y1301_empty_n, ap_CS_fsm_state2, ap_predicate_op83_read_state2, ap_predicate_op84_read_state2)
    begin
        if ((not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            trellis_table_0_1_ce1 <= ap_const_logic_1;
        else 
            trellis_table_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    trellis_table_0_1_we0_assign_proc : process(y0300_empty_n, y1301_empty_n, ap_CS_fsm_state2, icmp_ln155_fu_789_p2, t_load_reg_1891, ap_predicate_op83_read_state2, ap_predicate_op84_read_state2, icmp_ln156_fu_811_p2)
    begin
        if ((not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (icmp_ln156_fu_811_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (t_load_reg_1891 = ap_const_lv1_0) and (icmp_ln155_fu_789_p2 = ap_const_lv1_0))) then 
            trellis_table_0_1_we0 <= ap_const_logic_1;
        else 
            trellis_table_0_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    trellis_table_0_1_we1_assign_proc : process(y0300_empty_n, y1301_empty_n, ap_CS_fsm_state2, icmp_ln155_fu_789_p2, t_load_reg_1891, ap_predicate_op83_read_state2, ap_predicate_op84_read_state2, icmp_ln156_fu_811_p2)
    begin
        if ((not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (icmp_ln156_fu_811_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (t_load_reg_1891 = ap_const_lv1_0) and (icmp_ln155_fu_789_p2 = ap_const_lv1_0))) then 
            trellis_table_0_1_we1 <= ap_const_logic_1;
        else 
            trellis_table_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    trellis_table_1_0_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, zext_ln171_fu_833_p1, zext_ln149_fu_992_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            trellis_table_1_0_address0 <= zext_ln149_fu_992_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            trellis_table_1_0_address0 <= zext_ln171_fu_833_p1(6 - 1 downto 0);
        else 
            trellis_table_1_0_address0 <= "XXXXXX";
        end if; 
    end process;

    trellis_table_1_0_address1 <= zext_ln167_fu_847_p1(6 - 1 downto 0);

    trellis_table_1_0_ce0_assign_proc : process(y0300_empty_n, y1301_empty_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_predicate_op83_read_state2, ap_predicate_op84_read_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            trellis_table_1_0_ce0 <= ap_const_logic_1;
        else 
            trellis_table_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    trellis_table_1_0_ce1_assign_proc : process(y0300_empty_n, y1301_empty_n, ap_CS_fsm_state2, ap_predicate_op83_read_state2, ap_predicate_op84_read_state2)
    begin
        if ((not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            trellis_table_1_0_ce1 <= ap_const_logic_1;
        else 
            trellis_table_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    trellis_table_1_0_we0_assign_proc : process(y0300_empty_n, y1301_empty_n, ap_CS_fsm_state2, icmp_ln155_fu_789_p2, t_load_reg_1891, ap_predicate_op83_read_state2, ap_predicate_op84_read_state2, icmp_ln156_fu_811_p2)
    begin
        if ((not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (icmp_ln156_fu_811_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (t_load_reg_1891 = ap_const_lv1_0) and (icmp_ln155_fu_789_p2 = ap_const_lv1_0))) then 
            trellis_table_1_0_we0 <= ap_const_logic_1;
        else 
            trellis_table_1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    trellis_table_1_0_we1_assign_proc : process(y0300_empty_n, y1301_empty_n, ap_CS_fsm_state2, icmp_ln155_fu_789_p2, t_load_reg_1891, ap_predicate_op83_read_state2, ap_predicate_op84_read_state2, icmp_ln156_fu_811_p2)
    begin
        if ((not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (icmp_ln156_fu_811_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (t_load_reg_1891 = ap_const_lv1_0) and (icmp_ln155_fu_789_p2 = ap_const_lv1_0))) then 
            trellis_table_1_0_we1 <= ap_const_logic_1;
        else 
            trellis_table_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    trellis_table_1_1_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, zext_ln171_fu_833_p1, zext_ln149_fu_992_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            trellis_table_1_1_address0 <= zext_ln149_fu_992_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            trellis_table_1_1_address0 <= zext_ln171_fu_833_p1(6 - 1 downto 0);
        else 
            trellis_table_1_1_address0 <= "XXXXXX";
        end if; 
    end process;

    trellis_table_1_1_address1 <= zext_ln167_fu_847_p1(6 - 1 downto 0);

    trellis_table_1_1_ce0_assign_proc : process(y0300_empty_n, y1301_empty_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_predicate_op83_read_state2, ap_predicate_op84_read_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            trellis_table_1_1_ce0 <= ap_const_logic_1;
        else 
            trellis_table_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    trellis_table_1_1_ce1_assign_proc : process(y0300_empty_n, y1301_empty_n, ap_CS_fsm_state2, ap_predicate_op83_read_state2, ap_predicate_op84_read_state2)
    begin
        if ((not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            trellis_table_1_1_ce1 <= ap_const_logic_1;
        else 
            trellis_table_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    trellis_table_1_1_we0_assign_proc : process(y0300_empty_n, y1301_empty_n, ap_CS_fsm_state2, icmp_ln155_fu_789_p2, t_load_reg_1891, ap_predicate_op83_read_state2, ap_predicate_op84_read_state2, icmp_ln156_fu_811_p2)
    begin
        if ((not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (icmp_ln156_fu_811_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (t_load_reg_1891 = ap_const_lv1_0) and (icmp_ln155_fu_789_p2 = ap_const_lv1_0))) then 
            trellis_table_1_1_we0 <= ap_const_logic_1;
        else 
            trellis_table_1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    trellis_table_1_1_we1_assign_proc : process(y0300_empty_n, y1301_empty_n, ap_CS_fsm_state2, icmp_ln155_fu_789_p2, t_load_reg_1891, ap_predicate_op83_read_state2, ap_predicate_op84_read_state2, icmp_ln156_fu_811_p2)
    begin
        if ((not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (icmp_ln156_fu_811_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (t_load_reg_1891 = ap_const_lv1_0) and (icmp_ln155_fu_789_p2 = ap_const_lv1_0))) then 
            trellis_table_1_1_we1 <= ap_const_logic_1;
        else 
            trellis_table_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln166_1_fu_821_p1 <= i_fu_358(5 - 1 downto 0);
    trunc_ln166_fu_817_p1 <= i_fu_358(1 - 1 downto 0);
    trunc_ln187_1_fu_1046_p4 <= sub_ln187_fu_1040_p2(6 downto 1);
    trunc_ln187_2_fu_1062_p4 <= add_ln187_fu_1026_p2(6 downto 1);
    trunc_ln205_fu_1478_p1 <= storemerge14_reg_732(32 - 1 downto 0);
    up_fu_1180_p2 <= std_logic_vector(unsigned(trellis_metric_q0) + unsigned(zext_ln145_fu_1176_p1));
    xor_ln167_1_fu_933_p2 <= (xor_ln172_1_fu_893_p2 xor tmp_4_fu_871_p3);
    xor_ln167_2_fu_939_p2 <= (xor_ln167_fu_927_p2 xor xor_ln167_1_fu_933_p2);
    xor_ln167_fu_927_p2 <= (tmp_3_fu_863_p3 xor ap_const_lv1_1);
    xor_ln168_1_fu_953_p2 <= (trunc_ln166_fu_817_p1 xor tmp_5_fu_879_p3);
    xor_ln168_2_fu_959_p2 <= (xor_ln168_1_fu_953_p2 xor tmp_3_fu_863_p3);
    xor_ln168_3_fu_965_p2 <= (xor_ln168_fu_947_p2 xor xor_ln168_2_fu_959_p2);
    xor_ln168_fu_947_p2 <= (tmp_2_fu_855_p3 xor ap_const_lv1_1);
    xor_ln171_1_fu_913_p2 <= (tmp_5_fu_879_p3 xor tmp_4_fu_871_p3);
    xor_ln171_2_fu_919_p2 <= (xor_ln171_fu_907_p2 xor xor_ln171_1_fu_913_p2);
    xor_ln171_fu_907_p2 <= (tmp_3_fu_863_p3 xor tmp_2_fu_855_p3);
    xor_ln172_1_fu_893_p2 <= (tmp_5_fu_879_p3 xor tmp_2_fu_855_p3);
    xor_ln172_2_fu_899_p2 <= (xor_ln172_fu_887_p2 xor xor_ln172_1_fu_893_p2);
    xor_ln172_fu_887_p2 <= (trunc_ln166_fu_817_p1 xor tmp_3_fu_863_p3);
    xor_ln187_1_fu_1143_p2 <= (trellis_table_0_1_q0 xor tmp_10_reg_1921);
    xor_ln187_fu_1134_p2 <= (trellis_table_0_0_q0 xor tmp_9_reg_1915);
    xor_ln189_1_fu_1161_p2 <= (trellis_table_1_1_q0 xor tmp_10_reg_1921);
    xor_ln189_2_fu_1080_p2 <= (select_ln187_fu_1072_p3 xor ap_const_lv6_20);
    xor_ln189_fu_1152_p2 <= (trellis_table_1_0_q0 xor tmp_9_reg_1915);

    y0300_blk_n_assign_proc : process(y0300_empty_n, ap_CS_fsm_state2, icmp_ln155_fu_789_p2, t_load_reg_1891)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and ((t_load_reg_1891 = ap_const_lv1_1) or (icmp_ln155_fu_789_p2 = ap_const_lv1_1)))) then 
            y0300_blk_n <= y0300_empty_n;
        else 
            y0300_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    y0300_read_assign_proc : process(y0300_empty_n, y1301_empty_n, ap_CS_fsm_state2, ap_predicate_op83_read_state2, ap_predicate_op84_read_state2)
    begin
        if ((not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (ap_predicate_op83_read_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            y0300_read <= ap_const_logic_1;
        else 
            y0300_read <= ap_const_logic_0;
        end if; 
    end process;


    y1301_blk_n_assign_proc : process(y1301_empty_n, ap_CS_fsm_state2, icmp_ln155_fu_789_p2, t_load_reg_1891)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and ((t_load_reg_1891 = ap_const_lv1_1) or (icmp_ln155_fu_789_p2 = ap_const_lv1_1)))) then 
            y1301_blk_n <= y1301_empty_n;
        else 
            y1301_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    y1301_read_assign_proc : process(y0300_empty_n, y1301_empty_n, ap_CS_fsm_state2, ap_predicate_op83_read_state2, ap_predicate_op84_read_state2)
    begin
        if ((not((((y1301_empty_n = ap_const_logic_0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1)) or ((y0300_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1)))) and (ap_predicate_op84_read_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            y1301_read <= ap_const_logic_1;
        else 
            y1301_read <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln145_1_fu_1192_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln193_fu_1186_p2),32));
    zext_ln145_fu_1176_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln192_fu_1170_p2),32));
    zext_ln149_fu_992_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_1_fu_362),64));
    zext_ln155_fu_784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_358),64));
    zext_ln167_fu_847_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ns_1_fu_841_p2),64));
    zext_ln171_fu_833_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ns_0_fu_825_p3),64));
    zext_ln186_fu_1166_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln189_1_fu_1161_p2),2));
    zext_ln187_1_fu_1022_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_26_fu_1014_p1),7));
    zext_ln187_fu_1139_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln187_fu_1134_p2),2));
    zext_ln189_1_fu_1157_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln189_fu_1152_p2),2));
    zext_ln189_fu_1148_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln187_1_fu_1143_p2),2));
end behav;
