#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n32561.in[1] (.names)                                                                                                                                                            0.478     4.871
n32561.out[0] (.names)                                                                                                                                                           0.235     5.106
n24735.in[0] (.names)                                                                                                                                                            1.450     6.557
n24735.out[0] (.names)                                                                                                                                                           0.235     6.792
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~10_FF_NODE.D[0] (.latch)                         0.000     6.792
data arrival time                                                                                                                                                                          6.792

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.792
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.815


#Path 2
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n32561.in[1] (.names)                                                                                                                                                            0.478     4.871
n32561.out[0] (.names)                                                                                                                                                           0.235     5.106
n24730.in[0] (.names)                                                                                                                                                            1.450     6.557
n24730.out[0] (.names)                                                                                                                                                           0.235     6.792
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~10_FF_NODE.D[0] (.latch)                         0.000     6.792
data arrival time                                                                                                                                                                          6.792

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.792
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.815


#Path 3
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n32561.in[1] (.names)                                                                                                                                                            0.478     4.871
n32561.out[0] (.names)                                                                                                                                                           0.235     5.106
n24725.in[0] (.names)                                                                                                                                                            1.450     6.557
n24725.out[0] (.names)                                                                                                                                                           0.235     6.792
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~10_FF_NODE.D[0] (.latch)                         0.000     6.792
data arrival time                                                                                                                                                                          6.792

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.792
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.815


#Path 4
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24825.in[0] (.names)                                                                                                                                                           1.450     6.557
n24825.out[0] (.names)                                                                                                                                                          0.235     6.792
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~2_FF_NODE.D[0] (.latch)                         0.000     6.792
data arrival time                                                                                                                                                                         6.792

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.792
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.815


#Path 5
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                         0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                        0.235     5.246
n34045.in[0] (.names)                                                                                                                                                           1.198     6.444
n34045.out[0] (.names)                                                                                                                                                          0.235     6.679
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~2_FF_NODE.D[0] (.latch)                         0.000     6.679
data arrival time                                                                                                                                                                         6.679

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.679
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.703


#Path 6
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                         0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                        0.235     5.246
n34010.in[0] (.names)                                                                                                                                                           1.198     6.444
n34010.out[0] (.names)                                                                                                                                                          0.235     6.679
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~1_FF_NODE.D[0] (.latch)                         0.000     6.679
data arrival time                                                                                                                                                                         6.679

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.679
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.703


#Path 7
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n32561.in[1] (.names)                                                                                                                                                            0.478     4.871
n32561.out[0] (.names)                                                                                                                                                           0.235     5.106
n24765.in[0] (.names)                                                                                                                                                            1.313     6.419
n24765.out[0] (.names)                                                                                                                                                           0.235     6.654
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~12_FF_NODE.D[0] (.latch)                         0.000     6.654
data arrival time                                                                                                                                                                          6.654

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~12_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.654
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.678


#Path 8
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n32561.in[1] (.names)                                                                                                                                                            0.478     4.871
n32561.out[0] (.names)                                                                                                                                                           0.235     5.106
n24760.in[0] (.names)                                                                                                                                                            1.313     6.419
n24760.out[0] (.names)                                                                                                                                                           0.235     6.654
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~12_FF_NODE.D[0] (.latch)                         0.000     6.654
data arrival time                                                                                                                                                                          6.654

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~12_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.654
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.678


#Path 9
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n32561.in[1] (.names)                                                                                                                                                            0.478     4.871
n32561.out[0] (.names)                                                                                                                                                           0.235     5.106
n24755.in[0] (.names)                                                                                                                                                            1.313     6.419
n24755.out[0] (.names)                                                                                                                                                           0.235     6.654
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~12_FF_NODE.D[0] (.latch)                         0.000     6.654
data arrival time                                                                                                                                                                          6.654

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~12_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.654
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.678


#Path 10
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24880.in[0] (.names)                                                                                                                                                           1.312     6.418
n24880.out[0] (.names)                                                                                                                                                          0.235     6.653
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~6_FF_NODE.D[0] (.latch)                         0.000     6.653
data arrival time                                                                                                                                                                         6.653

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.653
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.676


#Path 11
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24695.in[0] (.names)                                                                                                                                                           1.312     6.418
n24695.out[0] (.names)                                                                                                                                                          0.235     6.653
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~0_FF_NODE.D[0] (.latch)                         0.000     6.653
data arrival time                                                                                                                                                                         6.653

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.653
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.676


#Path 12
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24815.in[0] (.names)                                                                                                                                                           1.312     6.418
n24815.out[0] (.names)                                                                                                                                                          0.235     6.653
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~2_FF_NODE.D[0] (.latch)                         0.000     6.653
data arrival time                                                                                                                                                                         6.653

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.653
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.676


#Path 13
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24875.in[0] (.names)                                                                                                                                                           1.312     6.418
n24875.out[0] (.names)                                                                                                                                                          0.235     6.653
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~6_FF_NODE.D[0] (.latch)                         0.000     6.653
data arrival time                                                                                                                                                                         6.653

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.653
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.676


#Path 14
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24820.in[0] (.names)                                                                                                                                                           1.312     6.418
n24820.out[0] (.names)                                                                                                                                                          0.235     6.653
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~2_FF_NODE.D[0] (.latch)                         0.000     6.653
data arrival time                                                                                                                                                                         6.653

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.653
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.676


#Path 15
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24885.in[0] (.names)                                                                                                                                                           1.312     6.418
n24885.out[0] (.names)                                                                                                                                                          0.235     6.653
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~6_FF_NODE.D[0] (.latch)                         0.000     6.653
data arrival time                                                                                                                                                                         6.653

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.653
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.676


#Path 16
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24700.in[0] (.names)                                                                                                                                                           1.312     6.418
n24700.out[0] (.names)                                                                                                                                                          0.235     6.653
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~0_FF_NODE.D[0] (.latch)                         0.000     6.653
data arrival time                                                                                                                                                                         6.653

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.653
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.676


#Path 17
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24705.in[0] (.names)                                                                                                                                                           1.312     6.418
n24705.out[0] (.names)                                                                                                                                                          0.235     6.653
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~0_FF_NODE.D[0] (.latch)                         0.000     6.653
data arrival time                                                                                                                                                                         6.653

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.653
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.676


#Path 18
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo5117.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
n32557.in[0] (.names)                                                 4.158     4.158
n32557.out[0] (.names)                                                0.235     4.393
n33951.in[0] (.names)                                                 0.472     4.866
n33951.out[0] (.names)                                                0.235     5.101
n33943.in[5] (.names)                                                 0.477     5.578
n33943.out[0] (.names)                                                0.261     5.839
li5117.in[4] (.names)                                                 0.480     6.319
li5117.out[0] (.names)                                                0.235     6.554
lo5117.D[0] (.latch)                                                  0.000     6.554
data arrival time                                                               6.554

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo5117.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -6.554
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -6.577


#Path 19
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo5114.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
n32557.in[0] (.names)                                                 4.158     4.158
n32557.out[0] (.names)                                                0.235     4.393
n33951.in[0] (.names)                                                 0.472     4.866
n33951.out[0] (.names)                                                0.235     5.101
n33943.in[5] (.names)                                                 0.477     5.578
n33943.out[0] (.names)                                                0.261     5.839
li5114.in[4] (.names)                                                 0.480     6.319
li5114.out[0] (.names)                                                0.235     6.554
lo5114.D[0] (.latch)                                                  0.000     6.554
data arrival time                                                               6.554

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo5114.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -6.554
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -6.577


#Path 20
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo5111.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
n32557.in[0] (.names)                                                 4.158     4.158
n32557.out[0] (.names)                                                0.235     4.393
n33951.in[0] (.names)                                                 0.472     4.866
n33951.out[0] (.names)                                                0.235     5.101
n33943.in[5] (.names)                                                 0.477     5.578
n33943.out[0] (.names)                                                0.261     5.839
li5111.in[4] (.names)                                                 0.480     6.319
li5111.out[0] (.names)                                                0.235     6.554
lo5111.D[0] (.latch)                                                  0.000     6.554
data arrival time                                                               6.554

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo5111.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -6.554
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -6.577


#Path 21
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo5105.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
n32557.in[0] (.names)                                                 4.158     4.158
n32557.out[0] (.names)                                                0.235     4.393
n33951.in[0] (.names)                                                 0.472     4.866
n33951.out[0] (.names)                                                0.235     5.101
n33943.in[5] (.names)                                                 0.477     5.578
n33943.out[0] (.names)                                                0.261     5.839
li5105.in[4] (.names)                                                 0.480     6.319
li5105.out[0] (.names)                                                0.235     6.554
lo5105.D[0] (.latch)                                                  0.000     6.554
data arrival time                                                               6.554

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo5105.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -6.554
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -6.577


#Path 22
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo5108.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
n32557.in[0] (.names)                                                 4.158     4.158
n32557.out[0] (.names)                                                0.235     4.393
n33951.in[0] (.names)                                                 0.472     4.866
n33951.out[0] (.names)                                                0.235     5.101
n33943.in[5] (.names)                                                 0.477     5.578
n33943.out[0] (.names)                                                0.261     5.839
li5108.in[4] (.names)                                                 0.475     6.313
li5108.out[0] (.names)                                                0.235     6.548
lo5108.D[0] (.latch)                                                  0.000     6.548
data arrival time                                                               6.548

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo5108.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -6.548
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -6.572


#Path 23
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                         0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                        0.235     5.246
n34005.in[0] (.names)                                                                                                                                                           1.047     6.293
n34005.out[0] (.names)                                                                                                                                                          0.235     6.528
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~0_FF_NODE.D[0] (.latch)                         0.000     6.528
data arrival time                                                                                                                                                                         6.528

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.528
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.552


#Path 24
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24895.in[0] (.names)                                                                                                                                                           1.176     6.282
n24895.out[0] (.names)                                                                                                                                                          0.235     6.517
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~7_FF_NODE.D[0] (.latch)                         0.000     6.517
data arrival time                                                                                                                                                                         6.517

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~7_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.517
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.541


#Path 25
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24870.in[0] (.names)                                                                                                                                                           1.176     6.282
n24870.out[0] (.names)                                                                                                                                                          0.235     6.517
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~5_FF_NODE.D[0] (.latch)                         0.000     6.517
data arrival time                                                                                                                                                                         6.517

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.517
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.541


#Path 26
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24890.in[0] (.names)                                                                                                                                                           1.176     6.282
n24890.out[0] (.names)                                                                                                                                                          0.235     6.517
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~7_FF_NODE.D[0] (.latch)                         0.000     6.517
data arrival time                                                                                                                                                                         6.517

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~7_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.517
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.541


#Path 27
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24830.in[0] (.names)                                                                                                                                                           1.176     6.282
n24830.out[0] (.names)                                                                                                                                                          0.235     6.517
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~3_FF_NODE.D[0] (.latch)                         0.000     6.517
data arrival time                                                                                                                                                                         6.517

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.517
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.541


#Path 28
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24835.in[0] (.names)                                                                                                                                                           1.176     6.282
n24835.out[0] (.names)                                                                                                                                                          0.235     6.517
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~3_FF_NODE.D[0] (.latch)                         0.000     6.517
data arrival time                                                                                                                                                                         6.517

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.517
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.541


#Path 29
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24900.in[0] (.names)                                                                                                                                                           1.176     6.282
n24900.out[0] (.names)                                                                                                                                                          0.235     6.517
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~7_FF_NODE.D[0] (.latch)                         0.000     6.517
data arrival time                                                                                                                                                                         6.517

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~7_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.517
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.541


#Path 30
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24845.in[0] (.names)                                                                                                                                                           1.176     6.282
n24845.out[0] (.names)                                                                                                                                                          0.235     6.517
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~4_FF_NODE.D[0] (.latch)                         0.000     6.517
data arrival time                                                                                                                                                                         6.517

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.517
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.541


#Path 31
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24850.in[0] (.names)                                                                                                                                                           1.176     6.282
n24850.out[0] (.names)                                                                                                                                                          0.235     6.517
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~4_FF_NODE.D[0] (.latch)                         0.000     6.517
data arrival time                                                                                                                                                                         6.517

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.517
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.541


#Path 32
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24855.in[0] (.names)                                                                                                                                                           1.176     6.282
n24855.out[0] (.names)                                                                                                                                                          0.235     6.517
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~4_FF_NODE.D[0] (.latch)                         0.000     6.517
data arrival time                                                                                                                                                                         6.517

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.517
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.541


#Path 33
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b1_data_delayed_1~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n32561.in[1] (.names)                                                                                                                                                            0.478     4.871
n32561.out[0] (.names)                                                                                                                                                           0.235     5.106
n24960.in[0] (.names)                                                                                                                                                            1.173     6.279
n24960.out[0] (.names)                                                                                                                                                           0.235     6.514
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b1_data_delayed_1~13_FF_NODE.D[0] (.latch)                         0.000     6.514
data arrival time                                                                                                                                                                          6.514

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b1_data_delayed_1~13_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.514
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.538


#Path 34
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n32561.in[1] (.names)                                                                                                                                                            0.478     4.871
n32561.out[0] (.names)                                                                                                                                                           0.235     5.106
n24800.in[0] (.names)                                                                                                                                                            1.173     6.279
n24800.out[0] (.names)                                                                                                                                                           0.235     6.514
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~15_FF_NODE.D[0] (.latch)                         0.000     6.514
data arrival time                                                                                                                                                                          6.514

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~15_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.514
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.538


#Path 35
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n32561.in[1] (.names)                                                                                                                                                            0.478     4.871
n32561.out[0] (.names)                                                                                                                                                           0.235     5.106
n24805.in[0] (.names)                                                                                                                                                            1.173     6.279
n24805.out[0] (.names)                                                                                                                                                           0.235     6.514
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~15_FF_NODE.D[0] (.latch)                         0.000     6.514
data arrival time                                                                                                                                                                          6.514

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~15_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.514
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.538


#Path 36
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n32561.in[1] (.names)                                                                                                                                                            0.478     4.871
n32561.out[0] (.names)                                                                                                                                                           0.235     5.106
n24810.in[0] (.names)                                                                                                                                                            1.173     6.279
n24810.out[0] (.names)                                                                                                                                                           0.235     6.514
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~15_FF_NODE.D[0] (.latch)                         0.000     6.514
data arrival time                                                                                                                                                                          6.514

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~15_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.514
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.538


#Path 37
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b3_data_delayed_3~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n33842.in[5] (.names)                                                                                                                                                            0.472     4.866
n33842.out[0] (.names)                                                                                                                                                           0.261     5.127
n31405.in[0] (.names)                                                                                                                                                            1.053     6.180
n31405.out[0] (.names)                                                                                                                                                           0.235     6.415
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b3_data_delayed_3~12_FF_NODE.D[0] (.latch)                         0.000     6.415
data arrival time                                                                                                                                                                          6.415

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b3_data_delayed_3~12_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.415
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.439


#Path 38
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b3_data_delayed_2~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n33842.in[5] (.names)                                                                                                                                                            0.472     4.866
n33842.out[0] (.names)                                                                                                                                                           0.261     5.127
n31400.in[0] (.names)                                                                                                                                                            1.053     6.180
n31400.out[0] (.names)                                                                                                                                                           0.235     6.415
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b3_data_delayed_2~12_FF_NODE.D[0] (.latch)                         0.000     6.415
data arrival time                                                                                                                                                                          6.415

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b3_data_delayed_2~12_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.415
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.439


#Path 39
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b3_data_delayed_1~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n33842.in[5] (.names)                                                                                                                                                            0.472     4.866
n33842.out[0] (.names)                                                                                                                                                           0.261     5.127
n31395.in[0] (.names)                                                                                                                                                            1.053     6.180
n31395.out[0] (.names)                                                                                                                                                           0.235     6.415
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b3_data_delayed_1~12_FF_NODE.D[0] (.latch)                         0.000     6.415
data arrival time                                                                                                                                                                          6.415

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b3_data_delayed_1~12_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.415
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.439


#Path 40
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b2_data_delayed_2~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n33842.in[5] (.names)                                                                                                                                                            0.472     4.866
n33842.out[0] (.names)                                                                                                                                                           0.261     5.127
n31230.in[0] (.names)                                                                                                                                                            1.053     6.180
n31230.out[0] (.names)                                                                                                                                                           0.235     6.415
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b2_data_delayed_2~13_FF_NODE.D[0] (.latch)                         0.000     6.415
data arrival time                                                                                                                                                                          6.415

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b2_data_delayed_2~13_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.415
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.439


#Path 41
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b2_data_delayed_1~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n33842.in[5] (.names)                                                                                                                                                            0.472     4.866
n33842.out[0] (.names)                                                                                                                                                           0.261     5.127
n31225.in[0] (.names)                                                                                                                                                            1.053     6.180
n31225.out[0] (.names)                                                                                                                                                           0.235     6.415
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b2_data_delayed_1~13_FF_NODE.D[0] (.latch)                         0.000     6.415
data arrival time                                                                                                                                                                          6.415

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b2_data_delayed_1~13_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.415
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.439


#Path 42
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n32561.in[1] (.names)                                                                                                                                                            0.478     4.871
n32561.out[0] (.names)                                                                                                                                                           0.235     5.106
n24795.in[0] (.names)                                                                                                                                                            1.071     6.177
n24795.out[0] (.names)                                                                                                                                                           0.235     6.412
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~14_FF_NODE.D[0] (.latch)                         0.000     6.412
data arrival time                                                                                                                                                                          6.412

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~14_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.412
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.436


#Path 43
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n32561.in[1] (.names)                                                                                                                                                            0.478     4.871
n32561.out[0] (.names)                                                                                                                                                           0.235     5.106
n24790.in[0] (.names)                                                                                                                                                            1.071     6.177
n24790.out[0] (.names)                                                                                                                                                           0.235     6.412
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~14_FF_NODE.D[0] (.latch)                         0.000     6.412
data arrival time                                                                                                                                                                          6.412

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~14_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.412
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.436


#Path 44
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n32561.in[1] (.names)                                                                                                                                                            0.478     4.871
n32561.out[0] (.names)                                                                                                                                                           0.235     5.106
n24785.in[0] (.names)                                                                                                                                                            1.071     6.177
n24785.out[0] (.names)                                                                                                                                                           0.235     6.412
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~14_FF_NODE.D[0] (.latch)                         0.000     6.412
data arrival time                                                                                                                                                                          6.412

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~14_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.412
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.436


#Path 45
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n32561.in[1] (.names)                                                                                                                                                            0.478     4.871
n32561.out[0] (.names)                                                                                                                                                           0.235     5.106
n24750.in[0] (.names)                                                                                                                                                            1.071     6.177
n24750.out[0] (.names)                                                                                                                                                           0.235     6.412
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~11_FF_NODE.D[0] (.latch)                         0.000     6.412
data arrival time                                                                                                                                                                          6.412

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~11_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.412
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.436


#Path 46
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n32561.in[1] (.names)                                                                                                                                                            0.478     4.871
n32561.out[0] (.names)                                                                                                                                                           0.235     5.106
n24745.in[0] (.names)                                                                                                                                                            1.071     6.177
n24745.out[0] (.names)                                                                                                                                                           0.235     6.412
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~11_FF_NODE.D[0] (.latch)                         0.000     6.412
data arrival time                                                                                                                                                                          6.412

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~11_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.412
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.436


#Path 47
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n32561.in[1] (.names)                                                                                                                                                            0.478     4.871
n32561.out[0] (.names)                                                                                                                                                           0.235     5.106
n24740.in[0] (.names)                                                                                                                                                            1.071     6.177
n24740.out[0] (.names)                                                                                                                                                           0.235     6.412
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~11_FF_NODE.D[0] (.latch)                         0.000     6.412
data arrival time                                                                                                                                                                          6.412

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~11_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.412
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.436


#Path 48
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24720.in[0] (.names)                                                                                                                                                           1.071     6.177
n24720.out[0] (.names)                                                                                                                                                          0.235     6.412
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~1_FF_NODE.D[0] (.latch)                         0.000     6.412
data arrival time                                                                                                                                                                         6.412

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.412
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.436


#Path 49
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24715.in[0] (.names)                                                                                                                                                           1.071     6.177
n24715.out[0] (.names)                                                                                                                                                          0.235     6.412
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~1_FF_NODE.D[0] (.latch)                         0.000     6.412
data arrival time                                                                                                                                                                         6.412

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.412
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.436


#Path 50
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24710.in[0] (.names)                                                                                                                                                           1.071     6.177
n24710.out[0] (.names)                                                                                                                                                          0.235     6.412
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~1_FF_NODE.D[0] (.latch)                         0.000     6.412
data arrival time                                                                                                                                                                         6.412

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.412
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.436


#Path 51
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24840.in[0] (.names)                                                                                                                                                           1.071     6.177
n24840.out[0] (.names)                                                                                                                                                          0.235     6.412
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~3_FF_NODE.D[0] (.latch)                         0.000     6.412
data arrival time                                                                                                                                                                         6.412

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.412
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.436


#Path 52
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo5101.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
n32557.in[0] (.names)                                                 4.158     4.158
n32557.out[0] (.names)                                                0.235     4.393
n33951.in[0] (.names)                                                 0.472     4.866
n33951.out[0] (.names)                                                0.235     5.101
n33943.in[5] (.names)                                                 0.477     5.578
n33943.out[0] (.names)                                                0.261     5.839
li5101.in[4] (.names)                                                 0.336     6.174
li5101.out[0] (.names)                                                0.235     6.409
lo5101.D[0] (.latch)                                                  0.000     6.409
data arrival time                                                               6.409

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo5101.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -6.409
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -6.433


#Path 53
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                          0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                         0.235     5.246
n34330.in[0] (.names)                                                                                                                                                            0.922     6.168
n34330.out[0] (.names)                                                                                                                                                           0.235     6.403
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~13_FF_NODE.D[0] (.latch)                         0.000     6.403
data arrival time                                                                                                                                                                          6.403

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~13_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.403
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.427


#Path 54
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                          0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                         0.235     5.246
n34325.in[0] (.names)                                                                                                                                                            0.922     6.168
n34325.out[0] (.names)                                                                                                                                                           0.235     6.403
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~13_FF_NODE.D[0] (.latch)                         0.000     6.403
data arrival time                                                                                                                                                                          6.403

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~13_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.403
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.427


#Path 55
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                          0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                         0.235     5.246
n34320.in[0] (.names)                                                                                                                                                            0.922     6.168
n34320.out[0] (.names)                                                                                                                                                           0.235     6.403
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~13_FF_NODE.D[0] (.latch)                         0.000     6.403
data arrival time                                                                                                                                                                          6.403

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~13_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.403
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.427


#Path 56
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                          0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                         0.235     5.246
n34290.in[0] (.names)                                                                                                                                                            0.922     6.168
n34290.out[0] (.names)                                                                                                                                                           0.235     6.403
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~11_FF_NODE.D[0] (.latch)                         0.000     6.403
data arrival time                                                                                                                                                                          6.403

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~11_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.403
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.427


#Path 57
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                          0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                         0.235     5.246
n34295.in[0] (.names)                                                                                                                                                            0.922     6.168
n34295.out[0] (.names)                                                                                                                                                           0.235     6.403
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~11_FF_NODE.D[0] (.latch)                         0.000     6.403
data arrival time                                                                                                                                                                          6.403

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~11_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.403
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.427


#Path 58
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                         0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                        0.235     5.246
n34260.in[0] (.names)                                                                                                                                                           0.922     6.168
n34260.out[0] (.names)                                                                                                                                                          0.235     6.403
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~1_FF_NODE.D[0] (.latch)                         0.000     6.403
data arrival time                                                                                                                                                                         6.403

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.403
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.427


#Path 59
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                         0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                        0.235     5.246
n34265.in[0] (.names)                                                                                                                                                           0.922     6.168
n34265.out[0] (.names)                                                                                                                                                          0.235     6.403
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~1_FF_NODE.D[0] (.latch)                         0.000     6.403
data arrival time                                                                                                                                                                         6.403

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.403
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.427


#Path 60
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                         0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                        0.235     5.246
n34225.in[0] (.names)                                                                                                                                                           0.922     6.168
n34225.out[0] (.names)                                                                                                                                                          0.235     6.403
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~8_FF_NODE.D[0] (.latch)                         0.000     6.403
data arrival time                                                                                                                                                                         6.403

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.403
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.427


#Path 61
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                         0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                        0.235     5.246
n34205.in[0] (.names)                                                                                                                                                           0.922     6.168
n34205.out[0] (.names)                                                                                                                                                          0.235     6.403
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~6_FF_NODE.D[0] (.latch)                         0.000     6.403
data arrival time                                                                                                                                                                         6.403

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.403
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.427


#Path 62
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                         0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                        0.235     5.246
n34185.in[0] (.names)                                                                                                                                                           0.922     6.168
n34185.out[0] (.names)                                                                                                                                                          0.235     6.403
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~4_FF_NODE.D[0] (.latch)                         0.000     6.403
data arrival time                                                                                                                                                                         6.403

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.403
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.427


#Path 63
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                          0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                         0.235     5.246
n34300.in[0] (.names)                                                                                                                                                            0.922     6.168
n34300.out[0] (.names)                                                                                                                                                           0.235     6.403
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~11_FF_NODE.D[0] (.latch)                         0.000     6.403
data arrival time                                                                                                                                                                          6.403

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~11_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.403
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.427


#Path 64
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                         0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                        0.235     5.246
n34270.in[0] (.names)                                                                                                                                                           0.922     6.168
n34270.out[0] (.names)                                                                                                                                                          0.235     6.403
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~1_FF_NODE.D[0] (.latch)                         0.000     6.403
data arrival time                                                                                                                                                                         6.403

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.403
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.427


#Path 65
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                          0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                         0.235     5.246
n34275.in[0] (.names)                                                                                                                                                            0.922     6.168
n34275.out[0] (.names)                                                                                                                                                           0.235     6.403
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~10_FF_NODE.D[0] (.latch)                         0.000     6.403
data arrival time                                                                                                                                                                          6.403

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.403
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.427


#Path 66
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                          0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                         0.235     5.246
n34280.in[0] (.names)                                                                                                                                                            0.922     6.168
n34280.out[0] (.names)                                                                                                                                                           0.235     6.403
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~10_FF_NODE.D[0] (.latch)                         0.000     6.403
data arrival time                                                                                                                                                                          6.403

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.403
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.427


#Path 67
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                          0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                         0.235     5.246
n34285.in[0] (.names)                                                                                                                                                            0.922     6.168
n34285.out[0] (.names)                                                                                                                                                           0.235     6.403
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~10_FF_NODE.D[0] (.latch)                         0.000     6.403
data arrival time                                                                                                                                                                          6.403

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.403
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.427


#Path 68
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                         0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                        0.235     5.246
n34385.in[0] (.names)                                                                                                                                                           0.909     6.155
n34385.out[0] (.names)                                                                                                                                                          0.235     6.390
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~3_FF_NODE.D[0] (.latch)                         0.000     6.390
data arrival time                                                                                                                                                                         6.390

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.390
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.414


#Path 69
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                         0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                        0.235     5.246
n34375.in[0] (.names)                                                                                                                                                           0.909     6.155
n34375.out[0] (.names)                                                                                                                                                          0.235     6.390
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~2_FF_NODE.D[0] (.latch)                         0.000     6.390
data arrival time                                                                                                                                                                         6.390

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.390
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.414


#Path 70
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                         0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                        0.235     5.246
n34370.in[0] (.names)                                                                                                                                                           0.909     6.155
n34370.out[0] (.names)                                                                                                                                                          0.235     6.390
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~2_FF_NODE.D[0] (.latch)                         0.000     6.390
data arrival time                                                                                                                                                                         6.390

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.390
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.414


#Path 71
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                         0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                        0.235     5.246
n34365.in[0] (.names)                                                                                                                                                           0.909     6.155
n34365.out[0] (.names)                                                                                                                                                          0.235     6.390
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~2_FF_NODE.D[0] (.latch)                         0.000     6.390
data arrival time                                                                                                                                                                         6.390

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.390
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.414


#Path 72
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                          0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                         0.235     5.246
n34360.in[0] (.names)                                                                                                                                                            0.909     6.155
n34360.out[0] (.names)                                                                                                                                                           0.235     6.390
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~15_FF_NODE.D[0] (.latch)                         0.000     6.390
data arrival time                                                                                                                                                                          6.390

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~15_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.390
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.414


#Path 73
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                         0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                        0.235     5.246
n34390.in[0] (.names)                                                                                                                                                           0.909     6.155
n34390.out[0] (.names)                                                                                                                                                          0.235     6.390
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~3_FF_NODE.D[0] (.latch)                         0.000     6.390
data arrival time                                                                                                                                                                         6.390

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.390
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.414


#Path 74
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                          0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                         0.235     5.246
n34355.in[0] (.names)                                                                                                                                                            0.909     6.155
n34355.out[0] (.names)                                                                                                                                                           0.235     6.390
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~15_FF_NODE.D[0] (.latch)                         0.000     6.390
data arrival time                                                                                                                                                                          6.390

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~15_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.390
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.414


#Path 75
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                          0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                         0.235     5.246
n34350.in[0] (.names)                                                                                                                                                            0.909     6.155
n34350.out[0] (.names)                                                                                                                                                           0.235     6.390
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~15_FF_NODE.D[0] (.latch)                         0.000     6.390
data arrival time                                                                                                                                                                          6.390

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~15_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.390
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.414


#Path 76
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                          0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                         0.235     5.246
n34310.in[0] (.names)                                                                                                                                                            0.909     6.155
n34310.out[0] (.names)                                                                                                                                                           0.235     6.390
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~12_FF_NODE.D[0] (.latch)                         0.000     6.390
data arrival time                                                                                                                                                                          6.390

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~12_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.390
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.414


#Path 77
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                         0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                        0.235     5.246
n34250.in[0] (.names)                                                                                                                                                           0.909     6.155
n34250.out[0] (.names)                                                                                                                                                          0.235     6.390
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~0_FF_NODE.D[0] (.latch)                         0.000     6.390
data arrival time                                                                                                                                                                         6.390

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.390
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.414


#Path 78
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                         0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                        0.235     5.246
n34245.in[0] (.names)                                                                                                                                                           0.909     6.155
n34245.out[0] (.names)                                                                                                                                                          0.235     6.390
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~0_FF_NODE.D[0] (.latch)                         0.000     6.390
data arrival time                                                                                                                                                                         6.390

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.390
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.414


#Path 79
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                         0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                        0.235     5.246
n34255.in[0] (.names)                                                                                                                                                           0.909     6.155
n34255.out[0] (.names)                                                                                                                                                          0.235     6.390
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~0_FF_NODE.D[0] (.latch)                         0.000     6.390
data arrival time                                                                                                                                                                         6.390

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.390
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.414


#Path 80
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                          0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                         0.235     5.246
n34305.in[0] (.names)                                                                                                                                                            0.909     6.155
n34305.out[0] (.names)                                                                                                                                                           0.235     6.390
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~12_FF_NODE.D[0] (.latch)                         0.000     6.390
data arrival time                                                                                                                                                                          6.390

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~12_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.390
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.414


#Path 81
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                          0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                         0.235     5.246
n34315.in[0] (.names)                                                                                                                                                            0.909     6.155
n34315.out[0] (.names)                                                                                                                                                           0.235     6.390
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~12_FF_NODE.D[0] (.latch)                         0.000     6.390
data arrival time                                                                                                                                                                          6.390

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~12_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.390
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.414


#Path 82
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                         0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                        0.235     5.246
n34055.in[0] (.names)                                                                                                                                                           0.903     6.149
n34055.out[0] (.names)                                                                                                                                                          0.235     6.384
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~4_FF_NODE.D[0] (.latch)                         0.000     6.384
data arrival time                                                                                                                                                                         6.384

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.384
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.408


#Path 83
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                         0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                        0.235     5.246
n34050.in[0] (.names)                                                                                                                                                           0.903     6.149
n34050.out[0] (.names)                                                                                                                                                          0.235     6.384
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~3_FF_NODE.D[0] (.latch)                         0.000     6.384
data arrival time                                                                                                                                                                         6.384

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.384
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.408


#Path 84
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                          0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                         0.235     5.246
n34030.in[0] (.names)                                                                                                                                                            0.903     6.149
n34030.out[0] (.names)                                                                                                                                                           0.235     6.384
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~13_FF_NODE.D[0] (.latch)                         0.000     6.384
data arrival time                                                                                                                                                                          6.384

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~13_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.384
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.408


#Path 85
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                          0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                         0.235     5.246
n34020.in[0] (.names)                                                                                                                                                            0.903     6.149
n34020.out[0] (.names)                                                                                                                                                           0.235     6.384
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~11_FF_NODE.D[0] (.latch)                         0.000     6.384
data arrival time                                                                                                                                                                          6.384

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~11_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.384
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.408


#Path 86
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                         0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                        0.235     5.246
n34065.in[0] (.names)                                                                                                                                                           0.903     6.149
n34065.out[0] (.names)                                                                                                                                                          0.235     6.384
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~6_FF_NODE.D[0] (.latch)                         0.000     6.384
data arrival time                                                                                                                                                                         6.384

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.384
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.408


#Path 87
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                         0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                        0.235     5.246
n34070.in[0] (.names)                                                                                                                                                           0.903     6.149
n34070.out[0] (.names)                                                                                                                                                          0.235     6.384
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~7_FF_NODE.D[0] (.latch)                         0.000     6.384
data arrival time                                                                                                                                                                         6.384

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a1_data_delayed_1~7_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.384
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.408


#Path 88
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                          0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                         0.235     5.246
n34105.in[0] (.names)                                                                                                                                                            0.895     6.141
n34105.out[0] (.names)                                                                                                                                                           0.235     6.376
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~10_FF_NODE.D[0] (.latch)                         0.000     6.376
data arrival time                                                                                                                                                                          6.376

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_1~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.376
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.400


#Path 89
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n34460_1.in[2] (.names)                                                                                                                                                          0.618     5.011
n34460_1.out[0] (.names)                                                                                                                                                         0.235     5.246
n34110.in[0] (.names)                                                                                                                                                            0.895     6.141
n34110.out[0] (.names)                                                                                                                                                           0.235     6.376
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~10_FF_NODE.D[0] (.latch)                         0.000     6.376
data arrival time                                                                                                                                                                          6.376

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a2_data_delayed_2~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.376
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.400


#Path 90
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n32561.in[1] (.names)                                                                                                                                                            0.478     4.871
n32561.out[0] (.names)                                                                                                                                                           0.235     5.106
n24780.in[0] (.names)                                                                                                                                                            1.034     6.140
n24780.out[0] (.names)                                                                                                                                                           0.235     6.375
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~13_FF_NODE.D[0] (.latch)                         0.000     6.375
data arrival time                                                                                                                                                                          6.375

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~13_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.375
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.399


#Path 91
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24930.in[0] (.names)                                                                                                                                                           1.034     6.140
n24930.out[0] (.names)                                                                                                                                                          0.235     6.375
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~9_FF_NODE.D[0] (.latch)                         0.000     6.375
data arrival time                                                                                                                                                                         6.375

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.375
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.399


#Path 92
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24925.in[0] (.names)                                                                                                                                                           1.034     6.140
n24925.out[0] (.names)                                                                                                                                                          0.235     6.375
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~9_FF_NODE.D[0] (.latch)                         0.000     6.375
data arrival time                                                                                                                                                                         6.375

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.375
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.399


#Path 93
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24920.in[0] (.names)                                                                                                                                                           1.034     6.140
n24920.out[0] (.names)                                                                                                                                                          0.235     6.375
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~9_FF_NODE.D[0] (.latch)                         0.000     6.375
data arrival time                                                                                                                                                                         6.375

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.375
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.399


#Path 94
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24915.in[0] (.names)                                                                                                                                                           1.034     6.140
n24915.out[0] (.names)                                                                                                                                                          0.235     6.375
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~8_FF_NODE.D[0] (.latch)                         0.000     6.375
data arrival time                                                                                                                                                                         6.375

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_3~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.375
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.399


#Path 95
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24910.in[0] (.names)                                                                                                                                                           1.034     6.140
n24910.out[0] (.names)                                                                                                                                                          0.235     6.375
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~8_FF_NODE.D[0] (.latch)                         0.000     6.375
data arrival time                                                                                                                                                                         6.375

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.375
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.399


#Path 96
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24905.in[0] (.names)                                                                                                                                                           1.034     6.140
n24905.out[0] (.names)                                                                                                                                                          0.235     6.375
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~8_FF_NODE.D[0] (.latch)                         0.000     6.375
data arrival time                                                                                                                                                                         6.375

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.375
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.399


#Path 97
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24865.in[0] (.names)                                                                                                                                                           1.034     6.140
n24865.out[0] (.names)                                                                                                                                                          0.235     6.375
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~5_FF_NODE.D[0] (.latch)                         0.000     6.375
data arrival time                                                                                                                                                                         6.375

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.375
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.399


#Path 98
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                 0.000     0.000
n32557.in[0] (.names)                                                                                                                                                           4.158     4.158
n32557.out[0] (.names)                                                                                                                                                          0.235     4.393
n32561.in[1] (.names)                                                                                                                                                           0.478     4.871
n32561.out[0] (.names)                                                                                                                                                          0.235     5.106
n24860.in[0] (.names)                                                                                                                                                           1.034     6.140
n24860.out[0] (.names)                                                                                                                                                          0.235     6.375
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~5_FF_NODE.D[0] (.latch)                         0.000     6.375
data arrival time                                                                                                                                                                         6.375

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                        -6.375
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -6.399


#Path 99
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n32561.in[1] (.names)                                                                                                                                                            0.478     4.871
n32561.out[0] (.names)                                                                                                                                                           0.235     5.106
n24770.in[0] (.names)                                                                                                                                                            1.034     6.140
n24770.out[0] (.names)                                                                                                                                                           0.235     6.375
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~13_FF_NODE.D[0] (.latch)                         0.000     6.375
data arrival time                                                                                                                                                                          6.375

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_1~13_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.375
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.399


#Path 100
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                                                                                                                                  0.000     0.000
n32557.in[0] (.names)                                                                                                                                                            4.158     4.158
n32557.out[0] (.names)                                                                                                                                                           0.235     4.393
n32561.in[1] (.names)                                                                                                                                                            0.478     4.871
n32561.out[0] (.names)                                                                                                                                                           0.235     5.106
n24775.in[0] (.names)                                                                                                                                                            1.034     6.140
n24775.out[0] (.names)                                                                                                                                                           0.235     6.375
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~13_FF_NODE.D[0] (.latch)                         0.000     6.375
data arrival time                                                                                                                                                                          6.375

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a3_data_delayed_2~13_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -6.375
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -6.399


#End of timing report
