Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Apr  8 18:14:15 2024
| Host         : DESKTOP-T6T718M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BD_PWM_wrapper_control_sets_placed.rpt
| Design       : BD_PWM_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     4 |
|    Minimum number of control sets                        |     4 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     4 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |            8 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |                  Enable Signal                 |                Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|  BD_PWM_i/processing_system7_0/inst/FCLK_CLK0 | BD_PWM_i/PWM_generator_0/U0/stage3/slow_clk_en |                                                |                2 |              4 |         2.00 |
|  BD_PWM_i/processing_system7_0/inst/FCLK_CLK0 | BD_PWM_i/PWM_generator_0/U0/stage2/E[0]        |                                                |                1 |              4 |         4.00 |
|  BD_PWM_i/processing_system7_0/inst/FCLK_CLK0 |                                                | BD_PWM_i/PWM_generator_0/U0/clear              |                1 |              6 |         6.00 |
|  BD_PWM_i/processing_system7_0/inst/FCLK_CLK0 |                                                | BD_PWM_i/PWM_generator_0/U0/stage3/slow_clk_en |                7 |             28 |         4.00 |
+-----------------------------------------------+------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+


