
RTOS_TESTE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000be88  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f8  0800c028  0800c028  0000d028  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c220  0800c220  0000e154  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c220  0800c220  0000d220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c228  0800c228  0000e154  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c228  0800c228  0000d228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c22c  0800c22c  0000d22c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000154  20000000  0800c230  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005e30  20000154  0800c384  0000e154  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005f84  0800c384  0000ef84  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e154  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001face  00000000  00000000  0000e184  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004f26  00000000  00000000  0002dc52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019c0  00000000  00000000  00032b78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013c2  00000000  00000000  00034538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bcf3  00000000  00000000  000358fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020671  00000000  00000000  000515ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009be71  00000000  00000000  00071c5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010dacf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f74  00000000  00000000  0010db14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  00114a88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000154 	.word	0x20000154
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c010 	.word	0x0800c010

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000158 	.word	0x20000158
 80001dc:	0800c010 	.word	0x0800c010

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005bc:	b480      	push	{r7}
 80005be:	b085      	sub	sp, #20
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	60f8      	str	r0, [r7, #12]
 80005c4:	60b9      	str	r1, [r7, #8]
 80005c6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	4a07      	ldr	r2, [pc, #28]	@ (80005e8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005cc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ce:	68bb      	ldr	r3, [r7, #8]
 80005d0:	4a06      	ldr	r2, [pc, #24]	@ (80005ec <vApplicationGetIdleTaskMemory+0x30>)
 80005d2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	2280      	movs	r2, #128	@ 0x80
 80005d8:	601a      	str	r2, [r3, #0]
}
 80005da:	bf00      	nop
 80005dc:	3714      	adds	r7, #20
 80005de:	46bd      	mov	sp, r7
 80005e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	200001cc 	.word	0x200001cc
 80005ec:	2000026c 	.word	0x2000026c

080005f0 <MX_FREERTOS_Init>:
/* USER CODE END GET_IDLE_TASK_MEMORY */

void MX_FREERTOS_Init(void) {
 80005f0:	b5b0      	push	{r4, r5, r7, lr}
 80005f2:	b0a0      	sub	sp, #128	@ 0x80
 80005f4:	af00      	add	r7, sp, #0
  osMessageQDef(myQueue_SysCmds, 10, uint16_t);
 80005f6:	4b2e      	ldr	r3, [pc, #184]	@ (80006b0 <MX_FREERTOS_Init+0xc0>)
 80005f8:	f107 0470 	add.w	r4, r7, #112	@ 0x70
 80005fc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80005fe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueue_SysCmdsHandle = osMessageCreate(osMessageQ(myQueue_SysCmds), NULL);
 8000602:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000606:	2100      	movs	r1, #0
 8000608:	4618      	mov	r0, r3
 800060a:	f007 ff8f 	bl	800852c <osMessageCreate>
 800060e:	4603      	mov	r3, r0
 8000610:	4a28      	ldr	r2, [pc, #160]	@ (80006b4 <MX_FREERTOS_Init+0xc4>)
 8000612:	6013      	str	r3, [r2, #0]

  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 8000614:	4b28      	ldr	r3, [pc, #160]	@ (80006b8 <MX_FREERTOS_Init+0xc8>)
 8000616:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 800061a:	461d      	mov	r5, r3
 800061c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800061e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000620:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000624:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000628:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800062c:	2100      	movs	r1, #0
 800062e:	4618      	mov	r0, r3
 8000630:	f007 ff1c 	bl	800846c <osThreadCreate>
 8000634:	4603      	mov	r3, r0
 8000636:	4a21      	ldr	r2, [pc, #132]	@ (80006bc <MX_FREERTOS_Init+0xcc>)
 8000638:	6013      	str	r3, [r2, #0]

  osThreadDef(myTask_Button, StartTask_Button, osPriorityAboveNormal, 0, 256);
 800063a:	4b21      	ldr	r3, [pc, #132]	@ (80006c0 <MX_FREERTOS_Init+0xd0>)
 800063c:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000640:	461d      	mov	r5, r3
 8000642:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000644:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000646:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800064a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_ButtonHandle = osThreadCreate(osThread(myTask_Button), NULL);
 800064e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000652:	2100      	movs	r1, #0
 8000654:	4618      	mov	r0, r3
 8000656:	f007 ff09 	bl	800846c <osThreadCreate>
 800065a:	4603      	mov	r3, r0
 800065c:	4a19      	ldr	r2, [pc, #100]	@ (80006c4 <MX_FREERTOS_Init+0xd4>)
 800065e:	6013      	str	r3, [r2, #0]

  osThreadDef(myTask_Controller, StartTask_Controller, osPriorityNormal, 0, 256);
 8000660:	4b19      	ldr	r3, [pc, #100]	@ (80006c8 <MX_FREERTOS_Init+0xd8>)
 8000662:	f107 041c 	add.w	r4, r7, #28
 8000666:	461d      	mov	r5, r3
 8000668:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800066a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800066c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000670:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_ControllerHandle = osThreadCreate(osThread(myTask_Controller), NULL);
 8000674:	f107 031c 	add.w	r3, r7, #28
 8000678:	2100      	movs	r1, #0
 800067a:	4618      	mov	r0, r3
 800067c:	f007 fef6 	bl	800846c <osThreadCreate>
 8000680:	4603      	mov	r3, r0
 8000682:	4a12      	ldr	r2, [pc, #72]	@ (80006cc <MX_FREERTOS_Init+0xdc>)
 8000684:	6013      	str	r3, [r2, #0]

  osThreadDef(myTask_Led2, StartTask_Led2, osPriorityNormal, 0, 128);
 8000686:	4b12      	ldr	r3, [pc, #72]	@ (80006d0 <MX_FREERTOS_Init+0xe0>)
 8000688:	463c      	mov	r4, r7
 800068a:	461d      	mov	r5, r3
 800068c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800068e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000690:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000694:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_Led2Handle = osThreadCreate(osThread(myTask_Led2), NULL);
 8000698:	463b      	mov	r3, r7
 800069a:	2100      	movs	r1, #0
 800069c:	4618      	mov	r0, r3
 800069e:	f007 fee5 	bl	800846c <osThreadCreate>
 80006a2:	4603      	mov	r3, r0
 80006a4:	4a0b      	ldr	r2, [pc, #44]	@ (80006d4 <MX_FREERTOS_Init+0xe4>)
 80006a6:	6013      	str	r3, [r2, #0]
}
 80006a8:	bf00      	nop
 80006aa:	3780      	adds	r7, #128	@ 0x80
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bdb0      	pop	{r4, r5, r7, pc}
 80006b0:	0800c028 	.word	0x0800c028
 80006b4:	200001c8 	.word	0x200001c8
 80006b8:	0800c044 	.word	0x0800c044
 80006bc:	200001b8 	.word	0x200001b8
 80006c0:	0800c070 	.word	0x0800c070
 80006c4:	200001bc 	.word	0x200001bc
 80006c8:	0800c0a0 	.word	0x0800c0a0
 80006cc:	200001c0 	.word	0x200001c0
 80006d0:	0800c0c8 	.word	0x0800c0c8
 80006d4:	200001c4 	.word	0x200001c4

080006d8 <StartDefaultTask>:
/* USER CODE BEGIN Header_StartDefaultTask */
/**
 * TASK 4: Monitorização e Log
 */
void StartDefaultTask(void const * argument)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
  MX_USB_DEVICE_Init();
 80006e0:	f00a fa8a 	bl	800abf8 <MX_USB_DEVICE_Init>

  // Forçar ativação do NVIC (Interrupções) para garantir receção
  HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80006e4:	2200      	movs	r2, #0
 80006e6:	2105      	movs	r1, #5
 80006e8:	2026      	movs	r0, #38	@ 0x26
 80006ea:	f000 feff 	bl	80014ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 80006ee:	2026      	movs	r0, #38	@ 0x26
 80006f0:	f000 ff18 	bl	8001524 <HAL_NVIC_EnableIRQ>
  HAL_UART_Receive_IT(&huart2, uart_rx_byte, 1);
 80006f4:	2201      	movs	r2, #1
 80006f6:	491a      	ldr	r1, [pc, #104]	@ (8000760 <StartDefaultTask+0x88>)
 80006f8:	481a      	ldr	r0, [pc, #104]	@ (8000764 <StartDefaultTask+0x8c>)
 80006fa:	f003 fba8 	bl	8003e4e <HAL_UART_Receive_IT>

  osDelay(1000);
 80006fe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000702:	f007 feff 	bl	8008504 <osDelay>
  myPrintf(PERIPHERAL_USART, "--- SISTEMA INICIADO ---\r\n");
 8000706:	4918      	ldr	r1, [pc, #96]	@ (8000768 <StartDefaultTask+0x90>)
 8000708:	2000      	movs	r0, #0
 800070a:	f000 fad3 	bl	8000cb4 <myPrintf>

  for(;;) {
      // Log visual de confirmação (a ação já foi feita na interrupção)
      if (usb_rx_flag) {
 800070e:	4b17      	ldr	r3, [pc, #92]	@ (800076c <StartDefaultTask+0x94>)
 8000710:	781b      	ldrb	r3, [r3, #0]
 8000712:	2b00      	cmp	r3, #0
 8000714:	d009      	beq.n	800072a <StartDefaultTask+0x52>
          usb_rx_flag = 0;
 8000716:	4b15      	ldr	r3, [pc, #84]	@ (800076c <StartDefaultTask+0x94>)
 8000718:	2200      	movs	r2, #0
 800071a:	701a      	strb	r2, [r3, #0]
          myPrintf(PERIPHERAL_USART, "Tecla Aceite: %c\r\n", usb_rx_buffer[0]);
 800071c:	4b14      	ldr	r3, [pc, #80]	@ (8000770 <StartDefaultTask+0x98>)
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	461a      	mov	r2, r3
 8000722:	4914      	ldr	r1, [pc, #80]	@ (8000774 <StartDefaultTask+0x9c>)
 8000724:	2000      	movs	r0, #0
 8000726:	f000 fac5 	bl	8000cb4 <myPrintf>
      }

      // Vigilância de CO2 (Task 4)
      if (global_CO2 > 1000) {
 800072a:	4b13      	ldr	r3, [pc, #76]	@ (8000778 <StartDefaultTask+0xa0>)
 800072c:	881b      	ldrh	r3, [r3, #0]
 800072e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000732:	d911      	bls.n	8000758 <StartDefaultTask+0x80>
          myPrintf(PERIPHERAL_USART, "ALERTA: CO2 Critico (%d)!\r\n", global_CO2);
 8000734:	4b10      	ldr	r3, [pc, #64]	@ (8000778 <StartDefaultTask+0xa0>)
 8000736:	881b      	ldrh	r3, [r3, #0]
 8000738:	461a      	mov	r2, r3
 800073a:	4910      	ldr	r1, [pc, #64]	@ (800077c <StartDefaultTask+0xa4>)
 800073c:	2000      	movs	r0, #0
 800073e:	f000 fab9 	bl	8000cb4 <myPrintf>
          osMessagePut(myQueue_SysCmdsHandle, CMD_EMERGENCY, 0);
 8000742:	4b0f      	ldr	r3, [pc, #60]	@ (8000780 <StartDefaultTask+0xa8>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	2200      	movs	r2, #0
 8000748:	2104      	movs	r1, #4
 800074a:	4618      	mov	r0, r3
 800074c:	f007 ff16 	bl	800857c <osMessagePut>
          global_CO2 = 400; // Reset simulado
 8000750:	4b09      	ldr	r3, [pc, #36]	@ (8000778 <StartDefaultTask+0xa0>)
 8000752:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8000756:	801a      	strh	r2, [r3, #0]
      }
	  osDelay(200);
 8000758:	20c8      	movs	r0, #200	@ 0xc8
 800075a:	f007 fed3 	bl	8008504 <osDelay>
      if (usb_rx_flag) {
 800075e:	e7d6      	b.n	800070e <StartDefaultTask+0x36>
 8000760:	200001b4 	.word	0x200001b4
 8000764:	200004b8 	.word	0x200004b8
 8000768:	0800c0e4 	.word	0x0800c0e4
 800076c:	200001b0 	.word	0x200001b0
 8000770:	20000170 	.word	0x20000170
 8000774:	0800c100 	.word	0x0800c100
 8000778:	20000000 	.word	0x20000000
 800077c:	0800c114 	.word	0x0800c114
 8000780:	200001c8 	.word	0x200001c8

08000784 <StartTask_Button>:
/* USER CODE BEGIN Header_StartTask_Button */
/**
 * TASK 1: Leitura de Botões (Interno e Externo)
 */
void StartTask_Button(void const * argument)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b08a      	sub	sp, #40	@ 0x28
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800078c:	f107 030c 	add.w	r3, r7, #12
 8000790:	2200      	movs	r2, #0
 8000792:	601a      	str	r2, [r3, #0]
 8000794:	605a      	str	r2, [r3, #4]
 8000796:	609a      	str	r2, [r3, #8]
 8000798:	60da      	str	r2, [r3, #12]
 800079a:	611a      	str	r2, [r3, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800079c:	2300      	movs	r3, #0
 800079e:	60bb      	str	r3, [r7, #8]
 80007a0:	4b68      	ldr	r3, [pc, #416]	@ (8000944 <StartTask_Button+0x1c0>)
 80007a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a4:	4a67      	ldr	r2, [pc, #412]	@ (8000944 <StartTask_Button+0x1c0>)
 80007a6:	f043 0302 	orr.w	r3, r3, #2
 80007aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ac:	4b65      	ldr	r3, [pc, #404]	@ (8000944 <StartTask_Button+0x1c0>)
 80007ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b0:	f003 0302 	and.w	r3, r3, #2
 80007b4:	60bb      	str	r3, [r7, #8]
 80007b6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = BTN_EXT_PIN;
 80007b8:	2310      	movs	r3, #16
 80007ba:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007bc:	2300      	movs	r3, #0
 80007be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007c0:	2301      	movs	r3, #1
 80007c2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(BTN_EXT_PORT, &GPIO_InitStruct);
 80007c4:	f107 030c 	add.w	r3, r7, #12
 80007c8:	4619      	mov	r1, r3
 80007ca:	485f      	ldr	r0, [pc, #380]	@ (8000948 <StartTask_Button+0x1c4>)
 80007cc:	f000 ff4a 	bl	8001664 <HAL_GPIO_Init>

    uint32_t pressTime = 0;
 80007d0:	2300      	movs	r3, #0
 80007d2:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t clickCount = 0;
 80007d4:	2300      	movs	r3, #0
 80007d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    uint8_t isPressed = 0;
 80007da:	2300      	movs	r3, #0
 80007dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    uint8_t longPressSent = 0;
 80007e0:	2300      	movs	r3, #0
 80007e2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

    for (;;)
    {
        // 1. Botão Interno
        if (HAL_GPIO_ReadPin(BTN_INT_PORT, BTN_INT_PIN) == GPIO_PIN_RESET) {
 80007e6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007ea:	4858      	ldr	r0, [pc, #352]	@ (800094c <StartTask_Button+0x1c8>)
 80007ec:	f001 f8be 	bl	800196c <HAL_GPIO_ReadPin>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d135      	bne.n	8000862 <StartTask_Button+0xde>
            if (!isPressed) {
 80007f6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d113      	bne.n	8000826 <StartTask_Button+0xa2>
                osDelay(50);
 80007fe:	2032      	movs	r0, #50	@ 0x32
 8000800:	f007 fe80 	bl	8008504 <osDelay>
                if (HAL_GPIO_ReadPin(BTN_INT_PORT, BTN_INT_PIN) == GPIO_PIN_RESET) {
 8000804:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000808:	4850      	ldr	r0, [pc, #320]	@ (800094c <StartTask_Button+0x1c8>)
 800080a:	f001 f8af 	bl	800196c <HAL_GPIO_ReadPin>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d108      	bne.n	8000826 <StartTask_Button+0xa2>
                    isPressed = 1; pressTime = osKernelSysTick(); longPressSent = 0;
 8000814:	2301      	movs	r3, #1
 8000816:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800081a:	f007 fe17 	bl	800844c <osKernelSysTick>
 800081e:	6278      	str	r0, [r7, #36]	@ 0x24
 8000820:	2300      	movs	r3, #0
 8000822:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
                }
            }
            if (isPressed && !longPressSent && (osKernelSysTick() - pressTime > 1000)) {
 8000826:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800082a:	2b00      	cmp	r3, #0
 800082c:	d02c      	beq.n	8000888 <StartTask_Button+0x104>
 800082e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000832:	2b00      	cmp	r3, #0
 8000834:	d128      	bne.n	8000888 <StartTask_Button+0x104>
 8000836:	f007 fe09 	bl	800844c <osKernelSysTick>
 800083a:	4602      	mov	r2, r0
 800083c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800083e:	1ad3      	subs	r3, r2, r3
 8000840:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000844:	d920      	bls.n	8000888 <StartTask_Button+0x104>
                osMessagePut(myQueue_SysCmdsHandle, CMD_CHANGE_SPEED, 0);
 8000846:	4b42      	ldr	r3, [pc, #264]	@ (8000950 <StartTask_Button+0x1cc>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	2200      	movs	r2, #0
 800084c:	2103      	movs	r1, #3
 800084e:	4618      	mov	r0, r3
 8000850:	f007 fe94 	bl	800857c <osMessagePut>
                longPressSent = 1; clickCount = 0;
 8000854:	2301      	movs	r3, #1
 8000856:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 800085a:	2300      	movs	r3, #0
 800085c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000860:	e012      	b.n	8000888 <StartTask_Button+0x104>
            }
        }
        else {
            if (isPressed) {
 8000862:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000866:	2b00      	cmp	r3, #0
 8000868:	d00e      	beq.n	8000888 <StartTask_Button+0x104>
                isPressed = 0;
 800086a:	2300      	movs	r3, #0
 800086c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                if (!longPressSent) {
 8000870:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000874:	2b00      	cmp	r3, #0
 8000876:	d107      	bne.n	8000888 <StartTask_Button+0x104>
                    clickCount++; pressTime = osKernelSysTick();
 8000878:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800087c:	3301      	adds	r3, #1
 800087e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000882:	f007 fde3 	bl	800844c <osKernelSysTick>
 8000886:	6278      	str	r0, [r7, #36]	@ 0x24
                }
            }
        }
        if (clickCount > 0 && !isPressed && (osKernelSysTick() - pressTime > 400)) {
 8000888:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800088c:	2b00      	cmp	r3, #0
 800088e:	d031      	beq.n	80008f4 <StartTask_Button+0x170>
 8000890:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000894:	2b00      	cmp	r3, #0
 8000896:	d12d      	bne.n	80008f4 <StartTask_Button+0x170>
 8000898:	f007 fdd8 	bl	800844c <osKernelSysTick>
 800089c:	4602      	mov	r2, r0
 800089e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008a0:	1ad3      	subs	r3, r2, r3
 80008a2:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80008a6:	d925      	bls.n	80008f4 <StartTask_Button+0x170>
            if (clickCount == 1) osMessagePut(myQueue_SysCmdsHandle, CMD_MODE_A, 0);
 80008a8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80008ac:	2b01      	cmp	r3, #1
 80008ae:	d107      	bne.n	80008c0 <StartTask_Button+0x13c>
 80008b0:	4b27      	ldr	r3, [pc, #156]	@ (8000950 <StartTask_Button+0x1cc>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	2200      	movs	r2, #0
 80008b6:	2101      	movs	r1, #1
 80008b8:	4618      	mov	r0, r3
 80008ba:	f007 fe5f 	bl	800857c <osMessagePut>
 80008be:	e016      	b.n	80008ee <StartTask_Button+0x16a>
            else if (clickCount == 2) osMessagePut(myQueue_SysCmdsHandle, CMD_MODE_B, 0);
 80008c0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80008c4:	2b02      	cmp	r3, #2
 80008c6:	d107      	bne.n	80008d8 <StartTask_Button+0x154>
 80008c8:	4b21      	ldr	r3, [pc, #132]	@ (8000950 <StartTask_Button+0x1cc>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	2200      	movs	r2, #0
 80008ce:	2102      	movs	r1, #2
 80008d0:	4618      	mov	r0, r3
 80008d2:	f007 fe53 	bl	800857c <osMessagePut>
 80008d6:	e00a      	b.n	80008ee <StartTask_Button+0x16a>
            else if (clickCount >= 3) osMessagePut(myQueue_SysCmdsHandle, CMD_STOP, 0);
 80008d8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80008dc:	2b02      	cmp	r3, #2
 80008de:	d906      	bls.n	80008ee <StartTask_Button+0x16a>
 80008e0:	4b1b      	ldr	r3, [pc, #108]	@ (8000950 <StartTask_Button+0x1cc>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	2200      	movs	r2, #0
 80008e6:	2100      	movs	r1, #0
 80008e8:	4618      	mov	r0, r3
 80008ea:	f007 fe47 	bl	800857c <osMessagePut>
            clickCount = 0;
 80008ee:	2300      	movs	r3, #0
 80008f0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        }

        // 2. Botão Externo (Task 3 Trigger)
        if (HAL_GPIO_ReadPin(BTN_EXT_PORT, BTN_EXT_PIN) == GPIO_PIN_RESET) {
 80008f4:	2110      	movs	r1, #16
 80008f6:	4814      	ldr	r0, [pc, #80]	@ (8000948 <StartTask_Button+0x1c4>)
 80008f8:	f001 f838 	bl	800196c <HAL_GPIO_ReadPin>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d11b      	bne.n	800093a <StartTask_Button+0x1b6>
            osDelay(50);
 8000902:	2032      	movs	r0, #50	@ 0x32
 8000904:	f007 fdfe 	bl	8008504 <osDelay>
            if (HAL_GPIO_ReadPin(BTN_EXT_PORT, BTN_EXT_PIN) == GPIO_PIN_RESET) {
 8000908:	2110      	movs	r1, #16
 800090a:	480f      	ldr	r0, [pc, #60]	@ (8000948 <StartTask_Button+0x1c4>)
 800090c:	f001 f82e 	bl	800196c <HAL_GPIO_ReadPin>
 8000910:	4603      	mov	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d111      	bne.n	800093a <StartTask_Button+0x1b6>
                osMessagePut(myQueue_SysCmdsHandle, CMD_EMERGENCY, 0);
 8000916:	4b0e      	ldr	r3, [pc, #56]	@ (8000950 <StartTask_Button+0x1cc>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	2200      	movs	r2, #0
 800091c:	2104      	movs	r1, #4
 800091e:	4618      	mov	r0, r3
 8000920:	f007 fe2c 	bl	800857c <osMessagePut>
                while(HAL_GPIO_ReadPin(BTN_EXT_PORT, BTN_EXT_PIN) == GPIO_PIN_RESET) osDelay(50);
 8000924:	e002      	b.n	800092c <StartTask_Button+0x1a8>
 8000926:	2032      	movs	r0, #50	@ 0x32
 8000928:	f007 fdec 	bl	8008504 <osDelay>
 800092c:	2110      	movs	r1, #16
 800092e:	4806      	ldr	r0, [pc, #24]	@ (8000948 <StartTask_Button+0x1c4>)
 8000930:	f001 f81c 	bl	800196c <HAL_GPIO_ReadPin>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d0f5      	beq.n	8000926 <StartTask_Button+0x1a2>
            }
        }
        osDelay(20);
 800093a:	2014      	movs	r0, #20
 800093c:	f007 fde2 	bl	8008504 <osDelay>
        if (HAL_GPIO_ReadPin(BTN_INT_PORT, BTN_INT_PIN) == GPIO_PIN_RESET) {
 8000940:	e751      	b.n	80007e6 <StartTask_Button+0x62>
 8000942:	bf00      	nop
 8000944:	40023800 	.word	0x40023800
 8000948:	40020400 	.word	0x40020400
 800094c:	40020800 	.word	0x40020800
 8000950:	200001c8 	.word	0x200001c8

08000954 <StartTask_Controller>:
/* USER CODE BEGIN Header_StartTask_Controller */
/**
 * TASK 2: Buzzer + LED 1
 */
void StartTask_Controller(void const * argument)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b092      	sub	sp, #72	@ 0x48
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800095c:	f107 0318 	add.w	r3, r7, #24
 8000960:	2200      	movs	r2, #0
 8000962:	601a      	str	r2, [r3, #0]
 8000964:	605a      	str	r2, [r3, #4]
 8000966:	609a      	str	r2, [r3, #8]
 8000968:	60da      	str	r2, [r3, #12]
 800096a:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = BUZZER_PIN;
 800096c:	2340      	movs	r3, #64	@ 0x40
 800096e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000970:	2301      	movs	r3, #1
 8000972:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000974:	2300      	movs	r3, #0
 8000976:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000978:	2300      	movs	r3, #0
 800097a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUZZER_PORT, &GPIO_InitStruct);
 800097c:	f107 0318 	add.w	r3, r7, #24
 8000980:	4619      	mov	r1, r3
 8000982:	4879      	ldr	r0, [pc, #484]	@ (8000b68 <StartTask_Controller+0x214>)
 8000984:	f000 fe6e 	bl	8001664 <HAL_GPIO_Init>

    osEvent evt;
    uint8_t mode = 0;
 8000988:	2300      	movs	r3, #0
 800098a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint32_t currentFreqA = 500;
 800098e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000992:	643b      	str	r3, [r7, #64]	@ 0x40
    uint32_t lastLedToggle = 0;
 8000994:	2300      	movs	r3, #0
 8000996:	63fb      	str	r3, [r7, #60]	@ 0x3c
    uint32_t modeB_Start = 0;
 8000998:	2300      	movs	r3, #0
 800099a:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint8_t logicalState = 0;
 800099c:	2300      	movs	r3, #0
 800099e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    for (;;)
    {
        evt = osMessageGet(myQueue_SysCmdsHandle, 1);
 80009a2:	4b72      	ldr	r3, [pc, #456]	@ (8000b6c <StartTask_Controller+0x218>)
 80009a4:	6819      	ldr	r1, [r3, #0]
 80009a6:	f107 030c 	add.w	r3, r7, #12
 80009aa:	2201      	movs	r2, #1
 80009ac:	4618      	mov	r0, r3
 80009ae:	f007 fe25 	bl	80085fc <osMessageGet>
        if (evt.status == osEventMessage) {
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	2b10      	cmp	r3, #16
 80009b6:	d17b      	bne.n	8000ab0 <StartTask_Controller+0x15c>
            uint16_t cmd = evt.value.v;
 80009b8:	693b      	ldr	r3, [r7, #16]
 80009ba:	86bb      	strh	r3, [r7, #52]	@ 0x34
            if (cmd != CMD_STOP && cmd != CMD_CHANGE_SPEED) {
 80009bc:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d009      	beq.n	80009d6 <StartTask_Controller+0x82>
 80009c2:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80009c4:	2b03      	cmp	r3, #3
 80009c6:	d006      	beq.n	80009d6 <StartTask_Controller+0x82>
                 xTaskNotifyGive(myTask_Led2Handle);
 80009c8:	4b69      	ldr	r3, [pc, #420]	@ (8000b70 <StartTask_Controller+0x21c>)
 80009ca:	6818      	ldr	r0, [r3, #0]
 80009cc:	2300      	movs	r3, #0
 80009ce:	2202      	movs	r2, #2
 80009d0:	2100      	movs	r1, #0
 80009d2:	f009 fbab 	bl	800a12c <xTaskGenericNotify>
            }
            switch(cmd) {
 80009d6:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80009d8:	2b04      	cmp	r3, #4
 80009da:	d869      	bhi.n	8000ab0 <StartTask_Controller+0x15c>
 80009dc:	a201      	add	r2, pc, #4	@ (adr r2, 80009e4 <StartTask_Controller+0x90>)
 80009de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009e2:	bf00      	nop
 80009e4:	080009f9 	.word	0x080009f9
 80009e8:	08000a23 	.word	0x08000a23
 80009ec:	08000a49 	.word	0x08000a49
 80009f0:	08000a75 	.word	0x08000a75
 80009f4:	08000a95 	.word	0x08000a95
                case CMD_STOP:
                    mode = 0; logicalState = 0;
 80009f8:	2300      	movs	r3, #0
 80009fa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80009fe:	2300      	movs	r3, #0
 8000a00:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                    HAL_GPIO_WritePin(LED1_PORT, LED1_PIN, RESET);
 8000a04:	2200      	movs	r2, #0
 8000a06:	2120      	movs	r1, #32
 8000a08:	4857      	ldr	r0, [pc, #348]	@ (8000b68 <StartTask_Controller+0x214>)
 8000a0a:	f000 ffc7 	bl	800199c <HAL_GPIO_WritePin>
                    HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, RESET);
 8000a0e:	2200      	movs	r2, #0
 8000a10:	2140      	movs	r1, #64	@ 0x40
 8000a12:	4855      	ldr	r0, [pc, #340]	@ (8000b68 <StartTask_Controller+0x214>)
 8000a14:	f000 ffc2 	bl	800199c <HAL_GPIO_WritePin>
                    myPrintf(PERIPHERAL_USART, "CTRL: Stop\r\n");
 8000a18:	4956      	ldr	r1, [pc, #344]	@ (8000b74 <StartTask_Controller+0x220>)
 8000a1a:	2000      	movs	r0, #0
 8000a1c:	f000 f94a 	bl	8000cb4 <myPrintf>
                    break;
 8000a20:	e046      	b.n	8000ab0 <StartTask_Controller+0x15c>
                case CMD_MODE_A:
                    mode = 1; logicalState = 1; lastLedToggle = osKernelSysTick();
 8000a22:	2301      	movs	r3, #1
 8000a24:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000a28:	2301      	movs	r3, #1
 8000a2a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000a2e:	f007 fd0d 	bl	800844c <osKernelSysTick>
 8000a32:	63f8      	str	r0, [r7, #60]	@ 0x3c
                    HAL_GPIO_WritePin(LED1_PORT, LED1_PIN, SET);
 8000a34:	2201      	movs	r2, #1
 8000a36:	2120      	movs	r1, #32
 8000a38:	484b      	ldr	r0, [pc, #300]	@ (8000b68 <StartTask_Controller+0x214>)
 8000a3a:	f000 ffaf 	bl	800199c <HAL_GPIO_WritePin>
                    myPrintf(PERIPHERAL_USART, "CTRL: Modo A\r\n");
 8000a3e:	494e      	ldr	r1, [pc, #312]	@ (8000b78 <StartTask_Controller+0x224>)
 8000a40:	2000      	movs	r0, #0
 8000a42:	f000 f937 	bl	8000cb4 <myPrintf>
                    break;
 8000a46:	e033      	b.n	8000ab0 <StartTask_Controller+0x15c>
                case CMD_MODE_B:
                    mode = 2; logicalState = 1; lastLedToggle = osKernelSysTick();
 8000a48:	2302      	movs	r3, #2
 8000a4a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000a4e:	2301      	movs	r3, #1
 8000a50:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000a54:	f007 fcfa 	bl	800844c <osKernelSysTick>
 8000a58:	63f8      	str	r0, [r7, #60]	@ 0x3c
                    modeB_Start = osKernelSysTick();
 8000a5a:	f007 fcf7 	bl	800844c <osKernelSysTick>
 8000a5e:	63b8      	str	r0, [r7, #56]	@ 0x38
                    HAL_GPIO_WritePin(LED1_PORT, LED1_PIN, SET);
 8000a60:	2201      	movs	r2, #1
 8000a62:	2120      	movs	r1, #32
 8000a64:	4840      	ldr	r0, [pc, #256]	@ (8000b68 <StartTask_Controller+0x214>)
 8000a66:	f000 ff99 	bl	800199c <HAL_GPIO_WritePin>
                    myPrintf(PERIPHERAL_USART, "CTRL: Modo B\r\n");
 8000a6a:	4944      	ldr	r1, [pc, #272]	@ (8000b7c <StartTask_Controller+0x228>)
 8000a6c:	2000      	movs	r0, #0
 8000a6e:	f000 f921 	bl	8000cb4 <myPrintf>
                    break;
 8000a72:	e01d      	b.n	8000ab0 <StartTask_Controller+0x15c>
                case CMD_CHANGE_SPEED:
                    if(currentFreqA > 100) currentFreqA -= 100; else currentFreqA = 500;
 8000a74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000a76:	2b64      	cmp	r3, #100	@ 0x64
 8000a78:	d903      	bls.n	8000a82 <StartTask_Controller+0x12e>
 8000a7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000a7c:	3b64      	subs	r3, #100	@ 0x64
 8000a7e:	643b      	str	r3, [r7, #64]	@ 0x40
 8000a80:	e002      	b.n	8000a88 <StartTask_Controller+0x134>
 8000a82:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000a86:	643b      	str	r3, [r7, #64]	@ 0x40
                    myPrintf(PERIPHERAL_USART, "Speed: %lu\r\n", currentFreqA);
 8000a88:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000a8a:	493d      	ldr	r1, [pc, #244]	@ (8000b80 <StartTask_Controller+0x22c>)
 8000a8c:	2000      	movs	r0, #0
 8000a8e:	f000 f911 	bl	8000cb4 <myPrintf>
                    break;
 8000a92:	e00d      	b.n	8000ab0 <StartTask_Controller+0x15c>
                case CMD_EMERGENCY:
                    mode = 3; logicalState = 1; lastLedToggle = osKernelSysTick();
 8000a94:	2303      	movs	r3, #3
 8000a96:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000aa0:	f007 fcd4 	bl	800844c <osKernelSysTick>
 8000aa4:	63f8      	str	r0, [r7, #60]	@ 0x3c
                    myPrintf(PERIPHERAL_USART, "CTRL: EMERGENCIA!\r\n");
 8000aa6:	4937      	ldr	r1, [pc, #220]	@ (8000b84 <StartTask_Controller+0x230>)
 8000aa8:	2000      	movs	r0, #0
 8000aaa:	f000 f903 	bl	8000cb4 <myPrintf>
                    break;
 8000aae:	bf00      	nop
            }
        }

        if (mode != 0) {
 8000ab0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	f43f af74 	beq.w	80009a2 <StartTask_Controller+0x4e>
            uint32_t now = osKernelSysTick();
 8000aba:	f007 fcc7 	bl	800844c <osKernelSysTick>
 8000abe:	6338      	str	r0, [r7, #48]	@ 0x30
            uint32_t period = (mode == 2) ? 150 : (mode == 3 ? 100 : currentFreqA);
 8000ac0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000ac4:	2b02      	cmp	r3, #2
 8000ac6:	d007      	beq.n	8000ad8 <StartTask_Controller+0x184>
 8000ac8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000acc:	2b03      	cmp	r3, #3
 8000ace:	d001      	beq.n	8000ad4 <StartTask_Controller+0x180>
 8000ad0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000ad2:	e002      	b.n	8000ada <StartTask_Controller+0x186>
 8000ad4:	2364      	movs	r3, #100	@ 0x64
 8000ad6:	e000      	b.n	8000ada <StartTask_Controller+0x186>
 8000ad8:	2396      	movs	r3, #150	@ 0x96
 8000ada:	62fb      	str	r3, [r7, #44]	@ 0x2c
            if (now - lastLedToggle >= period) {
 8000adc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000ade:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000ae0:	1ad3      	subs	r3, r2, r3
 8000ae2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	d816      	bhi.n	8000b16 <StartTask_Controller+0x1c2>
                lastLedToggle = now; logicalState = !logicalState;
 8000ae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000aea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000aec:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	bf0c      	ite	eq
 8000af4:	2301      	moveq	r3, #1
 8000af6:	2300      	movne	r3, #0
 8000af8:	b2db      	uxtb	r3, r3
 8000afa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                HAL_GPIO_WritePin(LED1_PORT, LED1_PIN, logicalState ? SET : RESET);
 8000afe:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	bf14      	ite	ne
 8000b06:	2301      	movne	r3, #1
 8000b08:	2300      	moveq	r3, #0
 8000b0a:	b2db      	uxtb	r3, r3
 8000b0c:	461a      	mov	r2, r3
 8000b0e:	2120      	movs	r1, #32
 8000b10:	4815      	ldr	r0, [pc, #84]	@ (8000b68 <StartTask_Controller+0x214>)
 8000b12:	f000 ff43 	bl	800199c <HAL_GPIO_WritePin>
            }
            if (logicalState) HAL_GPIO_TogglePin(BUZZER_PORT, BUZZER_PIN);
 8000b16:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d004      	beq.n	8000b28 <StartTask_Controller+0x1d4>
 8000b1e:	2140      	movs	r1, #64	@ 0x40
 8000b20:	4811      	ldr	r0, [pc, #68]	@ (8000b68 <StartTask_Controller+0x214>)
 8000b22:	f000 ff54 	bl	80019ce <HAL_GPIO_TogglePin>
 8000b26:	e004      	b.n	8000b32 <StartTask_Controller+0x1de>
            else HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, RESET);
 8000b28:	2200      	movs	r2, #0
 8000b2a:	2140      	movs	r1, #64	@ 0x40
 8000b2c:	480e      	ldr	r0, [pc, #56]	@ (8000b68 <StartTask_Controller+0x214>)
 8000b2e:	f000 ff35 	bl	800199c <HAL_GPIO_WritePin>

            if (mode == 2 && (now - modeB_Start > 3000)) {
 8000b32:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000b36:	2b02      	cmp	r3, #2
 8000b38:	f47f af33 	bne.w	80009a2 <StartTask_Controller+0x4e>
 8000b3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000b3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b40:	1ad3      	subs	r3, r2, r3
 8000b42:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000b46:	4293      	cmp	r3, r2
 8000b48:	f67f af2b 	bls.w	80009a2 <StartTask_Controller+0x4e>
                mode = 0; HAL_GPIO_WritePin(LED1_PORT, LED1_PIN, RESET);
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000b52:	2200      	movs	r2, #0
 8000b54:	2120      	movs	r1, #32
 8000b56:	4804      	ldr	r0, [pc, #16]	@ (8000b68 <StartTask_Controller+0x214>)
 8000b58:	f000 ff20 	bl	800199c <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, RESET);
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	2140      	movs	r1, #64	@ 0x40
 8000b60:	4801      	ldr	r0, [pc, #4]	@ (8000b68 <StartTask_Controller+0x214>)
 8000b62:	f000 ff1b 	bl	800199c <HAL_GPIO_WritePin>
        evt = osMessageGet(myQueue_SysCmdsHandle, 1);
 8000b66:	e71c      	b.n	80009a2 <StartTask_Controller+0x4e>
 8000b68:	40020000 	.word	0x40020000
 8000b6c:	200001c8 	.word	0x200001c8
 8000b70:	200001c4 	.word	0x200001c4
 8000b74:	0800c130 	.word	0x0800c130
 8000b78:	0800c140 	.word	0x0800c140
 8000b7c:	0800c150 	.word	0x0800c150
 8000b80:	0800c160 	.word	0x0800c160
 8000b84:	0800c170 	.word	0x0800c170

08000b88 <StartTask_Led2>:
/* USER CODE BEGIN Header_StartTask_Led2 */
/**
 * TASK 3: LED 2 Independente (1s ativo + 3s extra = 4s total)
 */
void StartTask_Led2(void const * argument)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b08a      	sub	sp, #40	@ 0x28
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b90:	f107 0310 	add.w	r3, r7, #16
 8000b94:	2200      	movs	r2, #0
 8000b96:	601a      	str	r2, [r3, #0]
 8000b98:	605a      	str	r2, [r3, #4]
 8000b9a:	609a      	str	r2, [r3, #8]
 8000b9c:	60da      	str	r2, [r3, #12]
 8000b9e:	611a      	str	r2, [r3, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	60fb      	str	r3, [r7, #12]
 8000ba4:	4b1c      	ldr	r3, [pc, #112]	@ (8000c18 <StartTask_Led2+0x90>)
 8000ba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba8:	4a1b      	ldr	r2, [pc, #108]	@ (8000c18 <StartTask_Led2+0x90>)
 8000baa:	f043 0302 	orr.w	r3, r3, #2
 8000bae:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bb0:	4b19      	ldr	r3, [pc, #100]	@ (8000c18 <StartTask_Led2+0x90>)
 8000bb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb4:	f003 0302 	and.w	r3, r3, #2
 8000bb8:	60fb      	str	r3, [r7, #12]
 8000bba:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED2_PIN;
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(LED2_PORT, &GPIO_InitStruct);
 8000bcc:	f107 0310 	add.w	r3, r7, #16
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	4812      	ldr	r0, [pc, #72]	@ (8000c1c <StartTask_Led2+0x94>)
 8000bd4:	f000 fd46 	bl	8001664 <HAL_GPIO_Init>

    for(;;) {
        ulTaskNotifyTake(pdTRUE, osWaitForever);
 8000bd8:	f04f 31ff 	mov.w	r1, #4294967295
 8000bdc:	2001      	movs	r0, #1
 8000bde:	f009 fa59 	bl	800a094 <ulTaskNotifyTake>
        uint32_t endTime = osKernelSysTick() + 1000 + 3000;
 8000be2:	f007 fc33 	bl	800844c <osKernelSysTick>
 8000be6:	4603      	mov	r3, r0
 8000be8:	f503 637a 	add.w	r3, r3, #4000	@ 0xfa0
 8000bec:	627b      	str	r3, [r7, #36]	@ 0x24
        while (osKernelSysTick() < endTime) {
 8000bee:	e006      	b.n	8000bfe <StartTask_Led2+0x76>
            HAL_GPIO_TogglePin(LED2_PORT, LED2_PIN);
 8000bf0:	2101      	movs	r1, #1
 8000bf2:	480a      	ldr	r0, [pc, #40]	@ (8000c1c <StartTask_Led2+0x94>)
 8000bf4:	f000 feeb 	bl	80019ce <HAL_GPIO_TogglePin>
            osDelay(100); // 5 Hz
 8000bf8:	2064      	movs	r0, #100	@ 0x64
 8000bfa:	f007 fc83 	bl	8008504 <osDelay>
        while (osKernelSysTick() < endTime) {
 8000bfe:	f007 fc25 	bl	800844c <osKernelSysTick>
 8000c02:	4602      	mov	r2, r0
 8000c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d8f2      	bhi.n	8000bf0 <StartTask_Led2+0x68>
        }
        HAL_GPIO_WritePin(LED2_PORT, LED2_PIN, RESET);
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	2101      	movs	r1, #1
 8000c0e:	4803      	ldr	r0, [pc, #12]	@ (8000c1c <StartTask_Led2+0x94>)
 8000c10:	f000 fec4 	bl	800199c <HAL_GPIO_WritePin>
    for(;;) {
 8000c14:	e7e0      	b.n	8000bd8 <StartTask_Led2+0x50>
 8000c16:	bf00      	nop
 8000c18:	40023800 	.word	0x40023800
 8000c1c:	40020400 	.word	0x40020400

08000c20 <HAL_UART_RxCpltCallback>:
/* USER CODE END Header_StartTask_Led2 */

/* USER CODE BEGIN Application */
// CALLBACK DA UART: Processa comandos instantaneamente
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b084      	sub	sp, #16
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART2) {
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4a1a      	ldr	r2, [pc, #104]	@ (8000c98 <HAL_UART_RxCpltCallback+0x78>)
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	d12e      	bne.n	8000c90 <HAL_UART_RxCpltCallback+0x70>
        char cmd = (char)uart_rx_byte[0];
 8000c32:	4b1a      	ldr	r3, [pc, #104]	@ (8000c9c <HAL_UART_RxCpltCallback+0x7c>)
 8000c34:	781b      	ldrb	r3, [r3, #0]
 8000c36:	73fb      	strb	r3, [r7, #15]

        // Filtra caracteres de controle (\r, \n)
        if (cmd != '\r' && cmd != '\n') {
 8000c38:	7bfb      	ldrb	r3, [r7, #15]
 8000c3a:	2b0d      	cmp	r3, #13
 8000c3c:	d023      	beq.n	8000c86 <HAL_UART_RxCpltCallback+0x66>
 8000c3e:	7bfb      	ldrb	r3, [r7, #15]
 8000c40:	2b0a      	cmp	r3, #10
 8000c42:	d020      	beq.n	8000c86 <HAL_UART_RxCpltCallback+0x66>
            if (cmd == 'S' || cmd == 's') {
 8000c44:	7bfb      	ldrb	r3, [r7, #15]
 8000c46:	2b53      	cmp	r3, #83	@ 0x53
 8000c48:	d002      	beq.n	8000c50 <HAL_UART_RxCpltCallback+0x30>
 8000c4a:	7bfb      	ldrb	r3, [r7, #15]
 8000c4c:	2b73      	cmp	r3, #115	@ 0x73
 8000c4e:	d107      	bne.n	8000c60 <HAL_UART_RxCpltCallback+0x40>
                osMessagePut(myQueue_SysCmdsHandle, CMD_STOP, 0);
 8000c50:	4b13      	ldr	r3, [pc, #76]	@ (8000ca0 <HAL_UART_RxCpltCallback+0x80>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	2200      	movs	r2, #0
 8000c56:	2100      	movs	r1, #0
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f007 fc8f 	bl	800857c <osMessagePut>
 8000c5e:	e00c      	b.n	8000c7a <HAL_UART_RxCpltCallback+0x5a>
            }
            else if (cmd == 'C' || cmd == 'c') {
 8000c60:	7bfb      	ldrb	r3, [r7, #15]
 8000c62:	2b43      	cmp	r3, #67	@ 0x43
 8000c64:	d002      	beq.n	8000c6c <HAL_UART_RxCpltCallback+0x4c>
 8000c66:	7bfb      	ldrb	r3, [r7, #15]
 8000c68:	2b63      	cmp	r3, #99	@ 0x63
 8000c6a:	d106      	bne.n	8000c7a <HAL_UART_RxCpltCallback+0x5a>
                global_CO2 += 500;
 8000c6c:	4b0d      	ldr	r3, [pc, #52]	@ (8000ca4 <HAL_UART_RxCpltCallback+0x84>)
 8000c6e:	881b      	ldrh	r3, [r3, #0]
 8000c70:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8000c74:	b29a      	uxth	r2, r3
 8000c76:	4b0b      	ldr	r3, [pc, #44]	@ (8000ca4 <HAL_UART_RxCpltCallback+0x84>)
 8000c78:	801a      	strh	r2, [r3, #0]
            }
            // Guarda para a DefaultTask mostrar no Log
            usb_rx_buffer[0] = cmd;
 8000c7a:	4a0b      	ldr	r2, [pc, #44]	@ (8000ca8 <HAL_UART_RxCpltCallback+0x88>)
 8000c7c:	7bfb      	ldrb	r3, [r7, #15]
 8000c7e:	7013      	strb	r3, [r2, #0]
            usb_rx_flag = 1;
 8000c80:	4b0a      	ldr	r3, [pc, #40]	@ (8000cac <HAL_UART_RxCpltCallback+0x8c>)
 8000c82:	2201      	movs	r2, #1
 8000c84:	701a      	strb	r2, [r3, #0]
        }
        // Reativa a receção imediatamente
        HAL_UART_Receive_IT(&huart2, uart_rx_byte, 1);
 8000c86:	2201      	movs	r2, #1
 8000c88:	4904      	ldr	r1, [pc, #16]	@ (8000c9c <HAL_UART_RxCpltCallback+0x7c>)
 8000c8a:	4809      	ldr	r0, [pc, #36]	@ (8000cb0 <HAL_UART_RxCpltCallback+0x90>)
 8000c8c:	f003 f8df 	bl	8003e4e <HAL_UART_Receive_IT>
    }
}
 8000c90:	bf00      	nop
 8000c92:	3710      	adds	r7, #16
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	40004400 	.word	0x40004400
 8000c9c:	200001b4 	.word	0x200001b4
 8000ca0:	200001c8 	.word	0x200001c8
 8000ca4:	20000000 	.word	0x20000000
 8000ca8:	20000170 	.word	0x20000170
 8000cac:	200001b0 	.word	0x200001b0
 8000cb0:	200004b8 	.word	0x200004b8

08000cb4 <myPrintf>:

void myPrintf(uint16_t peripheral, char *format, ...)
{
 8000cb4:	b40e      	push	{r1, r2, r3}
 8000cb6:	b580      	push	{r7, lr}
 8000cb8:	b0a5      	sub	sp, #148	@ 0x94
 8000cba:	af00      	add	r7, sp, #0
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	80fb      	strh	r3, [r7, #6]
 	char buffer[128];
 	va_list args;
 	va_start(args, format);
 8000cc0:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000cc4:	60fb      	str	r3, [r7, #12]
 	vsprintf(buffer, format, args);
 8000cc6:	f107 0310 	add.w	r3, r7, #16
 8000cca:	68fa      	ldr	r2, [r7, #12]
 8000ccc:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f00a fcb7 	bl	800b644 <vsiprintf>
 	va_end(args);

 	if(peripheral == PERIPHERAL_USART)
 8000cd6:	88fb      	ldrh	r3, [r7, #6]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d10d      	bne.n	8000cf8 <myPrintf+0x44>
 	    HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 8000cdc:	f107 0310 	add.w	r3, r7, #16
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f7ff fa7d 	bl	80001e0 <strlen>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	b29a      	uxth	r2, r3
 8000cea:	f107 0110 	add.w	r1, r7, #16
 8000cee:	2364      	movs	r3, #100	@ 0x64
 8000cf0:	480b      	ldr	r0, [pc, #44]	@ (8000d20 <myPrintf+0x6c>)
 8000cf2:	f003 f821 	bl	8003d38 <HAL_UART_Transmit>
 	else
 		CDC_Transmit_FS ((uint8_t *)buffer, strlen(buffer));
}
 8000cf6:	e00c      	b.n	8000d12 <myPrintf+0x5e>
 		CDC_Transmit_FS ((uint8_t *)buffer, strlen(buffer));
 8000cf8:	f107 0310 	add.w	r3, r7, #16
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f7ff fa6f 	bl	80001e0 <strlen>
 8000d02:	4603      	mov	r3, r0
 8000d04:	b29a      	uxth	r2, r3
 8000d06:	f107 0310 	add.w	r3, r7, #16
 8000d0a:	4611      	mov	r1, r2
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f00a f831 	bl	800ad74 <CDC_Transmit_FS>
}
 8000d12:	bf00      	nop
 8000d14:	3794      	adds	r7, #148	@ 0x94
 8000d16:	46bd      	mov	sp, r7
 8000d18:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000d1c:	b003      	add	sp, #12
 8000d1e:	4770      	bx	lr
 8000d20:	200004b8 	.word	0x200004b8

08000d24 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b08a      	sub	sp, #40	@ 0x28
 8000d28:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d2a:	f107 0314 	add.w	r3, r7, #20
 8000d2e:	2200      	movs	r2, #0
 8000d30:	601a      	str	r2, [r3, #0]
 8000d32:	605a      	str	r2, [r3, #4]
 8000d34:	609a      	str	r2, [r3, #8]
 8000d36:	60da      	str	r2, [r3, #12]
 8000d38:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	613b      	str	r3, [r7, #16]
 8000d3e:	4b31      	ldr	r3, [pc, #196]	@ (8000e04 <MX_GPIO_Init+0xe0>)
 8000d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d42:	4a30      	ldr	r2, [pc, #192]	@ (8000e04 <MX_GPIO_Init+0xe0>)
 8000d44:	f043 0304 	orr.w	r3, r3, #4
 8000d48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d4a:	4b2e      	ldr	r3, [pc, #184]	@ (8000e04 <MX_GPIO_Init+0xe0>)
 8000d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d4e:	f003 0304 	and.w	r3, r3, #4
 8000d52:	613b      	str	r3, [r7, #16]
 8000d54:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d56:	2300      	movs	r3, #0
 8000d58:	60fb      	str	r3, [r7, #12]
 8000d5a:	4b2a      	ldr	r3, [pc, #168]	@ (8000e04 <MX_GPIO_Init+0xe0>)
 8000d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d5e:	4a29      	ldr	r2, [pc, #164]	@ (8000e04 <MX_GPIO_Init+0xe0>)
 8000d60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d66:	4b27      	ldr	r3, [pc, #156]	@ (8000e04 <MX_GPIO_Init+0xe0>)
 8000d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d6e:	60fb      	str	r3, [r7, #12]
 8000d70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d72:	2300      	movs	r3, #0
 8000d74:	60bb      	str	r3, [r7, #8]
 8000d76:	4b23      	ldr	r3, [pc, #140]	@ (8000e04 <MX_GPIO_Init+0xe0>)
 8000d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d7a:	4a22      	ldr	r2, [pc, #136]	@ (8000e04 <MX_GPIO_Init+0xe0>)
 8000d7c:	f043 0301 	orr.w	r3, r3, #1
 8000d80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d82:	4b20      	ldr	r3, [pc, #128]	@ (8000e04 <MX_GPIO_Init+0xe0>)
 8000d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d86:	f003 0301 	and.w	r3, r3, #1
 8000d8a:	60bb      	str	r3, [r7, #8]
 8000d8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d8e:	2300      	movs	r3, #0
 8000d90:	607b      	str	r3, [r7, #4]
 8000d92:	4b1c      	ldr	r3, [pc, #112]	@ (8000e04 <MX_GPIO_Init+0xe0>)
 8000d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d96:	4a1b      	ldr	r2, [pc, #108]	@ (8000e04 <MX_GPIO_Init+0xe0>)
 8000d98:	f043 0302 	orr.w	r3, r3, #2
 8000d9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d9e:	4b19      	ldr	r3, [pc, #100]	@ (8000e04 <MX_GPIO_Init+0xe0>)
 8000da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da2:	f003 0302 	and.w	r3, r3, #2
 8000da6:	607b      	str	r3, [r7, #4]
 8000da8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000daa:	2200      	movs	r2, #0
 8000dac:	2120      	movs	r1, #32
 8000dae:	4816      	ldr	r0, [pc, #88]	@ (8000e08 <MX_GPIO_Init+0xe4>)
 8000db0:	f000 fdf4 	bl	800199c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8000db4:	2200      	movs	r2, #0
 8000db6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000dba:	4814      	ldr	r0, [pc, #80]	@ (8000e0c <MX_GPIO_Init+0xe8>)
 8000dbc:	f000 fdee 	bl	800199c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000dc0:	2320      	movs	r3, #32
 8000dc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dd0:	f107 0314 	add.w	r3, r7, #20
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	480c      	ldr	r0, [pc, #48]	@ (8000e08 <MX_GPIO_Init+0xe4>)
 8000dd8:	f000 fc44 	bl	8001664 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000ddc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000de0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000de2:	2301      	movs	r3, #1
 8000de4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de6:	2300      	movs	r3, #0
 8000de8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dea:	2300      	movs	r3, #0
 8000dec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dee:	f107 0314 	add.w	r3, r7, #20
 8000df2:	4619      	mov	r1, r3
 8000df4:	4805      	ldr	r0, [pc, #20]	@ (8000e0c <MX_GPIO_Init+0xe8>)
 8000df6:	f000 fc35 	bl	8001664 <HAL_GPIO_Init>

}
 8000dfa:	bf00      	nop
 8000dfc:	3728      	adds	r7, #40	@ 0x28
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	40023800 	.word	0x40023800
 8000e08:	40020000 	.word	0x40020000
 8000e0c:	40020400 	.word	0x40020400

08000e10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e14:	f000 fa4c 	bl	80012b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e18:	f000 f80a 	bl	8000e30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e1c:	f7ff ff82 	bl	8000d24 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000e20:	f000 f9aa 	bl	8001178 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000e24:	f7ff fbe4 	bl	80005f0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000e28:	f007 fb09 	bl	800843e <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e2c:	bf00      	nop
 8000e2e:	e7fd      	b.n	8000e2c <main+0x1c>

08000e30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b094      	sub	sp, #80	@ 0x50
 8000e34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e36:	f107 0320 	add.w	r3, r7, #32
 8000e3a:	2230      	movs	r2, #48	@ 0x30
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f00a fc0a 	bl	800b658 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e44:	f107 030c 	add.w	r3, r7, #12
 8000e48:	2200      	movs	r2, #0
 8000e4a:	601a      	str	r2, [r3, #0]
 8000e4c:	605a      	str	r2, [r3, #4]
 8000e4e:	609a      	str	r2, [r3, #8]
 8000e50:	60da      	str	r2, [r3, #12]
 8000e52:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e54:	2300      	movs	r3, #0
 8000e56:	60bb      	str	r3, [r7, #8]
 8000e58:	4b29      	ldr	r3, [pc, #164]	@ (8000f00 <SystemClock_Config+0xd0>)
 8000e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e5c:	4a28      	ldr	r2, [pc, #160]	@ (8000f00 <SystemClock_Config+0xd0>)
 8000e5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e62:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e64:	4b26      	ldr	r3, [pc, #152]	@ (8000f00 <SystemClock_Config+0xd0>)
 8000e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e6c:	60bb      	str	r3, [r7, #8]
 8000e6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e70:	2300      	movs	r3, #0
 8000e72:	607b      	str	r3, [r7, #4]
 8000e74:	4b23      	ldr	r3, [pc, #140]	@ (8000f04 <SystemClock_Config+0xd4>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a22      	ldr	r2, [pc, #136]	@ (8000f04 <SystemClock_Config+0xd4>)
 8000e7a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000e7e:	6013      	str	r3, [r2, #0]
 8000e80:	4b20      	ldr	r3, [pc, #128]	@ (8000f04 <SystemClock_Config+0xd4>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e88:	607b      	str	r3, [r7, #4]
 8000e8a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000e8c:	2303      	movs	r3, #3
 8000e8e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e90:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e94:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e96:	2301      	movs	r3, #1
 8000e98:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e9a:	2310      	movs	r3, #16
 8000e9c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e9e:	2302      	movs	r3, #2
 8000ea0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ea2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000ea6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8000ea8:	230f      	movs	r3, #15
 8000eaa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8000eac:	2390      	movs	r3, #144	@ 0x90
 8000eae:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000eb0:	2302      	movs	r3, #2
 8000eb2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000eb4:	2305      	movs	r3, #5
 8000eb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eb8:	f107 0320 	add.w	r3, r7, #32
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f001 fff3 	bl	8002ea8 <HAL_RCC_OscConfig>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d001      	beq.n	8000ecc <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000ec8:	f000 f830 	bl	8000f2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ecc:	230f      	movs	r3, #15
 8000ece:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000edc:	2300      	movs	r3, #0
 8000ede:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ee0:	f107 030c 	add.w	r3, r7, #12
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f002 fa56 	bl	8003398 <HAL_RCC_ClockConfig>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000ef2:	f000 f81b 	bl	8000f2c <Error_Handler>
  }
}
 8000ef6:	bf00      	nop
 8000ef8:	3750      	adds	r7, #80	@ 0x50
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	40023800 	.word	0x40023800
 8000f04:	40007000 	.word	0x40007000

08000f08 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a04      	ldr	r2, [pc, #16]	@ (8000f28 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d101      	bne.n	8000f1e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000f1a:	f000 f9eb 	bl	80012f4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f1e:	bf00      	nop
 8000f20:	3708      	adds	r7, #8
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	40010000 	.word	0x40010000

08000f2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f30:	b672      	cpsid	i
}
 8000f32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f34:	bf00      	nop
 8000f36:	e7fd      	b.n	8000f34 <Error_Handler+0x8>

08000f38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f3e:	2300      	movs	r3, #0
 8000f40:	607b      	str	r3, [r7, #4]
 8000f42:	4b12      	ldr	r3, [pc, #72]	@ (8000f8c <HAL_MspInit+0x54>)
 8000f44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f46:	4a11      	ldr	r2, [pc, #68]	@ (8000f8c <HAL_MspInit+0x54>)
 8000f48:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f8c <HAL_MspInit+0x54>)
 8000f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f56:	607b      	str	r3, [r7, #4]
 8000f58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	603b      	str	r3, [r7, #0]
 8000f5e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f8c <HAL_MspInit+0x54>)
 8000f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f62:	4a0a      	ldr	r2, [pc, #40]	@ (8000f8c <HAL_MspInit+0x54>)
 8000f64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f68:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f6a:	4b08      	ldr	r3, [pc, #32]	@ (8000f8c <HAL_MspInit+0x54>)
 8000f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f72:	603b      	str	r3, [r7, #0]
 8000f74:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f76:	2200      	movs	r2, #0
 8000f78:	210f      	movs	r1, #15
 8000f7a:	f06f 0001 	mvn.w	r0, #1
 8000f7e:	f000 fab5 	bl	80014ec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f82:	bf00      	nop
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	40023800 	.word	0x40023800

08000f90 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b08c      	sub	sp, #48	@ 0x30
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	60bb      	str	r3, [r7, #8]
 8000fa4:	4b2e      	ldr	r3, [pc, #184]	@ (8001060 <HAL_InitTick+0xd0>)
 8000fa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fa8:	4a2d      	ldr	r2, [pc, #180]	@ (8001060 <HAL_InitTick+0xd0>)
 8000faa:	f043 0301 	orr.w	r3, r3, #1
 8000fae:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fb0:	4b2b      	ldr	r3, [pc, #172]	@ (8001060 <HAL_InitTick+0xd0>)
 8000fb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fb4:	f003 0301 	and.w	r3, r3, #1
 8000fb8:	60bb      	str	r3, [r7, #8]
 8000fba:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000fbc:	f107 020c 	add.w	r2, r7, #12
 8000fc0:	f107 0310 	add.w	r3, r7, #16
 8000fc4:	4611      	mov	r1, r2
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f002 fbc6 	bl	8003758 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000fcc:	f002 fbb0 	bl	8003730 <HAL_RCC_GetPCLK2Freq>
 8000fd0:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000fd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fd4:	4a23      	ldr	r2, [pc, #140]	@ (8001064 <HAL_InitTick+0xd4>)
 8000fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8000fda:	0c9b      	lsrs	r3, r3, #18
 8000fdc:	3b01      	subs	r3, #1
 8000fde:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000fe0:	4b21      	ldr	r3, [pc, #132]	@ (8001068 <HAL_InitTick+0xd8>)
 8000fe2:	4a22      	ldr	r2, [pc, #136]	@ (800106c <HAL_InitTick+0xdc>)
 8000fe4:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000fe6:	4b20      	ldr	r3, [pc, #128]	@ (8001068 <HAL_InitTick+0xd8>)
 8000fe8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000fec:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000fee:	4a1e      	ldr	r2, [pc, #120]	@ (8001068 <HAL_InitTick+0xd8>)
 8000ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ff2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000ff4:	4b1c      	ldr	r3, [pc, #112]	@ (8001068 <HAL_InitTick+0xd8>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ffa:	4b1b      	ldr	r3, [pc, #108]	@ (8001068 <HAL_InitTick+0xd8>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001000:	4b19      	ldr	r3, [pc, #100]	@ (8001068 <HAL_InitTick+0xd8>)
 8001002:	2200      	movs	r2, #0
 8001004:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001006:	4818      	ldr	r0, [pc, #96]	@ (8001068 <HAL_InitTick+0xd8>)
 8001008:	f002 fbd8 	bl	80037bc <HAL_TIM_Base_Init>
 800100c:	4603      	mov	r3, r0
 800100e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001012:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001016:	2b00      	cmp	r3, #0
 8001018:	d11b      	bne.n	8001052 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800101a:	4813      	ldr	r0, [pc, #76]	@ (8001068 <HAL_InitTick+0xd8>)
 800101c:	f002 fc28 	bl	8003870 <HAL_TIM_Base_Start_IT>
 8001020:	4603      	mov	r3, r0
 8001022:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001026:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800102a:	2b00      	cmp	r3, #0
 800102c:	d111      	bne.n	8001052 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800102e:	2019      	movs	r0, #25
 8001030:	f000 fa78 	bl	8001524 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	2b0f      	cmp	r3, #15
 8001038:	d808      	bhi.n	800104c <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 800103a:	2200      	movs	r2, #0
 800103c:	6879      	ldr	r1, [r7, #4]
 800103e:	2019      	movs	r0, #25
 8001040:	f000 fa54 	bl	80014ec <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001044:	4a0a      	ldr	r2, [pc, #40]	@ (8001070 <HAL_InitTick+0xe0>)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	6013      	str	r3, [r2, #0]
 800104a:	e002      	b.n	8001052 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 800104c:	2301      	movs	r3, #1
 800104e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001052:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001056:	4618      	mov	r0, r3
 8001058:	3730      	adds	r7, #48	@ 0x30
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	40023800 	.word	0x40023800
 8001064:	431bde83 	.word	0x431bde83
 8001068:	2000046c 	.word	0x2000046c
 800106c:	40010000 	.word	0x40010000
 8001070:	20000008 	.word	0x20000008

08001074 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001078:	bf00      	nop
 800107a:	e7fd      	b.n	8001078 <NMI_Handler+0x4>

0800107c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001080:	bf00      	nop
 8001082:	e7fd      	b.n	8001080 <HardFault_Handler+0x4>

08001084 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001088:	bf00      	nop
 800108a:	e7fd      	b.n	8001088 <MemManage_Handler+0x4>

0800108c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001090:	bf00      	nop
 8001092:	e7fd      	b.n	8001090 <BusFault_Handler+0x4>

08001094 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001098:	bf00      	nop
 800109a:	e7fd      	b.n	8001098 <UsageFault_Handler+0x4>

0800109c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010a0:	bf00      	nop
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr
	...

080010ac <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80010b0:	4802      	ldr	r0, [pc, #8]	@ (80010bc <TIM1_UP_TIM10_IRQHandler+0x10>)
 80010b2:	f002 fc3f 	bl	8003934 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80010b6:	bf00      	nop
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	2000046c 	.word	0x2000046c

080010c0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80010c4:	4802      	ldr	r0, [pc, #8]	@ (80010d0 <OTG_FS_IRQHandler+0x10>)
 80010c6:	f000 fde0 	bl	8001c8a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80010ca:	bf00      	nop
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	20005738 	.word	0x20005738

080010d4 <USART2_IRQHandler>:


/* USER CODE BEGIN 1 */
extern UART_HandleTypeDef huart2;
void USART2_IRQHandler(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart2);
 80010d8:	4802      	ldr	r0, [pc, #8]	@ (80010e4 <USART2_IRQHandler+0x10>)
 80010da:	f002 fedd 	bl	8003e98 <HAL_UART_IRQHandler>
}
 80010de:	bf00      	nop
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	200004b8 	.word	0x200004b8

080010e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b086      	sub	sp, #24
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010f0:	4a14      	ldr	r2, [pc, #80]	@ (8001144 <_sbrk+0x5c>)
 80010f2:	4b15      	ldr	r3, [pc, #84]	@ (8001148 <_sbrk+0x60>)
 80010f4:	1ad3      	subs	r3, r2, r3
 80010f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010fc:	4b13      	ldr	r3, [pc, #76]	@ (800114c <_sbrk+0x64>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d102      	bne.n	800110a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001104:	4b11      	ldr	r3, [pc, #68]	@ (800114c <_sbrk+0x64>)
 8001106:	4a12      	ldr	r2, [pc, #72]	@ (8001150 <_sbrk+0x68>)
 8001108:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800110a:	4b10      	ldr	r3, [pc, #64]	@ (800114c <_sbrk+0x64>)
 800110c:	681a      	ldr	r2, [r3, #0]
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4413      	add	r3, r2
 8001112:	693a      	ldr	r2, [r7, #16]
 8001114:	429a      	cmp	r2, r3
 8001116:	d207      	bcs.n	8001128 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001118:	f00a fb04 	bl	800b724 <__errno>
 800111c:	4603      	mov	r3, r0
 800111e:	220c      	movs	r2, #12
 8001120:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001122:	f04f 33ff 	mov.w	r3, #4294967295
 8001126:	e009      	b.n	800113c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001128:	4b08      	ldr	r3, [pc, #32]	@ (800114c <_sbrk+0x64>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800112e:	4b07      	ldr	r3, [pc, #28]	@ (800114c <_sbrk+0x64>)
 8001130:	681a      	ldr	r2, [r3, #0]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4413      	add	r3, r2
 8001136:	4a05      	ldr	r2, [pc, #20]	@ (800114c <_sbrk+0x64>)
 8001138:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800113a:	68fb      	ldr	r3, [r7, #12]
}
 800113c:	4618      	mov	r0, r3
 800113e:	3718      	adds	r7, #24
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	20020000 	.word	0x20020000
 8001148:	00000400 	.word	0x00000400
 800114c:	200004b4 	.word	0x200004b4
 8001150:	20005f88 	.word	0x20005f88

08001154 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001158:	4b06      	ldr	r3, [pc, #24]	@ (8001174 <SystemInit+0x20>)
 800115a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800115e:	4a05      	ldr	r2, [pc, #20]	@ (8001174 <SystemInit+0x20>)
 8001160:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001164:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001168:	bf00      	nop
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop
 8001174:	e000ed00 	.word	0xe000ed00

08001178 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800117c:	4b11      	ldr	r3, [pc, #68]	@ (80011c4 <MX_USART2_UART_Init+0x4c>)
 800117e:	4a12      	ldr	r2, [pc, #72]	@ (80011c8 <MX_USART2_UART_Init+0x50>)
 8001180:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001182:	4b10      	ldr	r3, [pc, #64]	@ (80011c4 <MX_USART2_UART_Init+0x4c>)
 8001184:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001188:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800118a:	4b0e      	ldr	r3, [pc, #56]	@ (80011c4 <MX_USART2_UART_Init+0x4c>)
 800118c:	2200      	movs	r2, #0
 800118e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001190:	4b0c      	ldr	r3, [pc, #48]	@ (80011c4 <MX_USART2_UART_Init+0x4c>)
 8001192:	2200      	movs	r2, #0
 8001194:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001196:	4b0b      	ldr	r3, [pc, #44]	@ (80011c4 <MX_USART2_UART_Init+0x4c>)
 8001198:	2200      	movs	r2, #0
 800119a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800119c:	4b09      	ldr	r3, [pc, #36]	@ (80011c4 <MX_USART2_UART_Init+0x4c>)
 800119e:	220c      	movs	r2, #12
 80011a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011a2:	4b08      	ldr	r3, [pc, #32]	@ (80011c4 <MX_USART2_UART_Init+0x4c>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011a8:	4b06      	ldr	r3, [pc, #24]	@ (80011c4 <MX_USART2_UART_Init+0x4c>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011ae:	4805      	ldr	r0, [pc, #20]	@ (80011c4 <MX_USART2_UART_Init+0x4c>)
 80011b0:	f002 fd72 	bl	8003c98 <HAL_UART_Init>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80011ba:	f7ff feb7 	bl	8000f2c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011be:	bf00      	nop
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	200004b8 	.word	0x200004b8
 80011c8:	40004400 	.word	0x40004400

080011cc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b08a      	sub	sp, #40	@ 0x28
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d4:	f107 0314 	add.w	r3, r7, #20
 80011d8:	2200      	movs	r2, #0
 80011da:	601a      	str	r2, [r3, #0]
 80011dc:	605a      	str	r2, [r3, #4]
 80011de:	609a      	str	r2, [r3, #8]
 80011e0:	60da      	str	r2, [r3, #12]
 80011e2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a19      	ldr	r2, [pc, #100]	@ (8001250 <HAL_UART_MspInit+0x84>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d12b      	bne.n	8001246 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011ee:	2300      	movs	r3, #0
 80011f0:	613b      	str	r3, [r7, #16]
 80011f2:	4b18      	ldr	r3, [pc, #96]	@ (8001254 <HAL_UART_MspInit+0x88>)
 80011f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011f6:	4a17      	ldr	r2, [pc, #92]	@ (8001254 <HAL_UART_MspInit+0x88>)
 80011f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80011fe:	4b15      	ldr	r3, [pc, #84]	@ (8001254 <HAL_UART_MspInit+0x88>)
 8001200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001202:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001206:	613b      	str	r3, [r7, #16]
 8001208:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800120a:	2300      	movs	r3, #0
 800120c:	60fb      	str	r3, [r7, #12]
 800120e:	4b11      	ldr	r3, [pc, #68]	@ (8001254 <HAL_UART_MspInit+0x88>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001212:	4a10      	ldr	r2, [pc, #64]	@ (8001254 <HAL_UART_MspInit+0x88>)
 8001214:	f043 0301 	orr.w	r3, r3, #1
 8001218:	6313      	str	r3, [r2, #48]	@ 0x30
 800121a:	4b0e      	ldr	r3, [pc, #56]	@ (8001254 <HAL_UART_MspInit+0x88>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121e:	f003 0301 	and.w	r3, r3, #1
 8001222:	60fb      	str	r3, [r7, #12]
 8001224:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001226:	230c      	movs	r3, #12
 8001228:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800122a:	2302      	movs	r3, #2
 800122c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122e:	2300      	movs	r3, #0
 8001230:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001232:	2303      	movs	r3, #3
 8001234:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001236:	2307      	movs	r3, #7
 8001238:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800123a:	f107 0314 	add.w	r3, r7, #20
 800123e:	4619      	mov	r1, r3
 8001240:	4805      	ldr	r0, [pc, #20]	@ (8001258 <HAL_UART_MspInit+0x8c>)
 8001242:	f000 fa0f 	bl	8001664 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001246:	bf00      	nop
 8001248:	3728      	adds	r7, #40	@ 0x28
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	40004400 	.word	0x40004400
 8001254:	40023800 	.word	0x40023800
 8001258:	40020000 	.word	0x40020000

0800125c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800125c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001294 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001260:	f7ff ff78 	bl	8001154 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001264:	480c      	ldr	r0, [pc, #48]	@ (8001298 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001266:	490d      	ldr	r1, [pc, #52]	@ (800129c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001268:	4a0d      	ldr	r2, [pc, #52]	@ (80012a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800126a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800126c:	e002      	b.n	8001274 <LoopCopyDataInit>

0800126e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800126e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001270:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001272:	3304      	adds	r3, #4

08001274 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001274:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001276:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001278:	d3f9      	bcc.n	800126e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800127a:	4a0a      	ldr	r2, [pc, #40]	@ (80012a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800127c:	4c0a      	ldr	r4, [pc, #40]	@ (80012a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800127e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001280:	e001      	b.n	8001286 <LoopFillZerobss>

08001282 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001282:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001284:	3204      	adds	r2, #4

08001286 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001286:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001288:	d3fb      	bcc.n	8001282 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800128a:	f00a fa51 	bl	800b730 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800128e:	f7ff fdbf 	bl	8000e10 <main>
  bx  lr    
 8001292:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001294:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001298:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800129c:	20000154 	.word	0x20000154
  ldr r2, =_sidata
 80012a0:	0800c230 	.word	0x0800c230
  ldr r2, =_sbss
 80012a4:	20000154 	.word	0x20000154
  ldr r4, =_ebss
 80012a8:	20005f84 	.word	0x20005f84

080012ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012ac:	e7fe      	b.n	80012ac <ADC_IRQHandler>
	...

080012b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012b4:	4b0e      	ldr	r3, [pc, #56]	@ (80012f0 <HAL_Init+0x40>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a0d      	ldr	r2, [pc, #52]	@ (80012f0 <HAL_Init+0x40>)
 80012ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012c0:	4b0b      	ldr	r3, [pc, #44]	@ (80012f0 <HAL_Init+0x40>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a0a      	ldr	r2, [pc, #40]	@ (80012f0 <HAL_Init+0x40>)
 80012c6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012cc:	4b08      	ldr	r3, [pc, #32]	@ (80012f0 <HAL_Init+0x40>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a07      	ldr	r2, [pc, #28]	@ (80012f0 <HAL_Init+0x40>)
 80012d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012d8:	2003      	movs	r0, #3
 80012da:	f000 f8fc 	bl	80014d6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012de:	200f      	movs	r0, #15
 80012e0:	f7ff fe56 	bl	8000f90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012e4:	f7ff fe28 	bl	8000f38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012e8:	2300      	movs	r3, #0
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	40023c00 	.word	0x40023c00

080012f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012f8:	4b06      	ldr	r3, [pc, #24]	@ (8001314 <HAL_IncTick+0x20>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	461a      	mov	r2, r3
 80012fe:	4b06      	ldr	r3, [pc, #24]	@ (8001318 <HAL_IncTick+0x24>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4413      	add	r3, r2
 8001304:	4a04      	ldr	r2, [pc, #16]	@ (8001318 <HAL_IncTick+0x24>)
 8001306:	6013      	str	r3, [r2, #0]
}
 8001308:	bf00      	nop
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr
 8001312:	bf00      	nop
 8001314:	2000000c 	.word	0x2000000c
 8001318:	20000500 	.word	0x20000500

0800131c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  return uwTick;
 8001320:	4b03      	ldr	r3, [pc, #12]	@ (8001330 <HAL_GetTick+0x14>)
 8001322:	681b      	ldr	r3, [r3, #0]
}
 8001324:	4618      	mov	r0, r3
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	20000500 	.word	0x20000500

08001334 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b084      	sub	sp, #16
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800133c:	f7ff ffee 	bl	800131c <HAL_GetTick>
 8001340:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800134c:	d005      	beq.n	800135a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800134e:	4b0a      	ldr	r3, [pc, #40]	@ (8001378 <HAL_Delay+0x44>)
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	461a      	mov	r2, r3
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	4413      	add	r3, r2
 8001358:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800135a:	bf00      	nop
 800135c:	f7ff ffde 	bl	800131c <HAL_GetTick>
 8001360:	4602      	mov	r2, r0
 8001362:	68bb      	ldr	r3, [r7, #8]
 8001364:	1ad3      	subs	r3, r2, r3
 8001366:	68fa      	ldr	r2, [r7, #12]
 8001368:	429a      	cmp	r2, r3
 800136a:	d8f7      	bhi.n	800135c <HAL_Delay+0x28>
  {
  }
}
 800136c:	bf00      	nop
 800136e:	bf00      	nop
 8001370:	3710      	adds	r7, #16
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	2000000c 	.word	0x2000000c

0800137c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800137c:	b480      	push	{r7}
 800137e:	b085      	sub	sp, #20
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	f003 0307 	and.w	r3, r3, #7
 800138a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800138c:	4b0c      	ldr	r3, [pc, #48]	@ (80013c0 <__NVIC_SetPriorityGrouping+0x44>)
 800138e:	68db      	ldr	r3, [r3, #12]
 8001390:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001392:	68ba      	ldr	r2, [r7, #8]
 8001394:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001398:	4013      	ands	r3, r2
 800139a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80013a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013ae:	4a04      	ldr	r2, [pc, #16]	@ (80013c0 <__NVIC_SetPriorityGrouping+0x44>)
 80013b0:	68bb      	ldr	r3, [r7, #8]
 80013b2:	60d3      	str	r3, [r2, #12]
}
 80013b4:	bf00      	nop
 80013b6:	3714      	adds	r7, #20
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr
 80013c0:	e000ed00 	.word	0xe000ed00

080013c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013c8:	4b04      	ldr	r3, [pc, #16]	@ (80013dc <__NVIC_GetPriorityGrouping+0x18>)
 80013ca:	68db      	ldr	r3, [r3, #12]
 80013cc:	0a1b      	lsrs	r3, r3, #8
 80013ce:	f003 0307 	and.w	r3, r3, #7
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	46bd      	mov	sp, r7
 80013d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013da:	4770      	bx	lr
 80013dc:	e000ed00 	.word	0xe000ed00

080013e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	4603      	mov	r3, r0
 80013e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	db0b      	blt.n	800140a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013f2:	79fb      	ldrb	r3, [r7, #7]
 80013f4:	f003 021f 	and.w	r2, r3, #31
 80013f8:	4907      	ldr	r1, [pc, #28]	@ (8001418 <__NVIC_EnableIRQ+0x38>)
 80013fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013fe:	095b      	lsrs	r3, r3, #5
 8001400:	2001      	movs	r0, #1
 8001402:	fa00 f202 	lsl.w	r2, r0, r2
 8001406:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800140a:	bf00      	nop
 800140c:	370c      	adds	r7, #12
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr
 8001416:	bf00      	nop
 8001418:	e000e100 	.word	0xe000e100

0800141c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800141c:	b480      	push	{r7}
 800141e:	b083      	sub	sp, #12
 8001420:	af00      	add	r7, sp, #0
 8001422:	4603      	mov	r3, r0
 8001424:	6039      	str	r1, [r7, #0]
 8001426:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001428:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800142c:	2b00      	cmp	r3, #0
 800142e:	db0a      	blt.n	8001446 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	b2da      	uxtb	r2, r3
 8001434:	490c      	ldr	r1, [pc, #48]	@ (8001468 <__NVIC_SetPriority+0x4c>)
 8001436:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800143a:	0112      	lsls	r2, r2, #4
 800143c:	b2d2      	uxtb	r2, r2
 800143e:	440b      	add	r3, r1
 8001440:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001444:	e00a      	b.n	800145c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	b2da      	uxtb	r2, r3
 800144a:	4908      	ldr	r1, [pc, #32]	@ (800146c <__NVIC_SetPriority+0x50>)
 800144c:	79fb      	ldrb	r3, [r7, #7]
 800144e:	f003 030f 	and.w	r3, r3, #15
 8001452:	3b04      	subs	r3, #4
 8001454:	0112      	lsls	r2, r2, #4
 8001456:	b2d2      	uxtb	r2, r2
 8001458:	440b      	add	r3, r1
 800145a:	761a      	strb	r2, [r3, #24]
}
 800145c:	bf00      	nop
 800145e:	370c      	adds	r7, #12
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr
 8001468:	e000e100 	.word	0xe000e100
 800146c:	e000ed00 	.word	0xe000ed00

08001470 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001470:	b480      	push	{r7}
 8001472:	b089      	sub	sp, #36	@ 0x24
 8001474:	af00      	add	r7, sp, #0
 8001476:	60f8      	str	r0, [r7, #12]
 8001478:	60b9      	str	r1, [r7, #8]
 800147a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	f003 0307 	and.w	r3, r3, #7
 8001482:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001484:	69fb      	ldr	r3, [r7, #28]
 8001486:	f1c3 0307 	rsb	r3, r3, #7
 800148a:	2b04      	cmp	r3, #4
 800148c:	bf28      	it	cs
 800148e:	2304      	movcs	r3, #4
 8001490:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001492:	69fb      	ldr	r3, [r7, #28]
 8001494:	3304      	adds	r3, #4
 8001496:	2b06      	cmp	r3, #6
 8001498:	d902      	bls.n	80014a0 <NVIC_EncodePriority+0x30>
 800149a:	69fb      	ldr	r3, [r7, #28]
 800149c:	3b03      	subs	r3, #3
 800149e:	e000      	b.n	80014a2 <NVIC_EncodePriority+0x32>
 80014a0:	2300      	movs	r3, #0
 80014a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014a4:	f04f 32ff 	mov.w	r2, #4294967295
 80014a8:	69bb      	ldr	r3, [r7, #24]
 80014aa:	fa02 f303 	lsl.w	r3, r2, r3
 80014ae:	43da      	mvns	r2, r3
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	401a      	ands	r2, r3
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014b8:	f04f 31ff 	mov.w	r1, #4294967295
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	fa01 f303 	lsl.w	r3, r1, r3
 80014c2:	43d9      	mvns	r1, r3
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014c8:	4313      	orrs	r3, r2
         );
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3724      	adds	r7, #36	@ 0x24
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr

080014d6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014d6:	b580      	push	{r7, lr}
 80014d8:	b082      	sub	sp, #8
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f7ff ff4c 	bl	800137c <__NVIC_SetPriorityGrouping>
}
 80014e4:	bf00      	nop
 80014e6:	3708      	adds	r7, #8
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}

080014ec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b086      	sub	sp, #24
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	4603      	mov	r3, r0
 80014f4:	60b9      	str	r1, [r7, #8]
 80014f6:	607a      	str	r2, [r7, #4]
 80014f8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014fa:	2300      	movs	r3, #0
 80014fc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014fe:	f7ff ff61 	bl	80013c4 <__NVIC_GetPriorityGrouping>
 8001502:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001504:	687a      	ldr	r2, [r7, #4]
 8001506:	68b9      	ldr	r1, [r7, #8]
 8001508:	6978      	ldr	r0, [r7, #20]
 800150a:	f7ff ffb1 	bl	8001470 <NVIC_EncodePriority>
 800150e:	4602      	mov	r2, r0
 8001510:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001514:	4611      	mov	r1, r2
 8001516:	4618      	mov	r0, r3
 8001518:	f7ff ff80 	bl	800141c <__NVIC_SetPriority>
}
 800151c:	bf00      	nop
 800151e:	3718      	adds	r7, #24
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}

08001524 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	4603      	mov	r3, r0
 800152c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800152e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001532:	4618      	mov	r0, r3
 8001534:	f7ff ff54 	bl	80013e0 <__NVIC_EnableIRQ>
}
 8001538:	bf00      	nop
 800153a:	3708      	adds	r7, #8
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}

08001540 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800154c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800154e:	f7ff fee5 	bl	800131c <HAL_GetTick>
 8001552:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800155a:	b2db      	uxtb	r3, r3
 800155c:	2b02      	cmp	r3, #2
 800155e:	d008      	beq.n	8001572 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2280      	movs	r2, #128	@ 0x80
 8001564:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2200      	movs	r2, #0
 800156a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800156e:	2301      	movs	r3, #1
 8001570:	e052      	b.n	8001618 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	681a      	ldr	r2, [r3, #0]
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f022 0216 	bic.w	r2, r2, #22
 8001580:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	695a      	ldr	r2, [r3, #20]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001590:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001596:	2b00      	cmp	r3, #0
 8001598:	d103      	bne.n	80015a2 <HAL_DMA_Abort+0x62>
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d007      	beq.n	80015b2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f022 0208 	bic.w	r2, r2, #8
 80015b0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	681a      	ldr	r2, [r3, #0]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f022 0201 	bic.w	r2, r2, #1
 80015c0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80015c2:	e013      	b.n	80015ec <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80015c4:	f7ff feaa 	bl	800131c <HAL_GetTick>
 80015c8:	4602      	mov	r2, r0
 80015ca:	68bb      	ldr	r3, [r7, #8]
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	2b05      	cmp	r3, #5
 80015d0:	d90c      	bls.n	80015ec <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2220      	movs	r2, #32
 80015d6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2203      	movs	r2, #3
 80015dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2200      	movs	r2, #0
 80015e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80015e8:	2303      	movs	r3, #3
 80015ea:	e015      	b.n	8001618 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 0301 	and.w	r3, r3, #1
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d1e4      	bne.n	80015c4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015fe:	223f      	movs	r2, #63	@ 0x3f
 8001600:	409a      	lsls	r2, r3
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2201      	movs	r2, #1
 800160a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2200      	movs	r2, #0
 8001612:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001616:	2300      	movs	r3, #0
}
 8001618:	4618      	mov	r0, r3
 800161a:	3710      	adds	r7, #16
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}

08001620 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800162e:	b2db      	uxtb	r3, r3
 8001630:	2b02      	cmp	r3, #2
 8001632:	d004      	beq.n	800163e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2280      	movs	r2, #128	@ 0x80
 8001638:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800163a:	2301      	movs	r3, #1
 800163c:	e00c      	b.n	8001658 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2205      	movs	r2, #5
 8001642:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f022 0201 	bic.w	r2, r2, #1
 8001654:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001656:	2300      	movs	r3, #0
}
 8001658:	4618      	mov	r0, r3
 800165a:	370c      	adds	r7, #12
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr

08001664 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001664:	b480      	push	{r7}
 8001666:	b089      	sub	sp, #36	@ 0x24
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
 800166c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800166e:	2300      	movs	r3, #0
 8001670:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001672:	2300      	movs	r3, #0
 8001674:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001676:	2300      	movs	r3, #0
 8001678:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800167a:	2300      	movs	r3, #0
 800167c:	61fb      	str	r3, [r7, #28]
 800167e:	e159      	b.n	8001934 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001680:	2201      	movs	r2, #1
 8001682:	69fb      	ldr	r3, [r7, #28]
 8001684:	fa02 f303 	lsl.w	r3, r2, r3
 8001688:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	697a      	ldr	r2, [r7, #20]
 8001690:	4013      	ands	r3, r2
 8001692:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001694:	693a      	ldr	r2, [r7, #16]
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	429a      	cmp	r2, r3
 800169a:	f040 8148 	bne.w	800192e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	f003 0303 	and.w	r3, r3, #3
 80016a6:	2b01      	cmp	r3, #1
 80016a8:	d005      	beq.n	80016b6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016b2:	2b02      	cmp	r3, #2
 80016b4:	d130      	bne.n	8001718 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	689b      	ldr	r3, [r3, #8]
 80016ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80016bc:	69fb      	ldr	r3, [r7, #28]
 80016be:	005b      	lsls	r3, r3, #1
 80016c0:	2203      	movs	r2, #3
 80016c2:	fa02 f303 	lsl.w	r3, r2, r3
 80016c6:	43db      	mvns	r3, r3
 80016c8:	69ba      	ldr	r2, [r7, #24]
 80016ca:	4013      	ands	r3, r2
 80016cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	68da      	ldr	r2, [r3, #12]
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	005b      	lsls	r3, r3, #1
 80016d6:	fa02 f303 	lsl.w	r3, r2, r3
 80016da:	69ba      	ldr	r2, [r7, #24]
 80016dc:	4313      	orrs	r3, r2
 80016de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	69ba      	ldr	r2, [r7, #24]
 80016e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016ec:	2201      	movs	r2, #1
 80016ee:	69fb      	ldr	r3, [r7, #28]
 80016f0:	fa02 f303 	lsl.w	r3, r2, r3
 80016f4:	43db      	mvns	r3, r3
 80016f6:	69ba      	ldr	r2, [r7, #24]
 80016f8:	4013      	ands	r3, r2
 80016fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	091b      	lsrs	r3, r3, #4
 8001702:	f003 0201 	and.w	r2, r3, #1
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	fa02 f303 	lsl.w	r3, r2, r3
 800170c:	69ba      	ldr	r2, [r7, #24]
 800170e:	4313      	orrs	r3, r2
 8001710:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	69ba      	ldr	r2, [r7, #24]
 8001716:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	f003 0303 	and.w	r3, r3, #3
 8001720:	2b03      	cmp	r3, #3
 8001722:	d017      	beq.n	8001754 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	68db      	ldr	r3, [r3, #12]
 8001728:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800172a:	69fb      	ldr	r3, [r7, #28]
 800172c:	005b      	lsls	r3, r3, #1
 800172e:	2203      	movs	r2, #3
 8001730:	fa02 f303 	lsl.w	r3, r2, r3
 8001734:	43db      	mvns	r3, r3
 8001736:	69ba      	ldr	r2, [r7, #24]
 8001738:	4013      	ands	r3, r2
 800173a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	689a      	ldr	r2, [r3, #8]
 8001740:	69fb      	ldr	r3, [r7, #28]
 8001742:	005b      	lsls	r3, r3, #1
 8001744:	fa02 f303 	lsl.w	r3, r2, r3
 8001748:	69ba      	ldr	r2, [r7, #24]
 800174a:	4313      	orrs	r3, r2
 800174c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	69ba      	ldr	r2, [r7, #24]
 8001752:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	f003 0303 	and.w	r3, r3, #3
 800175c:	2b02      	cmp	r3, #2
 800175e:	d123      	bne.n	80017a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001760:	69fb      	ldr	r3, [r7, #28]
 8001762:	08da      	lsrs	r2, r3, #3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	3208      	adds	r2, #8
 8001768:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800176c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800176e:	69fb      	ldr	r3, [r7, #28]
 8001770:	f003 0307 	and.w	r3, r3, #7
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	220f      	movs	r2, #15
 8001778:	fa02 f303 	lsl.w	r3, r2, r3
 800177c:	43db      	mvns	r3, r3
 800177e:	69ba      	ldr	r2, [r7, #24]
 8001780:	4013      	ands	r3, r2
 8001782:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	691a      	ldr	r2, [r3, #16]
 8001788:	69fb      	ldr	r3, [r7, #28]
 800178a:	f003 0307 	and.w	r3, r3, #7
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	fa02 f303 	lsl.w	r3, r2, r3
 8001794:	69ba      	ldr	r2, [r7, #24]
 8001796:	4313      	orrs	r3, r2
 8001798:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800179a:	69fb      	ldr	r3, [r7, #28]
 800179c:	08da      	lsrs	r2, r3, #3
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	3208      	adds	r2, #8
 80017a2:	69b9      	ldr	r1, [r7, #24]
 80017a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	005b      	lsls	r3, r3, #1
 80017b2:	2203      	movs	r2, #3
 80017b4:	fa02 f303 	lsl.w	r3, r2, r3
 80017b8:	43db      	mvns	r3, r3
 80017ba:	69ba      	ldr	r2, [r7, #24]
 80017bc:	4013      	ands	r3, r2
 80017be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	f003 0203 	and.w	r2, r3, #3
 80017c8:	69fb      	ldr	r3, [r7, #28]
 80017ca:	005b      	lsls	r3, r3, #1
 80017cc:	fa02 f303 	lsl.w	r3, r2, r3
 80017d0:	69ba      	ldr	r2, [r7, #24]
 80017d2:	4313      	orrs	r3, r2
 80017d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	69ba      	ldr	r2, [r7, #24]
 80017da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	f000 80a2 	beq.w	800192e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ea:	2300      	movs	r3, #0
 80017ec:	60fb      	str	r3, [r7, #12]
 80017ee:	4b57      	ldr	r3, [pc, #348]	@ (800194c <HAL_GPIO_Init+0x2e8>)
 80017f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017f2:	4a56      	ldr	r2, [pc, #344]	@ (800194c <HAL_GPIO_Init+0x2e8>)
 80017f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80017fa:	4b54      	ldr	r3, [pc, #336]	@ (800194c <HAL_GPIO_Init+0x2e8>)
 80017fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001802:	60fb      	str	r3, [r7, #12]
 8001804:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001806:	4a52      	ldr	r2, [pc, #328]	@ (8001950 <HAL_GPIO_Init+0x2ec>)
 8001808:	69fb      	ldr	r3, [r7, #28]
 800180a:	089b      	lsrs	r3, r3, #2
 800180c:	3302      	adds	r3, #2
 800180e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001812:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001814:	69fb      	ldr	r3, [r7, #28]
 8001816:	f003 0303 	and.w	r3, r3, #3
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	220f      	movs	r2, #15
 800181e:	fa02 f303 	lsl.w	r3, r2, r3
 8001822:	43db      	mvns	r3, r3
 8001824:	69ba      	ldr	r2, [r7, #24]
 8001826:	4013      	ands	r3, r2
 8001828:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	4a49      	ldr	r2, [pc, #292]	@ (8001954 <HAL_GPIO_Init+0x2f0>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d019      	beq.n	8001866 <HAL_GPIO_Init+0x202>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4a48      	ldr	r2, [pc, #288]	@ (8001958 <HAL_GPIO_Init+0x2f4>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d013      	beq.n	8001862 <HAL_GPIO_Init+0x1fe>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4a47      	ldr	r2, [pc, #284]	@ (800195c <HAL_GPIO_Init+0x2f8>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d00d      	beq.n	800185e <HAL_GPIO_Init+0x1fa>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	4a46      	ldr	r2, [pc, #280]	@ (8001960 <HAL_GPIO_Init+0x2fc>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d007      	beq.n	800185a <HAL_GPIO_Init+0x1f6>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4a45      	ldr	r2, [pc, #276]	@ (8001964 <HAL_GPIO_Init+0x300>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d101      	bne.n	8001856 <HAL_GPIO_Init+0x1f2>
 8001852:	2304      	movs	r3, #4
 8001854:	e008      	b.n	8001868 <HAL_GPIO_Init+0x204>
 8001856:	2307      	movs	r3, #7
 8001858:	e006      	b.n	8001868 <HAL_GPIO_Init+0x204>
 800185a:	2303      	movs	r3, #3
 800185c:	e004      	b.n	8001868 <HAL_GPIO_Init+0x204>
 800185e:	2302      	movs	r3, #2
 8001860:	e002      	b.n	8001868 <HAL_GPIO_Init+0x204>
 8001862:	2301      	movs	r3, #1
 8001864:	e000      	b.n	8001868 <HAL_GPIO_Init+0x204>
 8001866:	2300      	movs	r3, #0
 8001868:	69fa      	ldr	r2, [r7, #28]
 800186a:	f002 0203 	and.w	r2, r2, #3
 800186e:	0092      	lsls	r2, r2, #2
 8001870:	4093      	lsls	r3, r2
 8001872:	69ba      	ldr	r2, [r7, #24]
 8001874:	4313      	orrs	r3, r2
 8001876:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001878:	4935      	ldr	r1, [pc, #212]	@ (8001950 <HAL_GPIO_Init+0x2ec>)
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	089b      	lsrs	r3, r3, #2
 800187e:	3302      	adds	r3, #2
 8001880:	69ba      	ldr	r2, [r7, #24]
 8001882:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001886:	4b38      	ldr	r3, [pc, #224]	@ (8001968 <HAL_GPIO_Init+0x304>)
 8001888:	689b      	ldr	r3, [r3, #8]
 800188a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	43db      	mvns	r3, r3
 8001890:	69ba      	ldr	r2, [r7, #24]
 8001892:	4013      	ands	r3, r2
 8001894:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d003      	beq.n	80018aa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80018a2:	69ba      	ldr	r2, [r7, #24]
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	4313      	orrs	r3, r2
 80018a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80018aa:	4a2f      	ldr	r2, [pc, #188]	@ (8001968 <HAL_GPIO_Init+0x304>)
 80018ac:	69bb      	ldr	r3, [r7, #24]
 80018ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80018b0:	4b2d      	ldr	r3, [pc, #180]	@ (8001968 <HAL_GPIO_Init+0x304>)
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	43db      	mvns	r3, r3
 80018ba:	69ba      	ldr	r2, [r7, #24]
 80018bc:	4013      	ands	r3, r2
 80018be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d003      	beq.n	80018d4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80018cc:	69ba      	ldr	r2, [r7, #24]
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	4313      	orrs	r3, r2
 80018d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80018d4:	4a24      	ldr	r2, [pc, #144]	@ (8001968 <HAL_GPIO_Init+0x304>)
 80018d6:	69bb      	ldr	r3, [r7, #24]
 80018d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80018da:	4b23      	ldr	r3, [pc, #140]	@ (8001968 <HAL_GPIO_Init+0x304>)
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	43db      	mvns	r3, r3
 80018e4:	69ba      	ldr	r2, [r7, #24]
 80018e6:	4013      	ands	r3, r2
 80018e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d003      	beq.n	80018fe <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80018f6:	69ba      	ldr	r2, [r7, #24]
 80018f8:	693b      	ldr	r3, [r7, #16]
 80018fa:	4313      	orrs	r3, r2
 80018fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80018fe:	4a1a      	ldr	r2, [pc, #104]	@ (8001968 <HAL_GPIO_Init+0x304>)
 8001900:	69bb      	ldr	r3, [r7, #24]
 8001902:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001904:	4b18      	ldr	r3, [pc, #96]	@ (8001968 <HAL_GPIO_Init+0x304>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	43db      	mvns	r3, r3
 800190e:	69ba      	ldr	r2, [r7, #24]
 8001910:	4013      	ands	r3, r2
 8001912:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800191c:	2b00      	cmp	r3, #0
 800191e:	d003      	beq.n	8001928 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001920:	69ba      	ldr	r2, [r7, #24]
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	4313      	orrs	r3, r2
 8001926:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001928:	4a0f      	ldr	r2, [pc, #60]	@ (8001968 <HAL_GPIO_Init+0x304>)
 800192a:	69bb      	ldr	r3, [r7, #24]
 800192c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	3301      	adds	r3, #1
 8001932:	61fb      	str	r3, [r7, #28]
 8001934:	69fb      	ldr	r3, [r7, #28]
 8001936:	2b0f      	cmp	r3, #15
 8001938:	f67f aea2 	bls.w	8001680 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800193c:	bf00      	nop
 800193e:	bf00      	nop
 8001940:	3724      	adds	r7, #36	@ 0x24
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	40023800 	.word	0x40023800
 8001950:	40013800 	.word	0x40013800
 8001954:	40020000 	.word	0x40020000
 8001958:	40020400 	.word	0x40020400
 800195c:	40020800 	.word	0x40020800
 8001960:	40020c00 	.word	0x40020c00
 8001964:	40021000 	.word	0x40021000
 8001968:	40013c00 	.word	0x40013c00

0800196c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800196c:	b480      	push	{r7}
 800196e:	b085      	sub	sp, #20
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
 8001974:	460b      	mov	r3, r1
 8001976:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	691a      	ldr	r2, [r3, #16]
 800197c:	887b      	ldrh	r3, [r7, #2]
 800197e:	4013      	ands	r3, r2
 8001980:	2b00      	cmp	r3, #0
 8001982:	d002      	beq.n	800198a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001984:	2301      	movs	r3, #1
 8001986:	73fb      	strb	r3, [r7, #15]
 8001988:	e001      	b.n	800198e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800198a:	2300      	movs	r3, #0
 800198c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800198e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001990:	4618      	mov	r0, r3
 8001992:	3714      	adds	r7, #20
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr

0800199c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
 80019a4:	460b      	mov	r3, r1
 80019a6:	807b      	strh	r3, [r7, #2]
 80019a8:	4613      	mov	r3, r2
 80019aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80019ac:	787b      	ldrb	r3, [r7, #1]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d003      	beq.n	80019ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019b2:	887a      	ldrh	r2, [r7, #2]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80019b8:	e003      	b.n	80019c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80019ba:	887b      	ldrh	r3, [r7, #2]
 80019bc:	041a      	lsls	r2, r3, #16
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	619a      	str	r2, [r3, #24]
}
 80019c2:	bf00      	nop
 80019c4:	370c      	adds	r7, #12
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr

080019ce <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80019ce:	b480      	push	{r7}
 80019d0:	b085      	sub	sp, #20
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	6078      	str	r0, [r7, #4]
 80019d6:	460b      	mov	r3, r1
 80019d8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	695b      	ldr	r3, [r3, #20]
 80019de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80019e0:	887a      	ldrh	r2, [r7, #2]
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	4013      	ands	r3, r2
 80019e6:	041a      	lsls	r2, r3, #16
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	43d9      	mvns	r1, r3
 80019ec:	887b      	ldrh	r3, [r7, #2]
 80019ee:	400b      	ands	r3, r1
 80019f0:	431a      	orrs	r2, r3
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	619a      	str	r2, [r3, #24]
}
 80019f6:	bf00      	nop
 80019f8:	3714      	adds	r7, #20
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr

08001a02 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001a02:	b580      	push	{r7, lr}
 8001a04:	b086      	sub	sp, #24
 8001a06:	af02      	add	r7, sp, #8
 8001a08:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d101      	bne.n	8001a14 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001a10:	2301      	movs	r3, #1
 8001a12:	e101      	b.n	8001c18 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d106      	bne.n	8001a34 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2200      	movs	r2, #0
 8001a2a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001a2e:	6878      	ldr	r0, [r7, #4]
 8001a30:	f009 fae8 	bl	800b004 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2203      	movs	r2, #3
 8001a38:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001a42:	d102      	bne.n	8001a4a <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2200      	movs	r2, #0
 8001a48:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f003 faa5 	bl	8004f9e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6818      	ldr	r0, [r3, #0]
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	7c1a      	ldrb	r2, [r3, #16]
 8001a5c:	f88d 2000 	strb.w	r2, [sp]
 8001a60:	3304      	adds	r3, #4
 8001a62:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a64:	f003 f984 	bl	8004d70 <USB_CoreInit>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d005      	beq.n	8001a7a <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2202      	movs	r2, #2
 8001a72:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	e0ce      	b.n	8001c18 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	2100      	movs	r1, #0
 8001a80:	4618      	mov	r0, r3
 8001a82:	f003 fa9d 	bl	8004fc0 <USB_SetCurrentMode>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d005      	beq.n	8001a98 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2202      	movs	r2, #2
 8001a90:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001a94:	2301      	movs	r3, #1
 8001a96:	e0bf      	b.n	8001c18 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a98:	2300      	movs	r3, #0
 8001a9a:	73fb      	strb	r3, [r7, #15]
 8001a9c:	e04a      	b.n	8001b34 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001a9e:	7bfa      	ldrb	r2, [r7, #15]
 8001aa0:	6879      	ldr	r1, [r7, #4]
 8001aa2:	4613      	mov	r3, r2
 8001aa4:	00db      	lsls	r3, r3, #3
 8001aa6:	4413      	add	r3, r2
 8001aa8:	009b      	lsls	r3, r3, #2
 8001aaa:	440b      	add	r3, r1
 8001aac:	3315      	adds	r3, #21
 8001aae:	2201      	movs	r2, #1
 8001ab0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001ab2:	7bfa      	ldrb	r2, [r7, #15]
 8001ab4:	6879      	ldr	r1, [r7, #4]
 8001ab6:	4613      	mov	r3, r2
 8001ab8:	00db      	lsls	r3, r3, #3
 8001aba:	4413      	add	r3, r2
 8001abc:	009b      	lsls	r3, r3, #2
 8001abe:	440b      	add	r3, r1
 8001ac0:	3314      	adds	r3, #20
 8001ac2:	7bfa      	ldrb	r2, [r7, #15]
 8001ac4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001ac6:	7bfa      	ldrb	r2, [r7, #15]
 8001ac8:	7bfb      	ldrb	r3, [r7, #15]
 8001aca:	b298      	uxth	r0, r3
 8001acc:	6879      	ldr	r1, [r7, #4]
 8001ace:	4613      	mov	r3, r2
 8001ad0:	00db      	lsls	r3, r3, #3
 8001ad2:	4413      	add	r3, r2
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	440b      	add	r3, r1
 8001ad8:	332e      	adds	r3, #46	@ 0x2e
 8001ada:	4602      	mov	r2, r0
 8001adc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001ade:	7bfa      	ldrb	r2, [r7, #15]
 8001ae0:	6879      	ldr	r1, [r7, #4]
 8001ae2:	4613      	mov	r3, r2
 8001ae4:	00db      	lsls	r3, r3, #3
 8001ae6:	4413      	add	r3, r2
 8001ae8:	009b      	lsls	r3, r3, #2
 8001aea:	440b      	add	r3, r1
 8001aec:	3318      	adds	r3, #24
 8001aee:	2200      	movs	r2, #0
 8001af0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001af2:	7bfa      	ldrb	r2, [r7, #15]
 8001af4:	6879      	ldr	r1, [r7, #4]
 8001af6:	4613      	mov	r3, r2
 8001af8:	00db      	lsls	r3, r3, #3
 8001afa:	4413      	add	r3, r2
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	440b      	add	r3, r1
 8001b00:	331c      	adds	r3, #28
 8001b02:	2200      	movs	r2, #0
 8001b04:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001b06:	7bfa      	ldrb	r2, [r7, #15]
 8001b08:	6879      	ldr	r1, [r7, #4]
 8001b0a:	4613      	mov	r3, r2
 8001b0c:	00db      	lsls	r3, r3, #3
 8001b0e:	4413      	add	r3, r2
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	440b      	add	r3, r1
 8001b14:	3320      	adds	r3, #32
 8001b16:	2200      	movs	r2, #0
 8001b18:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001b1a:	7bfa      	ldrb	r2, [r7, #15]
 8001b1c:	6879      	ldr	r1, [r7, #4]
 8001b1e:	4613      	mov	r3, r2
 8001b20:	00db      	lsls	r3, r3, #3
 8001b22:	4413      	add	r3, r2
 8001b24:	009b      	lsls	r3, r3, #2
 8001b26:	440b      	add	r3, r1
 8001b28:	3324      	adds	r3, #36	@ 0x24
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b2e:	7bfb      	ldrb	r3, [r7, #15]
 8001b30:	3301      	adds	r3, #1
 8001b32:	73fb      	strb	r3, [r7, #15]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	791b      	ldrb	r3, [r3, #4]
 8001b38:	7bfa      	ldrb	r2, [r7, #15]
 8001b3a:	429a      	cmp	r2, r3
 8001b3c:	d3af      	bcc.n	8001a9e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b3e:	2300      	movs	r3, #0
 8001b40:	73fb      	strb	r3, [r7, #15]
 8001b42:	e044      	b.n	8001bce <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001b44:	7bfa      	ldrb	r2, [r7, #15]
 8001b46:	6879      	ldr	r1, [r7, #4]
 8001b48:	4613      	mov	r3, r2
 8001b4a:	00db      	lsls	r3, r3, #3
 8001b4c:	4413      	add	r3, r2
 8001b4e:	009b      	lsls	r3, r3, #2
 8001b50:	440b      	add	r3, r1
 8001b52:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001b56:	2200      	movs	r2, #0
 8001b58:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001b5a:	7bfa      	ldrb	r2, [r7, #15]
 8001b5c:	6879      	ldr	r1, [r7, #4]
 8001b5e:	4613      	mov	r3, r2
 8001b60:	00db      	lsls	r3, r3, #3
 8001b62:	4413      	add	r3, r2
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	440b      	add	r3, r1
 8001b68:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001b6c:	7bfa      	ldrb	r2, [r7, #15]
 8001b6e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001b70:	7bfa      	ldrb	r2, [r7, #15]
 8001b72:	6879      	ldr	r1, [r7, #4]
 8001b74:	4613      	mov	r3, r2
 8001b76:	00db      	lsls	r3, r3, #3
 8001b78:	4413      	add	r3, r2
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	440b      	add	r3, r1
 8001b7e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001b82:	2200      	movs	r2, #0
 8001b84:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001b86:	7bfa      	ldrb	r2, [r7, #15]
 8001b88:	6879      	ldr	r1, [r7, #4]
 8001b8a:	4613      	mov	r3, r2
 8001b8c:	00db      	lsls	r3, r3, #3
 8001b8e:	4413      	add	r3, r2
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	440b      	add	r3, r1
 8001b94:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001b98:	2200      	movs	r2, #0
 8001b9a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001b9c:	7bfa      	ldrb	r2, [r7, #15]
 8001b9e:	6879      	ldr	r1, [r7, #4]
 8001ba0:	4613      	mov	r3, r2
 8001ba2:	00db      	lsls	r3, r3, #3
 8001ba4:	4413      	add	r3, r2
 8001ba6:	009b      	lsls	r3, r3, #2
 8001ba8:	440b      	add	r3, r1
 8001baa:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001bae:	2200      	movs	r2, #0
 8001bb0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001bb2:	7bfa      	ldrb	r2, [r7, #15]
 8001bb4:	6879      	ldr	r1, [r7, #4]
 8001bb6:	4613      	mov	r3, r2
 8001bb8:	00db      	lsls	r3, r3, #3
 8001bba:	4413      	add	r3, r2
 8001bbc:	009b      	lsls	r3, r3, #2
 8001bbe:	440b      	add	r3, r1
 8001bc0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001bc8:	7bfb      	ldrb	r3, [r7, #15]
 8001bca:	3301      	adds	r3, #1
 8001bcc:	73fb      	strb	r3, [r7, #15]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	791b      	ldrb	r3, [r3, #4]
 8001bd2:	7bfa      	ldrb	r2, [r7, #15]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d3b5      	bcc.n	8001b44 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6818      	ldr	r0, [r3, #0]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	7c1a      	ldrb	r2, [r3, #16]
 8001be0:	f88d 2000 	strb.w	r2, [sp]
 8001be4:	3304      	adds	r3, #4
 8001be6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001be8:	f003 fa36 	bl	8005058 <USB_DevInit>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d005      	beq.n	8001bfe <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2202      	movs	r2, #2
 8001bf6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e00c      	b.n	8001c18 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2200      	movs	r2, #0
 8001c02:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2201      	movs	r2, #1
 8001c08:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4618      	mov	r0, r3
 8001c12:	f004 fa80 	bl	8006116 <USB_DevDisconnect>

  return HAL_OK;
 8001c16:	2300      	movs	r3, #0
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	3710      	adds	r7, #16
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}

08001c20 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b084      	sub	sp, #16
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	d101      	bne.n	8001c3c <HAL_PCD_Start+0x1c>
 8001c38:	2302      	movs	r3, #2
 8001c3a:	e022      	b.n	8001c82 <HAL_PCD_Start+0x62>
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2201      	movs	r2, #1
 8001c40:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	68db      	ldr	r3, [r3, #12]
 8001c48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d009      	beq.n	8001c64 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d105      	bne.n	8001c64 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c5c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f003 f987 	bl	8004f7c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4618      	mov	r0, r3
 8001c74:	f004 fa2e 	bl	80060d4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001c80:	2300      	movs	r3, #0
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3710      	adds	r7, #16
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}

08001c8a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001c8a:	b590      	push	{r4, r7, lr}
 8001c8c:	b08d      	sub	sp, #52	@ 0x34
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001c98:	6a3b      	ldr	r3, [r7, #32]
 8001c9a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f004 faec 	bl	800627e <USB_GetMode>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	f040 848c 	bne.w	80025c6 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f004 fa50 	bl	8006158 <USB_ReadInterrupts>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	f000 8482 	beq.w	80025c4 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001cc0:	69fb      	ldr	r3, [r7, #28]
 8001cc2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001cc6:	689b      	ldr	r3, [r3, #8]
 8001cc8:	0a1b      	lsrs	r3, r3, #8
 8001cca:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f004 fa3d 	bl	8006158 <USB_ReadInterrupts>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	f003 0302 	and.w	r3, r3, #2
 8001ce4:	2b02      	cmp	r3, #2
 8001ce6:	d107      	bne.n	8001cf8 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	695a      	ldr	r2, [r3, #20]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f002 0202 	and.w	r2, r2, #2
 8001cf6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f004 fa2b 	bl	8006158 <USB_ReadInterrupts>
 8001d02:	4603      	mov	r3, r0
 8001d04:	f003 0310 	and.w	r3, r3, #16
 8001d08:	2b10      	cmp	r3, #16
 8001d0a:	d161      	bne.n	8001dd0 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	699a      	ldr	r2, [r3, #24]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f022 0210 	bic.w	r2, r2, #16
 8001d1a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001d1c:	6a3b      	ldr	r3, [r7, #32]
 8001d1e:	6a1b      	ldr	r3, [r3, #32]
 8001d20:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001d22:	69bb      	ldr	r3, [r7, #24]
 8001d24:	f003 020f 	and.w	r2, r3, #15
 8001d28:	4613      	mov	r3, r2
 8001d2a:	00db      	lsls	r3, r3, #3
 8001d2c:	4413      	add	r3, r2
 8001d2e:	009b      	lsls	r3, r3, #2
 8001d30:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001d34:	687a      	ldr	r2, [r7, #4]
 8001d36:	4413      	add	r3, r2
 8001d38:	3304      	adds	r3, #4
 8001d3a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001d3c:	69bb      	ldr	r3, [r7, #24]
 8001d3e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001d42:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001d46:	d124      	bne.n	8001d92 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001d48:	69ba      	ldr	r2, [r7, #24]
 8001d4a:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001d4e:	4013      	ands	r3, r2
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d035      	beq.n	8001dc0 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001d58:	69bb      	ldr	r3, [r7, #24]
 8001d5a:	091b      	lsrs	r3, r3, #4
 8001d5c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001d5e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d62:	b29b      	uxth	r3, r3
 8001d64:	461a      	mov	r2, r3
 8001d66:	6a38      	ldr	r0, [r7, #32]
 8001d68:	f004 f862 	bl	8005e30 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	68da      	ldr	r2, [r3, #12]
 8001d70:	69bb      	ldr	r3, [r7, #24]
 8001d72:	091b      	lsrs	r3, r3, #4
 8001d74:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d78:	441a      	add	r2, r3
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	695a      	ldr	r2, [r3, #20]
 8001d82:	69bb      	ldr	r3, [r7, #24]
 8001d84:	091b      	lsrs	r3, r3, #4
 8001d86:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d8a:	441a      	add	r2, r3
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	615a      	str	r2, [r3, #20]
 8001d90:	e016      	b.n	8001dc0 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001d92:	69bb      	ldr	r3, [r7, #24]
 8001d94:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001d98:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001d9c:	d110      	bne.n	8001dc0 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001da4:	2208      	movs	r2, #8
 8001da6:	4619      	mov	r1, r3
 8001da8:	6a38      	ldr	r0, [r7, #32]
 8001daa:	f004 f841 	bl	8005e30 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	695a      	ldr	r2, [r3, #20]
 8001db2:	69bb      	ldr	r3, [r7, #24]
 8001db4:	091b      	lsrs	r3, r3, #4
 8001db6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001dba:	441a      	add	r2, r3
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	699a      	ldr	r2, [r3, #24]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f042 0210 	orr.w	r2, r2, #16
 8001dce:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f004 f9bf 	bl	8006158 <USB_ReadInterrupts>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001de0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001de4:	f040 80a7 	bne.w	8001f36 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001de8:	2300      	movs	r3, #0
 8001dea:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4618      	mov	r0, r3
 8001df2:	f004 f9c4 	bl	800617e <USB_ReadDevAllOutEpInterrupt>
 8001df6:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001df8:	e099      	b.n	8001f2e <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001dfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dfc:	f003 0301 	and.w	r3, r3, #1
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	f000 808e 	beq.w	8001f22 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e0c:	b2d2      	uxtb	r2, r2
 8001e0e:	4611      	mov	r1, r2
 8001e10:	4618      	mov	r0, r3
 8001e12:	f004 f9e8 	bl	80061e6 <USB_ReadDevOutEPInterrupt>
 8001e16:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001e18:	693b      	ldr	r3, [r7, #16]
 8001e1a:	f003 0301 	and.w	r3, r3, #1
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d00c      	beq.n	8001e3c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e24:	015a      	lsls	r2, r3, #5
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	4413      	add	r3, r2
 8001e2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e2e:	461a      	mov	r2, r3
 8001e30:	2301      	movs	r3, #1
 8001e32:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001e34:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	f000 fea4 	bl	8002b84 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	f003 0308 	and.w	r3, r3, #8
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d00c      	beq.n	8001e60 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e48:	015a      	lsls	r2, r3, #5
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	4413      	add	r3, r2
 8001e4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e52:	461a      	mov	r2, r3
 8001e54:	2308      	movs	r3, #8
 8001e56:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001e58:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f000 ff7a 	bl	8002d54 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	f003 0310 	and.w	r3, r3, #16
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d008      	beq.n	8001e7c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e6c:	015a      	lsls	r2, r3, #5
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	4413      	add	r3, r2
 8001e72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e76:	461a      	mov	r2, r3
 8001e78:	2310      	movs	r3, #16
 8001e7a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	f003 0302 	and.w	r3, r3, #2
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d030      	beq.n	8001ee8 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001e86:	6a3b      	ldr	r3, [r7, #32]
 8001e88:	695b      	ldr	r3, [r3, #20]
 8001e8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e8e:	2b80      	cmp	r3, #128	@ 0x80
 8001e90:	d109      	bne.n	8001ea6 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001e92:	69fb      	ldr	r3, [r7, #28]
 8001e94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	69fa      	ldr	r2, [r7, #28]
 8001e9c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001ea0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ea4:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001ea6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ea8:	4613      	mov	r3, r2
 8001eaa:	00db      	lsls	r3, r3, #3
 8001eac:	4413      	add	r3, r2
 8001eae:	009b      	lsls	r3, r3, #2
 8001eb0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001eb4:	687a      	ldr	r2, [r7, #4]
 8001eb6:	4413      	add	r3, r2
 8001eb8:	3304      	adds	r3, #4
 8001eba:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	78db      	ldrb	r3, [r3, #3]
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d108      	bne.n	8001ed6 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	4619      	mov	r1, r3
 8001ed0:	6878      	ldr	r0, [r7, #4]
 8001ed2:	f009 f993 	bl	800b1fc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed8:	015a      	lsls	r2, r3, #5
 8001eda:	69fb      	ldr	r3, [r7, #28]
 8001edc:	4413      	add	r3, r2
 8001ede:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001ee2:	461a      	mov	r2, r3
 8001ee4:	2302      	movs	r3, #2
 8001ee6:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001ee8:	693b      	ldr	r3, [r7, #16]
 8001eea:	f003 0320 	and.w	r3, r3, #32
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d008      	beq.n	8001f04 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef4:	015a      	lsls	r2, r3, #5
 8001ef6:	69fb      	ldr	r3, [r7, #28]
 8001ef8:	4413      	add	r3, r2
 8001efa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001efe:	461a      	mov	r2, r3
 8001f00:	2320      	movs	r3, #32
 8001f02:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d009      	beq.n	8001f22 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f10:	015a      	lsls	r2, r3, #5
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	4413      	add	r3, r2
 8001f16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001f1a:	461a      	mov	r2, r3
 8001f1c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f20:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f24:	3301      	adds	r3, #1
 8001f26:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001f28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f2a:	085b      	lsrs	r3, r3, #1
 8001f2c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	f47f af62 	bne.w	8001dfa <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f004 f90c 	bl	8006158 <USB_ReadInterrupts>
 8001f40:	4603      	mov	r3, r0
 8001f42:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f46:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001f4a:	f040 80db 	bne.w	8002104 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4618      	mov	r0, r3
 8001f54:	f004 f92d 	bl	80061b2 <USB_ReadDevAllInEpInterrupt>
 8001f58:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001f5e:	e0cd      	b.n	80020fc <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f62:	f003 0301 	and.w	r3, r3, #1
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	f000 80c2 	beq.w	80020f0 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f72:	b2d2      	uxtb	r2, r2
 8001f74:	4611      	mov	r1, r2
 8001f76:	4618      	mov	r0, r3
 8001f78:	f004 f953 	bl	8006222 <USB_ReadDevInEPInterrupt>
 8001f7c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	f003 0301 	and.w	r3, r3, #1
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d057      	beq.n	8002038 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f8a:	f003 030f 	and.w	r3, r3, #15
 8001f8e:	2201      	movs	r2, #1
 8001f90:	fa02 f303 	lsl.w	r3, r2, r3
 8001f94:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001f96:	69fb      	ldr	r3, [r7, #28]
 8001f98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001f9c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	43db      	mvns	r3, r3
 8001fa2:	69f9      	ldr	r1, [r7, #28]
 8001fa4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001fa8:	4013      	ands	r3, r2
 8001faa:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fae:	015a      	lsls	r2, r3, #5
 8001fb0:	69fb      	ldr	r3, [r7, #28]
 8001fb2:	4413      	add	r3, r2
 8001fb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001fb8:	461a      	mov	r2, r3
 8001fba:	2301      	movs	r3, #1
 8001fbc:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	799b      	ldrb	r3, [r3, #6]
 8001fc2:	2b01      	cmp	r3, #1
 8001fc4:	d132      	bne.n	800202c <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001fc6:	6879      	ldr	r1, [r7, #4]
 8001fc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fca:	4613      	mov	r3, r2
 8001fcc:	00db      	lsls	r3, r3, #3
 8001fce:	4413      	add	r3, r2
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	440b      	add	r3, r1
 8001fd4:	3320      	adds	r3, #32
 8001fd6:	6819      	ldr	r1, [r3, #0]
 8001fd8:	6878      	ldr	r0, [r7, #4]
 8001fda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fdc:	4613      	mov	r3, r2
 8001fde:	00db      	lsls	r3, r3, #3
 8001fe0:	4413      	add	r3, r2
 8001fe2:	009b      	lsls	r3, r3, #2
 8001fe4:	4403      	add	r3, r0
 8001fe6:	331c      	adds	r3, #28
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4419      	add	r1, r3
 8001fec:	6878      	ldr	r0, [r7, #4]
 8001fee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ff0:	4613      	mov	r3, r2
 8001ff2:	00db      	lsls	r3, r3, #3
 8001ff4:	4413      	add	r3, r2
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	4403      	add	r3, r0
 8001ffa:	3320      	adds	r3, #32
 8001ffc:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002000:	2b00      	cmp	r3, #0
 8002002:	d113      	bne.n	800202c <HAL_PCD_IRQHandler+0x3a2>
 8002004:	6879      	ldr	r1, [r7, #4]
 8002006:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002008:	4613      	mov	r3, r2
 800200a:	00db      	lsls	r3, r3, #3
 800200c:	4413      	add	r3, r2
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	440b      	add	r3, r1
 8002012:	3324      	adds	r3, #36	@ 0x24
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d108      	bne.n	800202c <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6818      	ldr	r0, [r3, #0]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002024:	461a      	mov	r2, r3
 8002026:	2101      	movs	r1, #1
 8002028:	f004 f95a 	bl	80062e0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800202c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800202e:	b2db      	uxtb	r3, r3
 8002030:	4619      	mov	r1, r3
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f009 f867 	bl	800b106 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	f003 0308 	and.w	r3, r3, #8
 800203e:	2b00      	cmp	r3, #0
 8002040:	d008      	beq.n	8002054 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002044:	015a      	lsls	r2, r3, #5
 8002046:	69fb      	ldr	r3, [r7, #28]
 8002048:	4413      	add	r3, r2
 800204a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800204e:	461a      	mov	r2, r3
 8002050:	2308      	movs	r3, #8
 8002052:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	f003 0310 	and.w	r3, r3, #16
 800205a:	2b00      	cmp	r3, #0
 800205c:	d008      	beq.n	8002070 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800205e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002060:	015a      	lsls	r2, r3, #5
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	4413      	add	r3, r2
 8002066:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800206a:	461a      	mov	r2, r3
 800206c:	2310      	movs	r3, #16
 800206e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002070:	693b      	ldr	r3, [r7, #16]
 8002072:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002076:	2b00      	cmp	r3, #0
 8002078:	d008      	beq.n	800208c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800207a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800207c:	015a      	lsls	r2, r3, #5
 800207e:	69fb      	ldr	r3, [r7, #28]
 8002080:	4413      	add	r3, r2
 8002082:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002086:	461a      	mov	r2, r3
 8002088:	2340      	movs	r3, #64	@ 0x40
 800208a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	f003 0302 	and.w	r3, r3, #2
 8002092:	2b00      	cmp	r3, #0
 8002094:	d023      	beq.n	80020de <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002096:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002098:	6a38      	ldr	r0, [r7, #32]
 800209a:	f003 f941 	bl	8005320 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800209e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020a0:	4613      	mov	r3, r2
 80020a2:	00db      	lsls	r3, r3, #3
 80020a4:	4413      	add	r3, r2
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	3310      	adds	r3, #16
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	4413      	add	r3, r2
 80020ae:	3304      	adds	r3, #4
 80020b0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	78db      	ldrb	r3, [r3, #3]
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d108      	bne.n	80020cc <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	2200      	movs	r2, #0
 80020be:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80020c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	4619      	mov	r1, r3
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	f009 f8aa 	bl	800b220 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80020cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ce:	015a      	lsls	r2, r3, #5
 80020d0:	69fb      	ldr	r3, [r7, #28]
 80020d2:	4413      	add	r3, r2
 80020d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80020d8:	461a      	mov	r2, r3
 80020da:	2302      	movs	r3, #2
 80020dc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d003      	beq.n	80020f0 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80020e8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f000 fcbd 	bl	8002a6a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80020f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f2:	3301      	adds	r3, #1
 80020f4:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80020f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020f8:	085b      	lsrs	r3, r3, #1
 80020fa:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80020fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020fe:	2b00      	cmp	r3, #0
 8002100:	f47f af2e 	bne.w	8001f60 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4618      	mov	r0, r3
 800210a:	f004 f825 	bl	8006158 <USB_ReadInterrupts>
 800210e:	4603      	mov	r3, r0
 8002110:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002114:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002118:	d122      	bne.n	8002160 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800211a:	69fb      	ldr	r3, [r7, #28]
 800211c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	69fa      	ldr	r2, [r7, #28]
 8002124:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002128:	f023 0301 	bic.w	r3, r3, #1
 800212c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002134:	2b01      	cmp	r3, #1
 8002136:	d108      	bne.n	800214a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2200      	movs	r2, #0
 800213c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002140:	2100      	movs	r1, #0
 8002142:	6878      	ldr	r0, [r7, #4]
 8002144:	f000 fea4 	bl	8002e90 <HAL_PCDEx_LPM_Callback>
 8002148:	e002      	b.n	8002150 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f009 f848 	bl	800b1e0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	695a      	ldr	r2, [r3, #20]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800215e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4618      	mov	r0, r3
 8002166:	f003 fff7 	bl	8006158 <USB_ReadInterrupts>
 800216a:	4603      	mov	r3, r0
 800216c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002170:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002174:	d112      	bne.n	800219c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002176:	69fb      	ldr	r3, [r7, #28]
 8002178:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	f003 0301 	and.w	r3, r3, #1
 8002182:	2b01      	cmp	r3, #1
 8002184:	d102      	bne.n	800218c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002186:	6878      	ldr	r0, [r7, #4]
 8002188:	f009 f804 	bl	800b194 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	695a      	ldr	r2, [r3, #20]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800219a:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4618      	mov	r0, r3
 80021a2:	f003 ffd9 	bl	8006158 <USB_ReadInterrupts>
 80021a6:	4603      	mov	r3, r0
 80021a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80021b0:	f040 80b7 	bne.w	8002322 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	69fa      	ldr	r2, [r7, #28]
 80021be:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80021c2:	f023 0301 	bic.w	r3, r3, #1
 80021c6:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	2110      	movs	r1, #16
 80021ce:	4618      	mov	r0, r3
 80021d0:	f003 f8a6 	bl	8005320 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021d4:	2300      	movs	r3, #0
 80021d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80021d8:	e046      	b.n	8002268 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80021da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021dc:	015a      	lsls	r2, r3, #5
 80021de:	69fb      	ldr	r3, [r7, #28]
 80021e0:	4413      	add	r3, r2
 80021e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80021e6:	461a      	mov	r2, r3
 80021e8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80021ec:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80021ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021f0:	015a      	lsls	r2, r3, #5
 80021f2:	69fb      	ldr	r3, [r7, #28]
 80021f4:	4413      	add	r3, r2
 80021f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80021fe:	0151      	lsls	r1, r2, #5
 8002200:	69fa      	ldr	r2, [r7, #28]
 8002202:	440a      	add	r2, r1
 8002204:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002208:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800220c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800220e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002210:	015a      	lsls	r2, r3, #5
 8002212:	69fb      	ldr	r3, [r7, #28]
 8002214:	4413      	add	r3, r2
 8002216:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800221a:	461a      	mov	r2, r3
 800221c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002220:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002224:	015a      	lsls	r2, r3, #5
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	4413      	add	r3, r2
 800222a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002232:	0151      	lsls	r1, r2, #5
 8002234:	69fa      	ldr	r2, [r7, #28]
 8002236:	440a      	add	r2, r1
 8002238:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800223c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002240:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002242:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002244:	015a      	lsls	r2, r3, #5
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	4413      	add	r3, r2
 800224a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002252:	0151      	lsls	r1, r2, #5
 8002254:	69fa      	ldr	r2, [r7, #28]
 8002256:	440a      	add	r2, r1
 8002258:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800225c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002260:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002262:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002264:	3301      	adds	r3, #1
 8002266:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	791b      	ldrb	r3, [r3, #4]
 800226c:	461a      	mov	r2, r3
 800226e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002270:	4293      	cmp	r3, r2
 8002272:	d3b2      	bcc.n	80021da <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002274:	69fb      	ldr	r3, [r7, #28]
 8002276:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800227a:	69db      	ldr	r3, [r3, #28]
 800227c:	69fa      	ldr	r2, [r7, #28]
 800227e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002282:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002286:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	7bdb      	ldrb	r3, [r3, #15]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d016      	beq.n	80022be <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002290:	69fb      	ldr	r3, [r7, #28]
 8002292:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002296:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800229a:	69fa      	ldr	r2, [r7, #28]
 800229c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80022a0:	f043 030b 	orr.w	r3, r3, #11
 80022a4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80022a8:	69fb      	ldr	r3, [r7, #28]
 80022aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80022ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022b0:	69fa      	ldr	r2, [r7, #28]
 80022b2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80022b6:	f043 030b 	orr.w	r3, r3, #11
 80022ba:	6453      	str	r3, [r2, #68]	@ 0x44
 80022bc:	e015      	b.n	80022ea <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80022c4:	695b      	ldr	r3, [r3, #20]
 80022c6:	69fa      	ldr	r2, [r7, #28]
 80022c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80022cc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80022d0:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80022d4:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80022d6:	69fb      	ldr	r3, [r7, #28]
 80022d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80022dc:	691b      	ldr	r3, [r3, #16]
 80022de:	69fa      	ldr	r2, [r7, #28]
 80022e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80022e4:	f043 030b 	orr.w	r3, r3, #11
 80022e8:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	69fa      	ldr	r2, [r7, #28]
 80022f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80022f8:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80022fc:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6818      	ldr	r0, [r3, #0]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800230c:	461a      	mov	r2, r3
 800230e:	f003 ffe7 	bl	80062e0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	695a      	ldr	r2, [r3, #20]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002320:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4618      	mov	r0, r3
 8002328:	f003 ff16 	bl	8006158 <USB_ReadInterrupts>
 800232c:	4603      	mov	r3, r0
 800232e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002332:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002336:	d123      	bne.n	8002380 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4618      	mov	r0, r3
 800233e:	f003 ffac 	bl	800629a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4618      	mov	r0, r3
 8002348:	f003 f863 	bl	8005412 <USB_GetDevSpeed>
 800234c:	4603      	mov	r3, r0
 800234e:	461a      	mov	r2, r3
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681c      	ldr	r4, [r3, #0]
 8002358:	f001 f9ca 	bl	80036f0 <HAL_RCC_GetHCLKFreq>
 800235c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002362:	461a      	mov	r2, r3
 8002364:	4620      	mov	r0, r4
 8002366:	f002 fd67 	bl	8004e38 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	f008 fef3 	bl	800b156 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	695a      	ldr	r2, [r3, #20]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800237e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4618      	mov	r0, r3
 8002386:	f003 fee7 	bl	8006158 <USB_ReadInterrupts>
 800238a:	4603      	mov	r3, r0
 800238c:	f003 0308 	and.w	r3, r3, #8
 8002390:	2b08      	cmp	r3, #8
 8002392:	d10a      	bne.n	80023aa <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	f008 fed0 	bl	800b13a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	695a      	ldr	r2, [r3, #20]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f002 0208 	and.w	r2, r2, #8
 80023a8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4618      	mov	r0, r3
 80023b0:	f003 fed2 	bl	8006158 <USB_ReadInterrupts>
 80023b4:	4603      	mov	r3, r0
 80023b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023ba:	2b80      	cmp	r3, #128	@ 0x80
 80023bc:	d123      	bne.n	8002406 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80023be:	6a3b      	ldr	r3, [r7, #32]
 80023c0:	699b      	ldr	r3, [r3, #24]
 80023c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80023c6:	6a3b      	ldr	r3, [r7, #32]
 80023c8:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80023ca:	2301      	movs	r3, #1
 80023cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80023ce:	e014      	b.n	80023fa <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80023d0:	6879      	ldr	r1, [r7, #4]
 80023d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023d4:	4613      	mov	r3, r2
 80023d6:	00db      	lsls	r3, r3, #3
 80023d8:	4413      	add	r3, r2
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	440b      	add	r3, r1
 80023de:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d105      	bne.n	80023f4 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80023e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	4619      	mov	r1, r3
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	f000 fb0a 	bl	8002a08 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80023f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023f6:	3301      	adds	r3, #1
 80023f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	791b      	ldrb	r3, [r3, #4]
 80023fe:	461a      	mov	r2, r3
 8002400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002402:	4293      	cmp	r3, r2
 8002404:	d3e4      	bcc.n	80023d0 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4618      	mov	r0, r3
 800240c:	f003 fea4 	bl	8006158 <USB_ReadInterrupts>
 8002410:	4603      	mov	r3, r0
 8002412:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002416:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800241a:	d13c      	bne.n	8002496 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800241c:	2301      	movs	r3, #1
 800241e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002420:	e02b      	b.n	800247a <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002424:	015a      	lsls	r2, r3, #5
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	4413      	add	r3, r2
 800242a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002432:	6879      	ldr	r1, [r7, #4]
 8002434:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002436:	4613      	mov	r3, r2
 8002438:	00db      	lsls	r3, r3, #3
 800243a:	4413      	add	r3, r2
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	440b      	add	r3, r1
 8002440:	3318      	adds	r3, #24
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	2b01      	cmp	r3, #1
 8002446:	d115      	bne.n	8002474 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002448:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800244a:	2b00      	cmp	r3, #0
 800244c:	da12      	bge.n	8002474 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800244e:	6879      	ldr	r1, [r7, #4]
 8002450:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002452:	4613      	mov	r3, r2
 8002454:	00db      	lsls	r3, r3, #3
 8002456:	4413      	add	r3, r2
 8002458:	009b      	lsls	r3, r3, #2
 800245a:	440b      	add	r3, r1
 800245c:	3317      	adds	r3, #23
 800245e:	2201      	movs	r2, #1
 8002460:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002464:	b2db      	uxtb	r3, r3
 8002466:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800246a:	b2db      	uxtb	r3, r3
 800246c:	4619      	mov	r1, r3
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	f000 faca 	bl	8002a08 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002476:	3301      	adds	r3, #1
 8002478:	627b      	str	r3, [r7, #36]	@ 0x24
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	791b      	ldrb	r3, [r3, #4]
 800247e:	461a      	mov	r2, r3
 8002480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002482:	4293      	cmp	r3, r2
 8002484:	d3cd      	bcc.n	8002422 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	695a      	ldr	r2, [r3, #20]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002494:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4618      	mov	r0, r3
 800249c:	f003 fe5c 	bl	8006158 <USB_ReadInterrupts>
 80024a0:	4603      	mov	r3, r0
 80024a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80024aa:	d156      	bne.n	800255a <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80024ac:	2301      	movs	r3, #1
 80024ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80024b0:	e045      	b.n	800253e <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80024b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b4:	015a      	lsls	r2, r3, #5
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	4413      	add	r3, r2
 80024ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80024c2:	6879      	ldr	r1, [r7, #4]
 80024c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024c6:	4613      	mov	r3, r2
 80024c8:	00db      	lsls	r3, r3, #3
 80024ca:	4413      	add	r3, r2
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	440b      	add	r3, r1
 80024d0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d12e      	bne.n	8002538 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80024da:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80024dc:	2b00      	cmp	r3, #0
 80024de:	da2b      	bge.n	8002538 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80024e0:	69bb      	ldr	r3, [r7, #24]
 80024e2:	0c1a      	lsrs	r2, r3, #16
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80024ea:	4053      	eors	r3, r2
 80024ec:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d121      	bne.n	8002538 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80024f4:	6879      	ldr	r1, [r7, #4]
 80024f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024f8:	4613      	mov	r3, r2
 80024fa:	00db      	lsls	r3, r3, #3
 80024fc:	4413      	add	r3, r2
 80024fe:	009b      	lsls	r3, r3, #2
 8002500:	440b      	add	r3, r1
 8002502:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002506:	2201      	movs	r2, #1
 8002508:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800250a:	6a3b      	ldr	r3, [r7, #32]
 800250c:	699b      	ldr	r3, [r3, #24]
 800250e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002512:	6a3b      	ldr	r3, [r7, #32]
 8002514:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002516:	6a3b      	ldr	r3, [r7, #32]
 8002518:	695b      	ldr	r3, [r3, #20]
 800251a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800251e:	2b00      	cmp	r3, #0
 8002520:	d10a      	bne.n	8002538 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	69fa      	ldr	r2, [r7, #28]
 800252c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002530:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002534:	6053      	str	r3, [r2, #4]
            break;
 8002536:	e008      	b.n	800254a <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800253a:	3301      	adds	r3, #1
 800253c:	627b      	str	r3, [r7, #36]	@ 0x24
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	791b      	ldrb	r3, [r3, #4]
 8002542:	461a      	mov	r2, r3
 8002544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002546:	4293      	cmp	r3, r2
 8002548:	d3b3      	bcc.n	80024b2 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	695a      	ldr	r2, [r3, #20]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002558:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4618      	mov	r0, r3
 8002560:	f003 fdfa 	bl	8006158 <USB_ReadInterrupts>
 8002564:	4603      	mov	r3, r0
 8002566:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800256a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800256e:	d10a      	bne.n	8002586 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002570:	6878      	ldr	r0, [r7, #4]
 8002572:	f008 fe67 	bl	800b244 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	695a      	ldr	r2, [r3, #20]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002584:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4618      	mov	r0, r3
 800258c:	f003 fde4 	bl	8006158 <USB_ReadInterrupts>
 8002590:	4603      	mov	r3, r0
 8002592:	f003 0304 	and.w	r3, r3, #4
 8002596:	2b04      	cmp	r3, #4
 8002598:	d115      	bne.n	80025c6 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80025a2:	69bb      	ldr	r3, [r7, #24]
 80025a4:	f003 0304 	and.w	r3, r3, #4
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d002      	beq.n	80025b2 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80025ac:	6878      	ldr	r0, [r7, #4]
 80025ae:	f008 fe57 	bl	800b260 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	6859      	ldr	r1, [r3, #4]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	69ba      	ldr	r2, [r7, #24]
 80025be:	430a      	orrs	r2, r1
 80025c0:	605a      	str	r2, [r3, #4]
 80025c2:	e000      	b.n	80025c6 <HAL_PCD_IRQHandler+0x93c>
      return;
 80025c4:	bf00      	nop
    }
  }
}
 80025c6:	3734      	adds	r7, #52	@ 0x34
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd90      	pop	{r4, r7, pc}

080025cc <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	460b      	mov	r3, r1
 80025d6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80025de:	2b01      	cmp	r3, #1
 80025e0:	d101      	bne.n	80025e6 <HAL_PCD_SetAddress+0x1a>
 80025e2:	2302      	movs	r3, #2
 80025e4:	e012      	b.n	800260c <HAL_PCD_SetAddress+0x40>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2201      	movs	r2, #1
 80025ea:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	78fa      	ldrb	r2, [r7, #3]
 80025f2:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	78fa      	ldrb	r2, [r7, #3]
 80025fa:	4611      	mov	r1, r2
 80025fc:	4618      	mov	r0, r3
 80025fe:	f003 fd43 	bl	8006088 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2200      	movs	r2, #0
 8002606:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800260a:	2300      	movs	r3, #0
}
 800260c:	4618      	mov	r0, r3
 800260e:	3708      	adds	r7, #8
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}

08002614 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b084      	sub	sp, #16
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
 800261c:	4608      	mov	r0, r1
 800261e:	4611      	mov	r1, r2
 8002620:	461a      	mov	r2, r3
 8002622:	4603      	mov	r3, r0
 8002624:	70fb      	strb	r3, [r7, #3]
 8002626:	460b      	mov	r3, r1
 8002628:	803b      	strh	r3, [r7, #0]
 800262a:	4613      	mov	r3, r2
 800262c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800262e:	2300      	movs	r3, #0
 8002630:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002632:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002636:	2b00      	cmp	r3, #0
 8002638:	da0f      	bge.n	800265a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800263a:	78fb      	ldrb	r3, [r7, #3]
 800263c:	f003 020f 	and.w	r2, r3, #15
 8002640:	4613      	mov	r3, r2
 8002642:	00db      	lsls	r3, r3, #3
 8002644:	4413      	add	r3, r2
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	3310      	adds	r3, #16
 800264a:	687a      	ldr	r2, [r7, #4]
 800264c:	4413      	add	r3, r2
 800264e:	3304      	adds	r3, #4
 8002650:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	2201      	movs	r2, #1
 8002656:	705a      	strb	r2, [r3, #1]
 8002658:	e00f      	b.n	800267a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800265a:	78fb      	ldrb	r3, [r7, #3]
 800265c:	f003 020f 	and.w	r2, r3, #15
 8002660:	4613      	mov	r3, r2
 8002662:	00db      	lsls	r3, r3, #3
 8002664:	4413      	add	r3, r2
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800266c:	687a      	ldr	r2, [r7, #4]
 800266e:	4413      	add	r3, r2
 8002670:	3304      	adds	r3, #4
 8002672:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	2200      	movs	r2, #0
 8002678:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800267a:	78fb      	ldrb	r3, [r7, #3]
 800267c:	f003 030f 	and.w	r3, r3, #15
 8002680:	b2da      	uxtb	r2, r3
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002686:	883b      	ldrh	r3, [r7, #0]
 8002688:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	78ba      	ldrb	r2, [r7, #2]
 8002694:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	785b      	ldrb	r3, [r3, #1]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d004      	beq.n	80026a8 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	781b      	ldrb	r3, [r3, #0]
 80026a2:	461a      	mov	r2, r3
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80026a8:	78bb      	ldrb	r3, [r7, #2]
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d102      	bne.n	80026b4 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2200      	movs	r2, #0
 80026b2:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d101      	bne.n	80026c2 <HAL_PCD_EP_Open+0xae>
 80026be:	2302      	movs	r3, #2
 80026c0:	e00e      	b.n	80026e0 <HAL_PCD_EP_Open+0xcc>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2201      	movs	r2, #1
 80026c6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	68f9      	ldr	r1, [r7, #12]
 80026d0:	4618      	mov	r0, r3
 80026d2:	f002 fec3 	bl	800545c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2200      	movs	r2, #0
 80026da:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80026de:	7afb      	ldrb	r3, [r7, #11]
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3710      	adds	r7, #16
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}

080026e8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b084      	sub	sp, #16
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
 80026f0:	460b      	mov	r3, r1
 80026f2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80026f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	da0f      	bge.n	800271c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80026fc:	78fb      	ldrb	r3, [r7, #3]
 80026fe:	f003 020f 	and.w	r2, r3, #15
 8002702:	4613      	mov	r3, r2
 8002704:	00db      	lsls	r3, r3, #3
 8002706:	4413      	add	r3, r2
 8002708:	009b      	lsls	r3, r3, #2
 800270a:	3310      	adds	r3, #16
 800270c:	687a      	ldr	r2, [r7, #4]
 800270e:	4413      	add	r3, r2
 8002710:	3304      	adds	r3, #4
 8002712:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2201      	movs	r2, #1
 8002718:	705a      	strb	r2, [r3, #1]
 800271a:	e00f      	b.n	800273c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800271c:	78fb      	ldrb	r3, [r7, #3]
 800271e:	f003 020f 	and.w	r2, r3, #15
 8002722:	4613      	mov	r3, r2
 8002724:	00db      	lsls	r3, r3, #3
 8002726:	4413      	add	r3, r2
 8002728:	009b      	lsls	r3, r3, #2
 800272a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	4413      	add	r3, r2
 8002732:	3304      	adds	r3, #4
 8002734:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	2200      	movs	r2, #0
 800273a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800273c:	78fb      	ldrb	r3, [r7, #3]
 800273e:	f003 030f 	and.w	r3, r3, #15
 8002742:	b2da      	uxtb	r2, r3
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800274e:	2b01      	cmp	r3, #1
 8002750:	d101      	bne.n	8002756 <HAL_PCD_EP_Close+0x6e>
 8002752:	2302      	movs	r3, #2
 8002754:	e00e      	b.n	8002774 <HAL_PCD_EP_Close+0x8c>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2201      	movs	r2, #1
 800275a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	68f9      	ldr	r1, [r7, #12]
 8002764:	4618      	mov	r0, r3
 8002766:	f002 ff01 	bl	800556c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2200      	movs	r2, #0
 800276e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002772:	2300      	movs	r3, #0
}
 8002774:	4618      	mov	r0, r3
 8002776:	3710      	adds	r7, #16
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}

0800277c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b086      	sub	sp, #24
 8002780:	af00      	add	r7, sp, #0
 8002782:	60f8      	str	r0, [r7, #12]
 8002784:	607a      	str	r2, [r7, #4]
 8002786:	603b      	str	r3, [r7, #0]
 8002788:	460b      	mov	r3, r1
 800278a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800278c:	7afb      	ldrb	r3, [r7, #11]
 800278e:	f003 020f 	and.w	r2, r3, #15
 8002792:	4613      	mov	r3, r2
 8002794:	00db      	lsls	r3, r3, #3
 8002796:	4413      	add	r3, r2
 8002798:	009b      	lsls	r3, r3, #2
 800279a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800279e:	68fa      	ldr	r2, [r7, #12]
 80027a0:	4413      	add	r3, r2
 80027a2:	3304      	adds	r3, #4
 80027a4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	687a      	ldr	r2, [r7, #4]
 80027aa:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	683a      	ldr	r2, [r7, #0]
 80027b0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	2200      	movs	r2, #0
 80027b6:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	2200      	movs	r2, #0
 80027bc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80027be:	7afb      	ldrb	r3, [r7, #11]
 80027c0:	f003 030f 	and.w	r3, r3, #15
 80027c4:	b2da      	uxtb	r2, r3
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	799b      	ldrb	r3, [r3, #6]
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d102      	bne.n	80027d8 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	6818      	ldr	r0, [r3, #0]
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	799b      	ldrb	r3, [r3, #6]
 80027e0:	461a      	mov	r2, r3
 80027e2:	6979      	ldr	r1, [r7, #20]
 80027e4:	f002 ff9e 	bl	8005724 <USB_EPStartXfer>

  return HAL_OK;
 80027e8:	2300      	movs	r3, #0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3718      	adds	r7, #24
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}

080027f2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80027f2:	b480      	push	{r7}
 80027f4:	b083      	sub	sp, #12
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
 80027fa:	460b      	mov	r3, r1
 80027fc:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80027fe:	78fb      	ldrb	r3, [r7, #3]
 8002800:	f003 020f 	and.w	r2, r3, #15
 8002804:	6879      	ldr	r1, [r7, #4]
 8002806:	4613      	mov	r3, r2
 8002808:	00db      	lsls	r3, r3, #3
 800280a:	4413      	add	r3, r2
 800280c:	009b      	lsls	r3, r3, #2
 800280e:	440b      	add	r3, r1
 8002810:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8002814:	681b      	ldr	r3, [r3, #0]
}
 8002816:	4618      	mov	r0, r3
 8002818:	370c      	adds	r7, #12
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr

08002822 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002822:	b580      	push	{r7, lr}
 8002824:	b086      	sub	sp, #24
 8002826:	af00      	add	r7, sp, #0
 8002828:	60f8      	str	r0, [r7, #12]
 800282a:	607a      	str	r2, [r7, #4]
 800282c:	603b      	str	r3, [r7, #0]
 800282e:	460b      	mov	r3, r1
 8002830:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002832:	7afb      	ldrb	r3, [r7, #11]
 8002834:	f003 020f 	and.w	r2, r3, #15
 8002838:	4613      	mov	r3, r2
 800283a:	00db      	lsls	r3, r3, #3
 800283c:	4413      	add	r3, r2
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	3310      	adds	r3, #16
 8002842:	68fa      	ldr	r2, [r7, #12]
 8002844:	4413      	add	r3, r2
 8002846:	3304      	adds	r3, #4
 8002848:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	687a      	ldr	r2, [r7, #4]
 800284e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	683a      	ldr	r2, [r7, #0]
 8002854:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	2200      	movs	r2, #0
 800285a:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	2201      	movs	r2, #1
 8002860:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002862:	7afb      	ldrb	r3, [r7, #11]
 8002864:	f003 030f 	and.w	r3, r3, #15
 8002868:	b2da      	uxtb	r2, r3
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	799b      	ldrb	r3, [r3, #6]
 8002872:	2b01      	cmp	r3, #1
 8002874:	d102      	bne.n	800287c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	6818      	ldr	r0, [r3, #0]
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	799b      	ldrb	r3, [r3, #6]
 8002884:	461a      	mov	r2, r3
 8002886:	6979      	ldr	r1, [r7, #20]
 8002888:	f002 ff4c 	bl	8005724 <USB_EPStartXfer>

  return HAL_OK;
 800288c:	2300      	movs	r3, #0
}
 800288e:	4618      	mov	r0, r3
 8002890:	3718      	adds	r7, #24
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}

08002896 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002896:	b580      	push	{r7, lr}
 8002898:	b084      	sub	sp, #16
 800289a:	af00      	add	r7, sp, #0
 800289c:	6078      	str	r0, [r7, #4]
 800289e:	460b      	mov	r3, r1
 80028a0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80028a2:	78fb      	ldrb	r3, [r7, #3]
 80028a4:	f003 030f 	and.w	r3, r3, #15
 80028a8:	687a      	ldr	r2, [r7, #4]
 80028aa:	7912      	ldrb	r2, [r2, #4]
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d901      	bls.n	80028b4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	e04f      	b.n	8002954 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80028b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	da0f      	bge.n	80028dc <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80028bc:	78fb      	ldrb	r3, [r7, #3]
 80028be:	f003 020f 	and.w	r2, r3, #15
 80028c2:	4613      	mov	r3, r2
 80028c4:	00db      	lsls	r3, r3, #3
 80028c6:	4413      	add	r3, r2
 80028c8:	009b      	lsls	r3, r3, #2
 80028ca:	3310      	adds	r3, #16
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	4413      	add	r3, r2
 80028d0:	3304      	adds	r3, #4
 80028d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2201      	movs	r2, #1
 80028d8:	705a      	strb	r2, [r3, #1]
 80028da:	e00d      	b.n	80028f8 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80028dc:	78fa      	ldrb	r2, [r7, #3]
 80028de:	4613      	mov	r3, r2
 80028e0:	00db      	lsls	r3, r3, #3
 80028e2:	4413      	add	r3, r2
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	4413      	add	r3, r2
 80028ee:	3304      	adds	r3, #4
 80028f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2200      	movs	r2, #0
 80028f6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2201      	movs	r2, #1
 80028fc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80028fe:	78fb      	ldrb	r3, [r7, #3]
 8002900:	f003 030f 	and.w	r3, r3, #15
 8002904:	b2da      	uxtb	r2, r3
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002910:	2b01      	cmp	r3, #1
 8002912:	d101      	bne.n	8002918 <HAL_PCD_EP_SetStall+0x82>
 8002914:	2302      	movs	r3, #2
 8002916:	e01d      	b.n	8002954 <HAL_PCD_EP_SetStall+0xbe>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2201      	movs	r2, #1
 800291c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	68f9      	ldr	r1, [r7, #12]
 8002926:	4618      	mov	r0, r3
 8002928:	f003 fada 	bl	8005ee0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800292c:	78fb      	ldrb	r3, [r7, #3]
 800292e:	f003 030f 	and.w	r3, r3, #15
 8002932:	2b00      	cmp	r3, #0
 8002934:	d109      	bne.n	800294a <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6818      	ldr	r0, [r3, #0]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	7999      	ldrb	r1, [r3, #6]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002944:	461a      	mov	r2, r3
 8002946:	f003 fccb 	bl	80062e0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002952:	2300      	movs	r3, #0
}
 8002954:	4618      	mov	r0, r3
 8002956:	3710      	adds	r7, #16
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}

0800295c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b084      	sub	sp, #16
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
 8002964:	460b      	mov	r3, r1
 8002966:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002968:	78fb      	ldrb	r3, [r7, #3]
 800296a:	f003 030f 	and.w	r3, r3, #15
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	7912      	ldrb	r2, [r2, #4]
 8002972:	4293      	cmp	r3, r2
 8002974:	d901      	bls.n	800297a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e042      	b.n	8002a00 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800297a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800297e:	2b00      	cmp	r3, #0
 8002980:	da0f      	bge.n	80029a2 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002982:	78fb      	ldrb	r3, [r7, #3]
 8002984:	f003 020f 	and.w	r2, r3, #15
 8002988:	4613      	mov	r3, r2
 800298a:	00db      	lsls	r3, r3, #3
 800298c:	4413      	add	r3, r2
 800298e:	009b      	lsls	r3, r3, #2
 8002990:	3310      	adds	r3, #16
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	4413      	add	r3, r2
 8002996:	3304      	adds	r3, #4
 8002998:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	2201      	movs	r2, #1
 800299e:	705a      	strb	r2, [r3, #1]
 80029a0:	e00f      	b.n	80029c2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80029a2:	78fb      	ldrb	r3, [r7, #3]
 80029a4:	f003 020f 	and.w	r2, r3, #15
 80029a8:	4613      	mov	r3, r2
 80029aa:	00db      	lsls	r3, r3, #3
 80029ac:	4413      	add	r3, r2
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80029b4:	687a      	ldr	r2, [r7, #4]
 80029b6:	4413      	add	r3, r2
 80029b8:	3304      	adds	r3, #4
 80029ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2200      	movs	r2, #0
 80029c0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2200      	movs	r2, #0
 80029c6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80029c8:	78fb      	ldrb	r3, [r7, #3]
 80029ca:	f003 030f 	and.w	r3, r3, #15
 80029ce:	b2da      	uxtb	r2, r3
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d101      	bne.n	80029e2 <HAL_PCD_EP_ClrStall+0x86>
 80029de:	2302      	movs	r3, #2
 80029e0:	e00e      	b.n	8002a00 <HAL_PCD_EP_ClrStall+0xa4>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2201      	movs	r2, #1
 80029e6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	68f9      	ldr	r1, [r7, #12]
 80029f0:	4618      	mov	r0, r3
 80029f2:	f003 fae3 	bl	8005fbc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2200      	movs	r2, #0
 80029fa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80029fe:	2300      	movs	r3, #0
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3710      	adds	r7, #16
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}

08002a08 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b084      	sub	sp, #16
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
 8002a10:	460b      	mov	r3, r1
 8002a12:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002a14:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	da0c      	bge.n	8002a36 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002a1c:	78fb      	ldrb	r3, [r7, #3]
 8002a1e:	f003 020f 	and.w	r2, r3, #15
 8002a22:	4613      	mov	r3, r2
 8002a24:	00db      	lsls	r3, r3, #3
 8002a26:	4413      	add	r3, r2
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	3310      	adds	r3, #16
 8002a2c:	687a      	ldr	r2, [r7, #4]
 8002a2e:	4413      	add	r3, r2
 8002a30:	3304      	adds	r3, #4
 8002a32:	60fb      	str	r3, [r7, #12]
 8002a34:	e00c      	b.n	8002a50 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002a36:	78fb      	ldrb	r3, [r7, #3]
 8002a38:	f003 020f 	and.w	r2, r3, #15
 8002a3c:	4613      	mov	r3, r2
 8002a3e:	00db      	lsls	r3, r3, #3
 8002a40:	4413      	add	r3, r2
 8002a42:	009b      	lsls	r3, r3, #2
 8002a44:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002a48:	687a      	ldr	r2, [r7, #4]
 8002a4a:	4413      	add	r3, r2
 8002a4c:	3304      	adds	r3, #4
 8002a4e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	68f9      	ldr	r1, [r7, #12]
 8002a56:	4618      	mov	r0, r3
 8002a58:	f003 f902 	bl	8005c60 <USB_EPStopXfer>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002a60:	7afb      	ldrb	r3, [r7, #11]
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3710      	adds	r7, #16
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}

08002a6a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002a6a:	b580      	push	{r7, lr}
 8002a6c:	b08a      	sub	sp, #40	@ 0x28
 8002a6e:	af02      	add	r7, sp, #8
 8002a70:	6078      	str	r0, [r7, #4]
 8002a72:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002a7e:	683a      	ldr	r2, [r7, #0]
 8002a80:	4613      	mov	r3, r2
 8002a82:	00db      	lsls	r3, r3, #3
 8002a84:	4413      	add	r3, r2
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	3310      	adds	r3, #16
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	4413      	add	r3, r2
 8002a8e:	3304      	adds	r3, #4
 8002a90:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	695a      	ldr	r2, [r3, #20]
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	691b      	ldr	r3, [r3, #16]
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d901      	bls.n	8002aa2 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e06b      	b.n	8002b7a <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	691a      	ldr	r2, [r3, #16]
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	695b      	ldr	r3, [r3, #20]
 8002aaa:	1ad3      	subs	r3, r2, r3
 8002aac:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	69fa      	ldr	r2, [r7, #28]
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	d902      	bls.n	8002abe <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002abe:	69fb      	ldr	r3, [r7, #28]
 8002ac0:	3303      	adds	r3, #3
 8002ac2:	089b      	lsrs	r3, r3, #2
 8002ac4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002ac6:	e02a      	b.n	8002b1e <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	691a      	ldr	r2, [r3, #16]
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	695b      	ldr	r3, [r3, #20]
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	69fa      	ldr	r2, [r7, #28]
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d902      	bls.n	8002ae4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	3303      	adds	r3, #3
 8002ae8:	089b      	lsrs	r3, r3, #2
 8002aea:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	68d9      	ldr	r1, [r3, #12]
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	b2da      	uxtb	r2, r3
 8002af4:	69fb      	ldr	r3, [r7, #28]
 8002af6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002afc:	9300      	str	r3, [sp, #0]
 8002afe:	4603      	mov	r3, r0
 8002b00:	6978      	ldr	r0, [r7, #20]
 8002b02:	f003 f957 	bl	8005db4 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	68da      	ldr	r2, [r3, #12]
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	441a      	add	r2, r3
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	695a      	ldr	r2, [r3, #20]
 8002b16:	69fb      	ldr	r3, [r7, #28]
 8002b18:	441a      	add	r2, r3
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	015a      	lsls	r2, r3, #5
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	4413      	add	r3, r2
 8002b26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002b2a:	699b      	ldr	r3, [r3, #24]
 8002b2c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002b2e:	69ba      	ldr	r2, [r7, #24]
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d809      	bhi.n	8002b48 <PCD_WriteEmptyTxFifo+0xde>
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	695a      	ldr	r2, [r3, #20]
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d203      	bcs.n	8002b48 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	691b      	ldr	r3, [r3, #16]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d1bf      	bne.n	8002ac8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	691a      	ldr	r2, [r3, #16]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	695b      	ldr	r3, [r3, #20]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d811      	bhi.n	8002b78 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	f003 030f 	and.w	r3, r3, #15
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b60:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b68:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	43db      	mvns	r3, r3
 8002b6e:	6939      	ldr	r1, [r7, #16]
 8002b70:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002b74:	4013      	ands	r3, r2
 8002b76:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002b78:	2300      	movs	r3, #0
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3720      	adds	r7, #32
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
	...

08002b84 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b088      	sub	sp, #32
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b94:	69fb      	ldr	r3, [r7, #28]
 8002b96:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	333c      	adds	r3, #60	@ 0x3c
 8002b9c:	3304      	adds	r3, #4
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	015a      	lsls	r2, r3, #5
 8002ba6:	69bb      	ldr	r3, [r7, #24]
 8002ba8:	4413      	add	r3, r2
 8002baa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	799b      	ldrb	r3, [r3, #6]
 8002bb6:	2b01      	cmp	r3, #1
 8002bb8:	d17b      	bne.n	8002cb2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	f003 0308 	and.w	r3, r3, #8
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d015      	beq.n	8002bf0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	4a61      	ldr	r2, [pc, #388]	@ (8002d4c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	f240 80b9 	bls.w	8002d40 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	f000 80b3 	beq.w	8002d40 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	015a      	lsls	r2, r3, #5
 8002bde:	69bb      	ldr	r3, [r7, #24]
 8002be0:	4413      	add	r3, r2
 8002be2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002be6:	461a      	mov	r2, r3
 8002be8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002bec:	6093      	str	r3, [r2, #8]
 8002bee:	e0a7      	b.n	8002d40 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	f003 0320 	and.w	r3, r3, #32
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d009      	beq.n	8002c0e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	015a      	lsls	r2, r3, #5
 8002bfe:	69bb      	ldr	r3, [r7, #24]
 8002c00:	4413      	add	r3, r2
 8002c02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c06:	461a      	mov	r2, r3
 8002c08:	2320      	movs	r3, #32
 8002c0a:	6093      	str	r3, [r2, #8]
 8002c0c:	e098      	b.n	8002d40 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	f040 8093 	bne.w	8002d40 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	4a4b      	ldr	r2, [pc, #300]	@ (8002d4c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d90f      	bls.n	8002c42 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d00a      	beq.n	8002c42 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	015a      	lsls	r2, r3, #5
 8002c30:	69bb      	ldr	r3, [r7, #24]
 8002c32:	4413      	add	r3, r2
 8002c34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c38:	461a      	mov	r2, r3
 8002c3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c3e:	6093      	str	r3, [r2, #8]
 8002c40:	e07e      	b.n	8002d40 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002c42:	683a      	ldr	r2, [r7, #0]
 8002c44:	4613      	mov	r3, r2
 8002c46:	00db      	lsls	r3, r3, #3
 8002c48:	4413      	add	r3, r2
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002c50:	687a      	ldr	r2, [r7, #4]
 8002c52:	4413      	add	r3, r2
 8002c54:	3304      	adds	r3, #4
 8002c56:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	6a1a      	ldr	r2, [r3, #32]
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	0159      	lsls	r1, r3, #5
 8002c60:	69bb      	ldr	r3, [r7, #24]
 8002c62:	440b      	add	r3, r1
 8002c64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c68:	691b      	ldr	r3, [r3, #16]
 8002c6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c6e:	1ad2      	subs	r2, r2, r3
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d114      	bne.n	8002ca4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	691b      	ldr	r3, [r3, #16]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d109      	bne.n	8002c96 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6818      	ldr	r0, [r3, #0]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002c8c:	461a      	mov	r2, r3
 8002c8e:	2101      	movs	r1, #1
 8002c90:	f003 fb26 	bl	80062e0 <USB_EP0_OutStart>
 8002c94:	e006      	b.n	8002ca4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	68da      	ldr	r2, [r3, #12]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	695b      	ldr	r3, [r3, #20]
 8002c9e:	441a      	add	r2, r3
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	4619      	mov	r1, r3
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f008 fa10 	bl	800b0d0 <HAL_PCD_DataOutStageCallback>
 8002cb0:	e046      	b.n	8002d40 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	4a26      	ldr	r2, [pc, #152]	@ (8002d50 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d124      	bne.n	8002d04 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d00a      	beq.n	8002cda <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	015a      	lsls	r2, r3, #5
 8002cc8:	69bb      	ldr	r3, [r7, #24]
 8002cca:	4413      	add	r3, r2
 8002ccc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002cd0:	461a      	mov	r2, r3
 8002cd2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002cd6:	6093      	str	r3, [r2, #8]
 8002cd8:	e032      	b.n	8002d40 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	f003 0320 	and.w	r3, r3, #32
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d008      	beq.n	8002cf6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	015a      	lsls	r2, r3, #5
 8002ce8:	69bb      	ldr	r3, [r7, #24]
 8002cea:	4413      	add	r3, r2
 8002cec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002cf0:	461a      	mov	r2, r3
 8002cf2:	2320      	movs	r3, #32
 8002cf4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	6878      	ldr	r0, [r7, #4]
 8002cfe:	f008 f9e7 	bl	800b0d0 <HAL_PCD_DataOutStageCallback>
 8002d02:	e01d      	b.n	8002d40 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d114      	bne.n	8002d34 <PCD_EP_OutXfrComplete_int+0x1b0>
 8002d0a:	6879      	ldr	r1, [r7, #4]
 8002d0c:	683a      	ldr	r2, [r7, #0]
 8002d0e:	4613      	mov	r3, r2
 8002d10:	00db      	lsls	r3, r3, #3
 8002d12:	4413      	add	r3, r2
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	440b      	add	r3, r1
 8002d18:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d108      	bne.n	8002d34 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6818      	ldr	r0, [r3, #0]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002d2c:	461a      	mov	r2, r3
 8002d2e:	2100      	movs	r1, #0
 8002d30:	f003 fad6 	bl	80062e0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	b2db      	uxtb	r3, r3
 8002d38:	4619      	mov	r1, r3
 8002d3a:	6878      	ldr	r0, [r7, #4]
 8002d3c:	f008 f9c8 	bl	800b0d0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002d40:	2300      	movs	r3, #0
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	3720      	adds	r7, #32
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	4f54300a 	.word	0x4f54300a
 8002d50:	4f54310a 	.word	0x4f54310a

08002d54 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b086      	sub	sp, #24
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
 8002d5c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	333c      	adds	r3, #60	@ 0x3c
 8002d6c:	3304      	adds	r3, #4
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	015a      	lsls	r2, r3, #5
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	4413      	add	r3, r2
 8002d7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	4a15      	ldr	r2, [pc, #84]	@ (8002ddc <PCD_EP_OutSetupPacket_int+0x88>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d90e      	bls.n	8002da8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d009      	beq.n	8002da8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	015a      	lsls	r2, r3, #5
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	4413      	add	r3, r2
 8002d9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002da0:	461a      	mov	r2, r3
 8002da2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002da6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f008 f97f 	bl	800b0ac <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	4a0a      	ldr	r2, [pc, #40]	@ (8002ddc <PCD_EP_OutSetupPacket_int+0x88>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d90c      	bls.n	8002dd0 <PCD_EP_OutSetupPacket_int+0x7c>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	799b      	ldrb	r3, [r3, #6]
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d108      	bne.n	8002dd0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6818      	ldr	r0, [r3, #0]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002dc8:	461a      	mov	r2, r3
 8002dca:	2101      	movs	r1, #1
 8002dcc:	f003 fa88 	bl	80062e0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002dd0:	2300      	movs	r3, #0
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3718      	adds	r7, #24
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	4f54300a 	.word	0x4f54300a

08002de0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b085      	sub	sp, #20
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	460b      	mov	r3, r1
 8002dea:	70fb      	strb	r3, [r7, #3]
 8002dec:	4613      	mov	r3, r2
 8002dee:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002df8:	78fb      	ldrb	r3, [r7, #3]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d107      	bne.n	8002e0e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002dfe:	883b      	ldrh	r3, [r7, #0]
 8002e00:	0419      	lsls	r1, r3, #16
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	68ba      	ldr	r2, [r7, #8]
 8002e08:	430a      	orrs	r2, r1
 8002e0a:	629a      	str	r2, [r3, #40]	@ 0x28
 8002e0c:	e028      	b.n	8002e60 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e14:	0c1b      	lsrs	r3, r3, #16
 8002e16:	68ba      	ldr	r2, [r7, #8]
 8002e18:	4413      	add	r3, r2
 8002e1a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	73fb      	strb	r3, [r7, #15]
 8002e20:	e00d      	b.n	8002e3e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	7bfb      	ldrb	r3, [r7, #15]
 8002e28:	3340      	adds	r3, #64	@ 0x40
 8002e2a:	009b      	lsls	r3, r3, #2
 8002e2c:	4413      	add	r3, r2
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	0c1b      	lsrs	r3, r3, #16
 8002e32:	68ba      	ldr	r2, [r7, #8]
 8002e34:	4413      	add	r3, r2
 8002e36:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002e38:	7bfb      	ldrb	r3, [r7, #15]
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	73fb      	strb	r3, [r7, #15]
 8002e3e:	7bfa      	ldrb	r2, [r7, #15]
 8002e40:	78fb      	ldrb	r3, [r7, #3]
 8002e42:	3b01      	subs	r3, #1
 8002e44:	429a      	cmp	r2, r3
 8002e46:	d3ec      	bcc.n	8002e22 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002e48:	883b      	ldrh	r3, [r7, #0]
 8002e4a:	0418      	lsls	r0, r3, #16
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6819      	ldr	r1, [r3, #0]
 8002e50:	78fb      	ldrb	r3, [r7, #3]
 8002e52:	3b01      	subs	r3, #1
 8002e54:	68ba      	ldr	r2, [r7, #8]
 8002e56:	4302      	orrs	r2, r0
 8002e58:	3340      	adds	r3, #64	@ 0x40
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	440b      	add	r3, r1
 8002e5e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002e60:	2300      	movs	r3, #0
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3714      	adds	r7, #20
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr

08002e6e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002e6e:	b480      	push	{r7}
 8002e70:	b083      	sub	sp, #12
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	6078      	str	r0, [r7, #4]
 8002e76:	460b      	mov	r3, r1
 8002e78:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	887a      	ldrh	r2, [r7, #2]
 8002e80:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002e82:	2300      	movs	r3, #0
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	370c      	adds	r7, #12
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr

08002e90 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
 8002e98:	460b      	mov	r3, r1
 8002e9a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002e9c:	bf00      	nop
 8002e9e:	370c      	adds	r7, #12
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea6:	4770      	bx	lr

08002ea8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b086      	sub	sp, #24
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d101      	bne.n	8002eba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e267      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0301 	and.w	r3, r3, #1
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d075      	beq.n	8002fb2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002ec6:	4b88      	ldr	r3, [pc, #544]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	f003 030c 	and.w	r3, r3, #12
 8002ece:	2b04      	cmp	r3, #4
 8002ed0:	d00c      	beq.n	8002eec <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ed2:	4b85      	ldr	r3, [pc, #532]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002eda:	2b08      	cmp	r3, #8
 8002edc:	d112      	bne.n	8002f04 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ede:	4b82      	ldr	r3, [pc, #520]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ee6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002eea:	d10b      	bne.n	8002f04 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002eec:	4b7e      	ldr	r3, [pc, #504]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d05b      	beq.n	8002fb0 <HAL_RCC_OscConfig+0x108>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d157      	bne.n	8002fb0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e242      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f0c:	d106      	bne.n	8002f1c <HAL_RCC_OscConfig+0x74>
 8002f0e:	4b76      	ldr	r3, [pc, #472]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a75      	ldr	r2, [pc, #468]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002f14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f18:	6013      	str	r3, [r2, #0]
 8002f1a:	e01d      	b.n	8002f58 <HAL_RCC_OscConfig+0xb0>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f24:	d10c      	bne.n	8002f40 <HAL_RCC_OscConfig+0x98>
 8002f26:	4b70      	ldr	r3, [pc, #448]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a6f      	ldr	r2, [pc, #444]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002f2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f30:	6013      	str	r3, [r2, #0]
 8002f32:	4b6d      	ldr	r3, [pc, #436]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a6c      	ldr	r2, [pc, #432]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002f38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f3c:	6013      	str	r3, [r2, #0]
 8002f3e:	e00b      	b.n	8002f58 <HAL_RCC_OscConfig+0xb0>
 8002f40:	4b69      	ldr	r3, [pc, #420]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a68      	ldr	r2, [pc, #416]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002f46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f4a:	6013      	str	r3, [r2, #0]
 8002f4c:	4b66      	ldr	r3, [pc, #408]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a65      	ldr	r2, [pc, #404]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002f52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d013      	beq.n	8002f88 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f60:	f7fe f9dc 	bl	800131c <HAL_GetTick>
 8002f64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f66:	e008      	b.n	8002f7a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f68:	f7fe f9d8 	bl	800131c <HAL_GetTick>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	693b      	ldr	r3, [r7, #16]
 8002f70:	1ad3      	subs	r3, r2, r3
 8002f72:	2b64      	cmp	r3, #100	@ 0x64
 8002f74:	d901      	bls.n	8002f7a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f76:	2303      	movs	r3, #3
 8002f78:	e207      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f7a:	4b5b      	ldr	r3, [pc, #364]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d0f0      	beq.n	8002f68 <HAL_RCC_OscConfig+0xc0>
 8002f86:	e014      	b.n	8002fb2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f88:	f7fe f9c8 	bl	800131c <HAL_GetTick>
 8002f8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f8e:	e008      	b.n	8002fa2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f90:	f7fe f9c4 	bl	800131c <HAL_GetTick>
 8002f94:	4602      	mov	r2, r0
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	2b64      	cmp	r3, #100	@ 0x64
 8002f9c:	d901      	bls.n	8002fa2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	e1f3      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fa2:	4b51      	ldr	r3, [pc, #324]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d1f0      	bne.n	8002f90 <HAL_RCC_OscConfig+0xe8>
 8002fae:	e000      	b.n	8002fb2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f003 0302 	and.w	r3, r3, #2
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d063      	beq.n	8003086 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002fbe:	4b4a      	ldr	r3, [pc, #296]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	f003 030c 	and.w	r3, r3, #12
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d00b      	beq.n	8002fe2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fca:	4b47      	ldr	r3, [pc, #284]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002fd2:	2b08      	cmp	r3, #8
 8002fd4:	d11c      	bne.n	8003010 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fd6:	4b44      	ldr	r3, [pc, #272]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d116      	bne.n	8003010 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fe2:	4b41      	ldr	r3, [pc, #260]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 0302 	and.w	r3, r3, #2
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d005      	beq.n	8002ffa <HAL_RCC_OscConfig+0x152>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	68db      	ldr	r3, [r3, #12]
 8002ff2:	2b01      	cmp	r3, #1
 8002ff4:	d001      	beq.n	8002ffa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e1c7      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ffa:	4b3b      	ldr	r3, [pc, #236]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	691b      	ldr	r3, [r3, #16]
 8003006:	00db      	lsls	r3, r3, #3
 8003008:	4937      	ldr	r1, [pc, #220]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 800300a:	4313      	orrs	r3, r2
 800300c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800300e:	e03a      	b.n	8003086 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d020      	beq.n	800305a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003018:	4b34      	ldr	r3, [pc, #208]	@ (80030ec <HAL_RCC_OscConfig+0x244>)
 800301a:	2201      	movs	r2, #1
 800301c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800301e:	f7fe f97d 	bl	800131c <HAL_GetTick>
 8003022:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003024:	e008      	b.n	8003038 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003026:	f7fe f979 	bl	800131c <HAL_GetTick>
 800302a:	4602      	mov	r2, r0
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	1ad3      	subs	r3, r2, r3
 8003030:	2b02      	cmp	r3, #2
 8003032:	d901      	bls.n	8003038 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003034:	2303      	movs	r3, #3
 8003036:	e1a8      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003038:	4b2b      	ldr	r3, [pc, #172]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 0302 	and.w	r3, r3, #2
 8003040:	2b00      	cmp	r3, #0
 8003042:	d0f0      	beq.n	8003026 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003044:	4b28      	ldr	r3, [pc, #160]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	691b      	ldr	r3, [r3, #16]
 8003050:	00db      	lsls	r3, r3, #3
 8003052:	4925      	ldr	r1, [pc, #148]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 8003054:	4313      	orrs	r3, r2
 8003056:	600b      	str	r3, [r1, #0]
 8003058:	e015      	b.n	8003086 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800305a:	4b24      	ldr	r3, [pc, #144]	@ (80030ec <HAL_RCC_OscConfig+0x244>)
 800305c:	2200      	movs	r2, #0
 800305e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003060:	f7fe f95c 	bl	800131c <HAL_GetTick>
 8003064:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003066:	e008      	b.n	800307a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003068:	f7fe f958 	bl	800131c <HAL_GetTick>
 800306c:	4602      	mov	r2, r0
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	1ad3      	subs	r3, r2, r3
 8003072:	2b02      	cmp	r3, #2
 8003074:	d901      	bls.n	800307a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e187      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800307a:	4b1b      	ldr	r3, [pc, #108]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0302 	and.w	r3, r3, #2
 8003082:	2b00      	cmp	r3, #0
 8003084:	d1f0      	bne.n	8003068 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 0308 	and.w	r3, r3, #8
 800308e:	2b00      	cmp	r3, #0
 8003090:	d036      	beq.n	8003100 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	695b      	ldr	r3, [r3, #20]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d016      	beq.n	80030c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800309a:	4b15      	ldr	r3, [pc, #84]	@ (80030f0 <HAL_RCC_OscConfig+0x248>)
 800309c:	2201      	movs	r2, #1
 800309e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030a0:	f7fe f93c 	bl	800131c <HAL_GetTick>
 80030a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030a6:	e008      	b.n	80030ba <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030a8:	f7fe f938 	bl	800131c <HAL_GetTick>
 80030ac:	4602      	mov	r2, r0
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	1ad3      	subs	r3, r2, r3
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d901      	bls.n	80030ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e167      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030ba:	4b0b      	ldr	r3, [pc, #44]	@ (80030e8 <HAL_RCC_OscConfig+0x240>)
 80030bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030be:	f003 0302 	and.w	r3, r3, #2
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d0f0      	beq.n	80030a8 <HAL_RCC_OscConfig+0x200>
 80030c6:	e01b      	b.n	8003100 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030c8:	4b09      	ldr	r3, [pc, #36]	@ (80030f0 <HAL_RCC_OscConfig+0x248>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030ce:	f7fe f925 	bl	800131c <HAL_GetTick>
 80030d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030d4:	e00e      	b.n	80030f4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030d6:	f7fe f921 	bl	800131c <HAL_GetTick>
 80030da:	4602      	mov	r2, r0
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	1ad3      	subs	r3, r2, r3
 80030e0:	2b02      	cmp	r3, #2
 80030e2:	d907      	bls.n	80030f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80030e4:	2303      	movs	r3, #3
 80030e6:	e150      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
 80030e8:	40023800 	.word	0x40023800
 80030ec:	42470000 	.word	0x42470000
 80030f0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030f4:	4b88      	ldr	r3, [pc, #544]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 80030f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030f8:	f003 0302 	and.w	r3, r3, #2
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d1ea      	bne.n	80030d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0304 	and.w	r3, r3, #4
 8003108:	2b00      	cmp	r3, #0
 800310a:	f000 8097 	beq.w	800323c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800310e:	2300      	movs	r3, #0
 8003110:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003112:	4b81      	ldr	r3, [pc, #516]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 8003114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003116:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800311a:	2b00      	cmp	r3, #0
 800311c:	d10f      	bne.n	800313e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800311e:	2300      	movs	r3, #0
 8003120:	60bb      	str	r3, [r7, #8]
 8003122:	4b7d      	ldr	r3, [pc, #500]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 8003124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003126:	4a7c      	ldr	r2, [pc, #496]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 8003128:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800312c:	6413      	str	r3, [r2, #64]	@ 0x40
 800312e:	4b7a      	ldr	r3, [pc, #488]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 8003130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003132:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003136:	60bb      	str	r3, [r7, #8]
 8003138:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800313a:	2301      	movs	r3, #1
 800313c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800313e:	4b77      	ldr	r3, [pc, #476]	@ (800331c <HAL_RCC_OscConfig+0x474>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003146:	2b00      	cmp	r3, #0
 8003148:	d118      	bne.n	800317c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800314a:	4b74      	ldr	r3, [pc, #464]	@ (800331c <HAL_RCC_OscConfig+0x474>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a73      	ldr	r2, [pc, #460]	@ (800331c <HAL_RCC_OscConfig+0x474>)
 8003150:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003154:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003156:	f7fe f8e1 	bl	800131c <HAL_GetTick>
 800315a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800315c:	e008      	b.n	8003170 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800315e:	f7fe f8dd 	bl	800131c <HAL_GetTick>
 8003162:	4602      	mov	r2, r0
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	2b02      	cmp	r3, #2
 800316a:	d901      	bls.n	8003170 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800316c:	2303      	movs	r3, #3
 800316e:	e10c      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003170:	4b6a      	ldr	r3, [pc, #424]	@ (800331c <HAL_RCC_OscConfig+0x474>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003178:	2b00      	cmp	r3, #0
 800317a:	d0f0      	beq.n	800315e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	2b01      	cmp	r3, #1
 8003182:	d106      	bne.n	8003192 <HAL_RCC_OscConfig+0x2ea>
 8003184:	4b64      	ldr	r3, [pc, #400]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 8003186:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003188:	4a63      	ldr	r2, [pc, #396]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 800318a:	f043 0301 	orr.w	r3, r3, #1
 800318e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003190:	e01c      	b.n	80031cc <HAL_RCC_OscConfig+0x324>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	2b05      	cmp	r3, #5
 8003198:	d10c      	bne.n	80031b4 <HAL_RCC_OscConfig+0x30c>
 800319a:	4b5f      	ldr	r3, [pc, #380]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 800319c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800319e:	4a5e      	ldr	r2, [pc, #376]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 80031a0:	f043 0304 	orr.w	r3, r3, #4
 80031a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80031a6:	4b5c      	ldr	r3, [pc, #368]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 80031a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031aa:	4a5b      	ldr	r2, [pc, #364]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 80031ac:	f043 0301 	orr.w	r3, r3, #1
 80031b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80031b2:	e00b      	b.n	80031cc <HAL_RCC_OscConfig+0x324>
 80031b4:	4b58      	ldr	r3, [pc, #352]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 80031b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031b8:	4a57      	ldr	r2, [pc, #348]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 80031ba:	f023 0301 	bic.w	r3, r3, #1
 80031be:	6713      	str	r3, [r2, #112]	@ 0x70
 80031c0:	4b55      	ldr	r3, [pc, #340]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 80031c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031c4:	4a54      	ldr	r2, [pc, #336]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 80031c6:	f023 0304 	bic.w	r3, r3, #4
 80031ca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d015      	beq.n	8003200 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031d4:	f7fe f8a2 	bl	800131c <HAL_GetTick>
 80031d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031da:	e00a      	b.n	80031f2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031dc:	f7fe f89e 	bl	800131c <HAL_GetTick>
 80031e0:	4602      	mov	r2, r0
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d901      	bls.n	80031f2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80031ee:	2303      	movs	r3, #3
 80031f0:	e0cb      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031f2:	4b49      	ldr	r3, [pc, #292]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 80031f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031f6:	f003 0302 	and.w	r3, r3, #2
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d0ee      	beq.n	80031dc <HAL_RCC_OscConfig+0x334>
 80031fe:	e014      	b.n	800322a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003200:	f7fe f88c 	bl	800131c <HAL_GetTick>
 8003204:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003206:	e00a      	b.n	800321e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003208:	f7fe f888 	bl	800131c <HAL_GetTick>
 800320c:	4602      	mov	r2, r0
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003216:	4293      	cmp	r3, r2
 8003218:	d901      	bls.n	800321e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800321a:	2303      	movs	r3, #3
 800321c:	e0b5      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800321e:	4b3e      	ldr	r3, [pc, #248]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 8003220:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003222:	f003 0302 	and.w	r3, r3, #2
 8003226:	2b00      	cmp	r3, #0
 8003228:	d1ee      	bne.n	8003208 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800322a:	7dfb      	ldrb	r3, [r7, #23]
 800322c:	2b01      	cmp	r3, #1
 800322e:	d105      	bne.n	800323c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003230:	4b39      	ldr	r3, [pc, #228]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 8003232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003234:	4a38      	ldr	r2, [pc, #224]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 8003236:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800323a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	699b      	ldr	r3, [r3, #24]
 8003240:	2b00      	cmp	r3, #0
 8003242:	f000 80a1 	beq.w	8003388 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003246:	4b34      	ldr	r3, [pc, #208]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	f003 030c 	and.w	r3, r3, #12
 800324e:	2b08      	cmp	r3, #8
 8003250:	d05c      	beq.n	800330c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	699b      	ldr	r3, [r3, #24]
 8003256:	2b02      	cmp	r3, #2
 8003258:	d141      	bne.n	80032de <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800325a:	4b31      	ldr	r3, [pc, #196]	@ (8003320 <HAL_RCC_OscConfig+0x478>)
 800325c:	2200      	movs	r2, #0
 800325e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003260:	f7fe f85c 	bl	800131c <HAL_GetTick>
 8003264:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003266:	e008      	b.n	800327a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003268:	f7fe f858 	bl	800131c <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	2b02      	cmp	r3, #2
 8003274:	d901      	bls.n	800327a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003276:	2303      	movs	r3, #3
 8003278:	e087      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800327a:	4b27      	ldr	r3, [pc, #156]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003282:	2b00      	cmp	r3, #0
 8003284:	d1f0      	bne.n	8003268 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	69da      	ldr	r2, [r3, #28]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6a1b      	ldr	r3, [r3, #32]
 800328e:	431a      	orrs	r2, r3
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003294:	019b      	lsls	r3, r3, #6
 8003296:	431a      	orrs	r2, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800329c:	085b      	lsrs	r3, r3, #1
 800329e:	3b01      	subs	r3, #1
 80032a0:	041b      	lsls	r3, r3, #16
 80032a2:	431a      	orrs	r2, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032a8:	061b      	lsls	r3, r3, #24
 80032aa:	491b      	ldr	r1, [pc, #108]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 80032ac:	4313      	orrs	r3, r2
 80032ae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032b0:	4b1b      	ldr	r3, [pc, #108]	@ (8003320 <HAL_RCC_OscConfig+0x478>)
 80032b2:	2201      	movs	r2, #1
 80032b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032b6:	f7fe f831 	bl	800131c <HAL_GetTick>
 80032ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032bc:	e008      	b.n	80032d0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032be:	f7fe f82d 	bl	800131c <HAL_GetTick>
 80032c2:	4602      	mov	r2, r0
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	1ad3      	subs	r3, r2, r3
 80032c8:	2b02      	cmp	r3, #2
 80032ca:	d901      	bls.n	80032d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80032cc:	2303      	movs	r3, #3
 80032ce:	e05c      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032d0:	4b11      	ldr	r3, [pc, #68]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d0f0      	beq.n	80032be <HAL_RCC_OscConfig+0x416>
 80032dc:	e054      	b.n	8003388 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032de:	4b10      	ldr	r3, [pc, #64]	@ (8003320 <HAL_RCC_OscConfig+0x478>)
 80032e0:	2200      	movs	r2, #0
 80032e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032e4:	f7fe f81a 	bl	800131c <HAL_GetTick>
 80032e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032ea:	e008      	b.n	80032fe <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032ec:	f7fe f816 	bl	800131c <HAL_GetTick>
 80032f0:	4602      	mov	r2, r0
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d901      	bls.n	80032fe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e045      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032fe:	4b06      	ldr	r3, [pc, #24]	@ (8003318 <HAL_RCC_OscConfig+0x470>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d1f0      	bne.n	80032ec <HAL_RCC_OscConfig+0x444>
 800330a:	e03d      	b.n	8003388 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	699b      	ldr	r3, [r3, #24]
 8003310:	2b01      	cmp	r3, #1
 8003312:	d107      	bne.n	8003324 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e038      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
 8003318:	40023800 	.word	0x40023800
 800331c:	40007000 	.word	0x40007000
 8003320:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003324:	4b1b      	ldr	r3, [pc, #108]	@ (8003394 <HAL_RCC_OscConfig+0x4ec>)
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	699b      	ldr	r3, [r3, #24]
 800332e:	2b01      	cmp	r3, #1
 8003330:	d028      	beq.n	8003384 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800333c:	429a      	cmp	r2, r3
 800333e:	d121      	bne.n	8003384 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800334a:	429a      	cmp	r2, r3
 800334c:	d11a      	bne.n	8003384 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800334e:	68fa      	ldr	r2, [r7, #12]
 8003350:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003354:	4013      	ands	r3, r2
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800335a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800335c:	4293      	cmp	r3, r2
 800335e:	d111      	bne.n	8003384 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800336a:	085b      	lsrs	r3, r3, #1
 800336c:	3b01      	subs	r3, #1
 800336e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003370:	429a      	cmp	r2, r3
 8003372:	d107      	bne.n	8003384 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800337e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003380:	429a      	cmp	r2, r3
 8003382:	d001      	beq.n	8003388 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e000      	b.n	800338a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003388:	2300      	movs	r3, #0
}
 800338a:	4618      	mov	r0, r3
 800338c:	3718      	adds	r7, #24
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	40023800 	.word	0x40023800

08003398 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b084      	sub	sp, #16
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
 80033a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d101      	bne.n	80033ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e0cc      	b.n	8003546 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033ac:	4b68      	ldr	r3, [pc, #416]	@ (8003550 <HAL_RCC_ClockConfig+0x1b8>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 0307 	and.w	r3, r3, #7
 80033b4:	683a      	ldr	r2, [r7, #0]
 80033b6:	429a      	cmp	r2, r3
 80033b8:	d90c      	bls.n	80033d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033ba:	4b65      	ldr	r3, [pc, #404]	@ (8003550 <HAL_RCC_ClockConfig+0x1b8>)
 80033bc:	683a      	ldr	r2, [r7, #0]
 80033be:	b2d2      	uxtb	r2, r2
 80033c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033c2:	4b63      	ldr	r3, [pc, #396]	@ (8003550 <HAL_RCC_ClockConfig+0x1b8>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f003 0307 	and.w	r3, r3, #7
 80033ca:	683a      	ldr	r2, [r7, #0]
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d001      	beq.n	80033d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	e0b8      	b.n	8003546 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 0302 	and.w	r3, r3, #2
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d020      	beq.n	8003422 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0304 	and.w	r3, r3, #4
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d005      	beq.n	80033f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033ec:	4b59      	ldr	r3, [pc, #356]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	4a58      	ldr	r2, [pc, #352]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 80033f2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80033f6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f003 0308 	and.w	r3, r3, #8
 8003400:	2b00      	cmp	r3, #0
 8003402:	d005      	beq.n	8003410 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003404:	4b53      	ldr	r3, [pc, #332]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	4a52      	ldr	r2, [pc, #328]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 800340a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800340e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003410:	4b50      	ldr	r3, [pc, #320]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	494d      	ldr	r1, [pc, #308]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 800341e:	4313      	orrs	r3, r2
 8003420:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 0301 	and.w	r3, r3, #1
 800342a:	2b00      	cmp	r3, #0
 800342c:	d044      	beq.n	80034b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	2b01      	cmp	r3, #1
 8003434:	d107      	bne.n	8003446 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003436:	4b47      	ldr	r3, [pc, #284]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d119      	bne.n	8003476 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e07f      	b.n	8003546 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	2b02      	cmp	r3, #2
 800344c:	d003      	beq.n	8003456 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003452:	2b03      	cmp	r3, #3
 8003454:	d107      	bne.n	8003466 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003456:	4b3f      	ldr	r3, [pc, #252]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800345e:	2b00      	cmp	r3, #0
 8003460:	d109      	bne.n	8003476 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e06f      	b.n	8003546 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003466:	4b3b      	ldr	r3, [pc, #236]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f003 0302 	and.w	r3, r3, #2
 800346e:	2b00      	cmp	r3, #0
 8003470:	d101      	bne.n	8003476 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e067      	b.n	8003546 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003476:	4b37      	ldr	r3, [pc, #220]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	f023 0203 	bic.w	r2, r3, #3
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	4934      	ldr	r1, [pc, #208]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 8003484:	4313      	orrs	r3, r2
 8003486:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003488:	f7fd ff48 	bl	800131c <HAL_GetTick>
 800348c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800348e:	e00a      	b.n	80034a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003490:	f7fd ff44 	bl	800131c <HAL_GetTick>
 8003494:	4602      	mov	r2, r0
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	1ad3      	subs	r3, r2, r3
 800349a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800349e:	4293      	cmp	r3, r2
 80034a0:	d901      	bls.n	80034a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034a2:	2303      	movs	r3, #3
 80034a4:	e04f      	b.n	8003546 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034a6:	4b2b      	ldr	r3, [pc, #172]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	f003 020c 	and.w	r2, r3, #12
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	009b      	lsls	r3, r3, #2
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d1eb      	bne.n	8003490 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034b8:	4b25      	ldr	r3, [pc, #148]	@ (8003550 <HAL_RCC_ClockConfig+0x1b8>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 0307 	and.w	r3, r3, #7
 80034c0:	683a      	ldr	r2, [r7, #0]
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d20c      	bcs.n	80034e0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034c6:	4b22      	ldr	r3, [pc, #136]	@ (8003550 <HAL_RCC_ClockConfig+0x1b8>)
 80034c8:	683a      	ldr	r2, [r7, #0]
 80034ca:	b2d2      	uxtb	r2, r2
 80034cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034ce:	4b20      	ldr	r3, [pc, #128]	@ (8003550 <HAL_RCC_ClockConfig+0x1b8>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 0307 	and.w	r3, r3, #7
 80034d6:	683a      	ldr	r2, [r7, #0]
 80034d8:	429a      	cmp	r2, r3
 80034da:	d001      	beq.n	80034e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	e032      	b.n	8003546 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 0304 	and.w	r3, r3, #4
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d008      	beq.n	80034fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034ec:	4b19      	ldr	r3, [pc, #100]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	4916      	ldr	r1, [pc, #88]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 80034fa:	4313      	orrs	r3, r2
 80034fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 0308 	and.w	r3, r3, #8
 8003506:	2b00      	cmp	r3, #0
 8003508:	d009      	beq.n	800351e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800350a:	4b12      	ldr	r3, [pc, #72]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	691b      	ldr	r3, [r3, #16]
 8003516:	00db      	lsls	r3, r3, #3
 8003518:	490e      	ldr	r1, [pc, #56]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 800351a:	4313      	orrs	r3, r2
 800351c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800351e:	f000 f821 	bl	8003564 <HAL_RCC_GetSysClockFreq>
 8003522:	4602      	mov	r2, r0
 8003524:	4b0b      	ldr	r3, [pc, #44]	@ (8003554 <HAL_RCC_ClockConfig+0x1bc>)
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	091b      	lsrs	r3, r3, #4
 800352a:	f003 030f 	and.w	r3, r3, #15
 800352e:	490a      	ldr	r1, [pc, #40]	@ (8003558 <HAL_RCC_ClockConfig+0x1c0>)
 8003530:	5ccb      	ldrb	r3, [r1, r3]
 8003532:	fa22 f303 	lsr.w	r3, r2, r3
 8003536:	4a09      	ldr	r2, [pc, #36]	@ (800355c <HAL_RCC_ClockConfig+0x1c4>)
 8003538:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800353a:	4b09      	ldr	r3, [pc, #36]	@ (8003560 <HAL_RCC_ClockConfig+0x1c8>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4618      	mov	r0, r3
 8003540:	f7fd fd26 	bl	8000f90 <HAL_InitTick>

  return HAL_OK;
 8003544:	2300      	movs	r3, #0
}
 8003546:	4618      	mov	r0, r3
 8003548:	3710      	adds	r7, #16
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	40023c00 	.word	0x40023c00
 8003554:	40023800 	.word	0x40023800
 8003558:	0800c1d4 	.word	0x0800c1d4
 800355c:	20000004 	.word	0x20000004
 8003560:	20000008 	.word	0x20000008

08003564 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003564:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003568:	b090      	sub	sp, #64	@ 0x40
 800356a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800356c:	2300      	movs	r3, #0
 800356e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003570:	2300      	movs	r3, #0
 8003572:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003574:	2300      	movs	r3, #0
 8003576:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003578:	2300      	movs	r3, #0
 800357a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800357c:	4b59      	ldr	r3, [pc, #356]	@ (80036e4 <HAL_RCC_GetSysClockFreq+0x180>)
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	f003 030c 	and.w	r3, r3, #12
 8003584:	2b08      	cmp	r3, #8
 8003586:	d00d      	beq.n	80035a4 <HAL_RCC_GetSysClockFreq+0x40>
 8003588:	2b08      	cmp	r3, #8
 800358a:	f200 80a1 	bhi.w	80036d0 <HAL_RCC_GetSysClockFreq+0x16c>
 800358e:	2b00      	cmp	r3, #0
 8003590:	d002      	beq.n	8003598 <HAL_RCC_GetSysClockFreq+0x34>
 8003592:	2b04      	cmp	r3, #4
 8003594:	d003      	beq.n	800359e <HAL_RCC_GetSysClockFreq+0x3a>
 8003596:	e09b      	b.n	80036d0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003598:	4b53      	ldr	r3, [pc, #332]	@ (80036e8 <HAL_RCC_GetSysClockFreq+0x184>)
 800359a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800359c:	e09b      	b.n	80036d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800359e:	4b53      	ldr	r3, [pc, #332]	@ (80036ec <HAL_RCC_GetSysClockFreq+0x188>)
 80035a0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80035a2:	e098      	b.n	80036d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80035a4:	4b4f      	ldr	r3, [pc, #316]	@ (80036e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80035ac:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80035ae:	4b4d      	ldr	r3, [pc, #308]	@ (80036e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d028      	beq.n	800360c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035ba:	4b4a      	ldr	r3, [pc, #296]	@ (80036e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	099b      	lsrs	r3, r3, #6
 80035c0:	2200      	movs	r2, #0
 80035c2:	623b      	str	r3, [r7, #32]
 80035c4:	627a      	str	r2, [r7, #36]	@ 0x24
 80035c6:	6a3b      	ldr	r3, [r7, #32]
 80035c8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80035cc:	2100      	movs	r1, #0
 80035ce:	4b47      	ldr	r3, [pc, #284]	@ (80036ec <HAL_RCC_GetSysClockFreq+0x188>)
 80035d0:	fb03 f201 	mul.w	r2, r3, r1
 80035d4:	2300      	movs	r3, #0
 80035d6:	fb00 f303 	mul.w	r3, r0, r3
 80035da:	4413      	add	r3, r2
 80035dc:	4a43      	ldr	r2, [pc, #268]	@ (80036ec <HAL_RCC_GetSysClockFreq+0x188>)
 80035de:	fba0 1202 	umull	r1, r2, r0, r2
 80035e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80035e4:	460a      	mov	r2, r1
 80035e6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80035e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80035ea:	4413      	add	r3, r2
 80035ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80035ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035f0:	2200      	movs	r2, #0
 80035f2:	61bb      	str	r3, [r7, #24]
 80035f4:	61fa      	str	r2, [r7, #28]
 80035f6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80035fa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80035fe:	f7fc fe47 	bl	8000290 <__aeabi_uldivmod>
 8003602:	4602      	mov	r2, r0
 8003604:	460b      	mov	r3, r1
 8003606:	4613      	mov	r3, r2
 8003608:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800360a:	e053      	b.n	80036b4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800360c:	4b35      	ldr	r3, [pc, #212]	@ (80036e4 <HAL_RCC_GetSysClockFreq+0x180>)
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	099b      	lsrs	r3, r3, #6
 8003612:	2200      	movs	r2, #0
 8003614:	613b      	str	r3, [r7, #16]
 8003616:	617a      	str	r2, [r7, #20]
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800361e:	f04f 0b00 	mov.w	fp, #0
 8003622:	4652      	mov	r2, sl
 8003624:	465b      	mov	r3, fp
 8003626:	f04f 0000 	mov.w	r0, #0
 800362a:	f04f 0100 	mov.w	r1, #0
 800362e:	0159      	lsls	r1, r3, #5
 8003630:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003634:	0150      	lsls	r0, r2, #5
 8003636:	4602      	mov	r2, r0
 8003638:	460b      	mov	r3, r1
 800363a:	ebb2 080a 	subs.w	r8, r2, sl
 800363e:	eb63 090b 	sbc.w	r9, r3, fp
 8003642:	f04f 0200 	mov.w	r2, #0
 8003646:	f04f 0300 	mov.w	r3, #0
 800364a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800364e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003652:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003656:	ebb2 0408 	subs.w	r4, r2, r8
 800365a:	eb63 0509 	sbc.w	r5, r3, r9
 800365e:	f04f 0200 	mov.w	r2, #0
 8003662:	f04f 0300 	mov.w	r3, #0
 8003666:	00eb      	lsls	r3, r5, #3
 8003668:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800366c:	00e2      	lsls	r2, r4, #3
 800366e:	4614      	mov	r4, r2
 8003670:	461d      	mov	r5, r3
 8003672:	eb14 030a 	adds.w	r3, r4, sl
 8003676:	603b      	str	r3, [r7, #0]
 8003678:	eb45 030b 	adc.w	r3, r5, fp
 800367c:	607b      	str	r3, [r7, #4]
 800367e:	f04f 0200 	mov.w	r2, #0
 8003682:	f04f 0300 	mov.w	r3, #0
 8003686:	e9d7 4500 	ldrd	r4, r5, [r7]
 800368a:	4629      	mov	r1, r5
 800368c:	028b      	lsls	r3, r1, #10
 800368e:	4621      	mov	r1, r4
 8003690:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003694:	4621      	mov	r1, r4
 8003696:	028a      	lsls	r2, r1, #10
 8003698:	4610      	mov	r0, r2
 800369a:	4619      	mov	r1, r3
 800369c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800369e:	2200      	movs	r2, #0
 80036a0:	60bb      	str	r3, [r7, #8]
 80036a2:	60fa      	str	r2, [r7, #12]
 80036a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80036a8:	f7fc fdf2 	bl	8000290 <__aeabi_uldivmod>
 80036ac:	4602      	mov	r2, r0
 80036ae:	460b      	mov	r3, r1
 80036b0:	4613      	mov	r3, r2
 80036b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80036b4:	4b0b      	ldr	r3, [pc, #44]	@ (80036e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	0c1b      	lsrs	r3, r3, #16
 80036ba:	f003 0303 	and.w	r3, r3, #3
 80036be:	3301      	adds	r3, #1
 80036c0:	005b      	lsls	r3, r3, #1
 80036c2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80036c4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80036c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80036cc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80036ce:	e002      	b.n	80036d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80036d0:	4b05      	ldr	r3, [pc, #20]	@ (80036e8 <HAL_RCC_GetSysClockFreq+0x184>)
 80036d2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80036d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3740      	adds	r7, #64	@ 0x40
 80036dc:	46bd      	mov	sp, r7
 80036de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036e2:	bf00      	nop
 80036e4:	40023800 	.word	0x40023800
 80036e8:	00f42400 	.word	0x00f42400
 80036ec:	017d7840 	.word	0x017d7840

080036f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036f0:	b480      	push	{r7}
 80036f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036f4:	4b03      	ldr	r3, [pc, #12]	@ (8003704 <HAL_RCC_GetHCLKFreq+0x14>)
 80036f6:	681b      	ldr	r3, [r3, #0]
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr
 8003702:	bf00      	nop
 8003704:	20000004 	.word	0x20000004

08003708 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800370c:	f7ff fff0 	bl	80036f0 <HAL_RCC_GetHCLKFreq>
 8003710:	4602      	mov	r2, r0
 8003712:	4b05      	ldr	r3, [pc, #20]	@ (8003728 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	0a9b      	lsrs	r3, r3, #10
 8003718:	f003 0307 	and.w	r3, r3, #7
 800371c:	4903      	ldr	r1, [pc, #12]	@ (800372c <HAL_RCC_GetPCLK1Freq+0x24>)
 800371e:	5ccb      	ldrb	r3, [r1, r3]
 8003720:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003724:	4618      	mov	r0, r3
 8003726:	bd80      	pop	{r7, pc}
 8003728:	40023800 	.word	0x40023800
 800372c:	0800c1e4 	.word	0x0800c1e4

08003730 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003734:	f7ff ffdc 	bl	80036f0 <HAL_RCC_GetHCLKFreq>
 8003738:	4602      	mov	r2, r0
 800373a:	4b05      	ldr	r3, [pc, #20]	@ (8003750 <HAL_RCC_GetPCLK2Freq+0x20>)
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	0b5b      	lsrs	r3, r3, #13
 8003740:	f003 0307 	and.w	r3, r3, #7
 8003744:	4903      	ldr	r1, [pc, #12]	@ (8003754 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003746:	5ccb      	ldrb	r3, [r1, r3]
 8003748:	fa22 f303 	lsr.w	r3, r2, r3
}
 800374c:	4618      	mov	r0, r3
 800374e:	bd80      	pop	{r7, pc}
 8003750:	40023800 	.word	0x40023800
 8003754:	0800c1e4 	.word	0x0800c1e4

08003758 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003758:	b480      	push	{r7}
 800375a:	b083      	sub	sp, #12
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
 8003760:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	220f      	movs	r2, #15
 8003766:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003768:	4b12      	ldr	r3, [pc, #72]	@ (80037b4 <HAL_RCC_GetClockConfig+0x5c>)
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	f003 0203 	and.w	r2, r3, #3
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003774:	4b0f      	ldr	r3, [pc, #60]	@ (80037b4 <HAL_RCC_GetClockConfig+0x5c>)
 8003776:	689b      	ldr	r3, [r3, #8]
 8003778:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003780:	4b0c      	ldr	r3, [pc, #48]	@ (80037b4 <HAL_RCC_GetClockConfig+0x5c>)
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800378c:	4b09      	ldr	r3, [pc, #36]	@ (80037b4 <HAL_RCC_GetClockConfig+0x5c>)
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	08db      	lsrs	r3, r3, #3
 8003792:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800379a:	4b07      	ldr	r3, [pc, #28]	@ (80037b8 <HAL_RCC_GetClockConfig+0x60>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 0207 	and.w	r2, r3, #7
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	601a      	str	r2, [r3, #0]
}
 80037a6:	bf00      	nop
 80037a8:	370c      	adds	r7, #12
 80037aa:	46bd      	mov	sp, r7
 80037ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b0:	4770      	bx	lr
 80037b2:	bf00      	nop
 80037b4:	40023800 	.word	0x40023800
 80037b8:	40023c00 	.word	0x40023c00

080037bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b082      	sub	sp, #8
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d101      	bne.n	80037ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	e041      	b.n	8003852 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d106      	bne.n	80037e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2200      	movs	r2, #0
 80037de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f000 f839 	bl	800385a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2202      	movs	r2, #2
 80037ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	3304      	adds	r3, #4
 80037f8:	4619      	mov	r1, r3
 80037fa:	4610      	mov	r0, r2
 80037fc:	f000 f9b2 	bl	8003b64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2201      	movs	r2, #1
 800382c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2201      	movs	r2, #1
 8003834:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003850:	2300      	movs	r3, #0
}
 8003852:	4618      	mov	r0, r3
 8003854:	3708      	adds	r7, #8
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}

0800385a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800385a:	b480      	push	{r7}
 800385c:	b083      	sub	sp, #12
 800385e:	af00      	add	r7, sp, #0
 8003860:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003862:	bf00      	nop
 8003864:	370c      	adds	r7, #12
 8003866:	46bd      	mov	sp, r7
 8003868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386c:	4770      	bx	lr
	...

08003870 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003870:	b480      	push	{r7}
 8003872:	b085      	sub	sp, #20
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800387e:	b2db      	uxtb	r3, r3
 8003880:	2b01      	cmp	r3, #1
 8003882:	d001      	beq.n	8003888 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e044      	b.n	8003912 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2202      	movs	r2, #2
 800388c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	68da      	ldr	r2, [r3, #12]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f042 0201 	orr.w	r2, r2, #1
 800389e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a1e      	ldr	r2, [pc, #120]	@ (8003920 <HAL_TIM_Base_Start_IT+0xb0>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d018      	beq.n	80038dc <HAL_TIM_Base_Start_IT+0x6c>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038b2:	d013      	beq.n	80038dc <HAL_TIM_Base_Start_IT+0x6c>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a1a      	ldr	r2, [pc, #104]	@ (8003924 <HAL_TIM_Base_Start_IT+0xb4>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d00e      	beq.n	80038dc <HAL_TIM_Base_Start_IT+0x6c>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a19      	ldr	r2, [pc, #100]	@ (8003928 <HAL_TIM_Base_Start_IT+0xb8>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d009      	beq.n	80038dc <HAL_TIM_Base_Start_IT+0x6c>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a17      	ldr	r2, [pc, #92]	@ (800392c <HAL_TIM_Base_Start_IT+0xbc>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d004      	beq.n	80038dc <HAL_TIM_Base_Start_IT+0x6c>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a16      	ldr	r2, [pc, #88]	@ (8003930 <HAL_TIM_Base_Start_IT+0xc0>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d111      	bne.n	8003900 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	f003 0307 	and.w	r3, r3, #7
 80038e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2b06      	cmp	r3, #6
 80038ec:	d010      	beq.n	8003910 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f042 0201 	orr.w	r2, r2, #1
 80038fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038fe:	e007      	b.n	8003910 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f042 0201 	orr.w	r2, r2, #1
 800390e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003910:	2300      	movs	r3, #0
}
 8003912:	4618      	mov	r0, r3
 8003914:	3714      	adds	r7, #20
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr
 800391e:	bf00      	nop
 8003920:	40010000 	.word	0x40010000
 8003924:	40000400 	.word	0x40000400
 8003928:	40000800 	.word	0x40000800
 800392c:	40000c00 	.word	0x40000c00
 8003930:	40014000 	.word	0x40014000

08003934 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b084      	sub	sp, #16
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	68db      	ldr	r3, [r3, #12]
 8003942:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	691b      	ldr	r3, [r3, #16]
 800394a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	f003 0302 	and.w	r3, r3, #2
 8003952:	2b00      	cmp	r3, #0
 8003954:	d020      	beq.n	8003998 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	f003 0302 	and.w	r3, r3, #2
 800395c:	2b00      	cmp	r3, #0
 800395e:	d01b      	beq.n	8003998 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f06f 0202 	mvn.w	r2, #2
 8003968:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2201      	movs	r2, #1
 800396e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	699b      	ldr	r3, [r3, #24]
 8003976:	f003 0303 	and.w	r3, r3, #3
 800397a:	2b00      	cmp	r3, #0
 800397c:	d003      	beq.n	8003986 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	f000 f8d2 	bl	8003b28 <HAL_TIM_IC_CaptureCallback>
 8003984:	e005      	b.n	8003992 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f000 f8c4 	bl	8003b14 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	f000 f8d5 	bl	8003b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	f003 0304 	and.w	r3, r3, #4
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d020      	beq.n	80039e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	f003 0304 	and.w	r3, r3, #4
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d01b      	beq.n	80039e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f06f 0204 	mvn.w	r2, #4
 80039b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2202      	movs	r2, #2
 80039ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	699b      	ldr	r3, [r3, #24]
 80039c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d003      	beq.n	80039d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039ca:	6878      	ldr	r0, [r7, #4]
 80039cc:	f000 f8ac 	bl	8003b28 <HAL_TIM_IC_CaptureCallback>
 80039d0:	e005      	b.n	80039de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039d2:	6878      	ldr	r0, [r7, #4]
 80039d4:	f000 f89e 	bl	8003b14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039d8:	6878      	ldr	r0, [r7, #4]
 80039da:	f000 f8af 	bl	8003b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2200      	movs	r2, #0
 80039e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	f003 0308 	and.w	r3, r3, #8
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d020      	beq.n	8003a30 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	f003 0308 	and.w	r3, r3, #8
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d01b      	beq.n	8003a30 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f06f 0208 	mvn.w	r2, #8
 8003a00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2204      	movs	r2, #4
 8003a06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	69db      	ldr	r3, [r3, #28]
 8003a0e:	f003 0303 	and.w	r3, r3, #3
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d003      	beq.n	8003a1e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f000 f886 	bl	8003b28 <HAL_TIM_IC_CaptureCallback>
 8003a1c:	e005      	b.n	8003a2a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a1e:	6878      	ldr	r0, [r7, #4]
 8003a20:	f000 f878 	bl	8003b14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	f000 f889 	bl	8003b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	f003 0310 	and.w	r3, r3, #16
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d020      	beq.n	8003a7c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	f003 0310 	and.w	r3, r3, #16
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d01b      	beq.n	8003a7c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f06f 0210 	mvn.w	r2, #16
 8003a4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2208      	movs	r2, #8
 8003a52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	69db      	ldr	r3, [r3, #28]
 8003a5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d003      	beq.n	8003a6a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f000 f860 	bl	8003b28 <HAL_TIM_IC_CaptureCallback>
 8003a68:	e005      	b.n	8003a76 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f000 f852 	bl	8003b14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	f000 f863 	bl	8003b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	f003 0301 	and.w	r3, r3, #1
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d00c      	beq.n	8003aa0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	f003 0301 	and.w	r3, r3, #1
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d007      	beq.n	8003aa0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f06f 0201 	mvn.w	r2, #1
 8003a98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f7fd fa34 	bl	8000f08 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d00c      	beq.n	8003ac4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d007      	beq.n	8003ac4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003abc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f000 f8e0 	bl	8003c84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d00c      	beq.n	8003ae8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d007      	beq.n	8003ae8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003ae0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f000 f834 	bl	8003b50 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	f003 0320 	and.w	r3, r3, #32
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d00c      	beq.n	8003b0c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	f003 0320 	and.w	r3, r3, #32
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d007      	beq.n	8003b0c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f06f 0220 	mvn.w	r2, #32
 8003b04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 f8b2 	bl	8003c70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b0c:	bf00      	nop
 8003b0e:	3710      	adds	r7, #16
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b083      	sub	sp, #12
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003b1c:	bf00      	nop
 8003b1e:	370c      	adds	r7, #12
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr

08003b28 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b083      	sub	sp, #12
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003b30:	bf00      	nop
 8003b32:	370c      	adds	r7, #12
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr

08003b3c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b083      	sub	sp, #12
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003b44:	bf00      	nop
 8003b46:	370c      	adds	r7, #12
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4e:	4770      	bx	lr

08003b50 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b083      	sub	sp, #12
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003b58:	bf00      	nop
 8003b5a:	370c      	adds	r7, #12
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr

08003b64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b085      	sub	sp, #20
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
 8003b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	4a37      	ldr	r2, [pc, #220]	@ (8003c54 <TIM_Base_SetConfig+0xf0>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d00f      	beq.n	8003b9c <TIM_Base_SetConfig+0x38>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b82:	d00b      	beq.n	8003b9c <TIM_Base_SetConfig+0x38>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	4a34      	ldr	r2, [pc, #208]	@ (8003c58 <TIM_Base_SetConfig+0xf4>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d007      	beq.n	8003b9c <TIM_Base_SetConfig+0x38>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	4a33      	ldr	r2, [pc, #204]	@ (8003c5c <TIM_Base_SetConfig+0xf8>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d003      	beq.n	8003b9c <TIM_Base_SetConfig+0x38>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	4a32      	ldr	r2, [pc, #200]	@ (8003c60 <TIM_Base_SetConfig+0xfc>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d108      	bne.n	8003bae <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ba2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	68fa      	ldr	r2, [r7, #12]
 8003baa:	4313      	orrs	r3, r2
 8003bac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	4a28      	ldr	r2, [pc, #160]	@ (8003c54 <TIM_Base_SetConfig+0xf0>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d01b      	beq.n	8003bee <TIM_Base_SetConfig+0x8a>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bbc:	d017      	beq.n	8003bee <TIM_Base_SetConfig+0x8a>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	4a25      	ldr	r2, [pc, #148]	@ (8003c58 <TIM_Base_SetConfig+0xf4>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d013      	beq.n	8003bee <TIM_Base_SetConfig+0x8a>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	4a24      	ldr	r2, [pc, #144]	@ (8003c5c <TIM_Base_SetConfig+0xf8>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d00f      	beq.n	8003bee <TIM_Base_SetConfig+0x8a>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4a23      	ldr	r2, [pc, #140]	@ (8003c60 <TIM_Base_SetConfig+0xfc>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d00b      	beq.n	8003bee <TIM_Base_SetConfig+0x8a>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	4a22      	ldr	r2, [pc, #136]	@ (8003c64 <TIM_Base_SetConfig+0x100>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d007      	beq.n	8003bee <TIM_Base_SetConfig+0x8a>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4a21      	ldr	r2, [pc, #132]	@ (8003c68 <TIM_Base_SetConfig+0x104>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d003      	beq.n	8003bee <TIM_Base_SetConfig+0x8a>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a20      	ldr	r2, [pc, #128]	@ (8003c6c <TIM_Base_SetConfig+0x108>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d108      	bne.n	8003c00 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bf4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	68db      	ldr	r3, [r3, #12]
 8003bfa:	68fa      	ldr	r2, [r7, #12]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	695b      	ldr	r3, [r3, #20]
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	689a      	ldr	r2, [r3, #8]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	4a0c      	ldr	r2, [pc, #48]	@ (8003c54 <TIM_Base_SetConfig+0xf0>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d103      	bne.n	8003c2e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	691a      	ldr	r2, [r3, #16]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f043 0204 	orr.w	r2, r3, #4
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	68fa      	ldr	r2, [r7, #12]
 8003c44:	601a      	str	r2, [r3, #0]
}
 8003c46:	bf00      	nop
 8003c48:	3714      	adds	r7, #20
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr
 8003c52:	bf00      	nop
 8003c54:	40010000 	.word	0x40010000
 8003c58:	40000400 	.word	0x40000400
 8003c5c:	40000800 	.word	0x40000800
 8003c60:	40000c00 	.word	0x40000c00
 8003c64:	40014000 	.word	0x40014000
 8003c68:	40014400 	.word	0x40014400
 8003c6c:	40014800 	.word	0x40014800

08003c70 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c78:	bf00      	nop
 8003c7a:	370c      	adds	r7, #12
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c82:	4770      	bx	lr

08003c84 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b083      	sub	sp, #12
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c8c:	bf00      	nop
 8003c8e:	370c      	adds	r7, #12
 8003c90:	46bd      	mov	sp, r7
 8003c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c96:	4770      	bx	lr

08003c98 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b082      	sub	sp, #8
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d101      	bne.n	8003caa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e042      	b.n	8003d30 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d106      	bne.n	8003cc4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	f7fd fa84 	bl	80011cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2224      	movs	r2, #36	@ 0x24
 8003cc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	68da      	ldr	r2, [r3, #12]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003cda:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003cdc:	6878      	ldr	r0, [r7, #4]
 8003cde:	f000 fdd3 	bl	8004888 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	691a      	ldr	r2, [r3, #16]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003cf0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	695a      	ldr	r2, [r3, #20]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d00:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	68da      	ldr	r2, [r3, #12]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d10:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2200      	movs	r2, #0
 8003d16:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2220      	movs	r2, #32
 8003d1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2220      	movs	r2, #32
 8003d24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003d2e:	2300      	movs	r3, #0
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3708      	adds	r7, #8
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}

08003d38 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b08a      	sub	sp, #40	@ 0x28
 8003d3c:	af02      	add	r7, sp, #8
 8003d3e:	60f8      	str	r0, [r7, #12]
 8003d40:	60b9      	str	r1, [r7, #8]
 8003d42:	603b      	str	r3, [r7, #0]
 8003d44:	4613      	mov	r3, r2
 8003d46:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	2b20      	cmp	r3, #32
 8003d56:	d175      	bne.n	8003e44 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d002      	beq.n	8003d64 <HAL_UART_Transmit+0x2c>
 8003d5e:	88fb      	ldrh	r3, [r7, #6]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d101      	bne.n	8003d68 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	e06e      	b.n	8003e46 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2221      	movs	r2, #33	@ 0x21
 8003d72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d76:	f7fd fad1 	bl	800131c <HAL_GetTick>
 8003d7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	88fa      	ldrh	r2, [r7, #6]
 8003d80:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	88fa      	ldrh	r2, [r7, #6]
 8003d86:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d90:	d108      	bne.n	8003da4 <HAL_UART_Transmit+0x6c>
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	691b      	ldr	r3, [r3, #16]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d104      	bne.n	8003da4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	61bb      	str	r3, [r7, #24]
 8003da2:	e003      	b.n	8003dac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003da8:	2300      	movs	r3, #0
 8003daa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003dac:	e02e      	b.n	8003e0c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	9300      	str	r3, [sp, #0]
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	2200      	movs	r2, #0
 8003db6:	2180      	movs	r1, #128	@ 0x80
 8003db8:	68f8      	ldr	r0, [r7, #12]
 8003dba:	f000 fb37 	bl	800442c <UART_WaitOnFlagUntilTimeout>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d005      	beq.n	8003dd0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	2220      	movs	r2, #32
 8003dc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003dcc:	2303      	movs	r3, #3
 8003dce:	e03a      	b.n	8003e46 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003dd0:	69fb      	ldr	r3, [r7, #28]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d10b      	bne.n	8003dee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003dd6:	69bb      	ldr	r3, [r7, #24]
 8003dd8:	881b      	ldrh	r3, [r3, #0]
 8003dda:	461a      	mov	r2, r3
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003de4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003de6:	69bb      	ldr	r3, [r7, #24]
 8003de8:	3302      	adds	r3, #2
 8003dea:	61bb      	str	r3, [r7, #24]
 8003dec:	e007      	b.n	8003dfe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003dee:	69fb      	ldr	r3, [r7, #28]
 8003df0:	781a      	ldrb	r2, [r3, #0]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003df8:	69fb      	ldr	r3, [r7, #28]
 8003dfa:	3301      	adds	r3, #1
 8003dfc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e02:	b29b      	uxth	r3, r3
 8003e04:	3b01      	subs	r3, #1
 8003e06:	b29a      	uxth	r2, r3
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e10:	b29b      	uxth	r3, r3
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d1cb      	bne.n	8003dae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	9300      	str	r3, [sp, #0]
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	2140      	movs	r1, #64	@ 0x40
 8003e20:	68f8      	ldr	r0, [r7, #12]
 8003e22:	f000 fb03 	bl	800442c <UART_WaitOnFlagUntilTimeout>
 8003e26:	4603      	mov	r3, r0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d005      	beq.n	8003e38 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2220      	movs	r2, #32
 8003e30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003e34:	2303      	movs	r3, #3
 8003e36:	e006      	b.n	8003e46 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2220      	movs	r2, #32
 8003e3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003e40:	2300      	movs	r3, #0
 8003e42:	e000      	b.n	8003e46 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003e44:	2302      	movs	r3, #2
  }
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3720      	adds	r7, #32
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}

08003e4e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e4e:	b580      	push	{r7, lr}
 8003e50:	b084      	sub	sp, #16
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	60f8      	str	r0, [r7, #12]
 8003e56:	60b9      	str	r1, [r7, #8]
 8003e58:	4613      	mov	r3, r2
 8003e5a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003e62:	b2db      	uxtb	r3, r3
 8003e64:	2b20      	cmp	r3, #32
 8003e66:	d112      	bne.n	8003e8e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d002      	beq.n	8003e74 <HAL_UART_Receive_IT+0x26>
 8003e6e:	88fb      	ldrh	r3, [r7, #6]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d101      	bne.n	8003e78 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e00b      	b.n	8003e90 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003e7e:	88fb      	ldrh	r3, [r7, #6]
 8003e80:	461a      	mov	r2, r3
 8003e82:	68b9      	ldr	r1, [r7, #8]
 8003e84:	68f8      	ldr	r0, [r7, #12]
 8003e86:	f000 fb2a 	bl	80044de <UART_Start_Receive_IT>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	e000      	b.n	8003e90 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003e8e:	2302      	movs	r3, #2
  }
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	3710      	adds	r7, #16
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}

08003e98 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b0ba      	sub	sp, #232	@ 0xe8
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	695b      	ldr	r3, [r3, #20]
 8003eba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003eca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ece:	f003 030f 	and.w	r3, r3, #15
 8003ed2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003ed6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d10f      	bne.n	8003efe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ede:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ee2:	f003 0320 	and.w	r3, r3, #32
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d009      	beq.n	8003efe <HAL_UART_IRQHandler+0x66>
 8003eea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003eee:	f003 0320 	and.w	r3, r3, #32
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d003      	beq.n	8003efe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f000 fc07 	bl	800470a <UART_Receive_IT>
      return;
 8003efc:	e273      	b.n	80043e6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003efe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	f000 80de 	beq.w	80040c4 <HAL_UART_IRQHandler+0x22c>
 8003f08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f0c:	f003 0301 	and.w	r3, r3, #1
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d106      	bne.n	8003f22 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003f14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f18:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	f000 80d1 	beq.w	80040c4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003f22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f26:	f003 0301 	and.w	r3, r3, #1
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d00b      	beq.n	8003f46 <HAL_UART_IRQHandler+0xae>
 8003f2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d005      	beq.n	8003f46 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f3e:	f043 0201 	orr.w	r2, r3, #1
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f4a:	f003 0304 	and.w	r3, r3, #4
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d00b      	beq.n	8003f6a <HAL_UART_IRQHandler+0xd2>
 8003f52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f56:	f003 0301 	and.w	r3, r3, #1
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d005      	beq.n	8003f6a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f62:	f043 0202 	orr.w	r2, r3, #2
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f6e:	f003 0302 	and.w	r3, r3, #2
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d00b      	beq.n	8003f8e <HAL_UART_IRQHandler+0xf6>
 8003f76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f7a:	f003 0301 	and.w	r3, r3, #1
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d005      	beq.n	8003f8e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f86:	f043 0204 	orr.w	r2, r3, #4
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003f8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f92:	f003 0308 	and.w	r3, r3, #8
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d011      	beq.n	8003fbe <HAL_UART_IRQHandler+0x126>
 8003f9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f9e:	f003 0320 	and.w	r3, r3, #32
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d105      	bne.n	8003fb2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003fa6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003faa:	f003 0301 	and.w	r3, r3, #1
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d005      	beq.n	8003fbe <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fb6:	f043 0208 	orr.w	r2, r3, #8
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	f000 820a 	beq.w	80043dc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003fc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fcc:	f003 0320 	and.w	r3, r3, #32
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d008      	beq.n	8003fe6 <HAL_UART_IRQHandler+0x14e>
 8003fd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fd8:	f003 0320 	and.w	r3, r3, #32
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d002      	beq.n	8003fe6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003fe0:	6878      	ldr	r0, [r7, #4]
 8003fe2:	f000 fb92 	bl	800470a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	695b      	ldr	r3, [r3, #20]
 8003fec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ff0:	2b40      	cmp	r3, #64	@ 0x40
 8003ff2:	bf0c      	ite	eq
 8003ff4:	2301      	moveq	r3, #1
 8003ff6:	2300      	movne	r3, #0
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004002:	f003 0308 	and.w	r3, r3, #8
 8004006:	2b00      	cmp	r3, #0
 8004008:	d103      	bne.n	8004012 <HAL_UART_IRQHandler+0x17a>
 800400a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800400e:	2b00      	cmp	r3, #0
 8004010:	d04f      	beq.n	80040b2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f000 fa9d 	bl	8004552 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	695b      	ldr	r3, [r3, #20]
 800401e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004022:	2b40      	cmp	r3, #64	@ 0x40
 8004024:	d141      	bne.n	80040aa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	3314      	adds	r3, #20
 800402c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004030:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004034:	e853 3f00 	ldrex	r3, [r3]
 8004038:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800403c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004040:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004044:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	3314      	adds	r3, #20
 800404e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004052:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004056:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800405a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800405e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004062:	e841 2300 	strex	r3, r2, [r1]
 8004066:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800406a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800406e:	2b00      	cmp	r3, #0
 8004070:	d1d9      	bne.n	8004026 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004076:	2b00      	cmp	r3, #0
 8004078:	d013      	beq.n	80040a2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800407e:	4a8a      	ldr	r2, [pc, #552]	@ (80042a8 <HAL_UART_IRQHandler+0x410>)
 8004080:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004086:	4618      	mov	r0, r3
 8004088:	f7fd faca 	bl	8001620 <HAL_DMA_Abort_IT>
 800408c:	4603      	mov	r3, r0
 800408e:	2b00      	cmp	r3, #0
 8004090:	d016      	beq.n	80040c0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004096:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004098:	687a      	ldr	r2, [r7, #4]
 800409a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800409c:	4610      	mov	r0, r2
 800409e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040a0:	e00e      	b.n	80040c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f000 f9ac 	bl	8004400 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040a8:	e00a      	b.n	80040c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f000 f9a8 	bl	8004400 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040b0:	e006      	b.n	80040c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f000 f9a4 	bl	8004400 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80040be:	e18d      	b.n	80043dc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040c0:	bf00      	nop
    return;
 80040c2:	e18b      	b.n	80043dc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	f040 8167 	bne.w	800439c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80040ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040d2:	f003 0310 	and.w	r3, r3, #16
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	f000 8160 	beq.w	800439c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80040dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040e0:	f003 0310 	and.w	r3, r3, #16
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	f000 8159 	beq.w	800439c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80040ea:	2300      	movs	r3, #0
 80040ec:	60bb      	str	r3, [r7, #8]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	60bb      	str	r3, [r7, #8]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	60bb      	str	r3, [r7, #8]
 80040fe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	695b      	ldr	r3, [r3, #20]
 8004106:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800410a:	2b40      	cmp	r3, #64	@ 0x40
 800410c:	f040 80ce 	bne.w	80042ac <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800411c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004120:	2b00      	cmp	r3, #0
 8004122:	f000 80a9 	beq.w	8004278 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800412a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800412e:	429a      	cmp	r2, r3
 8004130:	f080 80a2 	bcs.w	8004278 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800413a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004140:	69db      	ldr	r3, [r3, #28]
 8004142:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004146:	f000 8088 	beq.w	800425a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	330c      	adds	r3, #12
 8004150:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004154:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004158:	e853 3f00 	ldrex	r3, [r3]
 800415c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004160:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004164:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004168:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	330c      	adds	r3, #12
 8004172:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004176:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800417a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800417e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004182:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004186:	e841 2300 	strex	r3, r2, [r1]
 800418a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800418e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004192:	2b00      	cmp	r3, #0
 8004194:	d1d9      	bne.n	800414a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	3314      	adds	r3, #20
 800419c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800419e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80041a0:	e853 3f00 	ldrex	r3, [r3]
 80041a4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80041a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80041a8:	f023 0301 	bic.w	r3, r3, #1
 80041ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	3314      	adds	r3, #20
 80041b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80041ba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80041be:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80041c2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80041c6:	e841 2300 	strex	r3, r2, [r1]
 80041ca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80041cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d1e1      	bne.n	8004196 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	3314      	adds	r3, #20
 80041d8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80041dc:	e853 3f00 	ldrex	r3, [r3]
 80041e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80041e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80041e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	3314      	adds	r3, #20
 80041f2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80041f6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80041f8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041fa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80041fc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80041fe:	e841 2300 	strex	r3, r2, [r1]
 8004202:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004204:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004206:	2b00      	cmp	r3, #0
 8004208:	d1e3      	bne.n	80041d2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2220      	movs	r2, #32
 800420e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	330c      	adds	r3, #12
 800421e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004220:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004222:	e853 3f00 	ldrex	r3, [r3]
 8004226:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004228:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800422a:	f023 0310 	bic.w	r3, r3, #16
 800422e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	330c      	adds	r3, #12
 8004238:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800423c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800423e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004240:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004242:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004244:	e841 2300 	strex	r3, r2, [r1]
 8004248:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800424a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800424c:	2b00      	cmp	r3, #0
 800424e:	d1e3      	bne.n	8004218 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004254:	4618      	mov	r0, r3
 8004256:	f7fd f973 	bl	8001540 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2202      	movs	r2, #2
 800425e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004268:	b29b      	uxth	r3, r3
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	b29b      	uxth	r3, r3
 800426e:	4619      	mov	r1, r3
 8004270:	6878      	ldr	r0, [r7, #4]
 8004272:	f000 f8cf 	bl	8004414 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004276:	e0b3      	b.n	80043e0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800427c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004280:	429a      	cmp	r2, r3
 8004282:	f040 80ad 	bne.w	80043e0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800428a:	69db      	ldr	r3, [r3, #28]
 800428c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004290:	f040 80a6 	bne.w	80043e0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2202      	movs	r2, #2
 8004298:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800429e:	4619      	mov	r1, r3
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	f000 f8b7 	bl	8004414 <HAL_UARTEx_RxEventCallback>
      return;
 80042a6:	e09b      	b.n	80043e0 <HAL_UART_IRQHandler+0x548>
 80042a8:	08004619 	.word	0x08004619
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	1ad3      	subs	r3, r2, r3
 80042b8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80042c0:	b29b      	uxth	r3, r3
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	f000 808e 	beq.w	80043e4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80042c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	f000 8089 	beq.w	80043e4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	330c      	adds	r3, #12
 80042d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042dc:	e853 3f00 	ldrex	r3, [r3]
 80042e0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80042e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80042e8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	330c      	adds	r3, #12
 80042f2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80042f6:	647a      	str	r2, [r7, #68]	@ 0x44
 80042f8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042fa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80042fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80042fe:	e841 2300 	strex	r3, r2, [r1]
 8004302:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004304:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004306:	2b00      	cmp	r3, #0
 8004308:	d1e3      	bne.n	80042d2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	3314      	adds	r3, #20
 8004310:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004314:	e853 3f00 	ldrex	r3, [r3]
 8004318:	623b      	str	r3, [r7, #32]
   return(result);
 800431a:	6a3b      	ldr	r3, [r7, #32]
 800431c:	f023 0301 	bic.w	r3, r3, #1
 8004320:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	3314      	adds	r3, #20
 800432a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800432e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004330:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004332:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004334:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004336:	e841 2300 	strex	r3, r2, [r1]
 800433a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800433c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800433e:	2b00      	cmp	r3, #0
 8004340:	d1e3      	bne.n	800430a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2220      	movs	r2, #32
 8004346:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2200      	movs	r2, #0
 800434e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	330c      	adds	r3, #12
 8004356:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	e853 3f00 	ldrex	r3, [r3]
 800435e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	f023 0310 	bic.w	r3, r3, #16
 8004366:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	330c      	adds	r3, #12
 8004370:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004374:	61fa      	str	r2, [r7, #28]
 8004376:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004378:	69b9      	ldr	r1, [r7, #24]
 800437a:	69fa      	ldr	r2, [r7, #28]
 800437c:	e841 2300 	strex	r3, r2, [r1]
 8004380:	617b      	str	r3, [r7, #20]
   return(result);
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d1e3      	bne.n	8004350 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2202      	movs	r2, #2
 800438c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800438e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004392:	4619      	mov	r1, r3
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f000 f83d 	bl	8004414 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800439a:	e023      	b.n	80043e4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800439c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d009      	beq.n	80043bc <HAL_UART_IRQHandler+0x524>
 80043a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d003      	beq.n	80043bc <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	f000 f940 	bl	800463a <UART_Transmit_IT>
    return;
 80043ba:	e014      	b.n	80043e6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80043bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d00e      	beq.n	80043e6 <HAL_UART_IRQHandler+0x54e>
 80043c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d008      	beq.n	80043e6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	f000 f980 	bl	80046da <UART_EndTransmit_IT>
    return;
 80043da:	e004      	b.n	80043e6 <HAL_UART_IRQHandler+0x54e>
    return;
 80043dc:	bf00      	nop
 80043de:	e002      	b.n	80043e6 <HAL_UART_IRQHandler+0x54e>
      return;
 80043e0:	bf00      	nop
 80043e2:	e000      	b.n	80043e6 <HAL_UART_IRQHandler+0x54e>
      return;
 80043e4:	bf00      	nop
  }
}
 80043e6:	37e8      	adds	r7, #232	@ 0xe8
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}

080043ec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80043ec:	b480      	push	{r7}
 80043ee:	b083      	sub	sp, #12
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80043f4:	bf00      	nop
 80043f6:	370c      	adds	r7, #12
 80043f8:	46bd      	mov	sp, r7
 80043fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fe:	4770      	bx	lr

08004400 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004400:	b480      	push	{r7}
 8004402:	b083      	sub	sp, #12
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004408:	bf00      	nop
 800440a:	370c      	adds	r7, #12
 800440c:	46bd      	mov	sp, r7
 800440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004412:	4770      	bx	lr

08004414 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004414:	b480      	push	{r7}
 8004416:	b083      	sub	sp, #12
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
 800441c:	460b      	mov	r3, r1
 800441e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004420:	bf00      	nop
 8004422:	370c      	adds	r7, #12
 8004424:	46bd      	mov	sp, r7
 8004426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442a:	4770      	bx	lr

0800442c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b086      	sub	sp, #24
 8004430:	af00      	add	r7, sp, #0
 8004432:	60f8      	str	r0, [r7, #12]
 8004434:	60b9      	str	r1, [r7, #8]
 8004436:	603b      	str	r3, [r7, #0]
 8004438:	4613      	mov	r3, r2
 800443a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800443c:	e03b      	b.n	80044b6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800443e:	6a3b      	ldr	r3, [r7, #32]
 8004440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004444:	d037      	beq.n	80044b6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004446:	f7fc ff69 	bl	800131c <HAL_GetTick>
 800444a:	4602      	mov	r2, r0
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	1ad3      	subs	r3, r2, r3
 8004450:	6a3a      	ldr	r2, [r7, #32]
 8004452:	429a      	cmp	r2, r3
 8004454:	d302      	bcc.n	800445c <UART_WaitOnFlagUntilTimeout+0x30>
 8004456:	6a3b      	ldr	r3, [r7, #32]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d101      	bne.n	8004460 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800445c:	2303      	movs	r3, #3
 800445e:	e03a      	b.n	80044d6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	68db      	ldr	r3, [r3, #12]
 8004466:	f003 0304 	and.w	r3, r3, #4
 800446a:	2b00      	cmp	r3, #0
 800446c:	d023      	beq.n	80044b6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	2b80      	cmp	r3, #128	@ 0x80
 8004472:	d020      	beq.n	80044b6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	2b40      	cmp	r3, #64	@ 0x40
 8004478:	d01d      	beq.n	80044b6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f003 0308 	and.w	r3, r3, #8
 8004484:	2b08      	cmp	r3, #8
 8004486:	d116      	bne.n	80044b6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004488:	2300      	movs	r3, #0
 800448a:	617b      	str	r3, [r7, #20]
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	617b      	str	r3, [r7, #20]
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	617b      	str	r3, [r7, #20]
 800449c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800449e:	68f8      	ldr	r0, [r7, #12]
 80044a0:	f000 f857 	bl	8004552 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2208      	movs	r2, #8
 80044a8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2200      	movs	r2, #0
 80044ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	e00f      	b.n	80044d6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	4013      	ands	r3, r2
 80044c0:	68ba      	ldr	r2, [r7, #8]
 80044c2:	429a      	cmp	r2, r3
 80044c4:	bf0c      	ite	eq
 80044c6:	2301      	moveq	r3, #1
 80044c8:	2300      	movne	r3, #0
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	461a      	mov	r2, r3
 80044ce:	79fb      	ldrb	r3, [r7, #7]
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d0b4      	beq.n	800443e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044d4:	2300      	movs	r3, #0
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3718      	adds	r7, #24
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}

080044de <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80044de:	b480      	push	{r7}
 80044e0:	b085      	sub	sp, #20
 80044e2:	af00      	add	r7, sp, #0
 80044e4:	60f8      	str	r0, [r7, #12]
 80044e6:	60b9      	str	r1, [r7, #8]
 80044e8:	4613      	mov	r3, r2
 80044ea:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	68ba      	ldr	r2, [r7, #8]
 80044f0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	88fa      	ldrh	r2, [r7, #6]
 80044f6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	88fa      	ldrh	r2, [r7, #6]
 80044fc:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2200      	movs	r2, #0
 8004502:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2222      	movs	r2, #34	@ 0x22
 8004508:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	691b      	ldr	r3, [r3, #16]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d007      	beq.n	8004524 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	68da      	ldr	r2, [r3, #12]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004522:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	695a      	ldr	r2, [r3, #20]
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f042 0201 	orr.w	r2, r2, #1
 8004532:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	68da      	ldr	r2, [r3, #12]
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f042 0220 	orr.w	r2, r2, #32
 8004542:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004544:	2300      	movs	r3, #0
}
 8004546:	4618      	mov	r0, r3
 8004548:	3714      	adds	r7, #20
 800454a:	46bd      	mov	sp, r7
 800454c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004550:	4770      	bx	lr

08004552 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004552:	b480      	push	{r7}
 8004554:	b095      	sub	sp, #84	@ 0x54
 8004556:	af00      	add	r7, sp, #0
 8004558:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	330c      	adds	r3, #12
 8004560:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004562:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004564:	e853 3f00 	ldrex	r3, [r3]
 8004568:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800456a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800456c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004570:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	330c      	adds	r3, #12
 8004578:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800457a:	643a      	str	r2, [r7, #64]	@ 0x40
 800457c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800457e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004580:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004582:	e841 2300 	strex	r3, r2, [r1]
 8004586:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800458a:	2b00      	cmp	r3, #0
 800458c:	d1e5      	bne.n	800455a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	3314      	adds	r3, #20
 8004594:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004596:	6a3b      	ldr	r3, [r7, #32]
 8004598:	e853 3f00 	ldrex	r3, [r3]
 800459c:	61fb      	str	r3, [r7, #28]
   return(result);
 800459e:	69fb      	ldr	r3, [r7, #28]
 80045a0:	f023 0301 	bic.w	r3, r3, #1
 80045a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	3314      	adds	r3, #20
 80045ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80045ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80045b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80045b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80045b6:	e841 2300 	strex	r3, r2, [r1]
 80045ba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80045bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d1e5      	bne.n	800458e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045c6:	2b01      	cmp	r3, #1
 80045c8:	d119      	bne.n	80045fe <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	330c      	adds	r3, #12
 80045d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	e853 3f00 	ldrex	r3, [r3]
 80045d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	f023 0310 	bic.w	r3, r3, #16
 80045e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	330c      	adds	r3, #12
 80045e8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80045ea:	61ba      	str	r2, [r7, #24]
 80045ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045ee:	6979      	ldr	r1, [r7, #20]
 80045f0:	69ba      	ldr	r2, [r7, #24]
 80045f2:	e841 2300 	strex	r3, r2, [r1]
 80045f6:	613b      	str	r3, [r7, #16]
   return(result);
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d1e5      	bne.n	80045ca <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2220      	movs	r2, #32
 8004602:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800460c:	bf00      	nop
 800460e:	3754      	adds	r7, #84	@ 0x54
 8004610:	46bd      	mov	sp, r7
 8004612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004616:	4770      	bx	lr

08004618 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b084      	sub	sp, #16
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004624:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2200      	movs	r2, #0
 800462a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800462c:	68f8      	ldr	r0, [r7, #12]
 800462e:	f7ff fee7 	bl	8004400 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004632:	bf00      	nop
 8004634:	3710      	adds	r7, #16
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}

0800463a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800463a:	b480      	push	{r7}
 800463c:	b085      	sub	sp, #20
 800463e:	af00      	add	r7, sp, #0
 8004640:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004648:	b2db      	uxtb	r3, r3
 800464a:	2b21      	cmp	r3, #33	@ 0x21
 800464c:	d13e      	bne.n	80046cc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004656:	d114      	bne.n	8004682 <UART_Transmit_IT+0x48>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	691b      	ldr	r3, [r3, #16]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d110      	bne.n	8004682 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6a1b      	ldr	r3, [r3, #32]
 8004664:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	881b      	ldrh	r3, [r3, #0]
 800466a:	461a      	mov	r2, r3
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004674:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6a1b      	ldr	r3, [r3, #32]
 800467a:	1c9a      	adds	r2, r3, #2
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	621a      	str	r2, [r3, #32]
 8004680:	e008      	b.n	8004694 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6a1b      	ldr	r3, [r3, #32]
 8004686:	1c59      	adds	r1, r3, #1
 8004688:	687a      	ldr	r2, [r7, #4]
 800468a:	6211      	str	r1, [r2, #32]
 800468c:	781a      	ldrb	r2, [r3, #0]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004698:	b29b      	uxth	r3, r3
 800469a:	3b01      	subs	r3, #1
 800469c:	b29b      	uxth	r3, r3
 800469e:	687a      	ldr	r2, [r7, #4]
 80046a0:	4619      	mov	r1, r3
 80046a2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d10f      	bne.n	80046c8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	68da      	ldr	r2, [r3, #12]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80046b6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	68da      	ldr	r2, [r3, #12]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80046c6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80046c8:	2300      	movs	r3, #0
 80046ca:	e000      	b.n	80046ce <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80046cc:	2302      	movs	r3, #2
  }
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3714      	adds	r7, #20
 80046d2:	46bd      	mov	sp, r7
 80046d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d8:	4770      	bx	lr

080046da <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80046da:	b580      	push	{r7, lr}
 80046dc:	b082      	sub	sp, #8
 80046de:	af00      	add	r7, sp, #0
 80046e0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	68da      	ldr	r2, [r3, #12]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80046f0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2220      	movs	r2, #32
 80046f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80046fa:	6878      	ldr	r0, [r7, #4]
 80046fc:	f7ff fe76 	bl	80043ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004700:	2300      	movs	r3, #0
}
 8004702:	4618      	mov	r0, r3
 8004704:	3708      	adds	r7, #8
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}

0800470a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800470a:	b580      	push	{r7, lr}
 800470c:	b08c      	sub	sp, #48	@ 0x30
 800470e:	af00      	add	r7, sp, #0
 8004710:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004712:	2300      	movs	r3, #0
 8004714:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004716:	2300      	movs	r3, #0
 8004718:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004720:	b2db      	uxtb	r3, r3
 8004722:	2b22      	cmp	r3, #34	@ 0x22
 8004724:	f040 80aa 	bne.w	800487c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004730:	d115      	bne.n	800475e <UART_Receive_IT+0x54>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	691b      	ldr	r3, [r3, #16]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d111      	bne.n	800475e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800473e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	b29b      	uxth	r3, r3
 8004748:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800474c:	b29a      	uxth	r2, r3
 800474e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004750:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004756:	1c9a      	adds	r2, r3, #2
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	629a      	str	r2, [r3, #40]	@ 0x28
 800475c:	e024      	b.n	80047a8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004762:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800476c:	d007      	beq.n	800477e <UART_Receive_IT+0x74>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d10a      	bne.n	800478c <UART_Receive_IT+0x82>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	691b      	ldr	r3, [r3, #16]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d106      	bne.n	800478c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	b2da      	uxtb	r2, r3
 8004786:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004788:	701a      	strb	r2, [r3, #0]
 800478a:	e008      	b.n	800479e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	b2db      	uxtb	r3, r3
 8004794:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004798:	b2da      	uxtb	r2, r3
 800479a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800479c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047a2:	1c5a      	adds	r2, r3, #1
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80047ac:	b29b      	uxth	r3, r3
 80047ae:	3b01      	subs	r3, #1
 80047b0:	b29b      	uxth	r3, r3
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	4619      	mov	r1, r3
 80047b6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d15d      	bne.n	8004878 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	68da      	ldr	r2, [r3, #12]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f022 0220 	bic.w	r2, r2, #32
 80047ca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	68da      	ldr	r2, [r3, #12]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80047da:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	695a      	ldr	r2, [r3, #20]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f022 0201 	bic.w	r2, r2, #1
 80047ea:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2220      	movs	r2, #32
 80047f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2200      	movs	r2, #0
 80047f8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047fe:	2b01      	cmp	r3, #1
 8004800:	d135      	bne.n	800486e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2200      	movs	r2, #0
 8004806:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	330c      	adds	r3, #12
 800480e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	e853 3f00 	ldrex	r3, [r3]
 8004816:	613b      	str	r3, [r7, #16]
   return(result);
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	f023 0310 	bic.w	r3, r3, #16
 800481e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	330c      	adds	r3, #12
 8004826:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004828:	623a      	str	r2, [r7, #32]
 800482a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800482c:	69f9      	ldr	r1, [r7, #28]
 800482e:	6a3a      	ldr	r2, [r7, #32]
 8004830:	e841 2300 	strex	r3, r2, [r1]
 8004834:	61bb      	str	r3, [r7, #24]
   return(result);
 8004836:	69bb      	ldr	r3, [r7, #24]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d1e5      	bne.n	8004808 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f003 0310 	and.w	r3, r3, #16
 8004846:	2b10      	cmp	r3, #16
 8004848:	d10a      	bne.n	8004860 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800484a:	2300      	movs	r3, #0
 800484c:	60fb      	str	r3, [r7, #12]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	60fb      	str	r3, [r7, #12]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	60fb      	str	r3, [r7, #12]
 800485e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004864:	4619      	mov	r1, r3
 8004866:	6878      	ldr	r0, [r7, #4]
 8004868:	f7ff fdd4 	bl	8004414 <HAL_UARTEx_RxEventCallback>
 800486c:	e002      	b.n	8004874 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800486e:	6878      	ldr	r0, [r7, #4]
 8004870:	f7fc f9d6 	bl	8000c20 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004874:	2300      	movs	r3, #0
 8004876:	e002      	b.n	800487e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004878:	2300      	movs	r3, #0
 800487a:	e000      	b.n	800487e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800487c:	2302      	movs	r3, #2
  }
}
 800487e:	4618      	mov	r0, r3
 8004880:	3730      	adds	r7, #48	@ 0x30
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}
	...

08004888 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004888:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800488c:	b0c0      	sub	sp, #256	@ 0x100
 800488e:	af00      	add	r7, sp, #0
 8004890:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	691b      	ldr	r3, [r3, #16]
 800489c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80048a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048a4:	68d9      	ldr	r1, [r3, #12]
 80048a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048aa:	681a      	ldr	r2, [r3, #0]
 80048ac:	ea40 0301 	orr.w	r3, r0, r1
 80048b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80048b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048b6:	689a      	ldr	r2, [r3, #8]
 80048b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048bc:	691b      	ldr	r3, [r3, #16]
 80048be:	431a      	orrs	r2, r3
 80048c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048c4:	695b      	ldr	r3, [r3, #20]
 80048c6:	431a      	orrs	r2, r3
 80048c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048cc:	69db      	ldr	r3, [r3, #28]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80048d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	68db      	ldr	r3, [r3, #12]
 80048dc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80048e0:	f021 010c 	bic.w	r1, r1, #12
 80048e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80048ee:	430b      	orrs	r3, r1
 80048f0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80048f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	695b      	ldr	r3, [r3, #20]
 80048fa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80048fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004902:	6999      	ldr	r1, [r3, #24]
 8004904:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004908:	681a      	ldr	r2, [r3, #0]
 800490a:	ea40 0301 	orr.w	r3, r0, r1
 800490e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	4b8f      	ldr	r3, [pc, #572]	@ (8004b54 <UART_SetConfig+0x2cc>)
 8004918:	429a      	cmp	r2, r3
 800491a:	d005      	beq.n	8004928 <UART_SetConfig+0xa0>
 800491c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004920:	681a      	ldr	r2, [r3, #0]
 8004922:	4b8d      	ldr	r3, [pc, #564]	@ (8004b58 <UART_SetConfig+0x2d0>)
 8004924:	429a      	cmp	r2, r3
 8004926:	d104      	bne.n	8004932 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004928:	f7fe ff02 	bl	8003730 <HAL_RCC_GetPCLK2Freq>
 800492c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004930:	e003      	b.n	800493a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004932:	f7fe fee9 	bl	8003708 <HAL_RCC_GetPCLK1Freq>
 8004936:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800493a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800493e:	69db      	ldr	r3, [r3, #28]
 8004940:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004944:	f040 810c 	bne.w	8004b60 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004948:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800494c:	2200      	movs	r2, #0
 800494e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004952:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004956:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800495a:	4622      	mov	r2, r4
 800495c:	462b      	mov	r3, r5
 800495e:	1891      	adds	r1, r2, r2
 8004960:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004962:	415b      	adcs	r3, r3
 8004964:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004966:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800496a:	4621      	mov	r1, r4
 800496c:	eb12 0801 	adds.w	r8, r2, r1
 8004970:	4629      	mov	r1, r5
 8004972:	eb43 0901 	adc.w	r9, r3, r1
 8004976:	f04f 0200 	mov.w	r2, #0
 800497a:	f04f 0300 	mov.w	r3, #0
 800497e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004982:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004986:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800498a:	4690      	mov	r8, r2
 800498c:	4699      	mov	r9, r3
 800498e:	4623      	mov	r3, r4
 8004990:	eb18 0303 	adds.w	r3, r8, r3
 8004994:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004998:	462b      	mov	r3, r5
 800499a:	eb49 0303 	adc.w	r3, r9, r3
 800499e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80049a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	2200      	movs	r2, #0
 80049aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80049ae:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80049b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80049b6:	460b      	mov	r3, r1
 80049b8:	18db      	adds	r3, r3, r3
 80049ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80049bc:	4613      	mov	r3, r2
 80049be:	eb42 0303 	adc.w	r3, r2, r3
 80049c2:	657b      	str	r3, [r7, #84]	@ 0x54
 80049c4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80049c8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80049cc:	f7fb fc60 	bl	8000290 <__aeabi_uldivmod>
 80049d0:	4602      	mov	r2, r0
 80049d2:	460b      	mov	r3, r1
 80049d4:	4b61      	ldr	r3, [pc, #388]	@ (8004b5c <UART_SetConfig+0x2d4>)
 80049d6:	fba3 2302 	umull	r2, r3, r3, r2
 80049da:	095b      	lsrs	r3, r3, #5
 80049dc:	011c      	lsls	r4, r3, #4
 80049de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80049e2:	2200      	movs	r2, #0
 80049e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80049e8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80049ec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80049f0:	4642      	mov	r2, r8
 80049f2:	464b      	mov	r3, r9
 80049f4:	1891      	adds	r1, r2, r2
 80049f6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80049f8:	415b      	adcs	r3, r3
 80049fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80049fc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004a00:	4641      	mov	r1, r8
 8004a02:	eb12 0a01 	adds.w	sl, r2, r1
 8004a06:	4649      	mov	r1, r9
 8004a08:	eb43 0b01 	adc.w	fp, r3, r1
 8004a0c:	f04f 0200 	mov.w	r2, #0
 8004a10:	f04f 0300 	mov.w	r3, #0
 8004a14:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004a18:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004a1c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004a20:	4692      	mov	sl, r2
 8004a22:	469b      	mov	fp, r3
 8004a24:	4643      	mov	r3, r8
 8004a26:	eb1a 0303 	adds.w	r3, sl, r3
 8004a2a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004a2e:	464b      	mov	r3, r9
 8004a30:	eb4b 0303 	adc.w	r3, fp, r3
 8004a34:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004a38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004a44:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004a48:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004a4c:	460b      	mov	r3, r1
 8004a4e:	18db      	adds	r3, r3, r3
 8004a50:	643b      	str	r3, [r7, #64]	@ 0x40
 8004a52:	4613      	mov	r3, r2
 8004a54:	eb42 0303 	adc.w	r3, r2, r3
 8004a58:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a5a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004a5e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004a62:	f7fb fc15 	bl	8000290 <__aeabi_uldivmod>
 8004a66:	4602      	mov	r2, r0
 8004a68:	460b      	mov	r3, r1
 8004a6a:	4611      	mov	r1, r2
 8004a6c:	4b3b      	ldr	r3, [pc, #236]	@ (8004b5c <UART_SetConfig+0x2d4>)
 8004a6e:	fba3 2301 	umull	r2, r3, r3, r1
 8004a72:	095b      	lsrs	r3, r3, #5
 8004a74:	2264      	movs	r2, #100	@ 0x64
 8004a76:	fb02 f303 	mul.w	r3, r2, r3
 8004a7a:	1acb      	subs	r3, r1, r3
 8004a7c:	00db      	lsls	r3, r3, #3
 8004a7e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004a82:	4b36      	ldr	r3, [pc, #216]	@ (8004b5c <UART_SetConfig+0x2d4>)
 8004a84:	fba3 2302 	umull	r2, r3, r3, r2
 8004a88:	095b      	lsrs	r3, r3, #5
 8004a8a:	005b      	lsls	r3, r3, #1
 8004a8c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004a90:	441c      	add	r4, r3
 8004a92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a96:	2200      	movs	r2, #0
 8004a98:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004a9c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004aa0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004aa4:	4642      	mov	r2, r8
 8004aa6:	464b      	mov	r3, r9
 8004aa8:	1891      	adds	r1, r2, r2
 8004aaa:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004aac:	415b      	adcs	r3, r3
 8004aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004ab0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004ab4:	4641      	mov	r1, r8
 8004ab6:	1851      	adds	r1, r2, r1
 8004ab8:	6339      	str	r1, [r7, #48]	@ 0x30
 8004aba:	4649      	mov	r1, r9
 8004abc:	414b      	adcs	r3, r1
 8004abe:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ac0:	f04f 0200 	mov.w	r2, #0
 8004ac4:	f04f 0300 	mov.w	r3, #0
 8004ac8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004acc:	4659      	mov	r1, fp
 8004ace:	00cb      	lsls	r3, r1, #3
 8004ad0:	4651      	mov	r1, sl
 8004ad2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ad6:	4651      	mov	r1, sl
 8004ad8:	00ca      	lsls	r2, r1, #3
 8004ada:	4610      	mov	r0, r2
 8004adc:	4619      	mov	r1, r3
 8004ade:	4603      	mov	r3, r0
 8004ae0:	4642      	mov	r2, r8
 8004ae2:	189b      	adds	r3, r3, r2
 8004ae4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004ae8:	464b      	mov	r3, r9
 8004aea:	460a      	mov	r2, r1
 8004aec:	eb42 0303 	adc.w	r3, r2, r3
 8004af0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	2200      	movs	r2, #0
 8004afc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004b00:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004b04:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004b08:	460b      	mov	r3, r1
 8004b0a:	18db      	adds	r3, r3, r3
 8004b0c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b0e:	4613      	mov	r3, r2
 8004b10:	eb42 0303 	adc.w	r3, r2, r3
 8004b14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b16:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004b1a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004b1e:	f7fb fbb7 	bl	8000290 <__aeabi_uldivmod>
 8004b22:	4602      	mov	r2, r0
 8004b24:	460b      	mov	r3, r1
 8004b26:	4b0d      	ldr	r3, [pc, #52]	@ (8004b5c <UART_SetConfig+0x2d4>)
 8004b28:	fba3 1302 	umull	r1, r3, r3, r2
 8004b2c:	095b      	lsrs	r3, r3, #5
 8004b2e:	2164      	movs	r1, #100	@ 0x64
 8004b30:	fb01 f303 	mul.w	r3, r1, r3
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	00db      	lsls	r3, r3, #3
 8004b38:	3332      	adds	r3, #50	@ 0x32
 8004b3a:	4a08      	ldr	r2, [pc, #32]	@ (8004b5c <UART_SetConfig+0x2d4>)
 8004b3c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b40:	095b      	lsrs	r3, r3, #5
 8004b42:	f003 0207 	and.w	r2, r3, #7
 8004b46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4422      	add	r2, r4
 8004b4e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004b50:	e106      	b.n	8004d60 <UART_SetConfig+0x4d8>
 8004b52:	bf00      	nop
 8004b54:	40011000 	.word	0x40011000
 8004b58:	40011400 	.word	0x40011400
 8004b5c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004b60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b64:	2200      	movs	r2, #0
 8004b66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004b6a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004b6e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004b72:	4642      	mov	r2, r8
 8004b74:	464b      	mov	r3, r9
 8004b76:	1891      	adds	r1, r2, r2
 8004b78:	6239      	str	r1, [r7, #32]
 8004b7a:	415b      	adcs	r3, r3
 8004b7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b7e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004b82:	4641      	mov	r1, r8
 8004b84:	1854      	adds	r4, r2, r1
 8004b86:	4649      	mov	r1, r9
 8004b88:	eb43 0501 	adc.w	r5, r3, r1
 8004b8c:	f04f 0200 	mov.w	r2, #0
 8004b90:	f04f 0300 	mov.w	r3, #0
 8004b94:	00eb      	lsls	r3, r5, #3
 8004b96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b9a:	00e2      	lsls	r2, r4, #3
 8004b9c:	4614      	mov	r4, r2
 8004b9e:	461d      	mov	r5, r3
 8004ba0:	4643      	mov	r3, r8
 8004ba2:	18e3      	adds	r3, r4, r3
 8004ba4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004ba8:	464b      	mov	r3, r9
 8004baa:	eb45 0303 	adc.w	r3, r5, r3
 8004bae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004bb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004bbe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004bc2:	f04f 0200 	mov.w	r2, #0
 8004bc6:	f04f 0300 	mov.w	r3, #0
 8004bca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004bce:	4629      	mov	r1, r5
 8004bd0:	008b      	lsls	r3, r1, #2
 8004bd2:	4621      	mov	r1, r4
 8004bd4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004bd8:	4621      	mov	r1, r4
 8004bda:	008a      	lsls	r2, r1, #2
 8004bdc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004be0:	f7fb fb56 	bl	8000290 <__aeabi_uldivmod>
 8004be4:	4602      	mov	r2, r0
 8004be6:	460b      	mov	r3, r1
 8004be8:	4b60      	ldr	r3, [pc, #384]	@ (8004d6c <UART_SetConfig+0x4e4>)
 8004bea:	fba3 2302 	umull	r2, r3, r3, r2
 8004bee:	095b      	lsrs	r3, r3, #5
 8004bf0:	011c      	lsls	r4, r3, #4
 8004bf2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004bfc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004c00:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004c04:	4642      	mov	r2, r8
 8004c06:	464b      	mov	r3, r9
 8004c08:	1891      	adds	r1, r2, r2
 8004c0a:	61b9      	str	r1, [r7, #24]
 8004c0c:	415b      	adcs	r3, r3
 8004c0e:	61fb      	str	r3, [r7, #28]
 8004c10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c14:	4641      	mov	r1, r8
 8004c16:	1851      	adds	r1, r2, r1
 8004c18:	6139      	str	r1, [r7, #16]
 8004c1a:	4649      	mov	r1, r9
 8004c1c:	414b      	adcs	r3, r1
 8004c1e:	617b      	str	r3, [r7, #20]
 8004c20:	f04f 0200 	mov.w	r2, #0
 8004c24:	f04f 0300 	mov.w	r3, #0
 8004c28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c2c:	4659      	mov	r1, fp
 8004c2e:	00cb      	lsls	r3, r1, #3
 8004c30:	4651      	mov	r1, sl
 8004c32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c36:	4651      	mov	r1, sl
 8004c38:	00ca      	lsls	r2, r1, #3
 8004c3a:	4610      	mov	r0, r2
 8004c3c:	4619      	mov	r1, r3
 8004c3e:	4603      	mov	r3, r0
 8004c40:	4642      	mov	r2, r8
 8004c42:	189b      	adds	r3, r3, r2
 8004c44:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004c48:	464b      	mov	r3, r9
 8004c4a:	460a      	mov	r2, r1
 8004c4c:	eb42 0303 	adc.w	r3, r2, r3
 8004c50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004c54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004c5e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004c60:	f04f 0200 	mov.w	r2, #0
 8004c64:	f04f 0300 	mov.w	r3, #0
 8004c68:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004c6c:	4649      	mov	r1, r9
 8004c6e:	008b      	lsls	r3, r1, #2
 8004c70:	4641      	mov	r1, r8
 8004c72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c76:	4641      	mov	r1, r8
 8004c78:	008a      	lsls	r2, r1, #2
 8004c7a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004c7e:	f7fb fb07 	bl	8000290 <__aeabi_uldivmod>
 8004c82:	4602      	mov	r2, r0
 8004c84:	460b      	mov	r3, r1
 8004c86:	4611      	mov	r1, r2
 8004c88:	4b38      	ldr	r3, [pc, #224]	@ (8004d6c <UART_SetConfig+0x4e4>)
 8004c8a:	fba3 2301 	umull	r2, r3, r3, r1
 8004c8e:	095b      	lsrs	r3, r3, #5
 8004c90:	2264      	movs	r2, #100	@ 0x64
 8004c92:	fb02 f303 	mul.w	r3, r2, r3
 8004c96:	1acb      	subs	r3, r1, r3
 8004c98:	011b      	lsls	r3, r3, #4
 8004c9a:	3332      	adds	r3, #50	@ 0x32
 8004c9c:	4a33      	ldr	r2, [pc, #204]	@ (8004d6c <UART_SetConfig+0x4e4>)
 8004c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8004ca2:	095b      	lsrs	r3, r3, #5
 8004ca4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ca8:	441c      	add	r4, r3
 8004caa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004cae:	2200      	movs	r2, #0
 8004cb0:	673b      	str	r3, [r7, #112]	@ 0x70
 8004cb2:	677a      	str	r2, [r7, #116]	@ 0x74
 8004cb4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004cb8:	4642      	mov	r2, r8
 8004cba:	464b      	mov	r3, r9
 8004cbc:	1891      	adds	r1, r2, r2
 8004cbe:	60b9      	str	r1, [r7, #8]
 8004cc0:	415b      	adcs	r3, r3
 8004cc2:	60fb      	str	r3, [r7, #12]
 8004cc4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004cc8:	4641      	mov	r1, r8
 8004cca:	1851      	adds	r1, r2, r1
 8004ccc:	6039      	str	r1, [r7, #0]
 8004cce:	4649      	mov	r1, r9
 8004cd0:	414b      	adcs	r3, r1
 8004cd2:	607b      	str	r3, [r7, #4]
 8004cd4:	f04f 0200 	mov.w	r2, #0
 8004cd8:	f04f 0300 	mov.w	r3, #0
 8004cdc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004ce0:	4659      	mov	r1, fp
 8004ce2:	00cb      	lsls	r3, r1, #3
 8004ce4:	4651      	mov	r1, sl
 8004ce6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004cea:	4651      	mov	r1, sl
 8004cec:	00ca      	lsls	r2, r1, #3
 8004cee:	4610      	mov	r0, r2
 8004cf0:	4619      	mov	r1, r3
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	4642      	mov	r2, r8
 8004cf6:	189b      	adds	r3, r3, r2
 8004cf8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004cfa:	464b      	mov	r3, r9
 8004cfc:	460a      	mov	r2, r1
 8004cfe:	eb42 0303 	adc.w	r3, r2, r3
 8004d02:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	663b      	str	r3, [r7, #96]	@ 0x60
 8004d0e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004d10:	f04f 0200 	mov.w	r2, #0
 8004d14:	f04f 0300 	mov.w	r3, #0
 8004d18:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004d1c:	4649      	mov	r1, r9
 8004d1e:	008b      	lsls	r3, r1, #2
 8004d20:	4641      	mov	r1, r8
 8004d22:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d26:	4641      	mov	r1, r8
 8004d28:	008a      	lsls	r2, r1, #2
 8004d2a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004d2e:	f7fb faaf 	bl	8000290 <__aeabi_uldivmod>
 8004d32:	4602      	mov	r2, r0
 8004d34:	460b      	mov	r3, r1
 8004d36:	4b0d      	ldr	r3, [pc, #52]	@ (8004d6c <UART_SetConfig+0x4e4>)
 8004d38:	fba3 1302 	umull	r1, r3, r3, r2
 8004d3c:	095b      	lsrs	r3, r3, #5
 8004d3e:	2164      	movs	r1, #100	@ 0x64
 8004d40:	fb01 f303 	mul.w	r3, r1, r3
 8004d44:	1ad3      	subs	r3, r2, r3
 8004d46:	011b      	lsls	r3, r3, #4
 8004d48:	3332      	adds	r3, #50	@ 0x32
 8004d4a:	4a08      	ldr	r2, [pc, #32]	@ (8004d6c <UART_SetConfig+0x4e4>)
 8004d4c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d50:	095b      	lsrs	r3, r3, #5
 8004d52:	f003 020f 	and.w	r2, r3, #15
 8004d56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4422      	add	r2, r4
 8004d5e:	609a      	str	r2, [r3, #8]
}
 8004d60:	bf00      	nop
 8004d62:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004d66:	46bd      	mov	sp, r7
 8004d68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d6c:	51eb851f 	.word	0x51eb851f

08004d70 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004d70:	b084      	sub	sp, #16
 8004d72:	b580      	push	{r7, lr}
 8004d74:	b084      	sub	sp, #16
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	6078      	str	r0, [r7, #4]
 8004d7a:	f107 001c 	add.w	r0, r7, #28
 8004d7e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004d82:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004d86:	2b01      	cmp	r3, #1
 8004d88:	d123      	bne.n	8004dd2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d8e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	68db      	ldr	r3, [r3, #12]
 8004d9a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8004d9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004da2:	687a      	ldr	r2, [r7, #4]
 8004da4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	68db      	ldr	r3, [r3, #12]
 8004daa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004db2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	d105      	bne.n	8004dc6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	68db      	ldr	r3, [r3, #12]
 8004dbe:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f001 fae8 	bl	800639c <USB_CoreReset>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	73fb      	strb	r3, [r7, #15]
 8004dd0:	e01b      	b.n	8004e0a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f001 fadc 	bl	800639c <USB_CoreReset>
 8004de4:	4603      	mov	r3, r0
 8004de6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004de8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d106      	bne.n	8004dfe <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004df4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	639a      	str	r2, [r3, #56]	@ 0x38
 8004dfc:	e005      	b.n	8004e0a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e02:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004e0a:	7fbb      	ldrb	r3, [r7, #30]
 8004e0c:	2b01      	cmp	r3, #1
 8004e0e:	d10b      	bne.n	8004e28 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	689b      	ldr	r3, [r3, #8]
 8004e14:	f043 0206 	orr.w	r2, r3, #6
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	f043 0220 	orr.w	r2, r3, #32
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004e28:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	3710      	adds	r7, #16
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004e34:	b004      	add	sp, #16
 8004e36:	4770      	bx	lr

08004e38 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b087      	sub	sp, #28
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	60f8      	str	r0, [r7, #12]
 8004e40:	60b9      	str	r1, [r7, #8]
 8004e42:	4613      	mov	r3, r2
 8004e44:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004e46:	79fb      	ldrb	r3, [r7, #7]
 8004e48:	2b02      	cmp	r3, #2
 8004e4a:	d165      	bne.n	8004f18 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	4a41      	ldr	r2, [pc, #260]	@ (8004f54 <USB_SetTurnaroundTime+0x11c>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d906      	bls.n	8004e62 <USB_SetTurnaroundTime+0x2a>
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	4a40      	ldr	r2, [pc, #256]	@ (8004f58 <USB_SetTurnaroundTime+0x120>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d202      	bcs.n	8004e62 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004e5c:	230f      	movs	r3, #15
 8004e5e:	617b      	str	r3, [r7, #20]
 8004e60:	e062      	b.n	8004f28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	4a3c      	ldr	r2, [pc, #240]	@ (8004f58 <USB_SetTurnaroundTime+0x120>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d306      	bcc.n	8004e78 <USB_SetTurnaroundTime+0x40>
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	4a3b      	ldr	r2, [pc, #236]	@ (8004f5c <USB_SetTurnaroundTime+0x124>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d202      	bcs.n	8004e78 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8004e72:	230e      	movs	r3, #14
 8004e74:	617b      	str	r3, [r7, #20]
 8004e76:	e057      	b.n	8004f28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	4a38      	ldr	r2, [pc, #224]	@ (8004f5c <USB_SetTurnaroundTime+0x124>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d306      	bcc.n	8004e8e <USB_SetTurnaroundTime+0x56>
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	4a37      	ldr	r2, [pc, #220]	@ (8004f60 <USB_SetTurnaroundTime+0x128>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d202      	bcs.n	8004e8e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004e88:	230d      	movs	r3, #13
 8004e8a:	617b      	str	r3, [r7, #20]
 8004e8c:	e04c      	b.n	8004f28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	4a33      	ldr	r2, [pc, #204]	@ (8004f60 <USB_SetTurnaroundTime+0x128>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d306      	bcc.n	8004ea4 <USB_SetTurnaroundTime+0x6c>
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	4a32      	ldr	r2, [pc, #200]	@ (8004f64 <USB_SetTurnaroundTime+0x12c>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d802      	bhi.n	8004ea4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8004e9e:	230c      	movs	r3, #12
 8004ea0:	617b      	str	r3, [r7, #20]
 8004ea2:	e041      	b.n	8004f28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	4a2f      	ldr	r2, [pc, #188]	@ (8004f64 <USB_SetTurnaroundTime+0x12c>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d906      	bls.n	8004eba <USB_SetTurnaroundTime+0x82>
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	4a2e      	ldr	r2, [pc, #184]	@ (8004f68 <USB_SetTurnaroundTime+0x130>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d802      	bhi.n	8004eba <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004eb4:	230b      	movs	r3, #11
 8004eb6:	617b      	str	r3, [r7, #20]
 8004eb8:	e036      	b.n	8004f28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004eba:	68bb      	ldr	r3, [r7, #8]
 8004ebc:	4a2a      	ldr	r2, [pc, #168]	@ (8004f68 <USB_SetTurnaroundTime+0x130>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d906      	bls.n	8004ed0 <USB_SetTurnaroundTime+0x98>
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	4a29      	ldr	r2, [pc, #164]	@ (8004f6c <USB_SetTurnaroundTime+0x134>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d802      	bhi.n	8004ed0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8004eca:	230a      	movs	r3, #10
 8004ecc:	617b      	str	r3, [r7, #20]
 8004ece:	e02b      	b.n	8004f28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	4a26      	ldr	r2, [pc, #152]	@ (8004f6c <USB_SetTurnaroundTime+0x134>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d906      	bls.n	8004ee6 <USB_SetTurnaroundTime+0xae>
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	4a25      	ldr	r2, [pc, #148]	@ (8004f70 <USB_SetTurnaroundTime+0x138>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d202      	bcs.n	8004ee6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004ee0:	2309      	movs	r3, #9
 8004ee2:	617b      	str	r3, [r7, #20]
 8004ee4:	e020      	b.n	8004f28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	4a21      	ldr	r2, [pc, #132]	@ (8004f70 <USB_SetTurnaroundTime+0x138>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d306      	bcc.n	8004efc <USB_SetTurnaroundTime+0xc4>
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	4a20      	ldr	r2, [pc, #128]	@ (8004f74 <USB_SetTurnaroundTime+0x13c>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d802      	bhi.n	8004efc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8004ef6:	2308      	movs	r3, #8
 8004ef8:	617b      	str	r3, [r7, #20]
 8004efa:	e015      	b.n	8004f28 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	4a1d      	ldr	r2, [pc, #116]	@ (8004f74 <USB_SetTurnaroundTime+0x13c>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d906      	bls.n	8004f12 <USB_SetTurnaroundTime+0xda>
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	4a1c      	ldr	r2, [pc, #112]	@ (8004f78 <USB_SetTurnaroundTime+0x140>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d202      	bcs.n	8004f12 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004f0c:	2307      	movs	r3, #7
 8004f0e:	617b      	str	r3, [r7, #20]
 8004f10:	e00a      	b.n	8004f28 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004f12:	2306      	movs	r3, #6
 8004f14:	617b      	str	r3, [r7, #20]
 8004f16:	e007      	b.n	8004f28 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004f18:	79fb      	ldrb	r3, [r7, #7]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d102      	bne.n	8004f24 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004f1e:	2309      	movs	r3, #9
 8004f20:	617b      	str	r3, [r7, #20]
 8004f22:	e001      	b.n	8004f28 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004f24:	2309      	movs	r3, #9
 8004f26:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	68db      	ldr	r3, [r3, #12]
 8004f2c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	68da      	ldr	r2, [r3, #12]
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	029b      	lsls	r3, r3, #10
 8004f3c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8004f40:	431a      	orrs	r2, r3
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004f46:	2300      	movs	r3, #0
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	371c      	adds	r7, #28
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f52:	4770      	bx	lr
 8004f54:	00d8acbf 	.word	0x00d8acbf
 8004f58:	00e4e1c0 	.word	0x00e4e1c0
 8004f5c:	00f42400 	.word	0x00f42400
 8004f60:	01067380 	.word	0x01067380
 8004f64:	011a499f 	.word	0x011a499f
 8004f68:	01312cff 	.word	0x01312cff
 8004f6c:	014ca43f 	.word	0x014ca43f
 8004f70:	016e3600 	.word	0x016e3600
 8004f74:	01a6ab1f 	.word	0x01a6ab1f
 8004f78:	01e84800 	.word	0x01e84800

08004f7c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b083      	sub	sp, #12
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	f043 0201 	orr.w	r2, r3, #1
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004f90:	2300      	movs	r3, #0
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	370c      	adds	r7, #12
 8004f96:	46bd      	mov	sp, r7
 8004f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9c:	4770      	bx	lr

08004f9e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004f9e:	b480      	push	{r7}
 8004fa0:	b083      	sub	sp, #12
 8004fa2:	af00      	add	r7, sp, #0
 8004fa4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	689b      	ldr	r3, [r3, #8]
 8004faa:	f023 0201 	bic.w	r2, r3, #1
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004fb2:	2300      	movs	r3, #0
}
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	370c      	adds	r7, #12
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr

08004fc0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b084      	sub	sp, #16
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
 8004fc8:	460b      	mov	r3, r1
 8004fca:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	68db      	ldr	r3, [r3, #12]
 8004fd4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004fdc:	78fb      	ldrb	r3, [r7, #3]
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d115      	bne.n	800500e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	68db      	ldr	r3, [r3, #12]
 8004fe6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004fee:	200a      	movs	r0, #10
 8004ff0:	f7fc f9a0 	bl	8001334 <HAL_Delay>
      ms += 10U;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	330a      	adds	r3, #10
 8004ff8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004ffa:	6878      	ldr	r0, [r7, #4]
 8004ffc:	f001 f93f 	bl	800627e <USB_GetMode>
 8005000:	4603      	mov	r3, r0
 8005002:	2b01      	cmp	r3, #1
 8005004:	d01e      	beq.n	8005044 <USB_SetCurrentMode+0x84>
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2bc7      	cmp	r3, #199	@ 0xc7
 800500a:	d9f0      	bls.n	8004fee <USB_SetCurrentMode+0x2e>
 800500c:	e01a      	b.n	8005044 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800500e:	78fb      	ldrb	r3, [r7, #3]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d115      	bne.n	8005040 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	68db      	ldr	r3, [r3, #12]
 8005018:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005020:	200a      	movs	r0, #10
 8005022:	f7fc f987 	bl	8001334 <HAL_Delay>
      ms += 10U;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	330a      	adds	r3, #10
 800502a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800502c:	6878      	ldr	r0, [r7, #4]
 800502e:	f001 f926 	bl	800627e <USB_GetMode>
 8005032:	4603      	mov	r3, r0
 8005034:	2b00      	cmp	r3, #0
 8005036:	d005      	beq.n	8005044 <USB_SetCurrentMode+0x84>
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2bc7      	cmp	r3, #199	@ 0xc7
 800503c:	d9f0      	bls.n	8005020 <USB_SetCurrentMode+0x60>
 800503e:	e001      	b.n	8005044 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005040:	2301      	movs	r3, #1
 8005042:	e005      	b.n	8005050 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2bc8      	cmp	r3, #200	@ 0xc8
 8005048:	d101      	bne.n	800504e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800504a:	2301      	movs	r3, #1
 800504c:	e000      	b.n	8005050 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800504e:	2300      	movs	r3, #0
}
 8005050:	4618      	mov	r0, r3
 8005052:	3710      	adds	r7, #16
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}

08005058 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005058:	b084      	sub	sp, #16
 800505a:	b580      	push	{r7, lr}
 800505c:	b086      	sub	sp, #24
 800505e:	af00      	add	r7, sp, #0
 8005060:	6078      	str	r0, [r7, #4]
 8005062:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005066:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800506a:	2300      	movs	r3, #0
 800506c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005072:	2300      	movs	r3, #0
 8005074:	613b      	str	r3, [r7, #16]
 8005076:	e009      	b.n	800508c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005078:	687a      	ldr	r2, [r7, #4]
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	3340      	adds	r3, #64	@ 0x40
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	4413      	add	r3, r2
 8005082:	2200      	movs	r2, #0
 8005084:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	3301      	adds	r3, #1
 800508a:	613b      	str	r3, [r7, #16]
 800508c:	693b      	ldr	r3, [r7, #16]
 800508e:	2b0e      	cmp	r3, #14
 8005090:	d9f2      	bls.n	8005078 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005092:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005096:	2b00      	cmp	r3, #0
 8005098:	d11c      	bne.n	80050d4 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	68fa      	ldr	r2, [r7, #12]
 80050a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80050a8:	f043 0302 	orr.w	r3, r3, #2
 80050ac:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050b2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050be:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050ca:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	639a      	str	r2, [r3, #56]	@ 0x38
 80050d2:	e00b      	b.n	80050ec <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050d8:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050e4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80050f2:	461a      	mov	r2, r3
 80050f4:	2300      	movs	r3, #0
 80050f6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80050f8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d10d      	bne.n	800511c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005100:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005104:	2b00      	cmp	r3, #0
 8005106:	d104      	bne.n	8005112 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005108:	2100      	movs	r1, #0
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f000 f968 	bl	80053e0 <USB_SetDevSpeed>
 8005110:	e008      	b.n	8005124 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005112:	2101      	movs	r1, #1
 8005114:	6878      	ldr	r0, [r7, #4]
 8005116:	f000 f963 	bl	80053e0 <USB_SetDevSpeed>
 800511a:	e003      	b.n	8005124 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800511c:	2103      	movs	r1, #3
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f000 f95e 	bl	80053e0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005124:	2110      	movs	r1, #16
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f000 f8fa 	bl	8005320 <USB_FlushTxFifo>
 800512c:	4603      	mov	r3, r0
 800512e:	2b00      	cmp	r3, #0
 8005130:	d001      	beq.n	8005136 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f000 f924 	bl	8005384 <USB_FlushRxFifo>
 800513c:	4603      	mov	r3, r0
 800513e:	2b00      	cmp	r3, #0
 8005140:	d001      	beq.n	8005146 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800514c:	461a      	mov	r2, r3
 800514e:	2300      	movs	r3, #0
 8005150:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005158:	461a      	mov	r2, r3
 800515a:	2300      	movs	r3, #0
 800515c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005164:	461a      	mov	r2, r3
 8005166:	2300      	movs	r3, #0
 8005168:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800516a:	2300      	movs	r3, #0
 800516c:	613b      	str	r3, [r7, #16]
 800516e:	e043      	b.n	80051f8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	015a      	lsls	r2, r3, #5
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	4413      	add	r3, r2
 8005178:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005182:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005186:	d118      	bne.n	80051ba <USB_DevInit+0x162>
    {
      if (i == 0U)
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d10a      	bne.n	80051a4 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	015a      	lsls	r2, r3, #5
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	4413      	add	r3, r2
 8005196:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800519a:	461a      	mov	r2, r3
 800519c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80051a0:	6013      	str	r3, [r2, #0]
 80051a2:	e013      	b.n	80051cc <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	015a      	lsls	r2, r3, #5
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	4413      	add	r3, r2
 80051ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051b0:	461a      	mov	r2, r3
 80051b2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80051b6:	6013      	str	r3, [r2, #0]
 80051b8:	e008      	b.n	80051cc <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80051ba:	693b      	ldr	r3, [r7, #16]
 80051bc:	015a      	lsls	r2, r3, #5
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	4413      	add	r3, r2
 80051c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051c6:	461a      	mov	r2, r3
 80051c8:	2300      	movs	r3, #0
 80051ca:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80051cc:	693b      	ldr	r3, [r7, #16]
 80051ce:	015a      	lsls	r2, r3, #5
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	4413      	add	r3, r2
 80051d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051d8:	461a      	mov	r2, r3
 80051da:	2300      	movs	r3, #0
 80051dc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80051de:	693b      	ldr	r3, [r7, #16]
 80051e0:	015a      	lsls	r2, r3, #5
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	4413      	add	r3, r2
 80051e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051ea:	461a      	mov	r2, r3
 80051ec:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80051f0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	3301      	adds	r3, #1
 80051f6:	613b      	str	r3, [r7, #16]
 80051f8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80051fc:	461a      	mov	r2, r3
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	4293      	cmp	r3, r2
 8005202:	d3b5      	bcc.n	8005170 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005204:	2300      	movs	r3, #0
 8005206:	613b      	str	r3, [r7, #16]
 8005208:	e043      	b.n	8005292 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	015a      	lsls	r2, r3, #5
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	4413      	add	r3, r2
 8005212:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800521c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005220:	d118      	bne.n	8005254 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d10a      	bne.n	800523e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	015a      	lsls	r2, r3, #5
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	4413      	add	r3, r2
 8005230:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005234:	461a      	mov	r2, r3
 8005236:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800523a:	6013      	str	r3, [r2, #0]
 800523c:	e013      	b.n	8005266 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	015a      	lsls	r2, r3, #5
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	4413      	add	r3, r2
 8005246:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800524a:	461a      	mov	r2, r3
 800524c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005250:	6013      	str	r3, [r2, #0]
 8005252:	e008      	b.n	8005266 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	015a      	lsls	r2, r3, #5
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	4413      	add	r3, r2
 800525c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005260:	461a      	mov	r2, r3
 8005262:	2300      	movs	r3, #0
 8005264:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	015a      	lsls	r2, r3, #5
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	4413      	add	r3, r2
 800526e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005272:	461a      	mov	r2, r3
 8005274:	2300      	movs	r3, #0
 8005276:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005278:	693b      	ldr	r3, [r7, #16]
 800527a:	015a      	lsls	r2, r3, #5
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	4413      	add	r3, r2
 8005280:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005284:	461a      	mov	r2, r3
 8005286:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800528a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	3301      	adds	r3, #1
 8005290:	613b      	str	r3, [r7, #16]
 8005292:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005296:	461a      	mov	r2, r3
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	4293      	cmp	r3, r2
 800529c:	d3b5      	bcc.n	800520a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052a4:	691b      	ldr	r3, [r3, #16]
 80052a6:	68fa      	ldr	r2, [r7, #12]
 80052a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80052ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80052b0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2200      	movs	r2, #0
 80052b6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80052be:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80052c0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d105      	bne.n	80052d4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	699b      	ldr	r3, [r3, #24]
 80052cc:	f043 0210 	orr.w	r2, r3, #16
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	699a      	ldr	r2, [r3, #24]
 80052d8:	4b10      	ldr	r3, [pc, #64]	@ (800531c <USB_DevInit+0x2c4>)
 80052da:	4313      	orrs	r3, r2
 80052dc:	687a      	ldr	r2, [r7, #4]
 80052de:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80052e0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d005      	beq.n	80052f4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	699b      	ldr	r3, [r3, #24]
 80052ec:	f043 0208 	orr.w	r2, r3, #8
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80052f4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	d107      	bne.n	800530c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	699b      	ldr	r3, [r3, #24]
 8005300:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005304:	f043 0304 	orr.w	r3, r3, #4
 8005308:	687a      	ldr	r2, [r7, #4]
 800530a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800530c:	7dfb      	ldrb	r3, [r7, #23]
}
 800530e:	4618      	mov	r0, r3
 8005310:	3718      	adds	r7, #24
 8005312:	46bd      	mov	sp, r7
 8005314:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005318:	b004      	add	sp, #16
 800531a:	4770      	bx	lr
 800531c:	803c3800 	.word	0x803c3800

08005320 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005320:	b480      	push	{r7}
 8005322:	b085      	sub	sp, #20
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
 8005328:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800532a:	2300      	movs	r3, #0
 800532c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	3301      	adds	r3, #1
 8005332:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800533a:	d901      	bls.n	8005340 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800533c:	2303      	movs	r3, #3
 800533e:	e01b      	b.n	8005378 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	691b      	ldr	r3, [r3, #16]
 8005344:	2b00      	cmp	r3, #0
 8005346:	daf2      	bge.n	800532e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005348:	2300      	movs	r3, #0
 800534a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	019b      	lsls	r3, r3, #6
 8005350:	f043 0220 	orr.w	r2, r3, #32
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	3301      	adds	r3, #1
 800535c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005364:	d901      	bls.n	800536a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005366:	2303      	movs	r3, #3
 8005368:	e006      	b.n	8005378 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	691b      	ldr	r3, [r3, #16]
 800536e:	f003 0320 	and.w	r3, r3, #32
 8005372:	2b20      	cmp	r3, #32
 8005374:	d0f0      	beq.n	8005358 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005376:	2300      	movs	r3, #0
}
 8005378:	4618      	mov	r0, r3
 800537a:	3714      	adds	r7, #20
 800537c:	46bd      	mov	sp, r7
 800537e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005382:	4770      	bx	lr

08005384 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005384:	b480      	push	{r7}
 8005386:	b085      	sub	sp, #20
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800538c:	2300      	movs	r3, #0
 800538e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	3301      	adds	r3, #1
 8005394:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800539c:	d901      	bls.n	80053a2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800539e:	2303      	movs	r3, #3
 80053a0:	e018      	b.n	80053d4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	691b      	ldr	r3, [r3, #16]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	daf2      	bge.n	8005390 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80053aa:	2300      	movs	r3, #0
 80053ac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2210      	movs	r2, #16
 80053b2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	3301      	adds	r3, #1
 80053b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80053c0:	d901      	bls.n	80053c6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80053c2:	2303      	movs	r3, #3
 80053c4:	e006      	b.n	80053d4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	691b      	ldr	r3, [r3, #16]
 80053ca:	f003 0310 	and.w	r3, r3, #16
 80053ce:	2b10      	cmp	r3, #16
 80053d0:	d0f0      	beq.n	80053b4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80053d2:	2300      	movs	r3, #0
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	3714      	adds	r7, #20
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr

080053e0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b085      	sub	sp, #20
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
 80053e8:	460b      	mov	r3, r1
 80053ea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053f6:	681a      	ldr	r2, [r3, #0]
 80053f8:	78fb      	ldrb	r3, [r7, #3]
 80053fa:	68f9      	ldr	r1, [r7, #12]
 80053fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005400:	4313      	orrs	r3, r2
 8005402:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005404:	2300      	movs	r3, #0
}
 8005406:	4618      	mov	r0, r3
 8005408:	3714      	adds	r7, #20
 800540a:	46bd      	mov	sp, r7
 800540c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005410:	4770      	bx	lr

08005412 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8005412:	b480      	push	{r7}
 8005414:	b087      	sub	sp, #28
 8005416:	af00      	add	r7, sp, #0
 8005418:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	f003 0306 	and.w	r3, r3, #6
 800542a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d102      	bne.n	8005438 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005432:	2300      	movs	r3, #0
 8005434:	75fb      	strb	r3, [r7, #23]
 8005436:	e00a      	b.n	800544e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2b02      	cmp	r3, #2
 800543c:	d002      	beq.n	8005444 <USB_GetDevSpeed+0x32>
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2b06      	cmp	r3, #6
 8005442:	d102      	bne.n	800544a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005444:	2302      	movs	r3, #2
 8005446:	75fb      	strb	r3, [r7, #23]
 8005448:	e001      	b.n	800544e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800544a:	230f      	movs	r3, #15
 800544c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800544e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005450:	4618      	mov	r0, r3
 8005452:	371c      	adds	r7, #28
 8005454:	46bd      	mov	sp, r7
 8005456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545a:	4770      	bx	lr

0800545c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800545c:	b480      	push	{r7}
 800545e:	b085      	sub	sp, #20
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
 8005464:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	781b      	ldrb	r3, [r3, #0]
 800546e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	785b      	ldrb	r3, [r3, #1]
 8005474:	2b01      	cmp	r3, #1
 8005476:	d13a      	bne.n	80054ee <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800547e:	69da      	ldr	r2, [r3, #28]
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	781b      	ldrb	r3, [r3, #0]
 8005484:	f003 030f 	and.w	r3, r3, #15
 8005488:	2101      	movs	r1, #1
 800548a:	fa01 f303 	lsl.w	r3, r1, r3
 800548e:	b29b      	uxth	r3, r3
 8005490:	68f9      	ldr	r1, [r7, #12]
 8005492:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005496:	4313      	orrs	r3, r2
 8005498:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	015a      	lsls	r2, r3, #5
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	4413      	add	r3, r2
 80054a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d155      	bne.n	800555c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	015a      	lsls	r2, r3, #5
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	4413      	add	r3, r2
 80054b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054bc:	681a      	ldr	r2, [r3, #0]
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	689b      	ldr	r3, [r3, #8]
 80054c2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	791b      	ldrb	r3, [r3, #4]
 80054ca:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80054cc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	059b      	lsls	r3, r3, #22
 80054d2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80054d4:	4313      	orrs	r3, r2
 80054d6:	68ba      	ldr	r2, [r7, #8]
 80054d8:	0151      	lsls	r1, r2, #5
 80054da:	68fa      	ldr	r2, [r7, #12]
 80054dc:	440a      	add	r2, r1
 80054de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80054e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80054e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80054ea:	6013      	str	r3, [r2, #0]
 80054ec:	e036      	b.n	800555c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054f4:	69da      	ldr	r2, [r3, #28]
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	781b      	ldrb	r3, [r3, #0]
 80054fa:	f003 030f 	and.w	r3, r3, #15
 80054fe:	2101      	movs	r1, #1
 8005500:	fa01 f303 	lsl.w	r3, r1, r3
 8005504:	041b      	lsls	r3, r3, #16
 8005506:	68f9      	ldr	r1, [r7, #12]
 8005508:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800550c:	4313      	orrs	r3, r2
 800550e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	015a      	lsls	r2, r3, #5
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	4413      	add	r3, r2
 8005518:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005522:	2b00      	cmp	r3, #0
 8005524:	d11a      	bne.n	800555c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	015a      	lsls	r2, r3, #5
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	4413      	add	r3, r2
 800552e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005532:	681a      	ldr	r2, [r3, #0]
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	689b      	ldr	r3, [r3, #8]
 8005538:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	791b      	ldrb	r3, [r3, #4]
 8005540:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005542:	430b      	orrs	r3, r1
 8005544:	4313      	orrs	r3, r2
 8005546:	68ba      	ldr	r2, [r7, #8]
 8005548:	0151      	lsls	r1, r2, #5
 800554a:	68fa      	ldr	r2, [r7, #12]
 800554c:	440a      	add	r2, r1
 800554e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005552:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005556:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800555a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800555c:	2300      	movs	r3, #0
}
 800555e:	4618      	mov	r0, r3
 8005560:	3714      	adds	r7, #20
 8005562:	46bd      	mov	sp, r7
 8005564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005568:	4770      	bx	lr
	...

0800556c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800556c:	b480      	push	{r7}
 800556e:	b085      	sub	sp, #20
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
 8005574:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	781b      	ldrb	r3, [r3, #0]
 800557e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	785b      	ldrb	r3, [r3, #1]
 8005584:	2b01      	cmp	r3, #1
 8005586:	d161      	bne.n	800564c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	015a      	lsls	r2, r3, #5
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	4413      	add	r3, r2
 8005590:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800559a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800559e:	d11f      	bne.n	80055e0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	015a      	lsls	r2, r3, #5
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	4413      	add	r3, r2
 80055a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	68ba      	ldr	r2, [r7, #8]
 80055b0:	0151      	lsls	r1, r2, #5
 80055b2:	68fa      	ldr	r2, [r7, #12]
 80055b4:	440a      	add	r2, r1
 80055b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80055ba:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80055be:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	015a      	lsls	r2, r3, #5
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	4413      	add	r3, r2
 80055c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	68ba      	ldr	r2, [r7, #8]
 80055d0:	0151      	lsls	r1, r2, #5
 80055d2:	68fa      	ldr	r2, [r7, #12]
 80055d4:	440a      	add	r2, r1
 80055d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80055da:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80055de:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	781b      	ldrb	r3, [r3, #0]
 80055ec:	f003 030f 	and.w	r3, r3, #15
 80055f0:	2101      	movs	r1, #1
 80055f2:	fa01 f303 	lsl.w	r3, r1, r3
 80055f6:	b29b      	uxth	r3, r3
 80055f8:	43db      	mvns	r3, r3
 80055fa:	68f9      	ldr	r1, [r7, #12]
 80055fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005600:	4013      	ands	r3, r2
 8005602:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800560a:	69da      	ldr	r2, [r3, #28]
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	781b      	ldrb	r3, [r3, #0]
 8005610:	f003 030f 	and.w	r3, r3, #15
 8005614:	2101      	movs	r1, #1
 8005616:	fa01 f303 	lsl.w	r3, r1, r3
 800561a:	b29b      	uxth	r3, r3
 800561c:	43db      	mvns	r3, r3
 800561e:	68f9      	ldr	r1, [r7, #12]
 8005620:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005624:	4013      	ands	r3, r2
 8005626:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	015a      	lsls	r2, r3, #5
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	4413      	add	r3, r2
 8005630:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005634:	681a      	ldr	r2, [r3, #0]
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	0159      	lsls	r1, r3, #5
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	440b      	add	r3, r1
 800563e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005642:	4619      	mov	r1, r3
 8005644:	4b35      	ldr	r3, [pc, #212]	@ (800571c <USB_DeactivateEndpoint+0x1b0>)
 8005646:	4013      	ands	r3, r2
 8005648:	600b      	str	r3, [r1, #0]
 800564a:	e060      	b.n	800570e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	015a      	lsls	r2, r3, #5
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	4413      	add	r3, r2
 8005654:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800565e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005662:	d11f      	bne.n	80056a4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	015a      	lsls	r2, r3, #5
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	4413      	add	r3, r2
 800566c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	68ba      	ldr	r2, [r7, #8]
 8005674:	0151      	lsls	r1, r2, #5
 8005676:	68fa      	ldr	r2, [r7, #12]
 8005678:	440a      	add	r2, r1
 800567a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800567e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005682:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005684:	68bb      	ldr	r3, [r7, #8]
 8005686:	015a      	lsls	r2, r3, #5
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	4413      	add	r3, r2
 800568c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	68ba      	ldr	r2, [r7, #8]
 8005694:	0151      	lsls	r1, r2, #5
 8005696:	68fa      	ldr	r2, [r7, #12]
 8005698:	440a      	add	r2, r1
 800569a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800569e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80056a2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	781b      	ldrb	r3, [r3, #0]
 80056b0:	f003 030f 	and.w	r3, r3, #15
 80056b4:	2101      	movs	r1, #1
 80056b6:	fa01 f303 	lsl.w	r3, r1, r3
 80056ba:	041b      	lsls	r3, r3, #16
 80056bc:	43db      	mvns	r3, r3
 80056be:	68f9      	ldr	r1, [r7, #12]
 80056c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80056c4:	4013      	ands	r3, r2
 80056c6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056ce:	69da      	ldr	r2, [r3, #28]
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	781b      	ldrb	r3, [r3, #0]
 80056d4:	f003 030f 	and.w	r3, r3, #15
 80056d8:	2101      	movs	r1, #1
 80056da:	fa01 f303 	lsl.w	r3, r1, r3
 80056de:	041b      	lsls	r3, r3, #16
 80056e0:	43db      	mvns	r3, r3
 80056e2:	68f9      	ldr	r1, [r7, #12]
 80056e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80056e8:	4013      	ands	r3, r2
 80056ea:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	015a      	lsls	r2, r3, #5
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	4413      	add	r3, r2
 80056f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	0159      	lsls	r1, r3, #5
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	440b      	add	r3, r1
 8005702:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005706:	4619      	mov	r1, r3
 8005708:	4b05      	ldr	r3, [pc, #20]	@ (8005720 <USB_DeactivateEndpoint+0x1b4>)
 800570a:	4013      	ands	r3, r2
 800570c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800570e:	2300      	movs	r3, #0
}
 8005710:	4618      	mov	r0, r3
 8005712:	3714      	adds	r7, #20
 8005714:	46bd      	mov	sp, r7
 8005716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571a:	4770      	bx	lr
 800571c:	ec337800 	.word	0xec337800
 8005720:	eff37800 	.word	0xeff37800

08005724 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b08a      	sub	sp, #40	@ 0x28
 8005728:	af02      	add	r7, sp, #8
 800572a:	60f8      	str	r0, [r7, #12]
 800572c:	60b9      	str	r1, [r7, #8]
 800572e:	4613      	mov	r3, r2
 8005730:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	781b      	ldrb	r3, [r3, #0]
 800573a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	785b      	ldrb	r3, [r3, #1]
 8005740:	2b01      	cmp	r3, #1
 8005742:	f040 817f 	bne.w	8005a44 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	691b      	ldr	r3, [r3, #16]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d132      	bne.n	80057b4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800574e:	69bb      	ldr	r3, [r7, #24]
 8005750:	015a      	lsls	r2, r3, #5
 8005752:	69fb      	ldr	r3, [r7, #28]
 8005754:	4413      	add	r3, r2
 8005756:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800575a:	691b      	ldr	r3, [r3, #16]
 800575c:	69ba      	ldr	r2, [r7, #24]
 800575e:	0151      	lsls	r1, r2, #5
 8005760:	69fa      	ldr	r2, [r7, #28]
 8005762:	440a      	add	r2, r1
 8005764:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005768:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800576c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005770:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005772:	69bb      	ldr	r3, [r7, #24]
 8005774:	015a      	lsls	r2, r3, #5
 8005776:	69fb      	ldr	r3, [r7, #28]
 8005778:	4413      	add	r3, r2
 800577a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800577e:	691b      	ldr	r3, [r3, #16]
 8005780:	69ba      	ldr	r2, [r7, #24]
 8005782:	0151      	lsls	r1, r2, #5
 8005784:	69fa      	ldr	r2, [r7, #28]
 8005786:	440a      	add	r2, r1
 8005788:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800578c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005790:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005792:	69bb      	ldr	r3, [r7, #24]
 8005794:	015a      	lsls	r2, r3, #5
 8005796:	69fb      	ldr	r3, [r7, #28]
 8005798:	4413      	add	r3, r2
 800579a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800579e:	691b      	ldr	r3, [r3, #16]
 80057a0:	69ba      	ldr	r2, [r7, #24]
 80057a2:	0151      	lsls	r1, r2, #5
 80057a4:	69fa      	ldr	r2, [r7, #28]
 80057a6:	440a      	add	r2, r1
 80057a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80057ac:	0cdb      	lsrs	r3, r3, #19
 80057ae:	04db      	lsls	r3, r3, #19
 80057b0:	6113      	str	r3, [r2, #16]
 80057b2:	e097      	b.n	80058e4 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80057b4:	69bb      	ldr	r3, [r7, #24]
 80057b6:	015a      	lsls	r2, r3, #5
 80057b8:	69fb      	ldr	r3, [r7, #28]
 80057ba:	4413      	add	r3, r2
 80057bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057c0:	691b      	ldr	r3, [r3, #16]
 80057c2:	69ba      	ldr	r2, [r7, #24]
 80057c4:	0151      	lsls	r1, r2, #5
 80057c6:	69fa      	ldr	r2, [r7, #28]
 80057c8:	440a      	add	r2, r1
 80057ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80057ce:	0cdb      	lsrs	r3, r3, #19
 80057d0:	04db      	lsls	r3, r3, #19
 80057d2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80057d4:	69bb      	ldr	r3, [r7, #24]
 80057d6:	015a      	lsls	r2, r3, #5
 80057d8:	69fb      	ldr	r3, [r7, #28]
 80057da:	4413      	add	r3, r2
 80057dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057e0:	691b      	ldr	r3, [r3, #16]
 80057e2:	69ba      	ldr	r2, [r7, #24]
 80057e4:	0151      	lsls	r1, r2, #5
 80057e6:	69fa      	ldr	r2, [r7, #28]
 80057e8:	440a      	add	r2, r1
 80057ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80057ee:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80057f2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80057f6:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80057f8:	69bb      	ldr	r3, [r7, #24]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d11a      	bne.n	8005834 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	691a      	ldr	r2, [r3, #16]
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	429a      	cmp	r2, r3
 8005808:	d903      	bls.n	8005812 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	689a      	ldr	r2, [r3, #8]
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005812:	69bb      	ldr	r3, [r7, #24]
 8005814:	015a      	lsls	r2, r3, #5
 8005816:	69fb      	ldr	r3, [r7, #28]
 8005818:	4413      	add	r3, r2
 800581a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800581e:	691b      	ldr	r3, [r3, #16]
 8005820:	69ba      	ldr	r2, [r7, #24]
 8005822:	0151      	lsls	r1, r2, #5
 8005824:	69fa      	ldr	r2, [r7, #28]
 8005826:	440a      	add	r2, r1
 8005828:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800582c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005830:	6113      	str	r3, [r2, #16]
 8005832:	e044      	b.n	80058be <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	691a      	ldr	r2, [r3, #16]
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	4413      	add	r3, r2
 800583e:	1e5a      	subs	r2, r3, #1
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	689b      	ldr	r3, [r3, #8]
 8005844:	fbb2 f3f3 	udiv	r3, r2, r3
 8005848:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800584a:	69bb      	ldr	r3, [r7, #24]
 800584c:	015a      	lsls	r2, r3, #5
 800584e:	69fb      	ldr	r3, [r7, #28]
 8005850:	4413      	add	r3, r2
 8005852:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005856:	691a      	ldr	r2, [r3, #16]
 8005858:	8afb      	ldrh	r3, [r7, #22]
 800585a:	04d9      	lsls	r1, r3, #19
 800585c:	4ba4      	ldr	r3, [pc, #656]	@ (8005af0 <USB_EPStartXfer+0x3cc>)
 800585e:	400b      	ands	r3, r1
 8005860:	69b9      	ldr	r1, [r7, #24]
 8005862:	0148      	lsls	r0, r1, #5
 8005864:	69f9      	ldr	r1, [r7, #28]
 8005866:	4401      	add	r1, r0
 8005868:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800586c:	4313      	orrs	r3, r2
 800586e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	791b      	ldrb	r3, [r3, #4]
 8005874:	2b01      	cmp	r3, #1
 8005876:	d122      	bne.n	80058be <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005878:	69bb      	ldr	r3, [r7, #24]
 800587a:	015a      	lsls	r2, r3, #5
 800587c:	69fb      	ldr	r3, [r7, #28]
 800587e:	4413      	add	r3, r2
 8005880:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005884:	691b      	ldr	r3, [r3, #16]
 8005886:	69ba      	ldr	r2, [r7, #24]
 8005888:	0151      	lsls	r1, r2, #5
 800588a:	69fa      	ldr	r2, [r7, #28]
 800588c:	440a      	add	r2, r1
 800588e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005892:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8005896:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8005898:	69bb      	ldr	r3, [r7, #24]
 800589a:	015a      	lsls	r2, r3, #5
 800589c:	69fb      	ldr	r3, [r7, #28]
 800589e:	4413      	add	r3, r2
 80058a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058a4:	691a      	ldr	r2, [r3, #16]
 80058a6:	8afb      	ldrh	r3, [r7, #22]
 80058a8:	075b      	lsls	r3, r3, #29
 80058aa:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80058ae:	69b9      	ldr	r1, [r7, #24]
 80058b0:	0148      	lsls	r0, r1, #5
 80058b2:	69f9      	ldr	r1, [r7, #28]
 80058b4:	4401      	add	r1, r0
 80058b6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80058ba:	4313      	orrs	r3, r2
 80058bc:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80058be:	69bb      	ldr	r3, [r7, #24]
 80058c0:	015a      	lsls	r2, r3, #5
 80058c2:	69fb      	ldr	r3, [r7, #28]
 80058c4:	4413      	add	r3, r2
 80058c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058ca:	691a      	ldr	r2, [r3, #16]
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	691b      	ldr	r3, [r3, #16]
 80058d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058d4:	69b9      	ldr	r1, [r7, #24]
 80058d6:	0148      	lsls	r0, r1, #5
 80058d8:	69f9      	ldr	r1, [r7, #28]
 80058da:	4401      	add	r1, r0
 80058dc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80058e0:	4313      	orrs	r3, r2
 80058e2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80058e4:	79fb      	ldrb	r3, [r7, #7]
 80058e6:	2b01      	cmp	r3, #1
 80058e8:	d14b      	bne.n	8005982 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	69db      	ldr	r3, [r3, #28]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d009      	beq.n	8005906 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80058f2:	69bb      	ldr	r3, [r7, #24]
 80058f4:	015a      	lsls	r2, r3, #5
 80058f6:	69fb      	ldr	r3, [r7, #28]
 80058f8:	4413      	add	r3, r2
 80058fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058fe:	461a      	mov	r2, r3
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	69db      	ldr	r3, [r3, #28]
 8005904:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	791b      	ldrb	r3, [r3, #4]
 800590a:	2b01      	cmp	r3, #1
 800590c:	d128      	bne.n	8005960 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800590e:	69fb      	ldr	r3, [r7, #28]
 8005910:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005914:	689b      	ldr	r3, [r3, #8]
 8005916:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800591a:	2b00      	cmp	r3, #0
 800591c:	d110      	bne.n	8005940 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800591e:	69bb      	ldr	r3, [r7, #24]
 8005920:	015a      	lsls	r2, r3, #5
 8005922:	69fb      	ldr	r3, [r7, #28]
 8005924:	4413      	add	r3, r2
 8005926:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	69ba      	ldr	r2, [r7, #24]
 800592e:	0151      	lsls	r1, r2, #5
 8005930:	69fa      	ldr	r2, [r7, #28]
 8005932:	440a      	add	r2, r1
 8005934:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005938:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800593c:	6013      	str	r3, [r2, #0]
 800593e:	e00f      	b.n	8005960 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005940:	69bb      	ldr	r3, [r7, #24]
 8005942:	015a      	lsls	r2, r3, #5
 8005944:	69fb      	ldr	r3, [r7, #28]
 8005946:	4413      	add	r3, r2
 8005948:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	69ba      	ldr	r2, [r7, #24]
 8005950:	0151      	lsls	r1, r2, #5
 8005952:	69fa      	ldr	r2, [r7, #28]
 8005954:	440a      	add	r2, r1
 8005956:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800595a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800595e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005960:	69bb      	ldr	r3, [r7, #24]
 8005962:	015a      	lsls	r2, r3, #5
 8005964:	69fb      	ldr	r3, [r7, #28]
 8005966:	4413      	add	r3, r2
 8005968:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	69ba      	ldr	r2, [r7, #24]
 8005970:	0151      	lsls	r1, r2, #5
 8005972:	69fa      	ldr	r2, [r7, #28]
 8005974:	440a      	add	r2, r1
 8005976:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800597a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800597e:	6013      	str	r3, [r2, #0]
 8005980:	e166      	b.n	8005c50 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005982:	69bb      	ldr	r3, [r7, #24]
 8005984:	015a      	lsls	r2, r3, #5
 8005986:	69fb      	ldr	r3, [r7, #28]
 8005988:	4413      	add	r3, r2
 800598a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	69ba      	ldr	r2, [r7, #24]
 8005992:	0151      	lsls	r1, r2, #5
 8005994:	69fa      	ldr	r2, [r7, #28]
 8005996:	440a      	add	r2, r1
 8005998:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800599c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80059a0:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	791b      	ldrb	r3, [r3, #4]
 80059a6:	2b01      	cmp	r3, #1
 80059a8:	d015      	beq.n	80059d6 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80059aa:	68bb      	ldr	r3, [r7, #8]
 80059ac:	691b      	ldr	r3, [r3, #16]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	f000 814e 	beq.w	8005c50 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80059b4:	69fb      	ldr	r3, [r7, #28]
 80059b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	781b      	ldrb	r3, [r3, #0]
 80059c0:	f003 030f 	and.w	r3, r3, #15
 80059c4:	2101      	movs	r1, #1
 80059c6:	fa01 f303 	lsl.w	r3, r1, r3
 80059ca:	69f9      	ldr	r1, [r7, #28]
 80059cc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80059d0:	4313      	orrs	r3, r2
 80059d2:	634b      	str	r3, [r1, #52]	@ 0x34
 80059d4:	e13c      	b.n	8005c50 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80059d6:	69fb      	ldr	r3, [r7, #28]
 80059d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d110      	bne.n	8005a08 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80059e6:	69bb      	ldr	r3, [r7, #24]
 80059e8:	015a      	lsls	r2, r3, #5
 80059ea:	69fb      	ldr	r3, [r7, #28]
 80059ec:	4413      	add	r3, r2
 80059ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	69ba      	ldr	r2, [r7, #24]
 80059f6:	0151      	lsls	r1, r2, #5
 80059f8:	69fa      	ldr	r2, [r7, #28]
 80059fa:	440a      	add	r2, r1
 80059fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a00:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005a04:	6013      	str	r3, [r2, #0]
 8005a06:	e00f      	b.n	8005a28 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005a08:	69bb      	ldr	r3, [r7, #24]
 8005a0a:	015a      	lsls	r2, r3, #5
 8005a0c:	69fb      	ldr	r3, [r7, #28]
 8005a0e:	4413      	add	r3, r2
 8005a10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	69ba      	ldr	r2, [r7, #24]
 8005a18:	0151      	lsls	r1, r2, #5
 8005a1a:	69fa      	ldr	r2, [r7, #28]
 8005a1c:	440a      	add	r2, r1
 8005a1e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a26:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	68d9      	ldr	r1, [r3, #12]
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	781a      	ldrb	r2, [r3, #0]
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	691b      	ldr	r3, [r3, #16]
 8005a34:	b298      	uxth	r0, r3
 8005a36:	79fb      	ldrb	r3, [r7, #7]
 8005a38:	9300      	str	r3, [sp, #0]
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	68f8      	ldr	r0, [r7, #12]
 8005a3e:	f000 f9b9 	bl	8005db4 <USB_WritePacket>
 8005a42:	e105      	b.n	8005c50 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005a44:	69bb      	ldr	r3, [r7, #24]
 8005a46:	015a      	lsls	r2, r3, #5
 8005a48:	69fb      	ldr	r3, [r7, #28]
 8005a4a:	4413      	add	r3, r2
 8005a4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a50:	691b      	ldr	r3, [r3, #16]
 8005a52:	69ba      	ldr	r2, [r7, #24]
 8005a54:	0151      	lsls	r1, r2, #5
 8005a56:	69fa      	ldr	r2, [r7, #28]
 8005a58:	440a      	add	r2, r1
 8005a5a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005a5e:	0cdb      	lsrs	r3, r3, #19
 8005a60:	04db      	lsls	r3, r3, #19
 8005a62:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005a64:	69bb      	ldr	r3, [r7, #24]
 8005a66:	015a      	lsls	r2, r3, #5
 8005a68:	69fb      	ldr	r3, [r7, #28]
 8005a6a:	4413      	add	r3, r2
 8005a6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a70:	691b      	ldr	r3, [r3, #16]
 8005a72:	69ba      	ldr	r2, [r7, #24]
 8005a74:	0151      	lsls	r1, r2, #5
 8005a76:	69fa      	ldr	r2, [r7, #28]
 8005a78:	440a      	add	r2, r1
 8005a7a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005a7e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005a82:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005a86:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8005a88:	69bb      	ldr	r3, [r7, #24]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d132      	bne.n	8005af4 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	691b      	ldr	r3, [r3, #16]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d003      	beq.n	8005a9e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	689a      	ldr	r2, [r3, #8]
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	689a      	ldr	r2, [r3, #8]
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005aa6:	69bb      	ldr	r3, [r7, #24]
 8005aa8:	015a      	lsls	r2, r3, #5
 8005aaa:	69fb      	ldr	r3, [r7, #28]
 8005aac:	4413      	add	r3, r2
 8005aae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ab2:	691a      	ldr	r2, [r3, #16]
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	6a1b      	ldr	r3, [r3, #32]
 8005ab8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005abc:	69b9      	ldr	r1, [r7, #24]
 8005abe:	0148      	lsls	r0, r1, #5
 8005ac0:	69f9      	ldr	r1, [r7, #28]
 8005ac2:	4401      	add	r1, r0
 8005ac4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005acc:	69bb      	ldr	r3, [r7, #24]
 8005ace:	015a      	lsls	r2, r3, #5
 8005ad0:	69fb      	ldr	r3, [r7, #28]
 8005ad2:	4413      	add	r3, r2
 8005ad4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ad8:	691b      	ldr	r3, [r3, #16]
 8005ada:	69ba      	ldr	r2, [r7, #24]
 8005adc:	0151      	lsls	r1, r2, #5
 8005ade:	69fa      	ldr	r2, [r7, #28]
 8005ae0:	440a      	add	r2, r1
 8005ae2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005ae6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005aea:	6113      	str	r3, [r2, #16]
 8005aec:	e062      	b.n	8005bb4 <USB_EPStartXfer+0x490>
 8005aee:	bf00      	nop
 8005af0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	691b      	ldr	r3, [r3, #16]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d123      	bne.n	8005b44 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005afc:	69bb      	ldr	r3, [r7, #24]
 8005afe:	015a      	lsls	r2, r3, #5
 8005b00:	69fb      	ldr	r3, [r7, #28]
 8005b02:	4413      	add	r3, r2
 8005b04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b08:	691a      	ldr	r2, [r3, #16]
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b12:	69b9      	ldr	r1, [r7, #24]
 8005b14:	0148      	lsls	r0, r1, #5
 8005b16:	69f9      	ldr	r1, [r7, #28]
 8005b18:	4401      	add	r1, r0
 8005b1a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005b22:	69bb      	ldr	r3, [r7, #24]
 8005b24:	015a      	lsls	r2, r3, #5
 8005b26:	69fb      	ldr	r3, [r7, #28]
 8005b28:	4413      	add	r3, r2
 8005b2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b2e:	691b      	ldr	r3, [r3, #16]
 8005b30:	69ba      	ldr	r2, [r7, #24]
 8005b32:	0151      	lsls	r1, r2, #5
 8005b34:	69fa      	ldr	r2, [r7, #28]
 8005b36:	440a      	add	r2, r1
 8005b38:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005b3c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005b40:	6113      	str	r3, [r2, #16]
 8005b42:	e037      	b.n	8005bb4 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	691a      	ldr	r2, [r3, #16]
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	4413      	add	r3, r2
 8005b4e:	1e5a      	subs	r2, r3, #1
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b58:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	689b      	ldr	r3, [r3, #8]
 8005b5e:	8afa      	ldrh	r2, [r7, #22]
 8005b60:	fb03 f202 	mul.w	r2, r3, r2
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005b68:	69bb      	ldr	r3, [r7, #24]
 8005b6a:	015a      	lsls	r2, r3, #5
 8005b6c:	69fb      	ldr	r3, [r7, #28]
 8005b6e:	4413      	add	r3, r2
 8005b70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b74:	691a      	ldr	r2, [r3, #16]
 8005b76:	8afb      	ldrh	r3, [r7, #22]
 8005b78:	04d9      	lsls	r1, r3, #19
 8005b7a:	4b38      	ldr	r3, [pc, #224]	@ (8005c5c <USB_EPStartXfer+0x538>)
 8005b7c:	400b      	ands	r3, r1
 8005b7e:	69b9      	ldr	r1, [r7, #24]
 8005b80:	0148      	lsls	r0, r1, #5
 8005b82:	69f9      	ldr	r1, [r7, #28]
 8005b84:	4401      	add	r1, r0
 8005b86:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005b8e:	69bb      	ldr	r3, [r7, #24]
 8005b90:	015a      	lsls	r2, r3, #5
 8005b92:	69fb      	ldr	r3, [r7, #28]
 8005b94:	4413      	add	r3, r2
 8005b96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b9a:	691a      	ldr	r2, [r3, #16]
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	6a1b      	ldr	r3, [r3, #32]
 8005ba0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ba4:	69b9      	ldr	r1, [r7, #24]
 8005ba6:	0148      	lsls	r0, r1, #5
 8005ba8:	69f9      	ldr	r1, [r7, #28]
 8005baa:	4401      	add	r1, r0
 8005bac:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8005bb4:	79fb      	ldrb	r3, [r7, #7]
 8005bb6:	2b01      	cmp	r3, #1
 8005bb8:	d10d      	bne.n	8005bd6 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	68db      	ldr	r3, [r3, #12]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d009      	beq.n	8005bd6 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	68d9      	ldr	r1, [r3, #12]
 8005bc6:	69bb      	ldr	r3, [r7, #24]
 8005bc8:	015a      	lsls	r2, r3, #5
 8005bca:	69fb      	ldr	r3, [r7, #28]
 8005bcc:	4413      	add	r3, r2
 8005bce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bd2:	460a      	mov	r2, r1
 8005bd4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	791b      	ldrb	r3, [r3, #4]
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	d128      	bne.n	8005c30 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005bde:	69fb      	ldr	r3, [r7, #28]
 8005be0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005be4:	689b      	ldr	r3, [r3, #8]
 8005be6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d110      	bne.n	8005c10 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005bee:	69bb      	ldr	r3, [r7, #24]
 8005bf0:	015a      	lsls	r2, r3, #5
 8005bf2:	69fb      	ldr	r3, [r7, #28]
 8005bf4:	4413      	add	r3, r2
 8005bf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	69ba      	ldr	r2, [r7, #24]
 8005bfe:	0151      	lsls	r1, r2, #5
 8005c00:	69fa      	ldr	r2, [r7, #28]
 8005c02:	440a      	add	r2, r1
 8005c04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005c08:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005c0c:	6013      	str	r3, [r2, #0]
 8005c0e:	e00f      	b.n	8005c30 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005c10:	69bb      	ldr	r3, [r7, #24]
 8005c12:	015a      	lsls	r2, r3, #5
 8005c14:	69fb      	ldr	r3, [r7, #28]
 8005c16:	4413      	add	r3, r2
 8005c18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	69ba      	ldr	r2, [r7, #24]
 8005c20:	0151      	lsls	r1, r2, #5
 8005c22:	69fa      	ldr	r2, [r7, #28]
 8005c24:	440a      	add	r2, r1
 8005c26:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005c2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c2e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005c30:	69bb      	ldr	r3, [r7, #24]
 8005c32:	015a      	lsls	r2, r3, #5
 8005c34:	69fb      	ldr	r3, [r7, #28]
 8005c36:	4413      	add	r3, r2
 8005c38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	69ba      	ldr	r2, [r7, #24]
 8005c40:	0151      	lsls	r1, r2, #5
 8005c42:	69fa      	ldr	r2, [r7, #28]
 8005c44:	440a      	add	r2, r1
 8005c46:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005c4a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005c4e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005c50:	2300      	movs	r3, #0
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	3720      	adds	r7, #32
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}
 8005c5a:	bf00      	nop
 8005c5c:	1ff80000 	.word	0x1ff80000

08005c60 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b087      	sub	sp, #28
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
 8005c68:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	785b      	ldrb	r3, [r3, #1]
 8005c7a:	2b01      	cmp	r3, #1
 8005c7c:	d14a      	bne.n	8005d14 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	781b      	ldrb	r3, [r3, #0]
 8005c82:	015a      	lsls	r2, r3, #5
 8005c84:	693b      	ldr	r3, [r7, #16]
 8005c86:	4413      	add	r3, r2
 8005c88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005c92:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005c96:	f040 8086 	bne.w	8005da6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	781b      	ldrb	r3, [r3, #0]
 8005c9e:	015a      	lsls	r2, r3, #5
 8005ca0:	693b      	ldr	r3, [r7, #16]
 8005ca2:	4413      	add	r3, r2
 8005ca4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	683a      	ldr	r2, [r7, #0]
 8005cac:	7812      	ldrb	r2, [r2, #0]
 8005cae:	0151      	lsls	r1, r2, #5
 8005cb0:	693a      	ldr	r2, [r7, #16]
 8005cb2:	440a      	add	r2, r1
 8005cb4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005cb8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005cbc:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	781b      	ldrb	r3, [r3, #0]
 8005cc2:	015a      	lsls	r2, r3, #5
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	4413      	add	r3, r2
 8005cc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	683a      	ldr	r2, [r7, #0]
 8005cd0:	7812      	ldrb	r2, [r2, #0]
 8005cd2:	0151      	lsls	r1, r2, #5
 8005cd4:	693a      	ldr	r2, [r7, #16]
 8005cd6:	440a      	add	r2, r1
 8005cd8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005cdc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005ce0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	3301      	adds	r3, #1
 8005ce6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d902      	bls.n	8005cf8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	75fb      	strb	r3, [r7, #23]
          break;
 8005cf6:	e056      	b.n	8005da6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	781b      	ldrb	r3, [r3, #0]
 8005cfc:	015a      	lsls	r2, r3, #5
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	4413      	add	r3, r2
 8005d02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005d0c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d10:	d0e7      	beq.n	8005ce2 <USB_EPStopXfer+0x82>
 8005d12:	e048      	b.n	8005da6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	781b      	ldrb	r3, [r3, #0]
 8005d18:	015a      	lsls	r2, r3, #5
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	4413      	add	r3, r2
 8005d1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005d28:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d2c:	d13b      	bne.n	8005da6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	781b      	ldrb	r3, [r3, #0]
 8005d32:	015a      	lsls	r2, r3, #5
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	4413      	add	r3, r2
 8005d38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	683a      	ldr	r2, [r7, #0]
 8005d40:	7812      	ldrb	r2, [r2, #0]
 8005d42:	0151      	lsls	r1, r2, #5
 8005d44:	693a      	ldr	r2, [r7, #16]
 8005d46:	440a      	add	r2, r1
 8005d48:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005d4c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005d50:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	781b      	ldrb	r3, [r3, #0]
 8005d56:	015a      	lsls	r2, r3, #5
 8005d58:	693b      	ldr	r3, [r7, #16]
 8005d5a:	4413      	add	r3, r2
 8005d5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	683a      	ldr	r2, [r7, #0]
 8005d64:	7812      	ldrb	r2, [r2, #0]
 8005d66:	0151      	lsls	r1, r2, #5
 8005d68:	693a      	ldr	r2, [r7, #16]
 8005d6a:	440a      	add	r2, r1
 8005d6c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005d70:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005d74:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	3301      	adds	r3, #1
 8005d7a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d902      	bls.n	8005d8c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	75fb      	strb	r3, [r7, #23]
          break;
 8005d8a:	e00c      	b.n	8005da6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	781b      	ldrb	r3, [r3, #0]
 8005d90:	015a      	lsls	r2, r3, #5
 8005d92:	693b      	ldr	r3, [r7, #16]
 8005d94:	4413      	add	r3, r2
 8005d96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005da0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005da4:	d0e7      	beq.n	8005d76 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8005da6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005da8:	4618      	mov	r0, r3
 8005daa:	371c      	adds	r7, #28
 8005dac:	46bd      	mov	sp, r7
 8005dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db2:	4770      	bx	lr

08005db4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b089      	sub	sp, #36	@ 0x24
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	60f8      	str	r0, [r7, #12]
 8005dbc:	60b9      	str	r1, [r7, #8]
 8005dbe:	4611      	mov	r1, r2
 8005dc0:	461a      	mov	r2, r3
 8005dc2:	460b      	mov	r3, r1
 8005dc4:	71fb      	strb	r3, [r7, #7]
 8005dc6:	4613      	mov	r3, r2
 8005dc8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005dd2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d123      	bne.n	8005e22 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005dda:	88bb      	ldrh	r3, [r7, #4]
 8005ddc:	3303      	adds	r3, #3
 8005dde:	089b      	lsrs	r3, r3, #2
 8005de0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005de2:	2300      	movs	r3, #0
 8005de4:	61bb      	str	r3, [r7, #24]
 8005de6:	e018      	b.n	8005e1a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005de8:	79fb      	ldrb	r3, [r7, #7]
 8005dea:	031a      	lsls	r2, r3, #12
 8005dec:	697b      	ldr	r3, [r7, #20]
 8005dee:	4413      	add	r3, r2
 8005df0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005df4:	461a      	mov	r2, r3
 8005df6:	69fb      	ldr	r3, [r7, #28]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005dfc:	69fb      	ldr	r3, [r7, #28]
 8005dfe:	3301      	adds	r3, #1
 8005e00:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005e02:	69fb      	ldr	r3, [r7, #28]
 8005e04:	3301      	adds	r3, #1
 8005e06:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005e08:	69fb      	ldr	r3, [r7, #28]
 8005e0a:	3301      	adds	r3, #1
 8005e0c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005e0e:	69fb      	ldr	r3, [r7, #28]
 8005e10:	3301      	adds	r3, #1
 8005e12:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005e14:	69bb      	ldr	r3, [r7, #24]
 8005e16:	3301      	adds	r3, #1
 8005e18:	61bb      	str	r3, [r7, #24]
 8005e1a:	69ba      	ldr	r2, [r7, #24]
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	429a      	cmp	r2, r3
 8005e20:	d3e2      	bcc.n	8005de8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005e22:	2300      	movs	r3, #0
}
 8005e24:	4618      	mov	r0, r3
 8005e26:	3724      	adds	r7, #36	@ 0x24
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2e:	4770      	bx	lr

08005e30 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005e30:	b480      	push	{r7}
 8005e32:	b08b      	sub	sp, #44	@ 0x2c
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	60f8      	str	r0, [r7, #12]
 8005e38:	60b9      	str	r1, [r7, #8]
 8005e3a:	4613      	mov	r3, r2
 8005e3c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005e46:	88fb      	ldrh	r3, [r7, #6]
 8005e48:	089b      	lsrs	r3, r3, #2
 8005e4a:	b29b      	uxth	r3, r3
 8005e4c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005e4e:	88fb      	ldrh	r3, [r7, #6]
 8005e50:	f003 0303 	and.w	r3, r3, #3
 8005e54:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005e56:	2300      	movs	r3, #0
 8005e58:	623b      	str	r3, [r7, #32]
 8005e5a:	e014      	b.n	8005e86 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005e5c:	69bb      	ldr	r3, [r7, #24]
 8005e5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005e62:	681a      	ldr	r2, [r3, #0]
 8005e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e66:	601a      	str	r2, [r3, #0]
    pDest++;
 8005e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e6a:	3301      	adds	r3, #1
 8005e6c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e70:	3301      	adds	r3, #1
 8005e72:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e76:	3301      	adds	r3, #1
 8005e78:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e7c:	3301      	adds	r3, #1
 8005e7e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005e80:	6a3b      	ldr	r3, [r7, #32]
 8005e82:	3301      	adds	r3, #1
 8005e84:	623b      	str	r3, [r7, #32]
 8005e86:	6a3a      	ldr	r2, [r7, #32]
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d3e6      	bcc.n	8005e5c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005e8e:	8bfb      	ldrh	r3, [r7, #30]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d01e      	beq.n	8005ed2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005e94:	2300      	movs	r3, #0
 8005e96:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005e98:	69bb      	ldr	r3, [r7, #24]
 8005e9a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005e9e:	461a      	mov	r2, r3
 8005ea0:	f107 0310 	add.w	r3, r7, #16
 8005ea4:	6812      	ldr	r2, [r2, #0]
 8005ea6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005ea8:	693a      	ldr	r2, [r7, #16]
 8005eaa:	6a3b      	ldr	r3, [r7, #32]
 8005eac:	b2db      	uxtb	r3, r3
 8005eae:	00db      	lsls	r3, r3, #3
 8005eb0:	fa22 f303 	lsr.w	r3, r2, r3
 8005eb4:	b2da      	uxtb	r2, r3
 8005eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb8:	701a      	strb	r2, [r3, #0]
      i++;
 8005eba:	6a3b      	ldr	r3, [r7, #32]
 8005ebc:	3301      	adds	r3, #1
 8005ebe:	623b      	str	r3, [r7, #32]
      pDest++;
 8005ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ec2:	3301      	adds	r3, #1
 8005ec4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8005ec6:	8bfb      	ldrh	r3, [r7, #30]
 8005ec8:	3b01      	subs	r3, #1
 8005eca:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005ecc:	8bfb      	ldrh	r3, [r7, #30]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d1ea      	bne.n	8005ea8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	372c      	adds	r7, #44	@ 0x2c
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ede:	4770      	bx	lr

08005ee0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	b085      	sub	sp, #20
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
 8005ee8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	781b      	ldrb	r3, [r3, #0]
 8005ef2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	785b      	ldrb	r3, [r3, #1]
 8005ef8:	2b01      	cmp	r3, #1
 8005efa:	d12c      	bne.n	8005f56 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	015a      	lsls	r2, r3, #5
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	4413      	add	r3, r2
 8005f04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	db12      	blt.n	8005f34 <USB_EPSetStall+0x54>
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d00f      	beq.n	8005f34 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	015a      	lsls	r2, r3, #5
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	4413      	add	r3, r2
 8005f1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	68ba      	ldr	r2, [r7, #8]
 8005f24:	0151      	lsls	r1, r2, #5
 8005f26:	68fa      	ldr	r2, [r7, #12]
 8005f28:	440a      	add	r2, r1
 8005f2a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005f2e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005f32:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	015a      	lsls	r2, r3, #5
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	4413      	add	r3, r2
 8005f3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	68ba      	ldr	r2, [r7, #8]
 8005f44:	0151      	lsls	r1, r2, #5
 8005f46:	68fa      	ldr	r2, [r7, #12]
 8005f48:	440a      	add	r2, r1
 8005f4a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005f4e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005f52:	6013      	str	r3, [r2, #0]
 8005f54:	e02b      	b.n	8005fae <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005f56:	68bb      	ldr	r3, [r7, #8]
 8005f58:	015a      	lsls	r2, r3, #5
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	4413      	add	r3, r2
 8005f5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	db12      	blt.n	8005f8e <USB_EPSetStall+0xae>
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d00f      	beq.n	8005f8e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	015a      	lsls	r2, r3, #5
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	4413      	add	r3, r2
 8005f76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	68ba      	ldr	r2, [r7, #8]
 8005f7e:	0151      	lsls	r1, r2, #5
 8005f80:	68fa      	ldr	r2, [r7, #12]
 8005f82:	440a      	add	r2, r1
 8005f84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f88:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005f8c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	015a      	lsls	r2, r3, #5
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	4413      	add	r3, r2
 8005f96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	68ba      	ldr	r2, [r7, #8]
 8005f9e:	0151      	lsls	r1, r2, #5
 8005fa0:	68fa      	ldr	r2, [r7, #12]
 8005fa2:	440a      	add	r2, r1
 8005fa4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005fa8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005fac:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005fae:	2300      	movs	r3, #0
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	3714      	adds	r7, #20
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr

08005fbc <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b085      	sub	sp, #20
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
 8005fc4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	781b      	ldrb	r3, [r3, #0]
 8005fce:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	785b      	ldrb	r3, [r3, #1]
 8005fd4:	2b01      	cmp	r3, #1
 8005fd6:	d128      	bne.n	800602a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	015a      	lsls	r2, r3, #5
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	4413      	add	r3, r2
 8005fe0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	68ba      	ldr	r2, [r7, #8]
 8005fe8:	0151      	lsls	r1, r2, #5
 8005fea:	68fa      	ldr	r2, [r7, #12]
 8005fec:	440a      	add	r2, r1
 8005fee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005ff2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005ff6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	791b      	ldrb	r3, [r3, #4]
 8005ffc:	2b03      	cmp	r3, #3
 8005ffe:	d003      	beq.n	8006008 <USB_EPClearStall+0x4c>
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	791b      	ldrb	r3, [r3, #4]
 8006004:	2b02      	cmp	r3, #2
 8006006:	d138      	bne.n	800607a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	015a      	lsls	r2, r3, #5
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	4413      	add	r3, r2
 8006010:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	68ba      	ldr	r2, [r7, #8]
 8006018:	0151      	lsls	r1, r2, #5
 800601a:	68fa      	ldr	r2, [r7, #12]
 800601c:	440a      	add	r2, r1
 800601e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006022:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006026:	6013      	str	r3, [r2, #0]
 8006028:	e027      	b.n	800607a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800602a:	68bb      	ldr	r3, [r7, #8]
 800602c:	015a      	lsls	r2, r3, #5
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	4413      	add	r3, r2
 8006032:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	68ba      	ldr	r2, [r7, #8]
 800603a:	0151      	lsls	r1, r2, #5
 800603c:	68fa      	ldr	r2, [r7, #12]
 800603e:	440a      	add	r2, r1
 8006040:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006044:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006048:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	791b      	ldrb	r3, [r3, #4]
 800604e:	2b03      	cmp	r3, #3
 8006050:	d003      	beq.n	800605a <USB_EPClearStall+0x9e>
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	791b      	ldrb	r3, [r3, #4]
 8006056:	2b02      	cmp	r3, #2
 8006058:	d10f      	bne.n	800607a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	015a      	lsls	r2, r3, #5
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	4413      	add	r3, r2
 8006062:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	68ba      	ldr	r2, [r7, #8]
 800606a:	0151      	lsls	r1, r2, #5
 800606c:	68fa      	ldr	r2, [r7, #12]
 800606e:	440a      	add	r2, r1
 8006070:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006074:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006078:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800607a:	2300      	movs	r3, #0
}
 800607c:	4618      	mov	r0, r3
 800607e:	3714      	adds	r7, #20
 8006080:	46bd      	mov	sp, r7
 8006082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006086:	4770      	bx	lr

08006088 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006088:	b480      	push	{r7}
 800608a:	b085      	sub	sp, #20
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
 8006090:	460b      	mov	r3, r1
 8006092:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	68fa      	ldr	r2, [r7, #12]
 80060a2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80060a6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80060aa:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060b2:	681a      	ldr	r2, [r3, #0]
 80060b4:	78fb      	ldrb	r3, [r7, #3]
 80060b6:	011b      	lsls	r3, r3, #4
 80060b8:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80060bc:	68f9      	ldr	r1, [r7, #12]
 80060be:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80060c2:	4313      	orrs	r3, r2
 80060c4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80060c6:	2300      	movs	r3, #0
}
 80060c8:	4618      	mov	r0, r3
 80060ca:	3714      	adds	r7, #20
 80060cc:	46bd      	mov	sp, r7
 80060ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d2:	4770      	bx	lr

080060d4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80060d4:	b480      	push	{r7}
 80060d6:	b085      	sub	sp, #20
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	68fa      	ldr	r2, [r7, #12]
 80060ea:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80060ee:	f023 0303 	bic.w	r3, r3, #3
 80060f2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	68fa      	ldr	r2, [r7, #12]
 80060fe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006102:	f023 0302 	bic.w	r3, r3, #2
 8006106:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006108:	2300      	movs	r3, #0
}
 800610a:	4618      	mov	r0, r3
 800610c:	3714      	adds	r7, #20
 800610e:	46bd      	mov	sp, r7
 8006110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006114:	4770      	bx	lr

08006116 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006116:	b480      	push	{r7}
 8006118:	b085      	sub	sp, #20
 800611a:	af00      	add	r7, sp, #0
 800611c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	68fa      	ldr	r2, [r7, #12]
 800612c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006130:	f023 0303 	bic.w	r3, r3, #3
 8006134:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	68fa      	ldr	r2, [r7, #12]
 8006140:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006144:	f043 0302 	orr.w	r3, r3, #2
 8006148:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800614a:	2300      	movs	r3, #0
}
 800614c:	4618      	mov	r0, r3
 800614e:	3714      	adds	r7, #20
 8006150:	46bd      	mov	sp, r7
 8006152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006156:	4770      	bx	lr

08006158 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006158:	b480      	push	{r7}
 800615a:	b085      	sub	sp, #20
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	695b      	ldr	r3, [r3, #20]
 8006164:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	699b      	ldr	r3, [r3, #24]
 800616a:	68fa      	ldr	r2, [r7, #12]
 800616c:	4013      	ands	r3, r2
 800616e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006170:	68fb      	ldr	r3, [r7, #12]
}
 8006172:	4618      	mov	r0, r3
 8006174:	3714      	adds	r7, #20
 8006176:	46bd      	mov	sp, r7
 8006178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617c:	4770      	bx	lr

0800617e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800617e:	b480      	push	{r7}
 8006180:	b085      	sub	sp, #20
 8006182:	af00      	add	r7, sp, #0
 8006184:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006190:	699b      	ldr	r3, [r3, #24]
 8006192:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800619a:	69db      	ldr	r3, [r3, #28]
 800619c:	68ba      	ldr	r2, [r7, #8]
 800619e:	4013      	ands	r3, r2
 80061a0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80061a2:	68bb      	ldr	r3, [r7, #8]
 80061a4:	0c1b      	lsrs	r3, r3, #16
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	3714      	adds	r7, #20
 80061aa:	46bd      	mov	sp, r7
 80061ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b0:	4770      	bx	lr

080061b2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80061b2:	b480      	push	{r7}
 80061b4:	b085      	sub	sp, #20
 80061b6:	af00      	add	r7, sp, #0
 80061b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061c4:	699b      	ldr	r3, [r3, #24]
 80061c6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061ce:	69db      	ldr	r3, [r3, #28]
 80061d0:	68ba      	ldr	r2, [r7, #8]
 80061d2:	4013      	ands	r3, r2
 80061d4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	b29b      	uxth	r3, r3
}
 80061da:	4618      	mov	r0, r3
 80061dc:	3714      	adds	r7, #20
 80061de:	46bd      	mov	sp, r7
 80061e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e4:	4770      	bx	lr

080061e6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80061e6:	b480      	push	{r7}
 80061e8:	b085      	sub	sp, #20
 80061ea:	af00      	add	r7, sp, #0
 80061ec:	6078      	str	r0, [r7, #4]
 80061ee:	460b      	mov	r3, r1
 80061f0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80061f6:	78fb      	ldrb	r3, [r7, #3]
 80061f8:	015a      	lsls	r2, r3, #5
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	4413      	add	r3, r2
 80061fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006202:	689b      	ldr	r3, [r3, #8]
 8006204:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800620c:	695b      	ldr	r3, [r3, #20]
 800620e:	68ba      	ldr	r2, [r7, #8]
 8006210:	4013      	ands	r3, r2
 8006212:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006214:	68bb      	ldr	r3, [r7, #8]
}
 8006216:	4618      	mov	r0, r3
 8006218:	3714      	adds	r7, #20
 800621a:	46bd      	mov	sp, r7
 800621c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006220:	4770      	bx	lr

08006222 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006222:	b480      	push	{r7}
 8006224:	b087      	sub	sp, #28
 8006226:	af00      	add	r7, sp, #0
 8006228:	6078      	str	r0, [r7, #4]
 800622a:	460b      	mov	r3, r1
 800622c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006238:	691b      	ldr	r3, [r3, #16]
 800623a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800623c:	697b      	ldr	r3, [r7, #20]
 800623e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006242:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006244:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006246:	78fb      	ldrb	r3, [r7, #3]
 8006248:	f003 030f 	and.w	r3, r3, #15
 800624c:	68fa      	ldr	r2, [r7, #12]
 800624e:	fa22 f303 	lsr.w	r3, r2, r3
 8006252:	01db      	lsls	r3, r3, #7
 8006254:	b2db      	uxtb	r3, r3
 8006256:	693a      	ldr	r2, [r7, #16]
 8006258:	4313      	orrs	r3, r2
 800625a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800625c:	78fb      	ldrb	r3, [r7, #3]
 800625e:	015a      	lsls	r2, r3, #5
 8006260:	697b      	ldr	r3, [r7, #20]
 8006262:	4413      	add	r3, r2
 8006264:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006268:	689b      	ldr	r3, [r3, #8]
 800626a:	693a      	ldr	r2, [r7, #16]
 800626c:	4013      	ands	r3, r2
 800626e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006270:	68bb      	ldr	r3, [r7, #8]
}
 8006272:	4618      	mov	r0, r3
 8006274:	371c      	adds	r7, #28
 8006276:	46bd      	mov	sp, r7
 8006278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627c:	4770      	bx	lr

0800627e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800627e:	b480      	push	{r7}
 8006280:	b083      	sub	sp, #12
 8006282:	af00      	add	r7, sp, #0
 8006284:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	695b      	ldr	r3, [r3, #20]
 800628a:	f003 0301 	and.w	r3, r3, #1
}
 800628e:	4618      	mov	r0, r3
 8006290:	370c      	adds	r7, #12
 8006292:	46bd      	mov	sp, r7
 8006294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006298:	4770      	bx	lr

0800629a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800629a:	b480      	push	{r7}
 800629c:	b085      	sub	sp, #20
 800629e:	af00      	add	r7, sp, #0
 80062a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	68fa      	ldr	r2, [r7, #12]
 80062b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80062b4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80062b8:	f023 0307 	bic.w	r3, r3, #7
 80062bc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	68fa      	ldr	r2, [r7, #12]
 80062c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80062cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80062d0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80062d2:	2300      	movs	r3, #0
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	3714      	adds	r7, #20
 80062d8:	46bd      	mov	sp, r7
 80062da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062de:	4770      	bx	lr

080062e0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80062e0:	b480      	push	{r7}
 80062e2:	b087      	sub	sp, #28
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	60f8      	str	r0, [r7, #12]
 80062e8:	460b      	mov	r3, r1
 80062ea:	607a      	str	r2, [r7, #4]
 80062ec:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	333c      	adds	r3, #60	@ 0x3c
 80062f6:	3304      	adds	r3, #4
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80062fc:	693b      	ldr	r3, [r7, #16]
 80062fe:	4a26      	ldr	r2, [pc, #152]	@ (8006398 <USB_EP0_OutStart+0xb8>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d90a      	bls.n	800631a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006304:	697b      	ldr	r3, [r7, #20]
 8006306:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006310:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006314:	d101      	bne.n	800631a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006316:	2300      	movs	r3, #0
 8006318:	e037      	b.n	800638a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006320:	461a      	mov	r2, r3
 8006322:	2300      	movs	r3, #0
 8006324:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800632c:	691b      	ldr	r3, [r3, #16]
 800632e:	697a      	ldr	r2, [r7, #20]
 8006330:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006334:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006338:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006340:	691b      	ldr	r3, [r3, #16]
 8006342:	697a      	ldr	r2, [r7, #20]
 8006344:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006348:	f043 0318 	orr.w	r3, r3, #24
 800634c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800634e:	697b      	ldr	r3, [r7, #20]
 8006350:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006354:	691b      	ldr	r3, [r3, #16]
 8006356:	697a      	ldr	r2, [r7, #20]
 8006358:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800635c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006360:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006362:	7afb      	ldrb	r3, [r7, #11]
 8006364:	2b01      	cmp	r3, #1
 8006366:	d10f      	bne.n	8006388 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006368:	697b      	ldr	r3, [r7, #20]
 800636a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800636e:	461a      	mov	r2, r3
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	697a      	ldr	r2, [r7, #20]
 800637e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006382:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8006386:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006388:	2300      	movs	r3, #0
}
 800638a:	4618      	mov	r0, r3
 800638c:	371c      	adds	r7, #28
 800638e:	46bd      	mov	sp, r7
 8006390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006394:	4770      	bx	lr
 8006396:	bf00      	nop
 8006398:	4f54300a 	.word	0x4f54300a

0800639c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800639c:	b480      	push	{r7}
 800639e:	b085      	sub	sp, #20
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80063a4:	2300      	movs	r3, #0
 80063a6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	3301      	adds	r3, #1
 80063ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80063b4:	d901      	bls.n	80063ba <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80063b6:	2303      	movs	r3, #3
 80063b8:	e022      	b.n	8006400 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	691b      	ldr	r3, [r3, #16]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	daf2      	bge.n	80063a8 <USB_CoreReset+0xc>

  count = 10U;
 80063c2:	230a      	movs	r3, #10
 80063c4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80063c6:	e002      	b.n	80063ce <USB_CoreReset+0x32>
  {
    count--;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	3b01      	subs	r3, #1
 80063cc:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d1f9      	bne.n	80063c8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	691b      	ldr	r3, [r3, #16]
 80063d8:	f043 0201 	orr.w	r2, r3, #1
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	3301      	adds	r3, #1
 80063e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80063ec:	d901      	bls.n	80063f2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80063ee:	2303      	movs	r3, #3
 80063f0:	e006      	b.n	8006400 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	691b      	ldr	r3, [r3, #16]
 80063f6:	f003 0301 	and.w	r3, r3, #1
 80063fa:	2b01      	cmp	r3, #1
 80063fc:	d0f0      	beq.n	80063e0 <USB_CoreReset+0x44>

  return HAL_OK;
 80063fe:	2300      	movs	r3, #0
}
 8006400:	4618      	mov	r0, r3
 8006402:	3714      	adds	r7, #20
 8006404:	46bd      	mov	sp, r7
 8006406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640a:	4770      	bx	lr

0800640c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b084      	sub	sp, #16
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
 8006414:	460b      	mov	r3, r1
 8006416:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006418:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800641c:	f005 f8b8 	bl	800b590 <USBD_static_malloc>
 8006420:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d109      	bne.n	800643c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	32b0      	adds	r2, #176	@ 0xb0
 8006432:	2100      	movs	r1, #0
 8006434:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006438:	2302      	movs	r3, #2
 800643a:	e0d4      	b.n	80065e6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800643c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8006440:	2100      	movs	r1, #0
 8006442:	68f8      	ldr	r0, [r7, #12]
 8006444:	f005 f908 	bl	800b658 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	32b0      	adds	r2, #176	@ 0xb0
 8006452:	68f9      	ldr	r1, [r7, #12]
 8006454:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	32b0      	adds	r2, #176	@ 0xb0
 8006462:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	7c1b      	ldrb	r3, [r3, #16]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d138      	bne.n	80064e6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006474:	4b5e      	ldr	r3, [pc, #376]	@ (80065f0 <USBD_CDC_Init+0x1e4>)
 8006476:	7819      	ldrb	r1, [r3, #0]
 8006478:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800647c:	2202      	movs	r2, #2
 800647e:	6878      	ldr	r0, [r7, #4]
 8006480:	f004 ff63 	bl	800b34a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006484:	4b5a      	ldr	r3, [pc, #360]	@ (80065f0 <USBD_CDC_Init+0x1e4>)
 8006486:	781b      	ldrb	r3, [r3, #0]
 8006488:	f003 020f 	and.w	r2, r3, #15
 800648c:	6879      	ldr	r1, [r7, #4]
 800648e:	4613      	mov	r3, r2
 8006490:	009b      	lsls	r3, r3, #2
 8006492:	4413      	add	r3, r2
 8006494:	009b      	lsls	r3, r3, #2
 8006496:	440b      	add	r3, r1
 8006498:	3323      	adds	r3, #35	@ 0x23
 800649a:	2201      	movs	r2, #1
 800649c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800649e:	4b55      	ldr	r3, [pc, #340]	@ (80065f4 <USBD_CDC_Init+0x1e8>)
 80064a0:	7819      	ldrb	r1, [r3, #0]
 80064a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80064a6:	2202      	movs	r2, #2
 80064a8:	6878      	ldr	r0, [r7, #4]
 80064aa:	f004 ff4e 	bl	800b34a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80064ae:	4b51      	ldr	r3, [pc, #324]	@ (80065f4 <USBD_CDC_Init+0x1e8>)
 80064b0:	781b      	ldrb	r3, [r3, #0]
 80064b2:	f003 020f 	and.w	r2, r3, #15
 80064b6:	6879      	ldr	r1, [r7, #4]
 80064b8:	4613      	mov	r3, r2
 80064ba:	009b      	lsls	r3, r3, #2
 80064bc:	4413      	add	r3, r2
 80064be:	009b      	lsls	r3, r3, #2
 80064c0:	440b      	add	r3, r1
 80064c2:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80064c6:	2201      	movs	r2, #1
 80064c8:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80064ca:	4b4b      	ldr	r3, [pc, #300]	@ (80065f8 <USBD_CDC_Init+0x1ec>)
 80064cc:	781b      	ldrb	r3, [r3, #0]
 80064ce:	f003 020f 	and.w	r2, r3, #15
 80064d2:	6879      	ldr	r1, [r7, #4]
 80064d4:	4613      	mov	r3, r2
 80064d6:	009b      	lsls	r3, r3, #2
 80064d8:	4413      	add	r3, r2
 80064da:	009b      	lsls	r3, r3, #2
 80064dc:	440b      	add	r3, r1
 80064de:	331c      	adds	r3, #28
 80064e0:	2210      	movs	r2, #16
 80064e2:	601a      	str	r2, [r3, #0]
 80064e4:	e035      	b.n	8006552 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80064e6:	4b42      	ldr	r3, [pc, #264]	@ (80065f0 <USBD_CDC_Init+0x1e4>)
 80064e8:	7819      	ldrb	r1, [r3, #0]
 80064ea:	2340      	movs	r3, #64	@ 0x40
 80064ec:	2202      	movs	r2, #2
 80064ee:	6878      	ldr	r0, [r7, #4]
 80064f0:	f004 ff2b 	bl	800b34a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80064f4:	4b3e      	ldr	r3, [pc, #248]	@ (80065f0 <USBD_CDC_Init+0x1e4>)
 80064f6:	781b      	ldrb	r3, [r3, #0]
 80064f8:	f003 020f 	and.w	r2, r3, #15
 80064fc:	6879      	ldr	r1, [r7, #4]
 80064fe:	4613      	mov	r3, r2
 8006500:	009b      	lsls	r3, r3, #2
 8006502:	4413      	add	r3, r2
 8006504:	009b      	lsls	r3, r3, #2
 8006506:	440b      	add	r3, r1
 8006508:	3323      	adds	r3, #35	@ 0x23
 800650a:	2201      	movs	r2, #1
 800650c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800650e:	4b39      	ldr	r3, [pc, #228]	@ (80065f4 <USBD_CDC_Init+0x1e8>)
 8006510:	7819      	ldrb	r1, [r3, #0]
 8006512:	2340      	movs	r3, #64	@ 0x40
 8006514:	2202      	movs	r2, #2
 8006516:	6878      	ldr	r0, [r7, #4]
 8006518:	f004 ff17 	bl	800b34a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800651c:	4b35      	ldr	r3, [pc, #212]	@ (80065f4 <USBD_CDC_Init+0x1e8>)
 800651e:	781b      	ldrb	r3, [r3, #0]
 8006520:	f003 020f 	and.w	r2, r3, #15
 8006524:	6879      	ldr	r1, [r7, #4]
 8006526:	4613      	mov	r3, r2
 8006528:	009b      	lsls	r3, r3, #2
 800652a:	4413      	add	r3, r2
 800652c:	009b      	lsls	r3, r3, #2
 800652e:	440b      	add	r3, r1
 8006530:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006534:	2201      	movs	r2, #1
 8006536:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006538:	4b2f      	ldr	r3, [pc, #188]	@ (80065f8 <USBD_CDC_Init+0x1ec>)
 800653a:	781b      	ldrb	r3, [r3, #0]
 800653c:	f003 020f 	and.w	r2, r3, #15
 8006540:	6879      	ldr	r1, [r7, #4]
 8006542:	4613      	mov	r3, r2
 8006544:	009b      	lsls	r3, r3, #2
 8006546:	4413      	add	r3, r2
 8006548:	009b      	lsls	r3, r3, #2
 800654a:	440b      	add	r3, r1
 800654c:	331c      	adds	r3, #28
 800654e:	2210      	movs	r2, #16
 8006550:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006552:	4b29      	ldr	r3, [pc, #164]	@ (80065f8 <USBD_CDC_Init+0x1ec>)
 8006554:	7819      	ldrb	r1, [r3, #0]
 8006556:	2308      	movs	r3, #8
 8006558:	2203      	movs	r2, #3
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f004 fef5 	bl	800b34a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8006560:	4b25      	ldr	r3, [pc, #148]	@ (80065f8 <USBD_CDC_Init+0x1ec>)
 8006562:	781b      	ldrb	r3, [r3, #0]
 8006564:	f003 020f 	and.w	r2, r3, #15
 8006568:	6879      	ldr	r1, [r7, #4]
 800656a:	4613      	mov	r3, r2
 800656c:	009b      	lsls	r3, r3, #2
 800656e:	4413      	add	r3, r2
 8006570:	009b      	lsls	r3, r3, #2
 8006572:	440b      	add	r3, r1
 8006574:	3323      	adds	r3, #35	@ 0x23
 8006576:	2201      	movs	r2, #1
 8006578:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2200      	movs	r2, #0
 800657e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006588:	687a      	ldr	r2, [r7, #4]
 800658a:	33b0      	adds	r3, #176	@ 0xb0
 800658c:	009b      	lsls	r3, r3, #2
 800658e:	4413      	add	r3, r2
 8006590:	685b      	ldr	r3, [r3, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	2200      	movs	r2, #0
 800659a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	2200      	movs	r2, #0
 80065a2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d101      	bne.n	80065b4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80065b0:	2302      	movs	r3, #2
 80065b2:	e018      	b.n	80065e6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	7c1b      	ldrb	r3, [r3, #16]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d10a      	bne.n	80065d2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80065bc:	4b0d      	ldr	r3, [pc, #52]	@ (80065f4 <USBD_CDC_Init+0x1e8>)
 80065be:	7819      	ldrb	r1, [r3, #0]
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80065c6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f004 ffac 	bl	800b528 <USBD_LL_PrepareReceive>
 80065d0:	e008      	b.n	80065e4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80065d2:	4b08      	ldr	r3, [pc, #32]	@ (80065f4 <USBD_CDC_Init+0x1e8>)
 80065d4:	7819      	ldrb	r1, [r3, #0]
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80065dc:	2340      	movs	r3, #64	@ 0x40
 80065de:	6878      	ldr	r0, [r7, #4]
 80065e0:	f004 ffa2 	bl	800b528 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80065e4:	2300      	movs	r3, #0
}
 80065e6:	4618      	mov	r0, r3
 80065e8:	3710      	adds	r7, #16
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}
 80065ee:	bf00      	nop
 80065f0:	20000097 	.word	0x20000097
 80065f4:	20000098 	.word	0x20000098
 80065f8:	20000099 	.word	0x20000099

080065fc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b082      	sub	sp, #8
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
 8006604:	460b      	mov	r3, r1
 8006606:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8006608:	4b3a      	ldr	r3, [pc, #232]	@ (80066f4 <USBD_CDC_DeInit+0xf8>)
 800660a:	781b      	ldrb	r3, [r3, #0]
 800660c:	4619      	mov	r1, r3
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	f004 fec1 	bl	800b396 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8006614:	4b37      	ldr	r3, [pc, #220]	@ (80066f4 <USBD_CDC_DeInit+0xf8>)
 8006616:	781b      	ldrb	r3, [r3, #0]
 8006618:	f003 020f 	and.w	r2, r3, #15
 800661c:	6879      	ldr	r1, [r7, #4]
 800661e:	4613      	mov	r3, r2
 8006620:	009b      	lsls	r3, r3, #2
 8006622:	4413      	add	r3, r2
 8006624:	009b      	lsls	r3, r3, #2
 8006626:	440b      	add	r3, r1
 8006628:	3323      	adds	r3, #35	@ 0x23
 800662a:	2200      	movs	r2, #0
 800662c:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800662e:	4b32      	ldr	r3, [pc, #200]	@ (80066f8 <USBD_CDC_DeInit+0xfc>)
 8006630:	781b      	ldrb	r3, [r3, #0]
 8006632:	4619      	mov	r1, r3
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	f004 feae 	bl	800b396 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800663a:	4b2f      	ldr	r3, [pc, #188]	@ (80066f8 <USBD_CDC_DeInit+0xfc>)
 800663c:	781b      	ldrb	r3, [r3, #0]
 800663e:	f003 020f 	and.w	r2, r3, #15
 8006642:	6879      	ldr	r1, [r7, #4]
 8006644:	4613      	mov	r3, r2
 8006646:	009b      	lsls	r3, r3, #2
 8006648:	4413      	add	r3, r2
 800664a:	009b      	lsls	r3, r3, #2
 800664c:	440b      	add	r3, r1
 800664e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006652:	2200      	movs	r2, #0
 8006654:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8006656:	4b29      	ldr	r3, [pc, #164]	@ (80066fc <USBD_CDC_DeInit+0x100>)
 8006658:	781b      	ldrb	r3, [r3, #0]
 800665a:	4619      	mov	r1, r3
 800665c:	6878      	ldr	r0, [r7, #4]
 800665e:	f004 fe9a 	bl	800b396 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8006662:	4b26      	ldr	r3, [pc, #152]	@ (80066fc <USBD_CDC_DeInit+0x100>)
 8006664:	781b      	ldrb	r3, [r3, #0]
 8006666:	f003 020f 	and.w	r2, r3, #15
 800666a:	6879      	ldr	r1, [r7, #4]
 800666c:	4613      	mov	r3, r2
 800666e:	009b      	lsls	r3, r3, #2
 8006670:	4413      	add	r3, r2
 8006672:	009b      	lsls	r3, r3, #2
 8006674:	440b      	add	r3, r1
 8006676:	3323      	adds	r3, #35	@ 0x23
 8006678:	2200      	movs	r2, #0
 800667a:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800667c:	4b1f      	ldr	r3, [pc, #124]	@ (80066fc <USBD_CDC_DeInit+0x100>)
 800667e:	781b      	ldrb	r3, [r3, #0]
 8006680:	f003 020f 	and.w	r2, r3, #15
 8006684:	6879      	ldr	r1, [r7, #4]
 8006686:	4613      	mov	r3, r2
 8006688:	009b      	lsls	r3, r3, #2
 800668a:	4413      	add	r3, r2
 800668c:	009b      	lsls	r3, r3, #2
 800668e:	440b      	add	r3, r1
 8006690:	331c      	adds	r3, #28
 8006692:	2200      	movs	r2, #0
 8006694:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	32b0      	adds	r2, #176	@ 0xb0
 80066a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d01f      	beq.n	80066e8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80066ae:	687a      	ldr	r2, [r7, #4]
 80066b0:	33b0      	adds	r3, #176	@ 0xb0
 80066b2:	009b      	lsls	r3, r3, #2
 80066b4:	4413      	add	r3, r2
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	32b0      	adds	r2, #176	@ 0xb0
 80066c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066ca:	4618      	mov	r0, r3
 80066cc:	f004 ff6e 	bl	800b5ac <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	32b0      	adds	r2, #176	@ 0xb0
 80066da:	2100      	movs	r1, #0
 80066dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2200      	movs	r2, #0
 80066e4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80066e8:	2300      	movs	r3, #0
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	3708      	adds	r7, #8
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bd80      	pop	{r7, pc}
 80066f2:	bf00      	nop
 80066f4:	20000097 	.word	0x20000097
 80066f8:	20000098 	.word	0x20000098
 80066fc:	20000099 	.word	0x20000099

08006700 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b086      	sub	sp, #24
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
 8006708:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	32b0      	adds	r2, #176	@ 0xb0
 8006714:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006718:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800671a:	2300      	movs	r3, #0
 800671c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800671e:	2300      	movs	r3, #0
 8006720:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006722:	2300      	movs	r3, #0
 8006724:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006726:	693b      	ldr	r3, [r7, #16]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d101      	bne.n	8006730 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800672c:	2303      	movs	r3, #3
 800672e:	e0bf      	b.n	80068b0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	781b      	ldrb	r3, [r3, #0]
 8006734:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006738:	2b00      	cmp	r3, #0
 800673a:	d050      	beq.n	80067de <USBD_CDC_Setup+0xde>
 800673c:	2b20      	cmp	r3, #32
 800673e:	f040 80af 	bne.w	80068a0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	88db      	ldrh	r3, [r3, #6]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d03a      	beq.n	80067c0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	781b      	ldrb	r3, [r3, #0]
 800674e:	b25b      	sxtb	r3, r3
 8006750:	2b00      	cmp	r3, #0
 8006752:	da1b      	bge.n	800678c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800675a:	687a      	ldr	r2, [r7, #4]
 800675c:	33b0      	adds	r3, #176	@ 0xb0
 800675e:	009b      	lsls	r3, r3, #2
 8006760:	4413      	add	r3, r2
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	689b      	ldr	r3, [r3, #8]
 8006766:	683a      	ldr	r2, [r7, #0]
 8006768:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800676a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800676c:	683a      	ldr	r2, [r7, #0]
 800676e:	88d2      	ldrh	r2, [r2, #6]
 8006770:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	88db      	ldrh	r3, [r3, #6]
 8006776:	2b07      	cmp	r3, #7
 8006778:	bf28      	it	cs
 800677a:	2307      	movcs	r3, #7
 800677c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800677e:	693b      	ldr	r3, [r7, #16]
 8006780:	89fa      	ldrh	r2, [r7, #14]
 8006782:	4619      	mov	r1, r3
 8006784:	6878      	ldr	r0, [r7, #4]
 8006786:	f001 fda9 	bl	80082dc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800678a:	e090      	b.n	80068ae <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	785a      	ldrb	r2, [r3, #1]
 8006790:	693b      	ldr	r3, [r7, #16]
 8006792:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	88db      	ldrh	r3, [r3, #6]
 800679a:	2b3f      	cmp	r3, #63	@ 0x3f
 800679c:	d803      	bhi.n	80067a6 <USBD_CDC_Setup+0xa6>
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	88db      	ldrh	r3, [r3, #6]
 80067a2:	b2da      	uxtb	r2, r3
 80067a4:	e000      	b.n	80067a8 <USBD_CDC_Setup+0xa8>
 80067a6:	2240      	movs	r2, #64	@ 0x40
 80067a8:	693b      	ldr	r3, [r7, #16]
 80067aa:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80067ae:	6939      	ldr	r1, [r7, #16]
 80067b0:	693b      	ldr	r3, [r7, #16]
 80067b2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80067b6:	461a      	mov	r2, r3
 80067b8:	6878      	ldr	r0, [r7, #4]
 80067ba:	f001 fdbe 	bl	800833a <USBD_CtlPrepareRx>
      break;
 80067be:	e076      	b.n	80068ae <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80067c6:	687a      	ldr	r2, [r7, #4]
 80067c8:	33b0      	adds	r3, #176	@ 0xb0
 80067ca:	009b      	lsls	r3, r3, #2
 80067cc:	4413      	add	r3, r2
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	683a      	ldr	r2, [r7, #0]
 80067d4:	7850      	ldrb	r0, [r2, #1]
 80067d6:	2200      	movs	r2, #0
 80067d8:	6839      	ldr	r1, [r7, #0]
 80067da:	4798      	blx	r3
      break;
 80067dc:	e067      	b.n	80068ae <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	785b      	ldrb	r3, [r3, #1]
 80067e2:	2b0b      	cmp	r3, #11
 80067e4:	d851      	bhi.n	800688a <USBD_CDC_Setup+0x18a>
 80067e6:	a201      	add	r2, pc, #4	@ (adr r2, 80067ec <USBD_CDC_Setup+0xec>)
 80067e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067ec:	0800681d 	.word	0x0800681d
 80067f0:	08006899 	.word	0x08006899
 80067f4:	0800688b 	.word	0x0800688b
 80067f8:	0800688b 	.word	0x0800688b
 80067fc:	0800688b 	.word	0x0800688b
 8006800:	0800688b 	.word	0x0800688b
 8006804:	0800688b 	.word	0x0800688b
 8006808:	0800688b 	.word	0x0800688b
 800680c:	0800688b 	.word	0x0800688b
 8006810:	0800688b 	.word	0x0800688b
 8006814:	08006847 	.word	0x08006847
 8006818:	08006871 	.word	0x08006871
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006822:	b2db      	uxtb	r3, r3
 8006824:	2b03      	cmp	r3, #3
 8006826:	d107      	bne.n	8006838 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006828:	f107 030a 	add.w	r3, r7, #10
 800682c:	2202      	movs	r2, #2
 800682e:	4619      	mov	r1, r3
 8006830:	6878      	ldr	r0, [r7, #4]
 8006832:	f001 fd53 	bl	80082dc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006836:	e032      	b.n	800689e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006838:	6839      	ldr	r1, [r7, #0]
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	f001 fcd1 	bl	80081e2 <USBD_CtlError>
            ret = USBD_FAIL;
 8006840:	2303      	movs	r3, #3
 8006842:	75fb      	strb	r3, [r7, #23]
          break;
 8006844:	e02b      	b.n	800689e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800684c:	b2db      	uxtb	r3, r3
 800684e:	2b03      	cmp	r3, #3
 8006850:	d107      	bne.n	8006862 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006852:	f107 030d 	add.w	r3, r7, #13
 8006856:	2201      	movs	r2, #1
 8006858:	4619      	mov	r1, r3
 800685a:	6878      	ldr	r0, [r7, #4]
 800685c:	f001 fd3e 	bl	80082dc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006860:	e01d      	b.n	800689e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006862:	6839      	ldr	r1, [r7, #0]
 8006864:	6878      	ldr	r0, [r7, #4]
 8006866:	f001 fcbc 	bl	80081e2 <USBD_CtlError>
            ret = USBD_FAIL;
 800686a:	2303      	movs	r3, #3
 800686c:	75fb      	strb	r3, [r7, #23]
          break;
 800686e:	e016      	b.n	800689e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006876:	b2db      	uxtb	r3, r3
 8006878:	2b03      	cmp	r3, #3
 800687a:	d00f      	beq.n	800689c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800687c:	6839      	ldr	r1, [r7, #0]
 800687e:	6878      	ldr	r0, [r7, #4]
 8006880:	f001 fcaf 	bl	80081e2 <USBD_CtlError>
            ret = USBD_FAIL;
 8006884:	2303      	movs	r3, #3
 8006886:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006888:	e008      	b.n	800689c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800688a:	6839      	ldr	r1, [r7, #0]
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	f001 fca8 	bl	80081e2 <USBD_CtlError>
          ret = USBD_FAIL;
 8006892:	2303      	movs	r3, #3
 8006894:	75fb      	strb	r3, [r7, #23]
          break;
 8006896:	e002      	b.n	800689e <USBD_CDC_Setup+0x19e>
          break;
 8006898:	bf00      	nop
 800689a:	e008      	b.n	80068ae <USBD_CDC_Setup+0x1ae>
          break;
 800689c:	bf00      	nop
      }
      break;
 800689e:	e006      	b.n	80068ae <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80068a0:	6839      	ldr	r1, [r7, #0]
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	f001 fc9d 	bl	80081e2 <USBD_CtlError>
      ret = USBD_FAIL;
 80068a8:	2303      	movs	r3, #3
 80068aa:	75fb      	strb	r3, [r7, #23]
      break;
 80068ac:	bf00      	nop
  }

  return (uint8_t)ret;
 80068ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80068b0:	4618      	mov	r0, r3
 80068b2:	3718      	adds	r7, #24
 80068b4:	46bd      	mov	sp, r7
 80068b6:	bd80      	pop	{r7, pc}

080068b8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b084      	sub	sp, #16
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
 80068c0:	460b      	mov	r3, r1
 80068c2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80068ca:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	32b0      	adds	r2, #176	@ 0xb0
 80068d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d101      	bne.n	80068e2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80068de:	2303      	movs	r3, #3
 80068e0:	e065      	b.n	80069ae <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	32b0      	adds	r2, #176	@ 0xb0
 80068ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068f0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80068f2:	78fb      	ldrb	r3, [r7, #3]
 80068f4:	f003 020f 	and.w	r2, r3, #15
 80068f8:	6879      	ldr	r1, [r7, #4]
 80068fa:	4613      	mov	r3, r2
 80068fc:	009b      	lsls	r3, r3, #2
 80068fe:	4413      	add	r3, r2
 8006900:	009b      	lsls	r3, r3, #2
 8006902:	440b      	add	r3, r1
 8006904:	3314      	adds	r3, #20
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d02f      	beq.n	800696c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800690c:	78fb      	ldrb	r3, [r7, #3]
 800690e:	f003 020f 	and.w	r2, r3, #15
 8006912:	6879      	ldr	r1, [r7, #4]
 8006914:	4613      	mov	r3, r2
 8006916:	009b      	lsls	r3, r3, #2
 8006918:	4413      	add	r3, r2
 800691a:	009b      	lsls	r3, r3, #2
 800691c:	440b      	add	r3, r1
 800691e:	3314      	adds	r3, #20
 8006920:	681a      	ldr	r2, [r3, #0]
 8006922:	78fb      	ldrb	r3, [r7, #3]
 8006924:	f003 010f 	and.w	r1, r3, #15
 8006928:	68f8      	ldr	r0, [r7, #12]
 800692a:	460b      	mov	r3, r1
 800692c:	00db      	lsls	r3, r3, #3
 800692e:	440b      	add	r3, r1
 8006930:	009b      	lsls	r3, r3, #2
 8006932:	4403      	add	r3, r0
 8006934:	331c      	adds	r3, #28
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	fbb2 f1f3 	udiv	r1, r2, r3
 800693c:	fb01 f303 	mul.w	r3, r1, r3
 8006940:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006942:	2b00      	cmp	r3, #0
 8006944:	d112      	bne.n	800696c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8006946:	78fb      	ldrb	r3, [r7, #3]
 8006948:	f003 020f 	and.w	r2, r3, #15
 800694c:	6879      	ldr	r1, [r7, #4]
 800694e:	4613      	mov	r3, r2
 8006950:	009b      	lsls	r3, r3, #2
 8006952:	4413      	add	r3, r2
 8006954:	009b      	lsls	r3, r3, #2
 8006956:	440b      	add	r3, r1
 8006958:	3314      	adds	r3, #20
 800695a:	2200      	movs	r2, #0
 800695c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800695e:	78f9      	ldrb	r1, [r7, #3]
 8006960:	2300      	movs	r3, #0
 8006962:	2200      	movs	r2, #0
 8006964:	6878      	ldr	r0, [r7, #4]
 8006966:	f004 fdbe 	bl	800b4e6 <USBD_LL_Transmit>
 800696a:	e01f      	b.n	80069ac <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	2200      	movs	r2, #0
 8006970:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800697a:	687a      	ldr	r2, [r7, #4]
 800697c:	33b0      	adds	r3, #176	@ 0xb0
 800697e:	009b      	lsls	r3, r3, #2
 8006980:	4413      	add	r3, r2
 8006982:	685b      	ldr	r3, [r3, #4]
 8006984:	691b      	ldr	r3, [r3, #16]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d010      	beq.n	80069ac <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006990:	687a      	ldr	r2, [r7, #4]
 8006992:	33b0      	adds	r3, #176	@ 0xb0
 8006994:	009b      	lsls	r3, r3, #2
 8006996:	4413      	add	r3, r2
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	691b      	ldr	r3, [r3, #16]
 800699c:	68ba      	ldr	r2, [r7, #8]
 800699e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80069a2:	68ba      	ldr	r2, [r7, #8]
 80069a4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80069a8:	78fa      	ldrb	r2, [r7, #3]
 80069aa:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80069ac:	2300      	movs	r3, #0
}
 80069ae:	4618      	mov	r0, r3
 80069b0:	3710      	adds	r7, #16
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}

080069b6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80069b6:	b580      	push	{r7, lr}
 80069b8:	b084      	sub	sp, #16
 80069ba:	af00      	add	r7, sp, #0
 80069bc:	6078      	str	r0, [r7, #4]
 80069be:	460b      	mov	r3, r1
 80069c0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	32b0      	adds	r2, #176	@ 0xb0
 80069cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069d0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	32b0      	adds	r2, #176	@ 0xb0
 80069dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d101      	bne.n	80069e8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80069e4:	2303      	movs	r3, #3
 80069e6:	e01a      	b.n	8006a1e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80069e8:	78fb      	ldrb	r3, [r7, #3]
 80069ea:	4619      	mov	r1, r3
 80069ec:	6878      	ldr	r0, [r7, #4]
 80069ee:	f004 fdbc 	bl	800b56a <USBD_LL_GetRxDataSize>
 80069f2:	4602      	mov	r2, r0
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006a00:	687a      	ldr	r2, [r7, #4]
 8006a02:	33b0      	adds	r3, #176	@ 0xb0
 8006a04:	009b      	lsls	r3, r3, #2
 8006a06:	4413      	add	r3, r2
 8006a08:	685b      	ldr	r3, [r3, #4]
 8006a0a:	68db      	ldr	r3, [r3, #12]
 8006a0c:	68fa      	ldr	r2, [r7, #12]
 8006a0e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8006a12:	68fa      	ldr	r2, [r7, #12]
 8006a14:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8006a18:	4611      	mov	r1, r2
 8006a1a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006a1c:	2300      	movs	r3, #0
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	3710      	adds	r7, #16
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}

08006a26 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006a26:	b580      	push	{r7, lr}
 8006a28:	b084      	sub	sp, #16
 8006a2a:	af00      	add	r7, sp, #0
 8006a2c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	32b0      	adds	r2, #176	@ 0xb0
 8006a38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a3c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d101      	bne.n	8006a48 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006a44:	2303      	movs	r3, #3
 8006a46:	e024      	b.n	8006a92 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006a4e:	687a      	ldr	r2, [r7, #4]
 8006a50:	33b0      	adds	r3, #176	@ 0xb0
 8006a52:	009b      	lsls	r3, r3, #2
 8006a54:	4413      	add	r3, r2
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d019      	beq.n	8006a90 <USBD_CDC_EP0_RxReady+0x6a>
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8006a62:	2bff      	cmp	r3, #255	@ 0xff
 8006a64:	d014      	beq.n	8006a90 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006a6c:	687a      	ldr	r2, [r7, #4]
 8006a6e:	33b0      	adds	r3, #176	@ 0xb0
 8006a70:	009b      	lsls	r3, r3, #2
 8006a72:	4413      	add	r3, r2
 8006a74:	685b      	ldr	r3, [r3, #4]
 8006a76:	689b      	ldr	r3, [r3, #8]
 8006a78:	68fa      	ldr	r2, [r7, #12]
 8006a7a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8006a7e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8006a80:	68fa      	ldr	r2, [r7, #12]
 8006a82:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006a86:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	22ff      	movs	r2, #255	@ 0xff
 8006a8c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8006a90:	2300      	movs	r3, #0
}
 8006a92:	4618      	mov	r0, r3
 8006a94:	3710      	adds	r7, #16
 8006a96:	46bd      	mov	sp, r7
 8006a98:	bd80      	pop	{r7, pc}
	...

08006a9c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b086      	sub	sp, #24
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006aa4:	2182      	movs	r1, #130	@ 0x82
 8006aa6:	4818      	ldr	r0, [pc, #96]	@ (8006b08 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006aa8:	f000 fd62 	bl	8007570 <USBD_GetEpDesc>
 8006aac:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006aae:	2101      	movs	r1, #1
 8006ab0:	4815      	ldr	r0, [pc, #84]	@ (8006b08 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006ab2:	f000 fd5d 	bl	8007570 <USBD_GetEpDesc>
 8006ab6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006ab8:	2181      	movs	r1, #129	@ 0x81
 8006aba:	4813      	ldr	r0, [pc, #76]	@ (8006b08 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006abc:	f000 fd58 	bl	8007570 <USBD_GetEpDesc>
 8006ac0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d002      	beq.n	8006ace <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006ac8:	697b      	ldr	r3, [r7, #20]
 8006aca:	2210      	movs	r2, #16
 8006acc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d006      	beq.n	8006ae2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006ad4:	693b      	ldr	r3, [r7, #16]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006adc:	711a      	strb	r2, [r3, #4]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d006      	beq.n	8006af6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	2200      	movs	r2, #0
 8006aec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006af0:	711a      	strb	r2, [r3, #4]
 8006af2:	2200      	movs	r2, #0
 8006af4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2243      	movs	r2, #67	@ 0x43
 8006afa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006afc:	4b02      	ldr	r3, [pc, #8]	@ (8006b08 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	3718      	adds	r7, #24
 8006b02:	46bd      	mov	sp, r7
 8006b04:	bd80      	pop	{r7, pc}
 8006b06:	bf00      	nop
 8006b08:	20000054 	.word	0x20000054

08006b0c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b086      	sub	sp, #24
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006b14:	2182      	movs	r1, #130	@ 0x82
 8006b16:	4818      	ldr	r0, [pc, #96]	@ (8006b78 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006b18:	f000 fd2a 	bl	8007570 <USBD_GetEpDesc>
 8006b1c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006b1e:	2101      	movs	r1, #1
 8006b20:	4815      	ldr	r0, [pc, #84]	@ (8006b78 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006b22:	f000 fd25 	bl	8007570 <USBD_GetEpDesc>
 8006b26:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006b28:	2181      	movs	r1, #129	@ 0x81
 8006b2a:	4813      	ldr	r0, [pc, #76]	@ (8006b78 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006b2c:	f000 fd20 	bl	8007570 <USBD_GetEpDesc>
 8006b30:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006b32:	697b      	ldr	r3, [r7, #20]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d002      	beq.n	8006b3e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8006b38:	697b      	ldr	r3, [r7, #20]
 8006b3a:	2210      	movs	r2, #16
 8006b3c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d006      	beq.n	8006b52 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006b44:	693b      	ldr	r3, [r7, #16]
 8006b46:	2200      	movs	r2, #0
 8006b48:	711a      	strb	r2, [r3, #4]
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	f042 0202 	orr.w	r2, r2, #2
 8006b50:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d006      	beq.n	8006b66 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	711a      	strb	r2, [r3, #4]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	f042 0202 	orr.w	r2, r2, #2
 8006b64:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2243      	movs	r2, #67	@ 0x43
 8006b6a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006b6c:	4b02      	ldr	r3, [pc, #8]	@ (8006b78 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3718      	adds	r7, #24
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}
 8006b76:	bf00      	nop
 8006b78:	20000054 	.word	0x20000054

08006b7c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b086      	sub	sp, #24
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006b84:	2182      	movs	r1, #130	@ 0x82
 8006b86:	4818      	ldr	r0, [pc, #96]	@ (8006be8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006b88:	f000 fcf2 	bl	8007570 <USBD_GetEpDesc>
 8006b8c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006b8e:	2101      	movs	r1, #1
 8006b90:	4815      	ldr	r0, [pc, #84]	@ (8006be8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006b92:	f000 fced 	bl	8007570 <USBD_GetEpDesc>
 8006b96:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006b98:	2181      	movs	r1, #129	@ 0x81
 8006b9a:	4813      	ldr	r0, [pc, #76]	@ (8006be8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006b9c:	f000 fce8 	bl	8007570 <USBD_GetEpDesc>
 8006ba0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006ba2:	697b      	ldr	r3, [r7, #20]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d002      	beq.n	8006bae <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006ba8:	697b      	ldr	r3, [r7, #20]
 8006baa:	2210      	movs	r2, #16
 8006bac:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d006      	beq.n	8006bc2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006bb4:	693b      	ldr	r3, [r7, #16]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006bbc:	711a      	strb	r2, [r3, #4]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d006      	beq.n	8006bd6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006bd0:	711a      	strb	r2, [r3, #4]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2243      	movs	r2, #67	@ 0x43
 8006bda:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006bdc:	4b02      	ldr	r3, [pc, #8]	@ (8006be8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8006bde:	4618      	mov	r0, r3
 8006be0:	3718      	adds	r7, #24
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bd80      	pop	{r7, pc}
 8006be6:	bf00      	nop
 8006be8:	20000054 	.word	0x20000054

08006bec <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b083      	sub	sp, #12
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	220a      	movs	r2, #10
 8006bf8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006bfa:	4b03      	ldr	r3, [pc, #12]	@ (8006c08 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	370c      	adds	r7, #12
 8006c00:	46bd      	mov	sp, r7
 8006c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c06:	4770      	bx	lr
 8006c08:	20000010 	.word	0x20000010

08006c0c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b083      	sub	sp, #12
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
 8006c14:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d101      	bne.n	8006c20 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006c1c:	2303      	movs	r3, #3
 8006c1e:	e009      	b.n	8006c34 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c26:	687a      	ldr	r2, [r7, #4]
 8006c28:	33b0      	adds	r3, #176	@ 0xb0
 8006c2a:	009b      	lsls	r3, r3, #2
 8006c2c:	4413      	add	r3, r2
 8006c2e:	683a      	ldr	r2, [r7, #0]
 8006c30:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8006c32:	2300      	movs	r3, #0
}
 8006c34:	4618      	mov	r0, r3
 8006c36:	370c      	adds	r7, #12
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3e:	4770      	bx	lr

08006c40 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b087      	sub	sp, #28
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	60f8      	str	r0, [r7, #12]
 8006c48:	60b9      	str	r1, [r7, #8]
 8006c4a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	32b0      	adds	r2, #176	@ 0xb0
 8006c56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c5a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006c5c:	697b      	ldr	r3, [r7, #20]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d101      	bne.n	8006c66 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006c62:	2303      	movs	r3, #3
 8006c64:	e008      	b.n	8006c78 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8006c66:	697b      	ldr	r3, [r7, #20]
 8006c68:	68ba      	ldr	r2, [r7, #8]
 8006c6a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	687a      	ldr	r2, [r7, #4]
 8006c72:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8006c76:	2300      	movs	r3, #0
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	371c      	adds	r7, #28
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c82:	4770      	bx	lr

08006c84 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b085      	sub	sp, #20
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
 8006c8c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	32b0      	adds	r2, #176	@ 0xb0
 8006c98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c9c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d101      	bne.n	8006ca8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8006ca4:	2303      	movs	r3, #3
 8006ca6:	e004      	b.n	8006cb2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	683a      	ldr	r2, [r7, #0]
 8006cac:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8006cb0:	2300      	movs	r3, #0
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	3714      	adds	r7, #20
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbc:	4770      	bx	lr
	...

08006cc0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b084      	sub	sp, #16
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	32b0      	adds	r2, #176	@ 0xb0
 8006cd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cd6:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8006cd8:	2301      	movs	r3, #1
 8006cda:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d101      	bne.n	8006ce6 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006ce2:	2303      	movs	r3, #3
 8006ce4:	e025      	b.n	8006d32 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d11f      	bne.n	8006d30 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	2201      	movs	r2, #1
 8006cf4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8006cf8:	4b10      	ldr	r3, [pc, #64]	@ (8006d3c <USBD_CDC_TransmitPacket+0x7c>)
 8006cfa:	781b      	ldrb	r3, [r3, #0]
 8006cfc:	f003 020f 	and.w	r2, r3, #15
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8006d06:	6878      	ldr	r0, [r7, #4]
 8006d08:	4613      	mov	r3, r2
 8006d0a:	009b      	lsls	r3, r3, #2
 8006d0c:	4413      	add	r3, r2
 8006d0e:	009b      	lsls	r3, r3, #2
 8006d10:	4403      	add	r3, r0
 8006d12:	3314      	adds	r3, #20
 8006d14:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8006d16:	4b09      	ldr	r3, [pc, #36]	@ (8006d3c <USBD_CDC_TransmitPacket+0x7c>)
 8006d18:	7819      	ldrb	r1, [r3, #0]
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8006d26:	6878      	ldr	r0, [r7, #4]
 8006d28:	f004 fbdd 	bl	800b4e6 <USBD_LL_Transmit>

    ret = USBD_OK;
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006d30:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d32:	4618      	mov	r0, r3
 8006d34:	3710      	adds	r7, #16
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bd80      	pop	{r7, pc}
 8006d3a:	bf00      	nop
 8006d3c:	20000097 	.word	0x20000097

08006d40 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b084      	sub	sp, #16
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	32b0      	adds	r2, #176	@ 0xb0
 8006d52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d56:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	32b0      	adds	r2, #176	@ 0xb0
 8006d62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d101      	bne.n	8006d6e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8006d6a:	2303      	movs	r3, #3
 8006d6c:	e018      	b.n	8006da0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	7c1b      	ldrb	r3, [r3, #16]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d10a      	bne.n	8006d8c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006d76:	4b0c      	ldr	r3, [pc, #48]	@ (8006da8 <USBD_CDC_ReceivePacket+0x68>)
 8006d78:	7819      	ldrb	r1, [r3, #0]
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006d80:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006d84:	6878      	ldr	r0, [r7, #4]
 8006d86:	f004 fbcf 	bl	800b528 <USBD_LL_PrepareReceive>
 8006d8a:	e008      	b.n	8006d9e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006d8c:	4b06      	ldr	r3, [pc, #24]	@ (8006da8 <USBD_CDC_ReceivePacket+0x68>)
 8006d8e:	7819      	ldrb	r1, [r3, #0]
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006d96:	2340      	movs	r3, #64	@ 0x40
 8006d98:	6878      	ldr	r0, [r7, #4]
 8006d9a:	f004 fbc5 	bl	800b528 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006d9e:	2300      	movs	r3, #0
}
 8006da0:	4618      	mov	r0, r3
 8006da2:	3710      	adds	r7, #16
 8006da4:	46bd      	mov	sp, r7
 8006da6:	bd80      	pop	{r7, pc}
 8006da8:	20000098 	.word	0x20000098

08006dac <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b086      	sub	sp, #24
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	60f8      	str	r0, [r7, #12]
 8006db4:	60b9      	str	r1, [r7, #8]
 8006db6:	4613      	mov	r3, r2
 8006db8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d101      	bne.n	8006dc4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006dc0:	2303      	movs	r3, #3
 8006dc2:	e01f      	b.n	8006e04 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	2200      	movs	r2, #0
 8006dd0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d003      	beq.n	8006dea <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	68ba      	ldr	r2, [r7, #8]
 8006de6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	2201      	movs	r2, #1
 8006dee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	79fa      	ldrb	r2, [r7, #7]
 8006df6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006df8:	68f8      	ldr	r0, [r7, #12]
 8006dfa:	f004 fa3f 	bl	800b27c <USBD_LL_Init>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	75fb      	strb	r3, [r7, #23]

  return ret;
 8006e02:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e04:	4618      	mov	r0, r3
 8006e06:	3718      	adds	r7, #24
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bd80      	pop	{r7, pc}

08006e0c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b084      	sub	sp, #16
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006e16:	2300      	movs	r3, #0
 8006e18:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d101      	bne.n	8006e24 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006e20:	2303      	movs	r3, #3
 8006e22:	e025      	b.n	8006e70 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	683a      	ldr	r2, [r7, #0]
 8006e28:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	32ae      	adds	r2, #174	@ 0xae
 8006e36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d00f      	beq.n	8006e60 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	32ae      	adds	r2, #174	@ 0xae
 8006e4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e50:	f107 020e 	add.w	r2, r7, #14
 8006e54:	4610      	mov	r0, r2
 8006e56:	4798      	blx	r3
 8006e58:	4602      	mov	r2, r0
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8006e66:	1c5a      	adds	r2, r3, #1
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8006e6e:	2300      	movs	r3, #0
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	3710      	adds	r7, #16
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}

08006e78 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b082      	sub	sp, #8
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006e80:	6878      	ldr	r0, [r7, #4]
 8006e82:	f004 fa47 	bl	800b314 <USBD_LL_Start>
 8006e86:	4603      	mov	r3, r0
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	3708      	adds	r7, #8
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	bd80      	pop	{r7, pc}

08006e90 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b083      	sub	sp, #12
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006e98:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	370c      	adds	r7, #12
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea4:	4770      	bx	lr

08006ea6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006ea6:	b580      	push	{r7, lr}
 8006ea8:	b084      	sub	sp, #16
 8006eaa:	af00      	add	r7, sp, #0
 8006eac:	6078      	str	r0, [r7, #4]
 8006eae:	460b      	mov	r3, r1
 8006eb0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d009      	beq.n	8006ed4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	78fa      	ldrb	r2, [r7, #3]
 8006eca:	4611      	mov	r1, r2
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	4798      	blx	r3
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006ed4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	3710      	adds	r7, #16
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}

08006ede <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006ede:	b580      	push	{r7, lr}
 8006ee0:	b084      	sub	sp, #16
 8006ee2:	af00      	add	r7, sp, #0
 8006ee4:	6078      	str	r0, [r7, #4]
 8006ee6:	460b      	mov	r3, r1
 8006ee8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006eea:	2300      	movs	r3, #0
 8006eec:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	78fa      	ldrb	r2, [r7, #3]
 8006ef8:	4611      	mov	r1, r2
 8006efa:	6878      	ldr	r0, [r7, #4]
 8006efc:	4798      	blx	r3
 8006efe:	4603      	mov	r3, r0
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d001      	beq.n	8006f08 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8006f04:	2303      	movs	r3, #3
 8006f06:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006f08:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	3710      	adds	r7, #16
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}

08006f12 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006f12:	b580      	push	{r7, lr}
 8006f14:	b084      	sub	sp, #16
 8006f16:	af00      	add	r7, sp, #0
 8006f18:	6078      	str	r0, [r7, #4]
 8006f1a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006f22:	6839      	ldr	r1, [r7, #0]
 8006f24:	4618      	mov	r0, r3
 8006f26:	f001 f922 	bl	800816e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2201      	movs	r2, #1
 8006f2e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8006f38:	461a      	mov	r2, r3
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006f46:	f003 031f 	and.w	r3, r3, #31
 8006f4a:	2b02      	cmp	r3, #2
 8006f4c:	d01a      	beq.n	8006f84 <USBD_LL_SetupStage+0x72>
 8006f4e:	2b02      	cmp	r3, #2
 8006f50:	d822      	bhi.n	8006f98 <USBD_LL_SetupStage+0x86>
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d002      	beq.n	8006f5c <USBD_LL_SetupStage+0x4a>
 8006f56:	2b01      	cmp	r3, #1
 8006f58:	d00a      	beq.n	8006f70 <USBD_LL_SetupStage+0x5e>
 8006f5a:	e01d      	b.n	8006f98 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006f62:	4619      	mov	r1, r3
 8006f64:	6878      	ldr	r0, [r7, #4]
 8006f66:	f000 fb77 	bl	8007658 <USBD_StdDevReq>
 8006f6a:	4603      	mov	r3, r0
 8006f6c:	73fb      	strb	r3, [r7, #15]
      break;
 8006f6e:	e020      	b.n	8006fb2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006f76:	4619      	mov	r1, r3
 8006f78:	6878      	ldr	r0, [r7, #4]
 8006f7a:	f000 fbdf 	bl	800773c <USBD_StdItfReq>
 8006f7e:	4603      	mov	r3, r0
 8006f80:	73fb      	strb	r3, [r7, #15]
      break;
 8006f82:	e016      	b.n	8006fb2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006f8a:	4619      	mov	r1, r3
 8006f8c:	6878      	ldr	r0, [r7, #4]
 8006f8e:	f000 fc41 	bl	8007814 <USBD_StdEPReq>
 8006f92:	4603      	mov	r3, r0
 8006f94:	73fb      	strb	r3, [r7, #15]
      break;
 8006f96:	e00c      	b.n	8006fb2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006f9e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006fa2:	b2db      	uxtb	r3, r3
 8006fa4:	4619      	mov	r1, r3
 8006fa6:	6878      	ldr	r0, [r7, #4]
 8006fa8:	f004 fa14 	bl	800b3d4 <USBD_LL_StallEP>
 8006fac:	4603      	mov	r3, r0
 8006fae:	73fb      	strb	r3, [r7, #15]
      break;
 8006fb0:	bf00      	nop
  }

  return ret;
 8006fb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	3710      	adds	r7, #16
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bd80      	pop	{r7, pc}

08006fbc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b086      	sub	sp, #24
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	60f8      	str	r0, [r7, #12]
 8006fc4:	460b      	mov	r3, r1
 8006fc6:	607a      	str	r2, [r7, #4]
 8006fc8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8006fce:	7afb      	ldrb	r3, [r7, #11]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d177      	bne.n	80070c4 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8006fda:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006fe2:	2b03      	cmp	r3, #3
 8006fe4:	f040 80a1 	bne.w	800712a <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8006fe8:	693b      	ldr	r3, [r7, #16]
 8006fea:	685b      	ldr	r3, [r3, #4]
 8006fec:	693a      	ldr	r2, [r7, #16]
 8006fee:	8992      	ldrh	r2, [r2, #12]
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d91c      	bls.n	800702e <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8006ff4:	693b      	ldr	r3, [r7, #16]
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	693a      	ldr	r2, [r7, #16]
 8006ffa:	8992      	ldrh	r2, [r2, #12]
 8006ffc:	1a9a      	subs	r2, r3, r2
 8006ffe:	693b      	ldr	r3, [r7, #16]
 8007000:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007002:	693b      	ldr	r3, [r7, #16]
 8007004:	691b      	ldr	r3, [r3, #16]
 8007006:	693a      	ldr	r2, [r7, #16]
 8007008:	8992      	ldrh	r2, [r2, #12]
 800700a:	441a      	add	r2, r3
 800700c:	693b      	ldr	r3, [r7, #16]
 800700e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8007010:	693b      	ldr	r3, [r7, #16]
 8007012:	6919      	ldr	r1, [r3, #16]
 8007014:	693b      	ldr	r3, [r7, #16]
 8007016:	899b      	ldrh	r3, [r3, #12]
 8007018:	461a      	mov	r2, r3
 800701a:	693b      	ldr	r3, [r7, #16]
 800701c:	685b      	ldr	r3, [r3, #4]
 800701e:	4293      	cmp	r3, r2
 8007020:	bf38      	it	cc
 8007022:	4613      	movcc	r3, r2
 8007024:	461a      	mov	r2, r3
 8007026:	68f8      	ldr	r0, [r7, #12]
 8007028:	f001 f9a8 	bl	800837c <USBD_CtlContinueRx>
 800702c:	e07d      	b.n	800712a <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007034:	f003 031f 	and.w	r3, r3, #31
 8007038:	2b02      	cmp	r3, #2
 800703a:	d014      	beq.n	8007066 <USBD_LL_DataOutStage+0xaa>
 800703c:	2b02      	cmp	r3, #2
 800703e:	d81d      	bhi.n	800707c <USBD_LL_DataOutStage+0xc0>
 8007040:	2b00      	cmp	r3, #0
 8007042:	d002      	beq.n	800704a <USBD_LL_DataOutStage+0x8e>
 8007044:	2b01      	cmp	r3, #1
 8007046:	d003      	beq.n	8007050 <USBD_LL_DataOutStage+0x94>
 8007048:	e018      	b.n	800707c <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800704a:	2300      	movs	r3, #0
 800704c:	75bb      	strb	r3, [r7, #22]
            break;
 800704e:	e018      	b.n	8007082 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007056:	b2db      	uxtb	r3, r3
 8007058:	4619      	mov	r1, r3
 800705a:	68f8      	ldr	r0, [r7, #12]
 800705c:	f000 fa6e 	bl	800753c <USBD_CoreFindIF>
 8007060:	4603      	mov	r3, r0
 8007062:	75bb      	strb	r3, [r7, #22]
            break;
 8007064:	e00d      	b.n	8007082 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800706c:	b2db      	uxtb	r3, r3
 800706e:	4619      	mov	r1, r3
 8007070:	68f8      	ldr	r0, [r7, #12]
 8007072:	f000 fa70 	bl	8007556 <USBD_CoreFindEP>
 8007076:	4603      	mov	r3, r0
 8007078:	75bb      	strb	r3, [r7, #22]
            break;
 800707a:	e002      	b.n	8007082 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800707c:	2300      	movs	r3, #0
 800707e:	75bb      	strb	r3, [r7, #22]
            break;
 8007080:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007082:	7dbb      	ldrb	r3, [r7, #22]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d119      	bne.n	80070bc <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800708e:	b2db      	uxtb	r3, r3
 8007090:	2b03      	cmp	r3, #3
 8007092:	d113      	bne.n	80070bc <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007094:	7dba      	ldrb	r2, [r7, #22]
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	32ae      	adds	r2, #174	@ 0xae
 800709a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800709e:	691b      	ldr	r3, [r3, #16]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d00b      	beq.n	80070bc <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 80070a4:	7dba      	ldrb	r2, [r7, #22]
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80070ac:	7dba      	ldrb	r2, [r7, #22]
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	32ae      	adds	r2, #174	@ 0xae
 80070b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070b6:	691b      	ldr	r3, [r3, #16]
 80070b8:	68f8      	ldr	r0, [r7, #12]
 80070ba:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80070bc:	68f8      	ldr	r0, [r7, #12]
 80070be:	f001 f96e 	bl	800839e <USBD_CtlSendStatus>
 80070c2:	e032      	b.n	800712a <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80070c4:	7afb      	ldrb	r3, [r7, #11]
 80070c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070ca:	b2db      	uxtb	r3, r3
 80070cc:	4619      	mov	r1, r3
 80070ce:	68f8      	ldr	r0, [r7, #12]
 80070d0:	f000 fa41 	bl	8007556 <USBD_CoreFindEP>
 80070d4:	4603      	mov	r3, r0
 80070d6:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80070d8:	7dbb      	ldrb	r3, [r7, #22]
 80070da:	2bff      	cmp	r3, #255	@ 0xff
 80070dc:	d025      	beq.n	800712a <USBD_LL_DataOutStage+0x16e>
 80070de:	7dbb      	ldrb	r3, [r7, #22]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d122      	bne.n	800712a <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80070ea:	b2db      	uxtb	r3, r3
 80070ec:	2b03      	cmp	r3, #3
 80070ee:	d117      	bne.n	8007120 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80070f0:	7dba      	ldrb	r2, [r7, #22]
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	32ae      	adds	r2, #174	@ 0xae
 80070f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070fa:	699b      	ldr	r3, [r3, #24]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d00f      	beq.n	8007120 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8007100:	7dba      	ldrb	r2, [r7, #22]
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007108:	7dba      	ldrb	r2, [r7, #22]
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	32ae      	adds	r2, #174	@ 0xae
 800710e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007112:	699b      	ldr	r3, [r3, #24]
 8007114:	7afa      	ldrb	r2, [r7, #11]
 8007116:	4611      	mov	r1, r2
 8007118:	68f8      	ldr	r0, [r7, #12]
 800711a:	4798      	blx	r3
 800711c:	4603      	mov	r3, r0
 800711e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007120:	7dfb      	ldrb	r3, [r7, #23]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d001      	beq.n	800712a <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8007126:	7dfb      	ldrb	r3, [r7, #23]
 8007128:	e000      	b.n	800712c <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800712a:	2300      	movs	r3, #0
}
 800712c:	4618      	mov	r0, r3
 800712e:	3718      	adds	r7, #24
 8007130:	46bd      	mov	sp, r7
 8007132:	bd80      	pop	{r7, pc}

08007134 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007134:	b580      	push	{r7, lr}
 8007136:	b086      	sub	sp, #24
 8007138:	af00      	add	r7, sp, #0
 800713a:	60f8      	str	r0, [r7, #12]
 800713c:	460b      	mov	r3, r1
 800713e:	607a      	str	r2, [r7, #4]
 8007140:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007142:	7afb      	ldrb	r3, [r7, #11]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d178      	bne.n	800723a <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	3314      	adds	r3, #20
 800714c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007154:	2b02      	cmp	r3, #2
 8007156:	d163      	bne.n	8007220 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8007158:	693b      	ldr	r3, [r7, #16]
 800715a:	685b      	ldr	r3, [r3, #4]
 800715c:	693a      	ldr	r2, [r7, #16]
 800715e:	8992      	ldrh	r2, [r2, #12]
 8007160:	4293      	cmp	r3, r2
 8007162:	d91c      	bls.n	800719e <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8007164:	693b      	ldr	r3, [r7, #16]
 8007166:	685b      	ldr	r3, [r3, #4]
 8007168:	693a      	ldr	r2, [r7, #16]
 800716a:	8992      	ldrh	r2, [r2, #12]
 800716c:	1a9a      	subs	r2, r3, r2
 800716e:	693b      	ldr	r3, [r7, #16]
 8007170:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007172:	693b      	ldr	r3, [r7, #16]
 8007174:	691b      	ldr	r3, [r3, #16]
 8007176:	693a      	ldr	r2, [r7, #16]
 8007178:	8992      	ldrh	r2, [r2, #12]
 800717a:	441a      	add	r2, r3
 800717c:	693b      	ldr	r3, [r7, #16]
 800717e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8007180:	693b      	ldr	r3, [r7, #16]
 8007182:	6919      	ldr	r1, [r3, #16]
 8007184:	693b      	ldr	r3, [r7, #16]
 8007186:	685b      	ldr	r3, [r3, #4]
 8007188:	461a      	mov	r2, r3
 800718a:	68f8      	ldr	r0, [r7, #12]
 800718c:	f001 f8c4 	bl	8008318 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007190:	2300      	movs	r3, #0
 8007192:	2200      	movs	r2, #0
 8007194:	2100      	movs	r1, #0
 8007196:	68f8      	ldr	r0, [r7, #12]
 8007198:	f004 f9c6 	bl	800b528 <USBD_LL_PrepareReceive>
 800719c:	e040      	b.n	8007220 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800719e:	693b      	ldr	r3, [r7, #16]
 80071a0:	899b      	ldrh	r3, [r3, #12]
 80071a2:	461a      	mov	r2, r3
 80071a4:	693b      	ldr	r3, [r7, #16]
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	429a      	cmp	r2, r3
 80071aa:	d11c      	bne.n	80071e6 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 80071ac:	693b      	ldr	r3, [r7, #16]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	693a      	ldr	r2, [r7, #16]
 80071b2:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d316      	bcc.n	80071e6 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	681a      	ldr	r2, [r3, #0]
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80071c2:	429a      	cmp	r2, r3
 80071c4:	d20f      	bcs.n	80071e6 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80071c6:	2200      	movs	r2, #0
 80071c8:	2100      	movs	r1, #0
 80071ca:	68f8      	ldr	r0, [r7, #12]
 80071cc:	f001 f8a4 	bl	8008318 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2200      	movs	r2, #0
 80071d4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80071d8:	2300      	movs	r3, #0
 80071da:	2200      	movs	r2, #0
 80071dc:	2100      	movs	r1, #0
 80071de:	68f8      	ldr	r0, [r7, #12]
 80071e0:	f004 f9a2 	bl	800b528 <USBD_LL_PrepareReceive>
 80071e4:	e01c      	b.n	8007220 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80071ec:	b2db      	uxtb	r3, r3
 80071ee:	2b03      	cmp	r3, #3
 80071f0:	d10f      	bne.n	8007212 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80071f8:	68db      	ldr	r3, [r3, #12]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d009      	beq.n	8007212 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	2200      	movs	r2, #0
 8007202:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800720c:	68db      	ldr	r3, [r3, #12]
 800720e:	68f8      	ldr	r0, [r7, #12]
 8007210:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007212:	2180      	movs	r1, #128	@ 0x80
 8007214:	68f8      	ldr	r0, [r7, #12]
 8007216:	f004 f8dd 	bl	800b3d4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800721a:	68f8      	ldr	r0, [r7, #12]
 800721c:	f001 f8d2 	bl	80083c4 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007226:	2b00      	cmp	r3, #0
 8007228:	d03a      	beq.n	80072a0 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800722a:	68f8      	ldr	r0, [r7, #12]
 800722c:	f7ff fe30 	bl	8006e90 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	2200      	movs	r2, #0
 8007234:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007238:	e032      	b.n	80072a0 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800723a:	7afb      	ldrb	r3, [r7, #11]
 800723c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007240:	b2db      	uxtb	r3, r3
 8007242:	4619      	mov	r1, r3
 8007244:	68f8      	ldr	r0, [r7, #12]
 8007246:	f000 f986 	bl	8007556 <USBD_CoreFindEP>
 800724a:	4603      	mov	r3, r0
 800724c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800724e:	7dfb      	ldrb	r3, [r7, #23]
 8007250:	2bff      	cmp	r3, #255	@ 0xff
 8007252:	d025      	beq.n	80072a0 <USBD_LL_DataInStage+0x16c>
 8007254:	7dfb      	ldrb	r3, [r7, #23]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d122      	bne.n	80072a0 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007260:	b2db      	uxtb	r3, r3
 8007262:	2b03      	cmp	r3, #3
 8007264:	d11c      	bne.n	80072a0 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007266:	7dfa      	ldrb	r2, [r7, #23]
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	32ae      	adds	r2, #174	@ 0xae
 800726c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007270:	695b      	ldr	r3, [r3, #20]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d014      	beq.n	80072a0 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8007276:	7dfa      	ldrb	r2, [r7, #23]
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800727e:	7dfa      	ldrb	r2, [r7, #23]
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	32ae      	adds	r2, #174	@ 0xae
 8007284:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007288:	695b      	ldr	r3, [r3, #20]
 800728a:	7afa      	ldrb	r2, [r7, #11]
 800728c:	4611      	mov	r1, r2
 800728e:	68f8      	ldr	r0, [r7, #12]
 8007290:	4798      	blx	r3
 8007292:	4603      	mov	r3, r0
 8007294:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007296:	7dbb      	ldrb	r3, [r7, #22]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d001      	beq.n	80072a0 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800729c:	7dbb      	ldrb	r3, [r7, #22]
 800729e:	e000      	b.n	80072a2 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 80072a0:	2300      	movs	r3, #0
}
 80072a2:	4618      	mov	r0, r3
 80072a4:	3718      	adds	r7, #24
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bd80      	pop	{r7, pc}

080072aa <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80072aa:	b580      	push	{r7, lr}
 80072ac:	b084      	sub	sp, #16
 80072ae:	af00      	add	r7, sp, #0
 80072b0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80072b2:	2300      	movs	r3, #0
 80072b4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2201      	movs	r2, #1
 80072ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2200      	movs	r2, #0
 80072c2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2200      	movs	r2, #0
 80072ca:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2200      	movs	r2, #0
 80072d0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2200      	movs	r2, #0
 80072d8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d014      	beq.n	8007310 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d00e      	beq.n	8007310 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80072f8:	685b      	ldr	r3, [r3, #4]
 80072fa:	687a      	ldr	r2, [r7, #4]
 80072fc:	6852      	ldr	r2, [r2, #4]
 80072fe:	b2d2      	uxtb	r2, r2
 8007300:	4611      	mov	r1, r2
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	4798      	blx	r3
 8007306:	4603      	mov	r3, r0
 8007308:	2b00      	cmp	r3, #0
 800730a:	d001      	beq.n	8007310 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800730c:	2303      	movs	r3, #3
 800730e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007310:	2340      	movs	r3, #64	@ 0x40
 8007312:	2200      	movs	r2, #0
 8007314:	2100      	movs	r1, #0
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f004 f817 	bl	800b34a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2201      	movs	r2, #1
 8007320:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2240      	movs	r2, #64	@ 0x40
 8007328:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800732c:	2340      	movs	r3, #64	@ 0x40
 800732e:	2200      	movs	r2, #0
 8007330:	2180      	movs	r1, #128	@ 0x80
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	f004 f809 	bl	800b34a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2201      	movs	r2, #1
 800733c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2240      	movs	r2, #64	@ 0x40
 8007344:	841a      	strh	r2, [r3, #32]

  return ret;
 8007346:	7bfb      	ldrb	r3, [r7, #15]
}
 8007348:	4618      	mov	r0, r3
 800734a:	3710      	adds	r7, #16
 800734c:	46bd      	mov	sp, r7
 800734e:	bd80      	pop	{r7, pc}

08007350 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007350:	b480      	push	{r7}
 8007352:	b083      	sub	sp, #12
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
 8007358:	460b      	mov	r3, r1
 800735a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	78fa      	ldrb	r2, [r7, #3]
 8007360:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007362:	2300      	movs	r3, #0
}
 8007364:	4618      	mov	r0, r3
 8007366:	370c      	adds	r7, #12
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr

08007370 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007370:	b480      	push	{r7}
 8007372:	b083      	sub	sp, #12
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800737e:	b2db      	uxtb	r3, r3
 8007380:	2b04      	cmp	r3, #4
 8007382:	d006      	beq.n	8007392 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800738a:	b2da      	uxtb	r2, r3
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2204      	movs	r2, #4
 8007396:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800739a:	2300      	movs	r3, #0
}
 800739c:	4618      	mov	r0, r3
 800739e:	370c      	adds	r7, #12
 80073a0:	46bd      	mov	sp, r7
 80073a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a6:	4770      	bx	lr

080073a8 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80073a8:	b480      	push	{r7}
 80073aa:	b083      	sub	sp, #12
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80073b6:	b2db      	uxtb	r3, r3
 80073b8:	2b04      	cmp	r3, #4
 80073ba:	d106      	bne.n	80073ca <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80073c2:	b2da      	uxtb	r2, r3
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80073ca:	2300      	movs	r3, #0
}
 80073cc:	4618      	mov	r0, r3
 80073ce:	370c      	adds	r7, #12
 80073d0:	46bd      	mov	sp, r7
 80073d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d6:	4770      	bx	lr

080073d8 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b082      	sub	sp, #8
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80073e6:	b2db      	uxtb	r3, r3
 80073e8:	2b03      	cmp	r3, #3
 80073ea:	d110      	bne.n	800740e <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d00b      	beq.n	800740e <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80073fc:	69db      	ldr	r3, [r3, #28]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d005      	beq.n	800740e <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007408:	69db      	ldr	r3, [r3, #28]
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800740e:	2300      	movs	r3, #0
}
 8007410:	4618      	mov	r0, r3
 8007412:	3708      	adds	r7, #8
 8007414:	46bd      	mov	sp, r7
 8007416:	bd80      	pop	{r7, pc}

08007418 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b082      	sub	sp, #8
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
 8007420:	460b      	mov	r3, r1
 8007422:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	32ae      	adds	r2, #174	@ 0xae
 800742e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d101      	bne.n	800743a <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007436:	2303      	movs	r3, #3
 8007438:	e01c      	b.n	8007474 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007440:	b2db      	uxtb	r3, r3
 8007442:	2b03      	cmp	r3, #3
 8007444:	d115      	bne.n	8007472 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	32ae      	adds	r2, #174	@ 0xae
 8007450:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007454:	6a1b      	ldr	r3, [r3, #32]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d00b      	beq.n	8007472 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	32ae      	adds	r2, #174	@ 0xae
 8007464:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007468:	6a1b      	ldr	r3, [r3, #32]
 800746a:	78fa      	ldrb	r2, [r7, #3]
 800746c:	4611      	mov	r1, r2
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007472:	2300      	movs	r3, #0
}
 8007474:	4618      	mov	r0, r3
 8007476:	3708      	adds	r7, #8
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}

0800747c <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b082      	sub	sp, #8
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
 8007484:	460b      	mov	r3, r1
 8007486:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	32ae      	adds	r2, #174	@ 0xae
 8007492:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d101      	bne.n	800749e <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800749a:	2303      	movs	r3, #3
 800749c:	e01c      	b.n	80074d8 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80074a4:	b2db      	uxtb	r3, r3
 80074a6:	2b03      	cmp	r3, #3
 80074a8:	d115      	bne.n	80074d6 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	32ae      	adds	r2, #174	@ 0xae
 80074b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d00b      	beq.n	80074d6 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	32ae      	adds	r2, #174	@ 0xae
 80074c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074ce:	78fa      	ldrb	r2, [r7, #3]
 80074d0:	4611      	mov	r1, r2
 80074d2:	6878      	ldr	r0, [r7, #4]
 80074d4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80074d6:	2300      	movs	r3, #0
}
 80074d8:	4618      	mov	r0, r3
 80074da:	3708      	adds	r7, #8
 80074dc:	46bd      	mov	sp, r7
 80074de:	bd80      	pop	{r7, pc}

080074e0 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b083      	sub	sp, #12
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80074e8:	2300      	movs	r3, #0
}
 80074ea:	4618      	mov	r0, r3
 80074ec:	370c      	adds	r7, #12
 80074ee:	46bd      	mov	sp, r7
 80074f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f4:	4770      	bx	lr

080074f6 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80074f6:	b580      	push	{r7, lr}
 80074f8:	b084      	sub	sp, #16
 80074fa:	af00      	add	r7, sp, #0
 80074fc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80074fe:	2300      	movs	r3, #0
 8007500:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2201      	movs	r2, #1
 8007506:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007510:	2b00      	cmp	r3, #0
 8007512:	d00e      	beq.n	8007532 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800751a:	685b      	ldr	r3, [r3, #4]
 800751c:	687a      	ldr	r2, [r7, #4]
 800751e:	6852      	ldr	r2, [r2, #4]
 8007520:	b2d2      	uxtb	r2, r2
 8007522:	4611      	mov	r1, r2
 8007524:	6878      	ldr	r0, [r7, #4]
 8007526:	4798      	blx	r3
 8007528:	4603      	mov	r3, r0
 800752a:	2b00      	cmp	r3, #0
 800752c:	d001      	beq.n	8007532 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800752e:	2303      	movs	r3, #3
 8007530:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007532:	7bfb      	ldrb	r3, [r7, #15]
}
 8007534:	4618      	mov	r0, r3
 8007536:	3710      	adds	r7, #16
 8007538:	46bd      	mov	sp, r7
 800753a:	bd80      	pop	{r7, pc}

0800753c <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800753c:	b480      	push	{r7}
 800753e:	b083      	sub	sp, #12
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
 8007544:	460b      	mov	r3, r1
 8007546:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007548:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800754a:	4618      	mov	r0, r3
 800754c:	370c      	adds	r7, #12
 800754e:	46bd      	mov	sp, r7
 8007550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007554:	4770      	bx	lr

08007556 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007556:	b480      	push	{r7}
 8007558:	b083      	sub	sp, #12
 800755a:	af00      	add	r7, sp, #0
 800755c:	6078      	str	r0, [r7, #4]
 800755e:	460b      	mov	r3, r1
 8007560:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007562:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007564:	4618      	mov	r0, r3
 8007566:	370c      	adds	r7, #12
 8007568:	46bd      	mov	sp, r7
 800756a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756e:	4770      	bx	lr

08007570 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b086      	sub	sp, #24
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
 8007578:	460b      	mov	r3, r1
 800757a:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007584:	2300      	movs	r3, #0
 8007586:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	885b      	ldrh	r3, [r3, #2]
 800758c:	b29b      	uxth	r3, r3
 800758e:	68fa      	ldr	r2, [r7, #12]
 8007590:	7812      	ldrb	r2, [r2, #0]
 8007592:	4293      	cmp	r3, r2
 8007594:	d91f      	bls.n	80075d6 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	781b      	ldrb	r3, [r3, #0]
 800759a:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800759c:	e013      	b.n	80075c6 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800759e:	f107 030a 	add.w	r3, r7, #10
 80075a2:	4619      	mov	r1, r3
 80075a4:	6978      	ldr	r0, [r7, #20]
 80075a6:	f000 f81b 	bl	80075e0 <USBD_GetNextDesc>
 80075aa:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80075ac:	697b      	ldr	r3, [r7, #20]
 80075ae:	785b      	ldrb	r3, [r3, #1]
 80075b0:	2b05      	cmp	r3, #5
 80075b2:	d108      	bne.n	80075c6 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80075b4:	697b      	ldr	r3, [r7, #20]
 80075b6:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80075b8:	693b      	ldr	r3, [r7, #16]
 80075ba:	789b      	ldrb	r3, [r3, #2]
 80075bc:	78fa      	ldrb	r2, [r7, #3]
 80075be:	429a      	cmp	r2, r3
 80075c0:	d008      	beq.n	80075d4 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80075c2:	2300      	movs	r3, #0
 80075c4:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	885b      	ldrh	r3, [r3, #2]
 80075ca:	b29a      	uxth	r2, r3
 80075cc:	897b      	ldrh	r3, [r7, #10]
 80075ce:	429a      	cmp	r2, r3
 80075d0:	d8e5      	bhi.n	800759e <USBD_GetEpDesc+0x2e>
 80075d2:	e000      	b.n	80075d6 <USBD_GetEpDesc+0x66>
          break;
 80075d4:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80075d6:	693b      	ldr	r3, [r7, #16]
}
 80075d8:	4618      	mov	r0, r3
 80075da:	3718      	adds	r7, #24
 80075dc:	46bd      	mov	sp, r7
 80075de:	bd80      	pop	{r7, pc}

080075e0 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80075e0:	b480      	push	{r7}
 80075e2:	b085      	sub	sp, #20
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
 80075e8:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	881b      	ldrh	r3, [r3, #0]
 80075f2:	68fa      	ldr	r2, [r7, #12]
 80075f4:	7812      	ldrb	r2, [r2, #0]
 80075f6:	4413      	add	r3, r2
 80075f8:	b29a      	uxth	r2, r3
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	781b      	ldrb	r3, [r3, #0]
 8007602:	461a      	mov	r2, r3
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	4413      	add	r3, r2
 8007608:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800760a:	68fb      	ldr	r3, [r7, #12]
}
 800760c:	4618      	mov	r0, r3
 800760e:	3714      	adds	r7, #20
 8007610:	46bd      	mov	sp, r7
 8007612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007616:	4770      	bx	lr

08007618 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007618:	b480      	push	{r7}
 800761a:	b087      	sub	sp, #28
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007624:	697b      	ldr	r3, [r7, #20]
 8007626:	781b      	ldrb	r3, [r3, #0]
 8007628:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	3301      	adds	r3, #1
 800762e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007630:	697b      	ldr	r3, [r7, #20]
 8007632:	781b      	ldrb	r3, [r3, #0]
 8007634:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007636:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800763a:	021b      	lsls	r3, r3, #8
 800763c:	b21a      	sxth	r2, r3
 800763e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007642:	4313      	orrs	r3, r2
 8007644:	b21b      	sxth	r3, r3
 8007646:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007648:	89fb      	ldrh	r3, [r7, #14]
}
 800764a:	4618      	mov	r0, r3
 800764c:	371c      	adds	r7, #28
 800764e:	46bd      	mov	sp, r7
 8007650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007654:	4770      	bx	lr
	...

08007658 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b084      	sub	sp, #16
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
 8007660:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007662:	2300      	movs	r3, #0
 8007664:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	781b      	ldrb	r3, [r3, #0]
 800766a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800766e:	2b40      	cmp	r3, #64	@ 0x40
 8007670:	d005      	beq.n	800767e <USBD_StdDevReq+0x26>
 8007672:	2b40      	cmp	r3, #64	@ 0x40
 8007674:	d857      	bhi.n	8007726 <USBD_StdDevReq+0xce>
 8007676:	2b00      	cmp	r3, #0
 8007678:	d00f      	beq.n	800769a <USBD_StdDevReq+0x42>
 800767a:	2b20      	cmp	r3, #32
 800767c:	d153      	bne.n	8007726 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	32ae      	adds	r2, #174	@ 0xae
 8007688:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800768c:	689b      	ldr	r3, [r3, #8]
 800768e:	6839      	ldr	r1, [r7, #0]
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	4798      	blx	r3
 8007694:	4603      	mov	r3, r0
 8007696:	73fb      	strb	r3, [r7, #15]
      break;
 8007698:	e04a      	b.n	8007730 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	785b      	ldrb	r3, [r3, #1]
 800769e:	2b09      	cmp	r3, #9
 80076a0:	d83b      	bhi.n	800771a <USBD_StdDevReq+0xc2>
 80076a2:	a201      	add	r2, pc, #4	@ (adr r2, 80076a8 <USBD_StdDevReq+0x50>)
 80076a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076a8:	080076fd 	.word	0x080076fd
 80076ac:	08007711 	.word	0x08007711
 80076b0:	0800771b 	.word	0x0800771b
 80076b4:	08007707 	.word	0x08007707
 80076b8:	0800771b 	.word	0x0800771b
 80076bc:	080076db 	.word	0x080076db
 80076c0:	080076d1 	.word	0x080076d1
 80076c4:	0800771b 	.word	0x0800771b
 80076c8:	080076f3 	.word	0x080076f3
 80076cc:	080076e5 	.word	0x080076e5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80076d0:	6839      	ldr	r1, [r7, #0]
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	f000 fa3e 	bl	8007b54 <USBD_GetDescriptor>
          break;
 80076d8:	e024      	b.n	8007724 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80076da:	6839      	ldr	r1, [r7, #0]
 80076dc:	6878      	ldr	r0, [r7, #4]
 80076de:	f000 fba3 	bl	8007e28 <USBD_SetAddress>
          break;
 80076e2:	e01f      	b.n	8007724 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80076e4:	6839      	ldr	r1, [r7, #0]
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	f000 fbe2 	bl	8007eb0 <USBD_SetConfig>
 80076ec:	4603      	mov	r3, r0
 80076ee:	73fb      	strb	r3, [r7, #15]
          break;
 80076f0:	e018      	b.n	8007724 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80076f2:	6839      	ldr	r1, [r7, #0]
 80076f4:	6878      	ldr	r0, [r7, #4]
 80076f6:	f000 fc85 	bl	8008004 <USBD_GetConfig>
          break;
 80076fa:	e013      	b.n	8007724 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80076fc:	6839      	ldr	r1, [r7, #0]
 80076fe:	6878      	ldr	r0, [r7, #4]
 8007700:	f000 fcb6 	bl	8008070 <USBD_GetStatus>
          break;
 8007704:	e00e      	b.n	8007724 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007706:	6839      	ldr	r1, [r7, #0]
 8007708:	6878      	ldr	r0, [r7, #4]
 800770a:	f000 fce5 	bl	80080d8 <USBD_SetFeature>
          break;
 800770e:	e009      	b.n	8007724 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007710:	6839      	ldr	r1, [r7, #0]
 8007712:	6878      	ldr	r0, [r7, #4]
 8007714:	f000 fd09 	bl	800812a <USBD_ClrFeature>
          break;
 8007718:	e004      	b.n	8007724 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800771a:	6839      	ldr	r1, [r7, #0]
 800771c:	6878      	ldr	r0, [r7, #4]
 800771e:	f000 fd60 	bl	80081e2 <USBD_CtlError>
          break;
 8007722:	bf00      	nop
      }
      break;
 8007724:	e004      	b.n	8007730 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8007726:	6839      	ldr	r1, [r7, #0]
 8007728:	6878      	ldr	r0, [r7, #4]
 800772a:	f000 fd5a 	bl	80081e2 <USBD_CtlError>
      break;
 800772e:	bf00      	nop
  }

  return ret;
 8007730:	7bfb      	ldrb	r3, [r7, #15]
}
 8007732:	4618      	mov	r0, r3
 8007734:	3710      	adds	r7, #16
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
 800773a:	bf00      	nop

0800773c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b084      	sub	sp, #16
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
 8007744:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007746:	2300      	movs	r3, #0
 8007748:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	781b      	ldrb	r3, [r3, #0]
 800774e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007752:	2b40      	cmp	r3, #64	@ 0x40
 8007754:	d005      	beq.n	8007762 <USBD_StdItfReq+0x26>
 8007756:	2b40      	cmp	r3, #64	@ 0x40
 8007758:	d852      	bhi.n	8007800 <USBD_StdItfReq+0xc4>
 800775a:	2b00      	cmp	r3, #0
 800775c:	d001      	beq.n	8007762 <USBD_StdItfReq+0x26>
 800775e:	2b20      	cmp	r3, #32
 8007760:	d14e      	bne.n	8007800 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007768:	b2db      	uxtb	r3, r3
 800776a:	3b01      	subs	r3, #1
 800776c:	2b02      	cmp	r3, #2
 800776e:	d840      	bhi.n	80077f2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	889b      	ldrh	r3, [r3, #4]
 8007774:	b2db      	uxtb	r3, r3
 8007776:	2b01      	cmp	r3, #1
 8007778:	d836      	bhi.n	80077e8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800777a:	683b      	ldr	r3, [r7, #0]
 800777c:	889b      	ldrh	r3, [r3, #4]
 800777e:	b2db      	uxtb	r3, r3
 8007780:	4619      	mov	r1, r3
 8007782:	6878      	ldr	r0, [r7, #4]
 8007784:	f7ff feda 	bl	800753c <USBD_CoreFindIF>
 8007788:	4603      	mov	r3, r0
 800778a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800778c:	7bbb      	ldrb	r3, [r7, #14]
 800778e:	2bff      	cmp	r3, #255	@ 0xff
 8007790:	d01d      	beq.n	80077ce <USBD_StdItfReq+0x92>
 8007792:	7bbb      	ldrb	r3, [r7, #14]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d11a      	bne.n	80077ce <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007798:	7bba      	ldrb	r2, [r7, #14]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	32ae      	adds	r2, #174	@ 0xae
 800779e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077a2:	689b      	ldr	r3, [r3, #8]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d00f      	beq.n	80077c8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80077a8:	7bba      	ldrb	r2, [r7, #14]
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80077b0:	7bba      	ldrb	r2, [r7, #14]
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	32ae      	adds	r2, #174	@ 0xae
 80077b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077ba:	689b      	ldr	r3, [r3, #8]
 80077bc:	6839      	ldr	r1, [r7, #0]
 80077be:	6878      	ldr	r0, [r7, #4]
 80077c0:	4798      	blx	r3
 80077c2:	4603      	mov	r3, r0
 80077c4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80077c6:	e004      	b.n	80077d2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80077c8:	2303      	movs	r3, #3
 80077ca:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80077cc:	e001      	b.n	80077d2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80077ce:	2303      	movs	r3, #3
 80077d0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	88db      	ldrh	r3, [r3, #6]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d110      	bne.n	80077fc <USBD_StdItfReq+0xc0>
 80077da:	7bfb      	ldrb	r3, [r7, #15]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d10d      	bne.n	80077fc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80077e0:	6878      	ldr	r0, [r7, #4]
 80077e2:	f000 fddc 	bl	800839e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80077e6:	e009      	b.n	80077fc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80077e8:	6839      	ldr	r1, [r7, #0]
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f000 fcf9 	bl	80081e2 <USBD_CtlError>
          break;
 80077f0:	e004      	b.n	80077fc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80077f2:	6839      	ldr	r1, [r7, #0]
 80077f4:	6878      	ldr	r0, [r7, #4]
 80077f6:	f000 fcf4 	bl	80081e2 <USBD_CtlError>
          break;
 80077fa:	e000      	b.n	80077fe <USBD_StdItfReq+0xc2>
          break;
 80077fc:	bf00      	nop
      }
      break;
 80077fe:	e004      	b.n	800780a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007800:	6839      	ldr	r1, [r7, #0]
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f000 fced 	bl	80081e2 <USBD_CtlError>
      break;
 8007808:	bf00      	nop
  }

  return ret;
 800780a:	7bfb      	ldrb	r3, [r7, #15]
}
 800780c:	4618      	mov	r0, r3
 800780e:	3710      	adds	r7, #16
 8007810:	46bd      	mov	sp, r7
 8007812:	bd80      	pop	{r7, pc}

08007814 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b084      	sub	sp, #16
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
 800781c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800781e:	2300      	movs	r3, #0
 8007820:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	889b      	ldrh	r3, [r3, #4]
 8007826:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	781b      	ldrb	r3, [r3, #0]
 800782c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007830:	2b40      	cmp	r3, #64	@ 0x40
 8007832:	d007      	beq.n	8007844 <USBD_StdEPReq+0x30>
 8007834:	2b40      	cmp	r3, #64	@ 0x40
 8007836:	f200 8181 	bhi.w	8007b3c <USBD_StdEPReq+0x328>
 800783a:	2b00      	cmp	r3, #0
 800783c:	d02a      	beq.n	8007894 <USBD_StdEPReq+0x80>
 800783e:	2b20      	cmp	r3, #32
 8007840:	f040 817c 	bne.w	8007b3c <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007844:	7bbb      	ldrb	r3, [r7, #14]
 8007846:	4619      	mov	r1, r3
 8007848:	6878      	ldr	r0, [r7, #4]
 800784a:	f7ff fe84 	bl	8007556 <USBD_CoreFindEP>
 800784e:	4603      	mov	r3, r0
 8007850:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007852:	7b7b      	ldrb	r3, [r7, #13]
 8007854:	2bff      	cmp	r3, #255	@ 0xff
 8007856:	f000 8176 	beq.w	8007b46 <USBD_StdEPReq+0x332>
 800785a:	7b7b      	ldrb	r3, [r7, #13]
 800785c:	2b00      	cmp	r3, #0
 800785e:	f040 8172 	bne.w	8007b46 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8007862:	7b7a      	ldrb	r2, [r7, #13]
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800786a:	7b7a      	ldrb	r2, [r7, #13]
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	32ae      	adds	r2, #174	@ 0xae
 8007870:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007874:	689b      	ldr	r3, [r3, #8]
 8007876:	2b00      	cmp	r3, #0
 8007878:	f000 8165 	beq.w	8007b46 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800787c:	7b7a      	ldrb	r2, [r7, #13]
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	32ae      	adds	r2, #174	@ 0xae
 8007882:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007886:	689b      	ldr	r3, [r3, #8]
 8007888:	6839      	ldr	r1, [r7, #0]
 800788a:	6878      	ldr	r0, [r7, #4]
 800788c:	4798      	blx	r3
 800788e:	4603      	mov	r3, r0
 8007890:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007892:	e158      	b.n	8007b46 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	785b      	ldrb	r3, [r3, #1]
 8007898:	2b03      	cmp	r3, #3
 800789a:	d008      	beq.n	80078ae <USBD_StdEPReq+0x9a>
 800789c:	2b03      	cmp	r3, #3
 800789e:	f300 8147 	bgt.w	8007b30 <USBD_StdEPReq+0x31c>
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	f000 809b 	beq.w	80079de <USBD_StdEPReq+0x1ca>
 80078a8:	2b01      	cmp	r3, #1
 80078aa:	d03c      	beq.n	8007926 <USBD_StdEPReq+0x112>
 80078ac:	e140      	b.n	8007b30 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80078b4:	b2db      	uxtb	r3, r3
 80078b6:	2b02      	cmp	r3, #2
 80078b8:	d002      	beq.n	80078c0 <USBD_StdEPReq+0xac>
 80078ba:	2b03      	cmp	r3, #3
 80078bc:	d016      	beq.n	80078ec <USBD_StdEPReq+0xd8>
 80078be:	e02c      	b.n	800791a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80078c0:	7bbb      	ldrb	r3, [r7, #14]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d00d      	beq.n	80078e2 <USBD_StdEPReq+0xce>
 80078c6:	7bbb      	ldrb	r3, [r7, #14]
 80078c8:	2b80      	cmp	r3, #128	@ 0x80
 80078ca:	d00a      	beq.n	80078e2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80078cc:	7bbb      	ldrb	r3, [r7, #14]
 80078ce:	4619      	mov	r1, r3
 80078d0:	6878      	ldr	r0, [r7, #4]
 80078d2:	f003 fd7f 	bl	800b3d4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80078d6:	2180      	movs	r1, #128	@ 0x80
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f003 fd7b 	bl	800b3d4 <USBD_LL_StallEP>
 80078de:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80078e0:	e020      	b.n	8007924 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80078e2:	6839      	ldr	r1, [r7, #0]
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	f000 fc7c 	bl	80081e2 <USBD_CtlError>
              break;
 80078ea:	e01b      	b.n	8007924 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	885b      	ldrh	r3, [r3, #2]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d10e      	bne.n	8007912 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80078f4:	7bbb      	ldrb	r3, [r7, #14]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d00b      	beq.n	8007912 <USBD_StdEPReq+0xfe>
 80078fa:	7bbb      	ldrb	r3, [r7, #14]
 80078fc:	2b80      	cmp	r3, #128	@ 0x80
 80078fe:	d008      	beq.n	8007912 <USBD_StdEPReq+0xfe>
 8007900:	683b      	ldr	r3, [r7, #0]
 8007902:	88db      	ldrh	r3, [r3, #6]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d104      	bne.n	8007912 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007908:	7bbb      	ldrb	r3, [r7, #14]
 800790a:	4619      	mov	r1, r3
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f003 fd61 	bl	800b3d4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	f000 fd43 	bl	800839e <USBD_CtlSendStatus>

              break;
 8007918:	e004      	b.n	8007924 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800791a:	6839      	ldr	r1, [r7, #0]
 800791c:	6878      	ldr	r0, [r7, #4]
 800791e:	f000 fc60 	bl	80081e2 <USBD_CtlError>
              break;
 8007922:	bf00      	nop
          }
          break;
 8007924:	e109      	b.n	8007b3a <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800792c:	b2db      	uxtb	r3, r3
 800792e:	2b02      	cmp	r3, #2
 8007930:	d002      	beq.n	8007938 <USBD_StdEPReq+0x124>
 8007932:	2b03      	cmp	r3, #3
 8007934:	d016      	beq.n	8007964 <USBD_StdEPReq+0x150>
 8007936:	e04b      	b.n	80079d0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007938:	7bbb      	ldrb	r3, [r7, #14]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d00d      	beq.n	800795a <USBD_StdEPReq+0x146>
 800793e:	7bbb      	ldrb	r3, [r7, #14]
 8007940:	2b80      	cmp	r3, #128	@ 0x80
 8007942:	d00a      	beq.n	800795a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007944:	7bbb      	ldrb	r3, [r7, #14]
 8007946:	4619      	mov	r1, r3
 8007948:	6878      	ldr	r0, [r7, #4]
 800794a:	f003 fd43 	bl	800b3d4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800794e:	2180      	movs	r1, #128	@ 0x80
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f003 fd3f 	bl	800b3d4 <USBD_LL_StallEP>
 8007956:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007958:	e040      	b.n	80079dc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800795a:	6839      	ldr	r1, [r7, #0]
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	f000 fc40 	bl	80081e2 <USBD_CtlError>
              break;
 8007962:	e03b      	b.n	80079dc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	885b      	ldrh	r3, [r3, #2]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d136      	bne.n	80079da <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800796c:	7bbb      	ldrb	r3, [r7, #14]
 800796e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007972:	2b00      	cmp	r3, #0
 8007974:	d004      	beq.n	8007980 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007976:	7bbb      	ldrb	r3, [r7, #14]
 8007978:	4619      	mov	r1, r3
 800797a:	6878      	ldr	r0, [r7, #4]
 800797c:	f003 fd49 	bl	800b412 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007980:	6878      	ldr	r0, [r7, #4]
 8007982:	f000 fd0c 	bl	800839e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007986:	7bbb      	ldrb	r3, [r7, #14]
 8007988:	4619      	mov	r1, r3
 800798a:	6878      	ldr	r0, [r7, #4]
 800798c:	f7ff fde3 	bl	8007556 <USBD_CoreFindEP>
 8007990:	4603      	mov	r3, r0
 8007992:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007994:	7b7b      	ldrb	r3, [r7, #13]
 8007996:	2bff      	cmp	r3, #255	@ 0xff
 8007998:	d01f      	beq.n	80079da <USBD_StdEPReq+0x1c6>
 800799a:	7b7b      	ldrb	r3, [r7, #13]
 800799c:	2b00      	cmp	r3, #0
 800799e:	d11c      	bne.n	80079da <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80079a0:	7b7a      	ldrb	r2, [r7, #13]
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80079a8:	7b7a      	ldrb	r2, [r7, #13]
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	32ae      	adds	r2, #174	@ 0xae
 80079ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079b2:	689b      	ldr	r3, [r3, #8]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d010      	beq.n	80079da <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80079b8:	7b7a      	ldrb	r2, [r7, #13]
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	32ae      	adds	r2, #174	@ 0xae
 80079be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079c2:	689b      	ldr	r3, [r3, #8]
 80079c4:	6839      	ldr	r1, [r7, #0]
 80079c6:	6878      	ldr	r0, [r7, #4]
 80079c8:	4798      	blx	r3
 80079ca:	4603      	mov	r3, r0
 80079cc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80079ce:	e004      	b.n	80079da <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80079d0:	6839      	ldr	r1, [r7, #0]
 80079d2:	6878      	ldr	r0, [r7, #4]
 80079d4:	f000 fc05 	bl	80081e2 <USBD_CtlError>
              break;
 80079d8:	e000      	b.n	80079dc <USBD_StdEPReq+0x1c8>
              break;
 80079da:	bf00      	nop
          }
          break;
 80079dc:	e0ad      	b.n	8007b3a <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80079e4:	b2db      	uxtb	r3, r3
 80079e6:	2b02      	cmp	r3, #2
 80079e8:	d002      	beq.n	80079f0 <USBD_StdEPReq+0x1dc>
 80079ea:	2b03      	cmp	r3, #3
 80079ec:	d033      	beq.n	8007a56 <USBD_StdEPReq+0x242>
 80079ee:	e099      	b.n	8007b24 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80079f0:	7bbb      	ldrb	r3, [r7, #14]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d007      	beq.n	8007a06 <USBD_StdEPReq+0x1f2>
 80079f6:	7bbb      	ldrb	r3, [r7, #14]
 80079f8:	2b80      	cmp	r3, #128	@ 0x80
 80079fa:	d004      	beq.n	8007a06 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80079fc:	6839      	ldr	r1, [r7, #0]
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	f000 fbef 	bl	80081e2 <USBD_CtlError>
                break;
 8007a04:	e093      	b.n	8007b2e <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007a06:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	da0b      	bge.n	8007a26 <USBD_StdEPReq+0x212>
 8007a0e:	7bbb      	ldrb	r3, [r7, #14]
 8007a10:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007a14:	4613      	mov	r3, r2
 8007a16:	009b      	lsls	r3, r3, #2
 8007a18:	4413      	add	r3, r2
 8007a1a:	009b      	lsls	r3, r3, #2
 8007a1c:	3310      	adds	r3, #16
 8007a1e:	687a      	ldr	r2, [r7, #4]
 8007a20:	4413      	add	r3, r2
 8007a22:	3304      	adds	r3, #4
 8007a24:	e00b      	b.n	8007a3e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007a26:	7bbb      	ldrb	r3, [r7, #14]
 8007a28:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007a2c:	4613      	mov	r3, r2
 8007a2e:	009b      	lsls	r3, r3, #2
 8007a30:	4413      	add	r3, r2
 8007a32:	009b      	lsls	r3, r3, #2
 8007a34:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007a38:	687a      	ldr	r2, [r7, #4]
 8007a3a:	4413      	add	r3, r2
 8007a3c:	3304      	adds	r3, #4
 8007a3e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	2200      	movs	r2, #0
 8007a44:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007a46:	68bb      	ldr	r3, [r7, #8]
 8007a48:	330e      	adds	r3, #14
 8007a4a:	2202      	movs	r2, #2
 8007a4c:	4619      	mov	r1, r3
 8007a4e:	6878      	ldr	r0, [r7, #4]
 8007a50:	f000 fc44 	bl	80082dc <USBD_CtlSendData>
              break;
 8007a54:	e06b      	b.n	8007b2e <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007a56:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	da11      	bge.n	8007a82 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007a5e:	7bbb      	ldrb	r3, [r7, #14]
 8007a60:	f003 020f 	and.w	r2, r3, #15
 8007a64:	6879      	ldr	r1, [r7, #4]
 8007a66:	4613      	mov	r3, r2
 8007a68:	009b      	lsls	r3, r3, #2
 8007a6a:	4413      	add	r3, r2
 8007a6c:	009b      	lsls	r3, r3, #2
 8007a6e:	440b      	add	r3, r1
 8007a70:	3323      	adds	r3, #35	@ 0x23
 8007a72:	781b      	ldrb	r3, [r3, #0]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d117      	bne.n	8007aa8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8007a78:	6839      	ldr	r1, [r7, #0]
 8007a7a:	6878      	ldr	r0, [r7, #4]
 8007a7c:	f000 fbb1 	bl	80081e2 <USBD_CtlError>
                  break;
 8007a80:	e055      	b.n	8007b2e <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007a82:	7bbb      	ldrb	r3, [r7, #14]
 8007a84:	f003 020f 	and.w	r2, r3, #15
 8007a88:	6879      	ldr	r1, [r7, #4]
 8007a8a:	4613      	mov	r3, r2
 8007a8c:	009b      	lsls	r3, r3, #2
 8007a8e:	4413      	add	r3, r2
 8007a90:	009b      	lsls	r3, r3, #2
 8007a92:	440b      	add	r3, r1
 8007a94:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007a98:	781b      	ldrb	r3, [r3, #0]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d104      	bne.n	8007aa8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8007a9e:	6839      	ldr	r1, [r7, #0]
 8007aa0:	6878      	ldr	r0, [r7, #4]
 8007aa2:	f000 fb9e 	bl	80081e2 <USBD_CtlError>
                  break;
 8007aa6:	e042      	b.n	8007b2e <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007aa8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	da0b      	bge.n	8007ac8 <USBD_StdEPReq+0x2b4>
 8007ab0:	7bbb      	ldrb	r3, [r7, #14]
 8007ab2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007ab6:	4613      	mov	r3, r2
 8007ab8:	009b      	lsls	r3, r3, #2
 8007aba:	4413      	add	r3, r2
 8007abc:	009b      	lsls	r3, r3, #2
 8007abe:	3310      	adds	r3, #16
 8007ac0:	687a      	ldr	r2, [r7, #4]
 8007ac2:	4413      	add	r3, r2
 8007ac4:	3304      	adds	r3, #4
 8007ac6:	e00b      	b.n	8007ae0 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007ac8:	7bbb      	ldrb	r3, [r7, #14]
 8007aca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007ace:	4613      	mov	r3, r2
 8007ad0:	009b      	lsls	r3, r3, #2
 8007ad2:	4413      	add	r3, r2
 8007ad4:	009b      	lsls	r3, r3, #2
 8007ad6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007ada:	687a      	ldr	r2, [r7, #4]
 8007adc:	4413      	add	r3, r2
 8007ade:	3304      	adds	r3, #4
 8007ae0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007ae2:	7bbb      	ldrb	r3, [r7, #14]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d002      	beq.n	8007aee <USBD_StdEPReq+0x2da>
 8007ae8:	7bbb      	ldrb	r3, [r7, #14]
 8007aea:	2b80      	cmp	r3, #128	@ 0x80
 8007aec:	d103      	bne.n	8007af6 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	2200      	movs	r2, #0
 8007af2:	739a      	strb	r2, [r3, #14]
 8007af4:	e00e      	b.n	8007b14 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007af6:	7bbb      	ldrb	r3, [r7, #14]
 8007af8:	4619      	mov	r1, r3
 8007afa:	6878      	ldr	r0, [r7, #4]
 8007afc:	f003 fca8 	bl	800b450 <USBD_LL_IsStallEP>
 8007b00:	4603      	mov	r3, r0
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d003      	beq.n	8007b0e <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8007b06:	68bb      	ldr	r3, [r7, #8]
 8007b08:	2201      	movs	r2, #1
 8007b0a:	739a      	strb	r2, [r3, #14]
 8007b0c:	e002      	b.n	8007b14 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	2200      	movs	r2, #0
 8007b12:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	330e      	adds	r3, #14
 8007b18:	2202      	movs	r2, #2
 8007b1a:	4619      	mov	r1, r3
 8007b1c:	6878      	ldr	r0, [r7, #4]
 8007b1e:	f000 fbdd 	bl	80082dc <USBD_CtlSendData>
              break;
 8007b22:	e004      	b.n	8007b2e <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8007b24:	6839      	ldr	r1, [r7, #0]
 8007b26:	6878      	ldr	r0, [r7, #4]
 8007b28:	f000 fb5b 	bl	80081e2 <USBD_CtlError>
              break;
 8007b2c:	bf00      	nop
          }
          break;
 8007b2e:	e004      	b.n	8007b3a <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8007b30:	6839      	ldr	r1, [r7, #0]
 8007b32:	6878      	ldr	r0, [r7, #4]
 8007b34:	f000 fb55 	bl	80081e2 <USBD_CtlError>
          break;
 8007b38:	bf00      	nop
      }
      break;
 8007b3a:	e005      	b.n	8007b48 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8007b3c:	6839      	ldr	r1, [r7, #0]
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	f000 fb4f 	bl	80081e2 <USBD_CtlError>
      break;
 8007b44:	e000      	b.n	8007b48 <USBD_StdEPReq+0x334>
      break;
 8007b46:	bf00      	nop
  }

  return ret;
 8007b48:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	3710      	adds	r7, #16
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	bd80      	pop	{r7, pc}
	...

08007b54 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b084      	sub	sp, #16
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
 8007b5c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007b62:	2300      	movs	r3, #0
 8007b64:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007b66:	2300      	movs	r3, #0
 8007b68:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	885b      	ldrh	r3, [r3, #2]
 8007b6e:	0a1b      	lsrs	r3, r3, #8
 8007b70:	b29b      	uxth	r3, r3
 8007b72:	3b01      	subs	r3, #1
 8007b74:	2b06      	cmp	r3, #6
 8007b76:	f200 8128 	bhi.w	8007dca <USBD_GetDescriptor+0x276>
 8007b7a:	a201      	add	r2, pc, #4	@ (adr r2, 8007b80 <USBD_GetDescriptor+0x2c>)
 8007b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b80:	08007b9d 	.word	0x08007b9d
 8007b84:	08007bb5 	.word	0x08007bb5
 8007b88:	08007bf5 	.word	0x08007bf5
 8007b8c:	08007dcb 	.word	0x08007dcb
 8007b90:	08007dcb 	.word	0x08007dcb
 8007b94:	08007d6b 	.word	0x08007d6b
 8007b98:	08007d97 	.word	0x08007d97
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	687a      	ldr	r2, [r7, #4]
 8007ba6:	7c12      	ldrb	r2, [r2, #16]
 8007ba8:	f107 0108 	add.w	r1, r7, #8
 8007bac:	4610      	mov	r0, r2
 8007bae:	4798      	blx	r3
 8007bb0:	60f8      	str	r0, [r7, #12]
      break;
 8007bb2:	e112      	b.n	8007dda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	7c1b      	ldrb	r3, [r3, #16]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d10d      	bne.n	8007bd8 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bc4:	f107 0208 	add.w	r2, r7, #8
 8007bc8:	4610      	mov	r0, r2
 8007bca:	4798      	blx	r3
 8007bcc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	3301      	adds	r3, #1
 8007bd2:	2202      	movs	r2, #2
 8007bd4:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007bd6:	e100      	b.n	8007dda <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007be0:	f107 0208 	add.w	r2, r7, #8
 8007be4:	4610      	mov	r0, r2
 8007be6:	4798      	blx	r3
 8007be8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	3301      	adds	r3, #1
 8007bee:	2202      	movs	r2, #2
 8007bf0:	701a      	strb	r2, [r3, #0]
      break;
 8007bf2:	e0f2      	b.n	8007dda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	885b      	ldrh	r3, [r3, #2]
 8007bf8:	b2db      	uxtb	r3, r3
 8007bfa:	2b05      	cmp	r3, #5
 8007bfc:	f200 80ac 	bhi.w	8007d58 <USBD_GetDescriptor+0x204>
 8007c00:	a201      	add	r2, pc, #4	@ (adr r2, 8007c08 <USBD_GetDescriptor+0xb4>)
 8007c02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c06:	bf00      	nop
 8007c08:	08007c21 	.word	0x08007c21
 8007c0c:	08007c55 	.word	0x08007c55
 8007c10:	08007c89 	.word	0x08007c89
 8007c14:	08007cbd 	.word	0x08007cbd
 8007c18:	08007cf1 	.word	0x08007cf1
 8007c1c:	08007d25 	.word	0x08007d25
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007c26:	685b      	ldr	r3, [r3, #4]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d00b      	beq.n	8007c44 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007c32:	685b      	ldr	r3, [r3, #4]
 8007c34:	687a      	ldr	r2, [r7, #4]
 8007c36:	7c12      	ldrb	r2, [r2, #16]
 8007c38:	f107 0108 	add.w	r1, r7, #8
 8007c3c:	4610      	mov	r0, r2
 8007c3e:	4798      	blx	r3
 8007c40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007c42:	e091      	b.n	8007d68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007c44:	6839      	ldr	r1, [r7, #0]
 8007c46:	6878      	ldr	r0, [r7, #4]
 8007c48:	f000 facb 	bl	80081e2 <USBD_CtlError>
            err++;
 8007c4c:	7afb      	ldrb	r3, [r7, #11]
 8007c4e:	3301      	adds	r3, #1
 8007c50:	72fb      	strb	r3, [r7, #11]
          break;
 8007c52:	e089      	b.n	8007d68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007c5a:	689b      	ldr	r3, [r3, #8]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d00b      	beq.n	8007c78 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007c66:	689b      	ldr	r3, [r3, #8]
 8007c68:	687a      	ldr	r2, [r7, #4]
 8007c6a:	7c12      	ldrb	r2, [r2, #16]
 8007c6c:	f107 0108 	add.w	r1, r7, #8
 8007c70:	4610      	mov	r0, r2
 8007c72:	4798      	blx	r3
 8007c74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007c76:	e077      	b.n	8007d68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007c78:	6839      	ldr	r1, [r7, #0]
 8007c7a:	6878      	ldr	r0, [r7, #4]
 8007c7c:	f000 fab1 	bl	80081e2 <USBD_CtlError>
            err++;
 8007c80:	7afb      	ldrb	r3, [r7, #11]
 8007c82:	3301      	adds	r3, #1
 8007c84:	72fb      	strb	r3, [r7, #11]
          break;
 8007c86:	e06f      	b.n	8007d68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007c8e:	68db      	ldr	r3, [r3, #12]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d00b      	beq.n	8007cac <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007c9a:	68db      	ldr	r3, [r3, #12]
 8007c9c:	687a      	ldr	r2, [r7, #4]
 8007c9e:	7c12      	ldrb	r2, [r2, #16]
 8007ca0:	f107 0108 	add.w	r1, r7, #8
 8007ca4:	4610      	mov	r0, r2
 8007ca6:	4798      	blx	r3
 8007ca8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007caa:	e05d      	b.n	8007d68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007cac:	6839      	ldr	r1, [r7, #0]
 8007cae:	6878      	ldr	r0, [r7, #4]
 8007cb0:	f000 fa97 	bl	80081e2 <USBD_CtlError>
            err++;
 8007cb4:	7afb      	ldrb	r3, [r7, #11]
 8007cb6:	3301      	adds	r3, #1
 8007cb8:	72fb      	strb	r3, [r7, #11]
          break;
 8007cba:	e055      	b.n	8007d68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007cc2:	691b      	ldr	r3, [r3, #16]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d00b      	beq.n	8007ce0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007cce:	691b      	ldr	r3, [r3, #16]
 8007cd0:	687a      	ldr	r2, [r7, #4]
 8007cd2:	7c12      	ldrb	r2, [r2, #16]
 8007cd4:	f107 0108 	add.w	r1, r7, #8
 8007cd8:	4610      	mov	r0, r2
 8007cda:	4798      	blx	r3
 8007cdc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007cde:	e043      	b.n	8007d68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007ce0:	6839      	ldr	r1, [r7, #0]
 8007ce2:	6878      	ldr	r0, [r7, #4]
 8007ce4:	f000 fa7d 	bl	80081e2 <USBD_CtlError>
            err++;
 8007ce8:	7afb      	ldrb	r3, [r7, #11]
 8007cea:	3301      	adds	r3, #1
 8007cec:	72fb      	strb	r3, [r7, #11]
          break;
 8007cee:	e03b      	b.n	8007d68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007cf6:	695b      	ldr	r3, [r3, #20]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d00b      	beq.n	8007d14 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d02:	695b      	ldr	r3, [r3, #20]
 8007d04:	687a      	ldr	r2, [r7, #4]
 8007d06:	7c12      	ldrb	r2, [r2, #16]
 8007d08:	f107 0108 	add.w	r1, r7, #8
 8007d0c:	4610      	mov	r0, r2
 8007d0e:	4798      	blx	r3
 8007d10:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007d12:	e029      	b.n	8007d68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007d14:	6839      	ldr	r1, [r7, #0]
 8007d16:	6878      	ldr	r0, [r7, #4]
 8007d18:	f000 fa63 	bl	80081e2 <USBD_CtlError>
            err++;
 8007d1c:	7afb      	ldrb	r3, [r7, #11]
 8007d1e:	3301      	adds	r3, #1
 8007d20:	72fb      	strb	r3, [r7, #11]
          break;
 8007d22:	e021      	b.n	8007d68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d2a:	699b      	ldr	r3, [r3, #24]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d00b      	beq.n	8007d48 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d36:	699b      	ldr	r3, [r3, #24]
 8007d38:	687a      	ldr	r2, [r7, #4]
 8007d3a:	7c12      	ldrb	r2, [r2, #16]
 8007d3c:	f107 0108 	add.w	r1, r7, #8
 8007d40:	4610      	mov	r0, r2
 8007d42:	4798      	blx	r3
 8007d44:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007d46:	e00f      	b.n	8007d68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007d48:	6839      	ldr	r1, [r7, #0]
 8007d4a:	6878      	ldr	r0, [r7, #4]
 8007d4c:	f000 fa49 	bl	80081e2 <USBD_CtlError>
            err++;
 8007d50:	7afb      	ldrb	r3, [r7, #11]
 8007d52:	3301      	adds	r3, #1
 8007d54:	72fb      	strb	r3, [r7, #11]
          break;
 8007d56:	e007      	b.n	8007d68 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007d58:	6839      	ldr	r1, [r7, #0]
 8007d5a:	6878      	ldr	r0, [r7, #4]
 8007d5c:	f000 fa41 	bl	80081e2 <USBD_CtlError>
          err++;
 8007d60:	7afb      	ldrb	r3, [r7, #11]
 8007d62:	3301      	adds	r3, #1
 8007d64:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8007d66:	bf00      	nop
      }
      break;
 8007d68:	e037      	b.n	8007dda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	7c1b      	ldrb	r3, [r3, #16]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d109      	bne.n	8007d86 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d7a:	f107 0208 	add.w	r2, r7, #8
 8007d7e:	4610      	mov	r0, r2
 8007d80:	4798      	blx	r3
 8007d82:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007d84:	e029      	b.n	8007dda <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007d86:	6839      	ldr	r1, [r7, #0]
 8007d88:	6878      	ldr	r0, [r7, #4]
 8007d8a:	f000 fa2a 	bl	80081e2 <USBD_CtlError>
        err++;
 8007d8e:	7afb      	ldrb	r3, [r7, #11]
 8007d90:	3301      	adds	r3, #1
 8007d92:	72fb      	strb	r3, [r7, #11]
      break;
 8007d94:	e021      	b.n	8007dda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	7c1b      	ldrb	r3, [r3, #16]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d10d      	bne.n	8007dba <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007da6:	f107 0208 	add.w	r2, r7, #8
 8007daa:	4610      	mov	r0, r2
 8007dac:	4798      	blx	r3
 8007dae:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	3301      	adds	r3, #1
 8007db4:	2207      	movs	r2, #7
 8007db6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007db8:	e00f      	b.n	8007dda <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007dba:	6839      	ldr	r1, [r7, #0]
 8007dbc:	6878      	ldr	r0, [r7, #4]
 8007dbe:	f000 fa10 	bl	80081e2 <USBD_CtlError>
        err++;
 8007dc2:	7afb      	ldrb	r3, [r7, #11]
 8007dc4:	3301      	adds	r3, #1
 8007dc6:	72fb      	strb	r3, [r7, #11]
      break;
 8007dc8:	e007      	b.n	8007dda <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8007dca:	6839      	ldr	r1, [r7, #0]
 8007dcc:	6878      	ldr	r0, [r7, #4]
 8007dce:	f000 fa08 	bl	80081e2 <USBD_CtlError>
      err++;
 8007dd2:	7afb      	ldrb	r3, [r7, #11]
 8007dd4:	3301      	adds	r3, #1
 8007dd6:	72fb      	strb	r3, [r7, #11]
      break;
 8007dd8:	bf00      	nop
  }

  if (err != 0U)
 8007dda:	7afb      	ldrb	r3, [r7, #11]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d11e      	bne.n	8007e1e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	88db      	ldrh	r3, [r3, #6]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d016      	beq.n	8007e16 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8007de8:	893b      	ldrh	r3, [r7, #8]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d00e      	beq.n	8007e0c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	88da      	ldrh	r2, [r3, #6]
 8007df2:	893b      	ldrh	r3, [r7, #8]
 8007df4:	4293      	cmp	r3, r2
 8007df6:	bf28      	it	cs
 8007df8:	4613      	movcs	r3, r2
 8007dfa:	b29b      	uxth	r3, r3
 8007dfc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007dfe:	893b      	ldrh	r3, [r7, #8]
 8007e00:	461a      	mov	r2, r3
 8007e02:	68f9      	ldr	r1, [r7, #12]
 8007e04:	6878      	ldr	r0, [r7, #4]
 8007e06:	f000 fa69 	bl	80082dc <USBD_CtlSendData>
 8007e0a:	e009      	b.n	8007e20 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8007e0c:	6839      	ldr	r1, [r7, #0]
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	f000 f9e7 	bl	80081e2 <USBD_CtlError>
 8007e14:	e004      	b.n	8007e20 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8007e16:	6878      	ldr	r0, [r7, #4]
 8007e18:	f000 fac1 	bl	800839e <USBD_CtlSendStatus>
 8007e1c:	e000      	b.n	8007e20 <USBD_GetDescriptor+0x2cc>
    return;
 8007e1e:	bf00      	nop
  }
}
 8007e20:	3710      	adds	r7, #16
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bd80      	pop	{r7, pc}
 8007e26:	bf00      	nop

08007e28 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b084      	sub	sp, #16
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
 8007e30:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	889b      	ldrh	r3, [r3, #4]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d131      	bne.n	8007e9e <USBD_SetAddress+0x76>
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	88db      	ldrh	r3, [r3, #6]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d12d      	bne.n	8007e9e <USBD_SetAddress+0x76>
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	885b      	ldrh	r3, [r3, #2]
 8007e46:	2b7f      	cmp	r3, #127	@ 0x7f
 8007e48:	d829      	bhi.n	8007e9e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	885b      	ldrh	r3, [r3, #2]
 8007e4e:	b2db      	uxtb	r3, r3
 8007e50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e54:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e5c:	b2db      	uxtb	r3, r3
 8007e5e:	2b03      	cmp	r3, #3
 8007e60:	d104      	bne.n	8007e6c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8007e62:	6839      	ldr	r1, [r7, #0]
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	f000 f9bc 	bl	80081e2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e6a:	e01d      	b.n	8007ea8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	7bfa      	ldrb	r2, [r7, #15]
 8007e70:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007e74:	7bfb      	ldrb	r3, [r7, #15]
 8007e76:	4619      	mov	r1, r3
 8007e78:	6878      	ldr	r0, [r7, #4]
 8007e7a:	f003 fb15 	bl	800b4a8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8007e7e:	6878      	ldr	r0, [r7, #4]
 8007e80:	f000 fa8d 	bl	800839e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007e84:	7bfb      	ldrb	r3, [r7, #15]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d004      	beq.n	8007e94 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	2202      	movs	r2, #2
 8007e8e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e92:	e009      	b.n	8007ea8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2201      	movs	r2, #1
 8007e98:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e9c:	e004      	b.n	8007ea8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007e9e:	6839      	ldr	r1, [r7, #0]
 8007ea0:	6878      	ldr	r0, [r7, #4]
 8007ea2:	f000 f99e 	bl	80081e2 <USBD_CtlError>
  }
}
 8007ea6:	bf00      	nop
 8007ea8:	bf00      	nop
 8007eaa:	3710      	adds	r7, #16
 8007eac:	46bd      	mov	sp, r7
 8007eae:	bd80      	pop	{r7, pc}

08007eb0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b084      	sub	sp, #16
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
 8007eb8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007eba:	2300      	movs	r3, #0
 8007ebc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	885b      	ldrh	r3, [r3, #2]
 8007ec2:	b2da      	uxtb	r2, r3
 8007ec4:	4b4e      	ldr	r3, [pc, #312]	@ (8008000 <USBD_SetConfig+0x150>)
 8007ec6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007ec8:	4b4d      	ldr	r3, [pc, #308]	@ (8008000 <USBD_SetConfig+0x150>)
 8007eca:	781b      	ldrb	r3, [r3, #0]
 8007ecc:	2b01      	cmp	r3, #1
 8007ece:	d905      	bls.n	8007edc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8007ed0:	6839      	ldr	r1, [r7, #0]
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f000 f985 	bl	80081e2 <USBD_CtlError>
    return USBD_FAIL;
 8007ed8:	2303      	movs	r3, #3
 8007eda:	e08c      	b.n	8007ff6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ee2:	b2db      	uxtb	r3, r3
 8007ee4:	2b02      	cmp	r3, #2
 8007ee6:	d002      	beq.n	8007eee <USBD_SetConfig+0x3e>
 8007ee8:	2b03      	cmp	r3, #3
 8007eea:	d029      	beq.n	8007f40 <USBD_SetConfig+0x90>
 8007eec:	e075      	b.n	8007fda <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8007eee:	4b44      	ldr	r3, [pc, #272]	@ (8008000 <USBD_SetConfig+0x150>)
 8007ef0:	781b      	ldrb	r3, [r3, #0]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d020      	beq.n	8007f38 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8007ef6:	4b42      	ldr	r3, [pc, #264]	@ (8008000 <USBD_SetConfig+0x150>)
 8007ef8:	781b      	ldrb	r3, [r3, #0]
 8007efa:	461a      	mov	r2, r3
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007f00:	4b3f      	ldr	r3, [pc, #252]	@ (8008000 <USBD_SetConfig+0x150>)
 8007f02:	781b      	ldrb	r3, [r3, #0]
 8007f04:	4619      	mov	r1, r3
 8007f06:	6878      	ldr	r0, [r7, #4]
 8007f08:	f7fe ffcd 	bl	8006ea6 <USBD_SetClassConfig>
 8007f0c:	4603      	mov	r3, r0
 8007f0e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007f10:	7bfb      	ldrb	r3, [r7, #15]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d008      	beq.n	8007f28 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8007f16:	6839      	ldr	r1, [r7, #0]
 8007f18:	6878      	ldr	r0, [r7, #4]
 8007f1a:	f000 f962 	bl	80081e2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2202      	movs	r2, #2
 8007f22:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007f26:	e065      	b.n	8007ff4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007f28:	6878      	ldr	r0, [r7, #4]
 8007f2a:	f000 fa38 	bl	800839e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2203      	movs	r2, #3
 8007f32:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8007f36:	e05d      	b.n	8007ff4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007f38:	6878      	ldr	r0, [r7, #4]
 8007f3a:	f000 fa30 	bl	800839e <USBD_CtlSendStatus>
      break;
 8007f3e:	e059      	b.n	8007ff4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007f40:	4b2f      	ldr	r3, [pc, #188]	@ (8008000 <USBD_SetConfig+0x150>)
 8007f42:	781b      	ldrb	r3, [r3, #0]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d112      	bne.n	8007f6e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2202      	movs	r2, #2
 8007f4c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8007f50:	4b2b      	ldr	r3, [pc, #172]	@ (8008000 <USBD_SetConfig+0x150>)
 8007f52:	781b      	ldrb	r3, [r3, #0]
 8007f54:	461a      	mov	r2, r3
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007f5a:	4b29      	ldr	r3, [pc, #164]	@ (8008000 <USBD_SetConfig+0x150>)
 8007f5c:	781b      	ldrb	r3, [r3, #0]
 8007f5e:	4619      	mov	r1, r3
 8007f60:	6878      	ldr	r0, [r7, #4]
 8007f62:	f7fe ffbc 	bl	8006ede <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8007f66:	6878      	ldr	r0, [r7, #4]
 8007f68:	f000 fa19 	bl	800839e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007f6c:	e042      	b.n	8007ff4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8007f6e:	4b24      	ldr	r3, [pc, #144]	@ (8008000 <USBD_SetConfig+0x150>)
 8007f70:	781b      	ldrb	r3, [r3, #0]
 8007f72:	461a      	mov	r2, r3
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	685b      	ldr	r3, [r3, #4]
 8007f78:	429a      	cmp	r2, r3
 8007f7a:	d02a      	beq.n	8007fd2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	685b      	ldr	r3, [r3, #4]
 8007f80:	b2db      	uxtb	r3, r3
 8007f82:	4619      	mov	r1, r3
 8007f84:	6878      	ldr	r0, [r7, #4]
 8007f86:	f7fe ffaa 	bl	8006ede <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8007f8a:	4b1d      	ldr	r3, [pc, #116]	@ (8008000 <USBD_SetConfig+0x150>)
 8007f8c:	781b      	ldrb	r3, [r3, #0]
 8007f8e:	461a      	mov	r2, r3
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007f94:	4b1a      	ldr	r3, [pc, #104]	@ (8008000 <USBD_SetConfig+0x150>)
 8007f96:	781b      	ldrb	r3, [r3, #0]
 8007f98:	4619      	mov	r1, r3
 8007f9a:	6878      	ldr	r0, [r7, #4]
 8007f9c:	f7fe ff83 	bl	8006ea6 <USBD_SetClassConfig>
 8007fa0:	4603      	mov	r3, r0
 8007fa2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8007fa4:	7bfb      	ldrb	r3, [r7, #15]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d00f      	beq.n	8007fca <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8007faa:	6839      	ldr	r1, [r7, #0]
 8007fac:	6878      	ldr	r0, [r7, #4]
 8007fae:	f000 f918 	bl	80081e2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	685b      	ldr	r3, [r3, #4]
 8007fb6:	b2db      	uxtb	r3, r3
 8007fb8:	4619      	mov	r1, r3
 8007fba:	6878      	ldr	r0, [r7, #4]
 8007fbc:	f7fe ff8f 	bl	8006ede <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2202      	movs	r2, #2
 8007fc4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8007fc8:	e014      	b.n	8007ff4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007fca:	6878      	ldr	r0, [r7, #4]
 8007fcc:	f000 f9e7 	bl	800839e <USBD_CtlSendStatus>
      break;
 8007fd0:	e010      	b.n	8007ff4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007fd2:	6878      	ldr	r0, [r7, #4]
 8007fd4:	f000 f9e3 	bl	800839e <USBD_CtlSendStatus>
      break;
 8007fd8:	e00c      	b.n	8007ff4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8007fda:	6839      	ldr	r1, [r7, #0]
 8007fdc:	6878      	ldr	r0, [r7, #4]
 8007fde:	f000 f900 	bl	80081e2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007fe2:	4b07      	ldr	r3, [pc, #28]	@ (8008000 <USBD_SetConfig+0x150>)
 8007fe4:	781b      	ldrb	r3, [r3, #0]
 8007fe6:	4619      	mov	r1, r3
 8007fe8:	6878      	ldr	r0, [r7, #4]
 8007fea:	f7fe ff78 	bl	8006ede <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8007fee:	2303      	movs	r3, #3
 8007ff0:	73fb      	strb	r3, [r7, #15]
      break;
 8007ff2:	bf00      	nop
  }

  return ret;
 8007ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	3710      	adds	r7, #16
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bd80      	pop	{r7, pc}
 8007ffe:	bf00      	nop
 8008000:	20000504 	.word	0x20000504

08008004 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008004:	b580      	push	{r7, lr}
 8008006:	b082      	sub	sp, #8
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
 800800c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	88db      	ldrh	r3, [r3, #6]
 8008012:	2b01      	cmp	r3, #1
 8008014:	d004      	beq.n	8008020 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008016:	6839      	ldr	r1, [r7, #0]
 8008018:	6878      	ldr	r0, [r7, #4]
 800801a:	f000 f8e2 	bl	80081e2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800801e:	e023      	b.n	8008068 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008026:	b2db      	uxtb	r3, r3
 8008028:	2b02      	cmp	r3, #2
 800802a:	dc02      	bgt.n	8008032 <USBD_GetConfig+0x2e>
 800802c:	2b00      	cmp	r3, #0
 800802e:	dc03      	bgt.n	8008038 <USBD_GetConfig+0x34>
 8008030:	e015      	b.n	800805e <USBD_GetConfig+0x5a>
 8008032:	2b03      	cmp	r3, #3
 8008034:	d00b      	beq.n	800804e <USBD_GetConfig+0x4a>
 8008036:	e012      	b.n	800805e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2200      	movs	r2, #0
 800803c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	3308      	adds	r3, #8
 8008042:	2201      	movs	r2, #1
 8008044:	4619      	mov	r1, r3
 8008046:	6878      	ldr	r0, [r7, #4]
 8008048:	f000 f948 	bl	80082dc <USBD_CtlSendData>
        break;
 800804c:	e00c      	b.n	8008068 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	3304      	adds	r3, #4
 8008052:	2201      	movs	r2, #1
 8008054:	4619      	mov	r1, r3
 8008056:	6878      	ldr	r0, [r7, #4]
 8008058:	f000 f940 	bl	80082dc <USBD_CtlSendData>
        break;
 800805c:	e004      	b.n	8008068 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800805e:	6839      	ldr	r1, [r7, #0]
 8008060:	6878      	ldr	r0, [r7, #4]
 8008062:	f000 f8be 	bl	80081e2 <USBD_CtlError>
        break;
 8008066:	bf00      	nop
}
 8008068:	bf00      	nop
 800806a:	3708      	adds	r7, #8
 800806c:	46bd      	mov	sp, r7
 800806e:	bd80      	pop	{r7, pc}

08008070 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008070:	b580      	push	{r7, lr}
 8008072:	b082      	sub	sp, #8
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
 8008078:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008080:	b2db      	uxtb	r3, r3
 8008082:	3b01      	subs	r3, #1
 8008084:	2b02      	cmp	r3, #2
 8008086:	d81e      	bhi.n	80080c6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	88db      	ldrh	r3, [r3, #6]
 800808c:	2b02      	cmp	r3, #2
 800808e:	d004      	beq.n	800809a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008090:	6839      	ldr	r1, [r7, #0]
 8008092:	6878      	ldr	r0, [r7, #4]
 8008094:	f000 f8a5 	bl	80081e2 <USBD_CtlError>
        break;
 8008098:	e01a      	b.n	80080d0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	2201      	movs	r2, #1
 800809e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d005      	beq.n	80080b6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	68db      	ldr	r3, [r3, #12]
 80080ae:	f043 0202 	orr.w	r2, r3, #2
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	330c      	adds	r3, #12
 80080ba:	2202      	movs	r2, #2
 80080bc:	4619      	mov	r1, r3
 80080be:	6878      	ldr	r0, [r7, #4]
 80080c0:	f000 f90c 	bl	80082dc <USBD_CtlSendData>
      break;
 80080c4:	e004      	b.n	80080d0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80080c6:	6839      	ldr	r1, [r7, #0]
 80080c8:	6878      	ldr	r0, [r7, #4]
 80080ca:	f000 f88a 	bl	80081e2 <USBD_CtlError>
      break;
 80080ce:	bf00      	nop
  }
}
 80080d0:	bf00      	nop
 80080d2:	3708      	adds	r7, #8
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bd80      	pop	{r7, pc}

080080d8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b082      	sub	sp, #8
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
 80080e0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	885b      	ldrh	r3, [r3, #2]
 80080e6:	2b01      	cmp	r3, #1
 80080e8:	d107      	bne.n	80080fa <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2201      	movs	r2, #1
 80080ee:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80080f2:	6878      	ldr	r0, [r7, #4]
 80080f4:	f000 f953 	bl	800839e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80080f8:	e013      	b.n	8008122 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	885b      	ldrh	r3, [r3, #2]
 80080fe:	2b02      	cmp	r3, #2
 8008100:	d10b      	bne.n	800811a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	889b      	ldrh	r3, [r3, #4]
 8008106:	0a1b      	lsrs	r3, r3, #8
 8008108:	b29b      	uxth	r3, r3
 800810a:	b2da      	uxtb	r2, r3
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008112:	6878      	ldr	r0, [r7, #4]
 8008114:	f000 f943 	bl	800839e <USBD_CtlSendStatus>
}
 8008118:	e003      	b.n	8008122 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800811a:	6839      	ldr	r1, [r7, #0]
 800811c:	6878      	ldr	r0, [r7, #4]
 800811e:	f000 f860 	bl	80081e2 <USBD_CtlError>
}
 8008122:	bf00      	nop
 8008124:	3708      	adds	r7, #8
 8008126:	46bd      	mov	sp, r7
 8008128:	bd80      	pop	{r7, pc}

0800812a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800812a:	b580      	push	{r7, lr}
 800812c:	b082      	sub	sp, #8
 800812e:	af00      	add	r7, sp, #0
 8008130:	6078      	str	r0, [r7, #4]
 8008132:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800813a:	b2db      	uxtb	r3, r3
 800813c:	3b01      	subs	r3, #1
 800813e:	2b02      	cmp	r3, #2
 8008140:	d80b      	bhi.n	800815a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	885b      	ldrh	r3, [r3, #2]
 8008146:	2b01      	cmp	r3, #1
 8008148:	d10c      	bne.n	8008164 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2200      	movs	r2, #0
 800814e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008152:	6878      	ldr	r0, [r7, #4]
 8008154:	f000 f923 	bl	800839e <USBD_CtlSendStatus>
      }
      break;
 8008158:	e004      	b.n	8008164 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800815a:	6839      	ldr	r1, [r7, #0]
 800815c:	6878      	ldr	r0, [r7, #4]
 800815e:	f000 f840 	bl	80081e2 <USBD_CtlError>
      break;
 8008162:	e000      	b.n	8008166 <USBD_ClrFeature+0x3c>
      break;
 8008164:	bf00      	nop
  }
}
 8008166:	bf00      	nop
 8008168:	3708      	adds	r7, #8
 800816a:	46bd      	mov	sp, r7
 800816c:	bd80      	pop	{r7, pc}

0800816e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800816e:	b580      	push	{r7, lr}
 8008170:	b084      	sub	sp, #16
 8008172:	af00      	add	r7, sp, #0
 8008174:	6078      	str	r0, [r7, #4]
 8008176:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	781a      	ldrb	r2, [r3, #0]
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	3301      	adds	r3, #1
 8008188:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	781a      	ldrb	r2, [r3, #0]
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	3301      	adds	r3, #1
 8008196:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008198:	68f8      	ldr	r0, [r7, #12]
 800819a:	f7ff fa3d 	bl	8007618 <SWAPBYTE>
 800819e:	4603      	mov	r3, r0
 80081a0:	461a      	mov	r2, r3
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	3301      	adds	r3, #1
 80081aa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	3301      	adds	r3, #1
 80081b0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80081b2:	68f8      	ldr	r0, [r7, #12]
 80081b4:	f7ff fa30 	bl	8007618 <SWAPBYTE>
 80081b8:	4603      	mov	r3, r0
 80081ba:	461a      	mov	r2, r3
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	3301      	adds	r3, #1
 80081c4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	3301      	adds	r3, #1
 80081ca:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80081cc:	68f8      	ldr	r0, [r7, #12]
 80081ce:	f7ff fa23 	bl	8007618 <SWAPBYTE>
 80081d2:	4603      	mov	r3, r0
 80081d4:	461a      	mov	r2, r3
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	80da      	strh	r2, [r3, #6]
}
 80081da:	bf00      	nop
 80081dc:	3710      	adds	r7, #16
 80081de:	46bd      	mov	sp, r7
 80081e0:	bd80      	pop	{r7, pc}

080081e2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80081e2:	b580      	push	{r7, lr}
 80081e4:	b082      	sub	sp, #8
 80081e6:	af00      	add	r7, sp, #0
 80081e8:	6078      	str	r0, [r7, #4]
 80081ea:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80081ec:	2180      	movs	r1, #128	@ 0x80
 80081ee:	6878      	ldr	r0, [r7, #4]
 80081f0:	f003 f8f0 	bl	800b3d4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80081f4:	2100      	movs	r1, #0
 80081f6:	6878      	ldr	r0, [r7, #4]
 80081f8:	f003 f8ec 	bl	800b3d4 <USBD_LL_StallEP>
}
 80081fc:	bf00      	nop
 80081fe:	3708      	adds	r7, #8
 8008200:	46bd      	mov	sp, r7
 8008202:	bd80      	pop	{r7, pc}

08008204 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008204:	b580      	push	{r7, lr}
 8008206:	b086      	sub	sp, #24
 8008208:	af00      	add	r7, sp, #0
 800820a:	60f8      	str	r0, [r7, #12]
 800820c:	60b9      	str	r1, [r7, #8]
 800820e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008210:	2300      	movs	r3, #0
 8008212:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d042      	beq.n	80082a0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800821e:	6938      	ldr	r0, [r7, #16]
 8008220:	f000 f842 	bl	80082a8 <USBD_GetLen>
 8008224:	4603      	mov	r3, r0
 8008226:	3301      	adds	r3, #1
 8008228:	005b      	lsls	r3, r3, #1
 800822a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800822e:	d808      	bhi.n	8008242 <USBD_GetString+0x3e>
 8008230:	6938      	ldr	r0, [r7, #16]
 8008232:	f000 f839 	bl	80082a8 <USBD_GetLen>
 8008236:	4603      	mov	r3, r0
 8008238:	3301      	adds	r3, #1
 800823a:	b29b      	uxth	r3, r3
 800823c:	005b      	lsls	r3, r3, #1
 800823e:	b29a      	uxth	r2, r3
 8008240:	e001      	b.n	8008246 <USBD_GetString+0x42>
 8008242:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800824a:	7dfb      	ldrb	r3, [r7, #23]
 800824c:	68ba      	ldr	r2, [r7, #8]
 800824e:	4413      	add	r3, r2
 8008250:	687a      	ldr	r2, [r7, #4]
 8008252:	7812      	ldrb	r2, [r2, #0]
 8008254:	701a      	strb	r2, [r3, #0]
  idx++;
 8008256:	7dfb      	ldrb	r3, [r7, #23]
 8008258:	3301      	adds	r3, #1
 800825a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800825c:	7dfb      	ldrb	r3, [r7, #23]
 800825e:	68ba      	ldr	r2, [r7, #8]
 8008260:	4413      	add	r3, r2
 8008262:	2203      	movs	r2, #3
 8008264:	701a      	strb	r2, [r3, #0]
  idx++;
 8008266:	7dfb      	ldrb	r3, [r7, #23]
 8008268:	3301      	adds	r3, #1
 800826a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800826c:	e013      	b.n	8008296 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800826e:	7dfb      	ldrb	r3, [r7, #23]
 8008270:	68ba      	ldr	r2, [r7, #8]
 8008272:	4413      	add	r3, r2
 8008274:	693a      	ldr	r2, [r7, #16]
 8008276:	7812      	ldrb	r2, [r2, #0]
 8008278:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800827a:	693b      	ldr	r3, [r7, #16]
 800827c:	3301      	adds	r3, #1
 800827e:	613b      	str	r3, [r7, #16]
    idx++;
 8008280:	7dfb      	ldrb	r3, [r7, #23]
 8008282:	3301      	adds	r3, #1
 8008284:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008286:	7dfb      	ldrb	r3, [r7, #23]
 8008288:	68ba      	ldr	r2, [r7, #8]
 800828a:	4413      	add	r3, r2
 800828c:	2200      	movs	r2, #0
 800828e:	701a      	strb	r2, [r3, #0]
    idx++;
 8008290:	7dfb      	ldrb	r3, [r7, #23]
 8008292:	3301      	adds	r3, #1
 8008294:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008296:	693b      	ldr	r3, [r7, #16]
 8008298:	781b      	ldrb	r3, [r3, #0]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d1e7      	bne.n	800826e <USBD_GetString+0x6a>
 800829e:	e000      	b.n	80082a2 <USBD_GetString+0x9e>
    return;
 80082a0:	bf00      	nop
  }
}
 80082a2:	3718      	adds	r7, #24
 80082a4:	46bd      	mov	sp, r7
 80082a6:	bd80      	pop	{r7, pc}

080082a8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80082a8:	b480      	push	{r7}
 80082aa:	b085      	sub	sp, #20
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80082b0:	2300      	movs	r3, #0
 80082b2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80082b8:	e005      	b.n	80082c6 <USBD_GetLen+0x1e>
  {
    len++;
 80082ba:	7bfb      	ldrb	r3, [r7, #15]
 80082bc:	3301      	adds	r3, #1
 80082be:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	3301      	adds	r3, #1
 80082c4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80082c6:	68bb      	ldr	r3, [r7, #8]
 80082c8:	781b      	ldrb	r3, [r3, #0]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d1f5      	bne.n	80082ba <USBD_GetLen+0x12>
  }

  return len;
 80082ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80082d0:	4618      	mov	r0, r3
 80082d2:	3714      	adds	r7, #20
 80082d4:	46bd      	mov	sp, r7
 80082d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082da:	4770      	bx	lr

080082dc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80082dc:	b580      	push	{r7, lr}
 80082de:	b084      	sub	sp, #16
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	60f8      	str	r0, [r7, #12]
 80082e4:	60b9      	str	r1, [r7, #8]
 80082e6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	2202      	movs	r2, #2
 80082ec:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	687a      	ldr	r2, [r7, #4]
 80082f4:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	68ba      	ldr	r2, [r7, #8]
 80082fa:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	687a      	ldr	r2, [r7, #4]
 8008300:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	68ba      	ldr	r2, [r7, #8]
 8008306:	2100      	movs	r1, #0
 8008308:	68f8      	ldr	r0, [r7, #12]
 800830a:	f003 f8ec 	bl	800b4e6 <USBD_LL_Transmit>

  return USBD_OK;
 800830e:	2300      	movs	r3, #0
}
 8008310:	4618      	mov	r0, r3
 8008312:	3710      	adds	r7, #16
 8008314:	46bd      	mov	sp, r7
 8008316:	bd80      	pop	{r7, pc}

08008318 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b084      	sub	sp, #16
 800831c:	af00      	add	r7, sp, #0
 800831e:	60f8      	str	r0, [r7, #12]
 8008320:	60b9      	str	r1, [r7, #8]
 8008322:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	68ba      	ldr	r2, [r7, #8]
 8008328:	2100      	movs	r1, #0
 800832a:	68f8      	ldr	r0, [r7, #12]
 800832c:	f003 f8db 	bl	800b4e6 <USBD_LL_Transmit>

  return USBD_OK;
 8008330:	2300      	movs	r3, #0
}
 8008332:	4618      	mov	r0, r3
 8008334:	3710      	adds	r7, #16
 8008336:	46bd      	mov	sp, r7
 8008338:	bd80      	pop	{r7, pc}

0800833a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800833a:	b580      	push	{r7, lr}
 800833c:	b084      	sub	sp, #16
 800833e:	af00      	add	r7, sp, #0
 8008340:	60f8      	str	r0, [r7, #12]
 8008342:	60b9      	str	r1, [r7, #8]
 8008344:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	2203      	movs	r2, #3
 800834a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	687a      	ldr	r2, [r7, #4]
 8008352:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	68ba      	ldr	r2, [r7, #8]
 800835a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	687a      	ldr	r2, [r7, #4]
 8008362:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	68ba      	ldr	r2, [r7, #8]
 800836a:	2100      	movs	r1, #0
 800836c:	68f8      	ldr	r0, [r7, #12]
 800836e:	f003 f8db 	bl	800b528 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008372:	2300      	movs	r3, #0
}
 8008374:	4618      	mov	r0, r3
 8008376:	3710      	adds	r7, #16
 8008378:	46bd      	mov	sp, r7
 800837a:	bd80      	pop	{r7, pc}

0800837c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800837c:	b580      	push	{r7, lr}
 800837e:	b084      	sub	sp, #16
 8008380:	af00      	add	r7, sp, #0
 8008382:	60f8      	str	r0, [r7, #12]
 8008384:	60b9      	str	r1, [r7, #8]
 8008386:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	68ba      	ldr	r2, [r7, #8]
 800838c:	2100      	movs	r1, #0
 800838e:	68f8      	ldr	r0, [r7, #12]
 8008390:	f003 f8ca 	bl	800b528 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008394:	2300      	movs	r3, #0
}
 8008396:	4618      	mov	r0, r3
 8008398:	3710      	adds	r7, #16
 800839a:	46bd      	mov	sp, r7
 800839c:	bd80      	pop	{r7, pc}

0800839e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800839e:	b580      	push	{r7, lr}
 80083a0:	b082      	sub	sp, #8
 80083a2:	af00      	add	r7, sp, #0
 80083a4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2204      	movs	r2, #4
 80083aa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80083ae:	2300      	movs	r3, #0
 80083b0:	2200      	movs	r2, #0
 80083b2:	2100      	movs	r1, #0
 80083b4:	6878      	ldr	r0, [r7, #4]
 80083b6:	f003 f896 	bl	800b4e6 <USBD_LL_Transmit>

  return USBD_OK;
 80083ba:	2300      	movs	r3, #0
}
 80083bc:	4618      	mov	r0, r3
 80083be:	3708      	adds	r7, #8
 80083c0:	46bd      	mov	sp, r7
 80083c2:	bd80      	pop	{r7, pc}

080083c4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b082      	sub	sp, #8
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2205      	movs	r2, #5
 80083d0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80083d4:	2300      	movs	r3, #0
 80083d6:	2200      	movs	r2, #0
 80083d8:	2100      	movs	r1, #0
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f003 f8a4 	bl	800b528 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80083e0:	2300      	movs	r3, #0
}
 80083e2:	4618      	mov	r0, r3
 80083e4:	3708      	adds	r7, #8
 80083e6:	46bd      	mov	sp, r7
 80083e8:	bd80      	pop	{r7, pc}

080083ea <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80083ea:	b480      	push	{r7}
 80083ec:	b085      	sub	sp, #20
 80083ee:	af00      	add	r7, sp, #0
 80083f0:	4603      	mov	r3, r0
 80083f2:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80083f4:	2300      	movs	r3, #0
 80083f6:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80083f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80083fc:	2b84      	cmp	r3, #132	@ 0x84
 80083fe:	d005      	beq.n	800840c <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8008400:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	4413      	add	r3, r2
 8008408:	3303      	adds	r3, #3
 800840a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800840c:	68fb      	ldr	r3, [r7, #12]
}
 800840e:	4618      	mov	r0, r3
 8008410:	3714      	adds	r7, #20
 8008412:	46bd      	mov	sp, r7
 8008414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008418:	4770      	bx	lr

0800841a <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800841a:	b480      	push	{r7}
 800841c:	b083      	sub	sp, #12
 800841e:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008420:	f3ef 8305 	mrs	r3, IPSR
 8008424:	607b      	str	r3, [r7, #4]
  return(result);
 8008426:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8008428:	2b00      	cmp	r3, #0
 800842a:	bf14      	ite	ne
 800842c:	2301      	movne	r3, #1
 800842e:	2300      	moveq	r3, #0
 8008430:	b2db      	uxtb	r3, r3
}
 8008432:	4618      	mov	r0, r3
 8008434:	370c      	adds	r7, #12
 8008436:	46bd      	mov	sp, r7
 8008438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843c:	4770      	bx	lr

0800843e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800843e:	b580      	push	{r7, lr}
 8008440:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008442:	f001 f93f 	bl	80096c4 <vTaskStartScheduler>
  
  return osOK;
 8008446:	2300      	movs	r3, #0
}
 8008448:	4618      	mov	r0, r3
 800844a:	bd80      	pop	{r7, pc}

0800844c <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800844c:	b580      	push	{r7, lr}
 800844e:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8008450:	f7ff ffe3 	bl	800841a <inHandlerMode>
 8008454:	4603      	mov	r3, r0
 8008456:	2b00      	cmp	r3, #0
 8008458:	d003      	beq.n	8008462 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800845a:	f001 fa59 	bl	8009910 <xTaskGetTickCountFromISR>
 800845e:	4603      	mov	r3, r0
 8008460:	e002      	b.n	8008468 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8008462:	f001 fa45 	bl	80098f0 <xTaskGetTickCount>
 8008466:	4603      	mov	r3, r0
  }
}
 8008468:	4618      	mov	r0, r3
 800846a:	bd80      	pop	{r7, pc}

0800846c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800846c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800846e:	b089      	sub	sp, #36	@ 0x24
 8008470:	af04      	add	r7, sp, #16
 8008472:	6078      	str	r0, [r7, #4]
 8008474:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	695b      	ldr	r3, [r3, #20]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d020      	beq.n	80084c0 <osThreadCreate+0x54>
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	699b      	ldr	r3, [r3, #24]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d01c      	beq.n	80084c0 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	685c      	ldr	r4, [r3, #4]
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	691e      	ldr	r6, [r3, #16]
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008498:	4618      	mov	r0, r3
 800849a:	f7ff ffa6 	bl	80083ea <makeFreeRtosPriority>
 800849e:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	695b      	ldr	r3, [r3, #20]
 80084a4:	687a      	ldr	r2, [r7, #4]
 80084a6:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80084a8:	9202      	str	r2, [sp, #8]
 80084aa:	9301      	str	r3, [sp, #4]
 80084ac:	9100      	str	r1, [sp, #0]
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	4632      	mov	r2, r6
 80084b2:	4629      	mov	r1, r5
 80084b4:	4620      	mov	r0, r4
 80084b6:	f000 ff1f 	bl	80092f8 <xTaskCreateStatic>
 80084ba:	4603      	mov	r3, r0
 80084bc:	60fb      	str	r3, [r7, #12]
 80084be:	e01c      	b.n	80084fa <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	685c      	ldr	r4, [r3, #4]
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80084cc:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80084d4:	4618      	mov	r0, r3
 80084d6:	f7ff ff88 	bl	80083ea <makeFreeRtosPriority>
 80084da:	4602      	mov	r2, r0
 80084dc:	f107 030c 	add.w	r3, r7, #12
 80084e0:	9301      	str	r3, [sp, #4]
 80084e2:	9200      	str	r2, [sp, #0]
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	4632      	mov	r2, r6
 80084e8:	4629      	mov	r1, r5
 80084ea:	4620      	mov	r0, r4
 80084ec:	f000 ff64 	bl	80093b8 <xTaskCreate>
 80084f0:	4603      	mov	r3, r0
 80084f2:	2b01      	cmp	r3, #1
 80084f4:	d001      	beq.n	80084fa <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80084f6:	2300      	movs	r3, #0
 80084f8:	e000      	b.n	80084fc <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80084fa:	68fb      	ldr	r3, [r7, #12]
}
 80084fc:	4618      	mov	r0, r3
 80084fe:	3714      	adds	r7, #20
 8008500:	46bd      	mov	sp, r7
 8008502:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008504 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8008504:	b580      	push	{r7, lr}
 8008506:	b084      	sub	sp, #16
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	2b00      	cmp	r3, #0
 8008514:	d001      	beq.n	800851a <osDelay+0x16>
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	e000      	b.n	800851c <osDelay+0x18>
 800851a:	2301      	movs	r3, #1
 800851c:	4618      	mov	r0, r3
 800851e:	f001 f89b 	bl	8009658 <vTaskDelay>
  
  return osOK;
 8008522:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008524:	4618      	mov	r0, r3
 8008526:	3710      	adds	r7, #16
 8008528:	46bd      	mov	sp, r7
 800852a:	bd80      	pop	{r7, pc}

0800852c <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800852c:	b590      	push	{r4, r7, lr}
 800852e:	b085      	sub	sp, #20
 8008530:	af02      	add	r7, sp, #8
 8008532:	6078      	str	r0, [r7, #4]
 8008534:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	689b      	ldr	r3, [r3, #8]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d011      	beq.n	8008562 <osMessageCreate+0x36>
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	68db      	ldr	r3, [r3, #12]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d00d      	beq.n	8008562 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6818      	ldr	r0, [r3, #0]
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6859      	ldr	r1, [r3, #4]
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	689a      	ldr	r2, [r3, #8]
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	68db      	ldr	r3, [r3, #12]
 8008556:	2400      	movs	r4, #0
 8008558:	9400      	str	r4, [sp, #0]
 800855a:	f000 f9e1 	bl	8008920 <xQueueGenericCreateStatic>
 800855e:	4603      	mov	r3, r0
 8008560:	e008      	b.n	8008574 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	6818      	ldr	r0, [r3, #0]
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	685b      	ldr	r3, [r3, #4]
 800856a:	2200      	movs	r2, #0
 800856c:	4619      	mov	r1, r3
 800856e:	f000 fa54 	bl	8008a1a <xQueueGenericCreate>
 8008572:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8008574:	4618      	mov	r0, r3
 8008576:	370c      	adds	r7, #12
 8008578:	46bd      	mov	sp, r7
 800857a:	bd90      	pop	{r4, r7, pc}

0800857c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b086      	sub	sp, #24
 8008580:	af00      	add	r7, sp, #0
 8008582:	60f8      	str	r0, [r7, #12]
 8008584:	60b9      	str	r1, [r7, #8]
 8008586:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8008588:	2300      	movs	r3, #0
 800858a:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8008590:	697b      	ldr	r3, [r7, #20]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d101      	bne.n	800859a <osMessagePut+0x1e>
    ticks = 1;
 8008596:	2301      	movs	r3, #1
 8008598:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800859a:	f7ff ff3e 	bl	800841a <inHandlerMode>
 800859e:	4603      	mov	r3, r0
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d018      	beq.n	80085d6 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 80085a4:	f107 0210 	add.w	r2, r7, #16
 80085a8:	f107 0108 	add.w	r1, r7, #8
 80085ac:	2300      	movs	r3, #0
 80085ae:	68f8      	ldr	r0, [r7, #12]
 80085b0:	f000 fb90 	bl	8008cd4 <xQueueGenericSendFromISR>
 80085b4:	4603      	mov	r3, r0
 80085b6:	2b01      	cmp	r3, #1
 80085b8:	d001      	beq.n	80085be <osMessagePut+0x42>
      return osErrorOS;
 80085ba:	23ff      	movs	r3, #255	@ 0xff
 80085bc:	e018      	b.n	80085f0 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80085be:	693b      	ldr	r3, [r7, #16]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d014      	beq.n	80085ee <osMessagePut+0x72>
 80085c4:	4b0c      	ldr	r3, [pc, #48]	@ (80085f8 <osMessagePut+0x7c>)
 80085c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80085ca:	601a      	str	r2, [r3, #0]
 80085cc:	f3bf 8f4f 	dsb	sy
 80085d0:	f3bf 8f6f 	isb	sy
 80085d4:	e00b      	b.n	80085ee <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 80085d6:	f107 0108 	add.w	r1, r7, #8
 80085da:	2300      	movs	r3, #0
 80085dc:	697a      	ldr	r2, [r7, #20]
 80085de:	68f8      	ldr	r0, [r7, #12]
 80085e0:	f000 fa76 	bl	8008ad0 <xQueueGenericSend>
 80085e4:	4603      	mov	r3, r0
 80085e6:	2b01      	cmp	r3, #1
 80085e8:	d001      	beq.n	80085ee <osMessagePut+0x72>
      return osErrorOS;
 80085ea:	23ff      	movs	r3, #255	@ 0xff
 80085ec:	e000      	b.n	80085f0 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 80085ee:	2300      	movs	r3, #0
}
 80085f0:	4618      	mov	r0, r3
 80085f2:	3718      	adds	r7, #24
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}
 80085f8:	e000ed04 	.word	0xe000ed04

080085fc <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 80085fc:	b590      	push	{r4, r7, lr}
 80085fe:	b08b      	sub	sp, #44	@ 0x2c
 8008600:	af00      	add	r7, sp, #0
 8008602:	60f8      	str	r0, [r7, #12]
 8008604:	60b9      	str	r1, [r7, #8]
 8008606:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8008608:	68bb      	ldr	r3, [r7, #8]
 800860a:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800860c:	2300      	movs	r3, #0
 800860e:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8008610:	68bb      	ldr	r3, [r7, #8]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d10a      	bne.n	800862c <osMessageGet+0x30>
    event.status = osErrorParameter;
 8008616:	2380      	movs	r3, #128	@ 0x80
 8008618:	617b      	str	r3, [r7, #20]
    return event;
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	461c      	mov	r4, r3
 800861e:	f107 0314 	add.w	r3, r7, #20
 8008622:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008626:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800862a:	e054      	b.n	80086d6 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800862c:	2300      	movs	r3, #0
 800862e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8008630:	2300      	movs	r3, #0
 8008632:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	f1b3 3fff 	cmp.w	r3, #4294967295
 800863a:	d103      	bne.n	8008644 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800863c:	f04f 33ff 	mov.w	r3, #4294967295
 8008640:	627b      	str	r3, [r7, #36]	@ 0x24
 8008642:	e009      	b.n	8008658 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d006      	beq.n	8008658 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800864e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008650:	2b00      	cmp	r3, #0
 8008652:	d101      	bne.n	8008658 <osMessageGet+0x5c>
      ticks = 1;
 8008654:	2301      	movs	r3, #1
 8008656:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8008658:	f7ff fedf 	bl	800841a <inHandlerMode>
 800865c:	4603      	mov	r3, r0
 800865e:	2b00      	cmp	r3, #0
 8008660:	d01c      	beq.n	800869c <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8008662:	f107 0220 	add.w	r2, r7, #32
 8008666:	f107 0314 	add.w	r3, r7, #20
 800866a:	3304      	adds	r3, #4
 800866c:	4619      	mov	r1, r3
 800866e:	68b8      	ldr	r0, [r7, #8]
 8008670:	f000 fcb0 	bl	8008fd4 <xQueueReceiveFromISR>
 8008674:	4603      	mov	r3, r0
 8008676:	2b01      	cmp	r3, #1
 8008678:	d102      	bne.n	8008680 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800867a:	2310      	movs	r3, #16
 800867c:	617b      	str	r3, [r7, #20]
 800867e:	e001      	b.n	8008684 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8008680:	2300      	movs	r3, #0
 8008682:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8008684:	6a3b      	ldr	r3, [r7, #32]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d01d      	beq.n	80086c6 <osMessageGet+0xca>
 800868a:	4b15      	ldr	r3, [pc, #84]	@ (80086e0 <osMessageGet+0xe4>)
 800868c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008690:	601a      	str	r2, [r3, #0]
 8008692:	f3bf 8f4f 	dsb	sy
 8008696:	f3bf 8f6f 	isb	sy
 800869a:	e014      	b.n	80086c6 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800869c:	f107 0314 	add.w	r3, r7, #20
 80086a0:	3304      	adds	r3, #4
 80086a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80086a4:	4619      	mov	r1, r3
 80086a6:	68b8      	ldr	r0, [r7, #8]
 80086a8:	f000 fbb2 	bl	8008e10 <xQueueReceive>
 80086ac:	4603      	mov	r3, r0
 80086ae:	2b01      	cmp	r3, #1
 80086b0:	d102      	bne.n	80086b8 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 80086b2:	2310      	movs	r3, #16
 80086b4:	617b      	str	r3, [r7, #20]
 80086b6:	e006      	b.n	80086c6 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 80086b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d101      	bne.n	80086c2 <osMessageGet+0xc6>
 80086be:	2300      	movs	r3, #0
 80086c0:	e000      	b.n	80086c4 <osMessageGet+0xc8>
 80086c2:	2340      	movs	r3, #64	@ 0x40
 80086c4:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	461c      	mov	r4, r3
 80086ca:	f107 0314 	add.w	r3, r7, #20
 80086ce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80086d2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80086d6:	68f8      	ldr	r0, [r7, #12]
 80086d8:	372c      	adds	r7, #44	@ 0x2c
 80086da:	46bd      	mov	sp, r7
 80086dc:	bd90      	pop	{r4, r7, pc}
 80086de:	bf00      	nop
 80086e0:	e000ed04 	.word	0xe000ed04

080086e4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80086e4:	b480      	push	{r7}
 80086e6:	b083      	sub	sp, #12
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	f103 0208 	add.w	r2, r3, #8
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	f04f 32ff 	mov.w	r2, #4294967295
 80086fc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	f103 0208 	add.w	r2, r3, #8
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	f103 0208 	add.w	r2, r3, #8
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	2200      	movs	r2, #0
 8008716:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008718:	bf00      	nop
 800871a:	370c      	adds	r7, #12
 800871c:	46bd      	mov	sp, r7
 800871e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008722:	4770      	bx	lr

08008724 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008724:	b480      	push	{r7}
 8008726:	b083      	sub	sp, #12
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2200      	movs	r2, #0
 8008730:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008732:	bf00      	nop
 8008734:	370c      	adds	r7, #12
 8008736:	46bd      	mov	sp, r7
 8008738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873c:	4770      	bx	lr

0800873e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800873e:	b480      	push	{r7}
 8008740:	b085      	sub	sp, #20
 8008742:	af00      	add	r7, sp, #0
 8008744:	6078      	str	r0, [r7, #4]
 8008746:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	685b      	ldr	r3, [r3, #4]
 800874c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	68fa      	ldr	r2, [r7, #12]
 8008752:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	689a      	ldr	r2, [r3, #8]
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	689b      	ldr	r3, [r3, #8]
 8008760:	683a      	ldr	r2, [r7, #0]
 8008762:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	683a      	ldr	r2, [r7, #0]
 8008768:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	687a      	ldr	r2, [r7, #4]
 800876e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	1c5a      	adds	r2, r3, #1
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	601a      	str	r2, [r3, #0]
}
 800877a:	bf00      	nop
 800877c:	3714      	adds	r7, #20
 800877e:	46bd      	mov	sp, r7
 8008780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008784:	4770      	bx	lr

08008786 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008786:	b480      	push	{r7}
 8008788:	b085      	sub	sp, #20
 800878a:	af00      	add	r7, sp, #0
 800878c:	6078      	str	r0, [r7, #4]
 800878e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008796:	68bb      	ldr	r3, [r7, #8]
 8008798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800879c:	d103      	bne.n	80087a6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	691b      	ldr	r3, [r3, #16]
 80087a2:	60fb      	str	r3, [r7, #12]
 80087a4:	e00c      	b.n	80087c0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	3308      	adds	r3, #8
 80087aa:	60fb      	str	r3, [r7, #12]
 80087ac:	e002      	b.n	80087b4 <vListInsert+0x2e>
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	685b      	ldr	r3, [r3, #4]
 80087b2:	60fb      	str	r3, [r7, #12]
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	685b      	ldr	r3, [r3, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	68ba      	ldr	r2, [r7, #8]
 80087bc:	429a      	cmp	r2, r3
 80087be:	d2f6      	bcs.n	80087ae <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	685a      	ldr	r2, [r3, #4]
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	685b      	ldr	r3, [r3, #4]
 80087cc:	683a      	ldr	r2, [r7, #0]
 80087ce:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	68fa      	ldr	r2, [r7, #12]
 80087d4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	683a      	ldr	r2, [r7, #0]
 80087da:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80087dc:	683b      	ldr	r3, [r7, #0]
 80087de:	687a      	ldr	r2, [r7, #4]
 80087e0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	1c5a      	adds	r2, r3, #1
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	601a      	str	r2, [r3, #0]
}
 80087ec:	bf00      	nop
 80087ee:	3714      	adds	r7, #20
 80087f0:	46bd      	mov	sp, r7
 80087f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f6:	4770      	bx	lr

080087f8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80087f8:	b480      	push	{r7}
 80087fa:	b085      	sub	sp, #20
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	691b      	ldr	r3, [r3, #16]
 8008804:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	685b      	ldr	r3, [r3, #4]
 800880a:	687a      	ldr	r2, [r7, #4]
 800880c:	6892      	ldr	r2, [r2, #8]
 800880e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	689b      	ldr	r3, [r3, #8]
 8008814:	687a      	ldr	r2, [r7, #4]
 8008816:	6852      	ldr	r2, [r2, #4]
 8008818:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	685b      	ldr	r3, [r3, #4]
 800881e:	687a      	ldr	r2, [r7, #4]
 8008820:	429a      	cmp	r2, r3
 8008822:	d103      	bne.n	800882c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	689a      	ldr	r2, [r3, #8]
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2200      	movs	r2, #0
 8008830:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	1e5a      	subs	r2, r3, #1
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	681b      	ldr	r3, [r3, #0]
}
 8008840:	4618      	mov	r0, r3
 8008842:	3714      	adds	r7, #20
 8008844:	46bd      	mov	sp, r7
 8008846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884a:	4770      	bx	lr

0800884c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800884c:	b580      	push	{r7, lr}
 800884e:	b084      	sub	sp, #16
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
 8008854:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	2b00      	cmp	r3, #0
 800885e:	d10b      	bne.n	8008878 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008864:	f383 8811 	msr	BASEPRI, r3
 8008868:	f3bf 8f6f 	isb	sy
 800886c:	f3bf 8f4f 	dsb	sy
 8008870:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008872:	bf00      	nop
 8008874:	bf00      	nop
 8008876:	e7fd      	b.n	8008874 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008878:	f001 feae 	bl	800a5d8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	681a      	ldr	r2, [r3, #0]
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008884:	68f9      	ldr	r1, [r7, #12]
 8008886:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008888:	fb01 f303 	mul.w	r3, r1, r3
 800888c:	441a      	add	r2, r3
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	2200      	movs	r2, #0
 8008896:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681a      	ldr	r2, [r3, #0]
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	681a      	ldr	r2, [r3, #0]
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088a8:	3b01      	subs	r3, #1
 80088aa:	68f9      	ldr	r1, [r7, #12]
 80088ac:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80088ae:	fb01 f303 	mul.w	r3, r1, r3
 80088b2:	441a      	add	r2, r3
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	22ff      	movs	r2, #255	@ 0xff
 80088bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	22ff      	movs	r2, #255	@ 0xff
 80088c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80088c8:	683b      	ldr	r3, [r7, #0]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d114      	bne.n	80088f8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	691b      	ldr	r3, [r3, #16]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d01a      	beq.n	800890c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	3310      	adds	r3, #16
 80088da:	4618      	mov	r0, r3
 80088dc:	f001 f96e 	bl	8009bbc <xTaskRemoveFromEventList>
 80088e0:	4603      	mov	r3, r0
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d012      	beq.n	800890c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80088e6:	4b0d      	ldr	r3, [pc, #52]	@ (800891c <xQueueGenericReset+0xd0>)
 80088e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80088ec:	601a      	str	r2, [r3, #0]
 80088ee:	f3bf 8f4f 	dsb	sy
 80088f2:	f3bf 8f6f 	isb	sy
 80088f6:	e009      	b.n	800890c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	3310      	adds	r3, #16
 80088fc:	4618      	mov	r0, r3
 80088fe:	f7ff fef1 	bl	80086e4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	3324      	adds	r3, #36	@ 0x24
 8008906:	4618      	mov	r0, r3
 8008908:	f7ff feec 	bl	80086e4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800890c:	f001 fe96 	bl	800a63c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008910:	2301      	movs	r3, #1
}
 8008912:	4618      	mov	r0, r3
 8008914:	3710      	adds	r7, #16
 8008916:	46bd      	mov	sp, r7
 8008918:	bd80      	pop	{r7, pc}
 800891a:	bf00      	nop
 800891c:	e000ed04 	.word	0xe000ed04

08008920 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008920:	b580      	push	{r7, lr}
 8008922:	b08e      	sub	sp, #56	@ 0x38
 8008924:	af02      	add	r7, sp, #8
 8008926:	60f8      	str	r0, [r7, #12]
 8008928:	60b9      	str	r1, [r7, #8]
 800892a:	607a      	str	r2, [r7, #4]
 800892c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d10b      	bne.n	800894c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008938:	f383 8811 	msr	BASEPRI, r3
 800893c:	f3bf 8f6f 	isb	sy
 8008940:	f3bf 8f4f 	dsb	sy
 8008944:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008946:	bf00      	nop
 8008948:	bf00      	nop
 800894a:	e7fd      	b.n	8008948 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d10b      	bne.n	800896a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8008952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008956:	f383 8811 	msr	BASEPRI, r3
 800895a:	f3bf 8f6f 	isb	sy
 800895e:	f3bf 8f4f 	dsb	sy
 8008962:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008964:	bf00      	nop
 8008966:	bf00      	nop
 8008968:	e7fd      	b.n	8008966 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d002      	beq.n	8008976 <xQueueGenericCreateStatic+0x56>
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d001      	beq.n	800897a <xQueueGenericCreateStatic+0x5a>
 8008976:	2301      	movs	r3, #1
 8008978:	e000      	b.n	800897c <xQueueGenericCreateStatic+0x5c>
 800897a:	2300      	movs	r3, #0
 800897c:	2b00      	cmp	r3, #0
 800897e:	d10b      	bne.n	8008998 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8008980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008984:	f383 8811 	msr	BASEPRI, r3
 8008988:	f3bf 8f6f 	isb	sy
 800898c:	f3bf 8f4f 	dsb	sy
 8008990:	623b      	str	r3, [r7, #32]
}
 8008992:	bf00      	nop
 8008994:	bf00      	nop
 8008996:	e7fd      	b.n	8008994 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2b00      	cmp	r3, #0
 800899c:	d102      	bne.n	80089a4 <xQueueGenericCreateStatic+0x84>
 800899e:	68bb      	ldr	r3, [r7, #8]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d101      	bne.n	80089a8 <xQueueGenericCreateStatic+0x88>
 80089a4:	2301      	movs	r3, #1
 80089a6:	e000      	b.n	80089aa <xQueueGenericCreateStatic+0x8a>
 80089a8:	2300      	movs	r3, #0
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d10b      	bne.n	80089c6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80089ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089b2:	f383 8811 	msr	BASEPRI, r3
 80089b6:	f3bf 8f6f 	isb	sy
 80089ba:	f3bf 8f4f 	dsb	sy
 80089be:	61fb      	str	r3, [r7, #28]
}
 80089c0:	bf00      	nop
 80089c2:	bf00      	nop
 80089c4:	e7fd      	b.n	80089c2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80089c6:	2348      	movs	r3, #72	@ 0x48
 80089c8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80089ca:	697b      	ldr	r3, [r7, #20]
 80089cc:	2b48      	cmp	r3, #72	@ 0x48
 80089ce:	d00b      	beq.n	80089e8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80089d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089d4:	f383 8811 	msr	BASEPRI, r3
 80089d8:	f3bf 8f6f 	isb	sy
 80089dc:	f3bf 8f4f 	dsb	sy
 80089e0:	61bb      	str	r3, [r7, #24]
}
 80089e2:	bf00      	nop
 80089e4:	bf00      	nop
 80089e6:	e7fd      	b.n	80089e4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80089e8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80089ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d00d      	beq.n	8008a10 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80089f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089f6:	2201      	movs	r2, #1
 80089f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80089fc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a02:	9300      	str	r3, [sp, #0]
 8008a04:	4613      	mov	r3, r2
 8008a06:	687a      	ldr	r2, [r7, #4]
 8008a08:	68b9      	ldr	r1, [r7, #8]
 8008a0a:	68f8      	ldr	r0, [r7, #12]
 8008a0c:	f000 f840 	bl	8008a90 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008a10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8008a12:	4618      	mov	r0, r3
 8008a14:	3730      	adds	r7, #48	@ 0x30
 8008a16:	46bd      	mov	sp, r7
 8008a18:	bd80      	pop	{r7, pc}

08008a1a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008a1a:	b580      	push	{r7, lr}
 8008a1c:	b08a      	sub	sp, #40	@ 0x28
 8008a1e:	af02      	add	r7, sp, #8
 8008a20:	60f8      	str	r0, [r7, #12]
 8008a22:	60b9      	str	r1, [r7, #8]
 8008a24:	4613      	mov	r3, r2
 8008a26:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d10b      	bne.n	8008a46 <xQueueGenericCreate+0x2c>
	__asm volatile
 8008a2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a32:	f383 8811 	msr	BASEPRI, r3
 8008a36:	f3bf 8f6f 	isb	sy
 8008a3a:	f3bf 8f4f 	dsb	sy
 8008a3e:	613b      	str	r3, [r7, #16]
}
 8008a40:	bf00      	nop
 8008a42:	bf00      	nop
 8008a44:	e7fd      	b.n	8008a42 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	68ba      	ldr	r2, [r7, #8]
 8008a4a:	fb02 f303 	mul.w	r3, r2, r3
 8008a4e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008a50:	69fb      	ldr	r3, [r7, #28]
 8008a52:	3348      	adds	r3, #72	@ 0x48
 8008a54:	4618      	mov	r0, r3
 8008a56:	f001 fee1 	bl	800a81c <pvPortMalloc>
 8008a5a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008a5c:	69bb      	ldr	r3, [r7, #24]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d011      	beq.n	8008a86 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008a62:	69bb      	ldr	r3, [r7, #24]
 8008a64:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a66:	697b      	ldr	r3, [r7, #20]
 8008a68:	3348      	adds	r3, #72	@ 0x48
 8008a6a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008a6c:	69bb      	ldr	r3, [r7, #24]
 8008a6e:	2200      	movs	r2, #0
 8008a70:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008a74:	79fa      	ldrb	r2, [r7, #7]
 8008a76:	69bb      	ldr	r3, [r7, #24]
 8008a78:	9300      	str	r3, [sp, #0]
 8008a7a:	4613      	mov	r3, r2
 8008a7c:	697a      	ldr	r2, [r7, #20]
 8008a7e:	68b9      	ldr	r1, [r7, #8]
 8008a80:	68f8      	ldr	r0, [r7, #12]
 8008a82:	f000 f805 	bl	8008a90 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008a86:	69bb      	ldr	r3, [r7, #24]
	}
 8008a88:	4618      	mov	r0, r3
 8008a8a:	3720      	adds	r7, #32
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	bd80      	pop	{r7, pc}

08008a90 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b084      	sub	sp, #16
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	60f8      	str	r0, [r7, #12]
 8008a98:	60b9      	str	r1, [r7, #8]
 8008a9a:	607a      	str	r2, [r7, #4]
 8008a9c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008a9e:	68bb      	ldr	r3, [r7, #8]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d103      	bne.n	8008aac <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008aa4:	69bb      	ldr	r3, [r7, #24]
 8008aa6:	69ba      	ldr	r2, [r7, #24]
 8008aa8:	601a      	str	r2, [r3, #0]
 8008aaa:	e002      	b.n	8008ab2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008aac:	69bb      	ldr	r3, [r7, #24]
 8008aae:	687a      	ldr	r2, [r7, #4]
 8008ab0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008ab2:	69bb      	ldr	r3, [r7, #24]
 8008ab4:	68fa      	ldr	r2, [r7, #12]
 8008ab6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008ab8:	69bb      	ldr	r3, [r7, #24]
 8008aba:	68ba      	ldr	r2, [r7, #8]
 8008abc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008abe:	2101      	movs	r1, #1
 8008ac0:	69b8      	ldr	r0, [r7, #24]
 8008ac2:	f7ff fec3 	bl	800884c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008ac6:	bf00      	nop
 8008ac8:	3710      	adds	r7, #16
 8008aca:	46bd      	mov	sp, r7
 8008acc:	bd80      	pop	{r7, pc}
	...

08008ad0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b08e      	sub	sp, #56	@ 0x38
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	60f8      	str	r0, [r7, #12]
 8008ad8:	60b9      	str	r1, [r7, #8]
 8008ada:	607a      	str	r2, [r7, #4]
 8008adc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008ade:	2300      	movs	r3, #0
 8008ae0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d10b      	bne.n	8008b04 <xQueueGenericSend+0x34>
	__asm volatile
 8008aec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008af0:	f383 8811 	msr	BASEPRI, r3
 8008af4:	f3bf 8f6f 	isb	sy
 8008af8:	f3bf 8f4f 	dsb	sy
 8008afc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008afe:	bf00      	nop
 8008b00:	bf00      	nop
 8008b02:	e7fd      	b.n	8008b00 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d103      	bne.n	8008b12 <xQueueGenericSend+0x42>
 8008b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d101      	bne.n	8008b16 <xQueueGenericSend+0x46>
 8008b12:	2301      	movs	r3, #1
 8008b14:	e000      	b.n	8008b18 <xQueueGenericSend+0x48>
 8008b16:	2300      	movs	r3, #0
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d10b      	bne.n	8008b34 <xQueueGenericSend+0x64>
	__asm volatile
 8008b1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b20:	f383 8811 	msr	BASEPRI, r3
 8008b24:	f3bf 8f6f 	isb	sy
 8008b28:	f3bf 8f4f 	dsb	sy
 8008b2c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008b2e:	bf00      	nop
 8008b30:	bf00      	nop
 8008b32:	e7fd      	b.n	8008b30 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008b34:	683b      	ldr	r3, [r7, #0]
 8008b36:	2b02      	cmp	r3, #2
 8008b38:	d103      	bne.n	8008b42 <xQueueGenericSend+0x72>
 8008b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b3e:	2b01      	cmp	r3, #1
 8008b40:	d101      	bne.n	8008b46 <xQueueGenericSend+0x76>
 8008b42:	2301      	movs	r3, #1
 8008b44:	e000      	b.n	8008b48 <xQueueGenericSend+0x78>
 8008b46:	2300      	movs	r3, #0
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d10b      	bne.n	8008b64 <xQueueGenericSend+0x94>
	__asm volatile
 8008b4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b50:	f383 8811 	msr	BASEPRI, r3
 8008b54:	f3bf 8f6f 	isb	sy
 8008b58:	f3bf 8f4f 	dsb	sy
 8008b5c:	623b      	str	r3, [r7, #32]
}
 8008b5e:	bf00      	nop
 8008b60:	bf00      	nop
 8008b62:	e7fd      	b.n	8008b60 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008b64:	f001 f9f0 	bl	8009f48 <xTaskGetSchedulerState>
 8008b68:	4603      	mov	r3, r0
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d102      	bne.n	8008b74 <xQueueGenericSend+0xa4>
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d101      	bne.n	8008b78 <xQueueGenericSend+0xa8>
 8008b74:	2301      	movs	r3, #1
 8008b76:	e000      	b.n	8008b7a <xQueueGenericSend+0xaa>
 8008b78:	2300      	movs	r3, #0
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d10b      	bne.n	8008b96 <xQueueGenericSend+0xc6>
	__asm volatile
 8008b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b82:	f383 8811 	msr	BASEPRI, r3
 8008b86:	f3bf 8f6f 	isb	sy
 8008b8a:	f3bf 8f4f 	dsb	sy
 8008b8e:	61fb      	str	r3, [r7, #28]
}
 8008b90:	bf00      	nop
 8008b92:	bf00      	nop
 8008b94:	e7fd      	b.n	8008b92 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008b96:	f001 fd1f 	bl	800a5d8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b9c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ba2:	429a      	cmp	r2, r3
 8008ba4:	d302      	bcc.n	8008bac <xQueueGenericSend+0xdc>
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	2b02      	cmp	r3, #2
 8008baa:	d129      	bne.n	8008c00 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008bac:	683a      	ldr	r2, [r7, #0]
 8008bae:	68b9      	ldr	r1, [r7, #8]
 8008bb0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008bb2:	f000 fa91 	bl	80090d8 <prvCopyDataToQueue>
 8008bb6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008bb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d010      	beq.n	8008be2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bc2:	3324      	adds	r3, #36	@ 0x24
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	f000 fff9 	bl	8009bbc <xTaskRemoveFromEventList>
 8008bca:	4603      	mov	r3, r0
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d013      	beq.n	8008bf8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008bd0:	4b3f      	ldr	r3, [pc, #252]	@ (8008cd0 <xQueueGenericSend+0x200>)
 8008bd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008bd6:	601a      	str	r2, [r3, #0]
 8008bd8:	f3bf 8f4f 	dsb	sy
 8008bdc:	f3bf 8f6f 	isb	sy
 8008be0:	e00a      	b.n	8008bf8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008be2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d007      	beq.n	8008bf8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008be8:	4b39      	ldr	r3, [pc, #228]	@ (8008cd0 <xQueueGenericSend+0x200>)
 8008bea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008bee:	601a      	str	r2, [r3, #0]
 8008bf0:	f3bf 8f4f 	dsb	sy
 8008bf4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008bf8:	f001 fd20 	bl	800a63c <vPortExitCritical>
				return pdPASS;
 8008bfc:	2301      	movs	r3, #1
 8008bfe:	e063      	b.n	8008cc8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d103      	bne.n	8008c0e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008c06:	f001 fd19 	bl	800a63c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	e05c      	b.n	8008cc8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008c0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d106      	bne.n	8008c22 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008c14:	f107 0314 	add.w	r3, r7, #20
 8008c18:	4618      	mov	r0, r3
 8008c1a:	f001 f833 	bl	8009c84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008c1e:	2301      	movs	r3, #1
 8008c20:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008c22:	f001 fd0b 	bl	800a63c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008c26:	f000 fdb7 	bl	8009798 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008c2a:	f001 fcd5 	bl	800a5d8 <vPortEnterCritical>
 8008c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c30:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008c34:	b25b      	sxtb	r3, r3
 8008c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c3a:	d103      	bne.n	8008c44 <xQueueGenericSend+0x174>
 8008c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c3e:	2200      	movs	r2, #0
 8008c40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c46:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008c4a:	b25b      	sxtb	r3, r3
 8008c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c50:	d103      	bne.n	8008c5a <xQueueGenericSend+0x18a>
 8008c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c54:	2200      	movs	r2, #0
 8008c56:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008c5a:	f001 fcef 	bl	800a63c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008c5e:	1d3a      	adds	r2, r7, #4
 8008c60:	f107 0314 	add.w	r3, r7, #20
 8008c64:	4611      	mov	r1, r2
 8008c66:	4618      	mov	r0, r3
 8008c68:	f001 f822 	bl	8009cb0 <xTaskCheckForTimeOut>
 8008c6c:	4603      	mov	r3, r0
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d124      	bne.n	8008cbc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008c72:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008c74:	f000 fb28 	bl	80092c8 <prvIsQueueFull>
 8008c78:	4603      	mov	r3, r0
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d018      	beq.n	8008cb0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c80:	3310      	adds	r3, #16
 8008c82:	687a      	ldr	r2, [r7, #4]
 8008c84:	4611      	mov	r1, r2
 8008c86:	4618      	mov	r0, r3
 8008c88:	f000 ff72 	bl	8009b70 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008c8c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008c8e:	f000 fab3 	bl	80091f8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008c92:	f000 fd8f 	bl	80097b4 <xTaskResumeAll>
 8008c96:	4603      	mov	r3, r0
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	f47f af7c 	bne.w	8008b96 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8008c9e:	4b0c      	ldr	r3, [pc, #48]	@ (8008cd0 <xQueueGenericSend+0x200>)
 8008ca0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ca4:	601a      	str	r2, [r3, #0]
 8008ca6:	f3bf 8f4f 	dsb	sy
 8008caa:	f3bf 8f6f 	isb	sy
 8008cae:	e772      	b.n	8008b96 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008cb0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008cb2:	f000 faa1 	bl	80091f8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008cb6:	f000 fd7d 	bl	80097b4 <xTaskResumeAll>
 8008cba:	e76c      	b.n	8008b96 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008cbc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008cbe:	f000 fa9b 	bl	80091f8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008cc2:	f000 fd77 	bl	80097b4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008cc6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008cc8:	4618      	mov	r0, r3
 8008cca:	3738      	adds	r7, #56	@ 0x38
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	bd80      	pop	{r7, pc}
 8008cd0:	e000ed04 	.word	0xe000ed04

08008cd4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b090      	sub	sp, #64	@ 0x40
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	60f8      	str	r0, [r7, #12]
 8008cdc:	60b9      	str	r1, [r7, #8]
 8008cde:	607a      	str	r2, [r7, #4]
 8008ce0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008ce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d10b      	bne.n	8008d04 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008cec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cf0:	f383 8811 	msr	BASEPRI, r3
 8008cf4:	f3bf 8f6f 	isb	sy
 8008cf8:	f3bf 8f4f 	dsb	sy
 8008cfc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008cfe:	bf00      	nop
 8008d00:	bf00      	nop
 8008d02:	e7fd      	b.n	8008d00 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d103      	bne.n	8008d12 <xQueueGenericSendFromISR+0x3e>
 8008d0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d101      	bne.n	8008d16 <xQueueGenericSendFromISR+0x42>
 8008d12:	2301      	movs	r3, #1
 8008d14:	e000      	b.n	8008d18 <xQueueGenericSendFromISR+0x44>
 8008d16:	2300      	movs	r3, #0
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d10b      	bne.n	8008d34 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008d1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d20:	f383 8811 	msr	BASEPRI, r3
 8008d24:	f3bf 8f6f 	isb	sy
 8008d28:	f3bf 8f4f 	dsb	sy
 8008d2c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008d2e:	bf00      	nop
 8008d30:	bf00      	nop
 8008d32:	e7fd      	b.n	8008d30 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008d34:	683b      	ldr	r3, [r7, #0]
 8008d36:	2b02      	cmp	r3, #2
 8008d38:	d103      	bne.n	8008d42 <xQueueGenericSendFromISR+0x6e>
 8008d3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d3e:	2b01      	cmp	r3, #1
 8008d40:	d101      	bne.n	8008d46 <xQueueGenericSendFromISR+0x72>
 8008d42:	2301      	movs	r3, #1
 8008d44:	e000      	b.n	8008d48 <xQueueGenericSendFromISR+0x74>
 8008d46:	2300      	movs	r3, #0
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d10b      	bne.n	8008d64 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008d4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d50:	f383 8811 	msr	BASEPRI, r3
 8008d54:	f3bf 8f6f 	isb	sy
 8008d58:	f3bf 8f4f 	dsb	sy
 8008d5c:	623b      	str	r3, [r7, #32]
}
 8008d5e:	bf00      	nop
 8008d60:	bf00      	nop
 8008d62:	e7fd      	b.n	8008d60 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008d64:	f001 fd18 	bl	800a798 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008d68:	f3ef 8211 	mrs	r2, BASEPRI
 8008d6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d70:	f383 8811 	msr	BASEPRI, r3
 8008d74:	f3bf 8f6f 	isb	sy
 8008d78:	f3bf 8f4f 	dsb	sy
 8008d7c:	61fa      	str	r2, [r7, #28]
 8008d7e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008d80:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008d82:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008d84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d86:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008d88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d8c:	429a      	cmp	r2, r3
 8008d8e:	d302      	bcc.n	8008d96 <xQueueGenericSendFromISR+0xc2>
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	2b02      	cmp	r3, #2
 8008d94:	d12f      	bne.n	8008df6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d98:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008d9c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008da0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008da2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008da4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008da6:	683a      	ldr	r2, [r7, #0]
 8008da8:	68b9      	ldr	r1, [r7, #8]
 8008daa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008dac:	f000 f994 	bl	80090d8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008db0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008db8:	d112      	bne.n	8008de0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d016      	beq.n	8008df0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008dc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dc4:	3324      	adds	r3, #36	@ 0x24
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	f000 fef8 	bl	8009bbc <xTaskRemoveFromEventList>
 8008dcc:	4603      	mov	r3, r0
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d00e      	beq.n	8008df0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d00b      	beq.n	8008df0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2201      	movs	r2, #1
 8008ddc:	601a      	str	r2, [r3, #0]
 8008dde:	e007      	b.n	8008df0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008de0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008de4:	3301      	adds	r3, #1
 8008de6:	b2db      	uxtb	r3, r3
 8008de8:	b25a      	sxtb	r2, r3
 8008dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008df0:	2301      	movs	r3, #1
 8008df2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008df4:	e001      	b.n	8008dfa <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008df6:	2300      	movs	r3, #0
 8008df8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008dfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dfc:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008dfe:	697b      	ldr	r3, [r7, #20]
 8008e00:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008e04:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008e06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008e08:	4618      	mov	r0, r3
 8008e0a:	3740      	adds	r7, #64	@ 0x40
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bd80      	pop	{r7, pc}

08008e10 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b08c      	sub	sp, #48	@ 0x30
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	60f8      	str	r0, [r7, #12]
 8008e18:	60b9      	str	r1, [r7, #8]
 8008e1a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008e1c:	2300      	movs	r3, #0
 8008e1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008e24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d10b      	bne.n	8008e42 <xQueueReceive+0x32>
	__asm volatile
 8008e2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e2e:	f383 8811 	msr	BASEPRI, r3
 8008e32:	f3bf 8f6f 	isb	sy
 8008e36:	f3bf 8f4f 	dsb	sy
 8008e3a:	623b      	str	r3, [r7, #32]
}
 8008e3c:	bf00      	nop
 8008e3e:	bf00      	nop
 8008e40:	e7fd      	b.n	8008e3e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008e42:	68bb      	ldr	r3, [r7, #8]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d103      	bne.n	8008e50 <xQueueReceive+0x40>
 8008e48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d101      	bne.n	8008e54 <xQueueReceive+0x44>
 8008e50:	2301      	movs	r3, #1
 8008e52:	e000      	b.n	8008e56 <xQueueReceive+0x46>
 8008e54:	2300      	movs	r3, #0
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d10b      	bne.n	8008e72 <xQueueReceive+0x62>
	__asm volatile
 8008e5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e5e:	f383 8811 	msr	BASEPRI, r3
 8008e62:	f3bf 8f6f 	isb	sy
 8008e66:	f3bf 8f4f 	dsb	sy
 8008e6a:	61fb      	str	r3, [r7, #28]
}
 8008e6c:	bf00      	nop
 8008e6e:	bf00      	nop
 8008e70:	e7fd      	b.n	8008e6e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008e72:	f001 f869 	bl	8009f48 <xTaskGetSchedulerState>
 8008e76:	4603      	mov	r3, r0
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d102      	bne.n	8008e82 <xQueueReceive+0x72>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d101      	bne.n	8008e86 <xQueueReceive+0x76>
 8008e82:	2301      	movs	r3, #1
 8008e84:	e000      	b.n	8008e88 <xQueueReceive+0x78>
 8008e86:	2300      	movs	r3, #0
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d10b      	bne.n	8008ea4 <xQueueReceive+0x94>
	__asm volatile
 8008e8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e90:	f383 8811 	msr	BASEPRI, r3
 8008e94:	f3bf 8f6f 	isb	sy
 8008e98:	f3bf 8f4f 	dsb	sy
 8008e9c:	61bb      	str	r3, [r7, #24]
}
 8008e9e:	bf00      	nop
 8008ea0:	bf00      	nop
 8008ea2:	e7fd      	b.n	8008ea0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008ea4:	f001 fb98 	bl	800a5d8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008eac:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d01f      	beq.n	8008ef4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008eb4:	68b9      	ldr	r1, [r7, #8]
 8008eb6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008eb8:	f000 f978 	bl	80091ac <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ebe:	1e5a      	subs	r2, r3, #1
 8008ec0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ec2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008ec4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ec6:	691b      	ldr	r3, [r3, #16]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d00f      	beq.n	8008eec <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008ecc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ece:	3310      	adds	r3, #16
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	f000 fe73 	bl	8009bbc <xTaskRemoveFromEventList>
 8008ed6:	4603      	mov	r3, r0
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d007      	beq.n	8008eec <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008edc:	4b3c      	ldr	r3, [pc, #240]	@ (8008fd0 <xQueueReceive+0x1c0>)
 8008ede:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ee2:	601a      	str	r2, [r3, #0]
 8008ee4:	f3bf 8f4f 	dsb	sy
 8008ee8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008eec:	f001 fba6 	bl	800a63c <vPortExitCritical>
				return pdPASS;
 8008ef0:	2301      	movs	r3, #1
 8008ef2:	e069      	b.n	8008fc8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d103      	bne.n	8008f02 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008efa:	f001 fb9f 	bl	800a63c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008efe:	2300      	movs	r3, #0
 8008f00:	e062      	b.n	8008fc8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008f02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d106      	bne.n	8008f16 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008f08:	f107 0310 	add.w	r3, r7, #16
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	f000 feb9 	bl	8009c84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008f12:	2301      	movs	r3, #1
 8008f14:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008f16:	f001 fb91 	bl	800a63c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008f1a:	f000 fc3d 	bl	8009798 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008f1e:	f001 fb5b 	bl	800a5d8 <vPortEnterCritical>
 8008f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f24:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008f28:	b25b      	sxtb	r3, r3
 8008f2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f2e:	d103      	bne.n	8008f38 <xQueueReceive+0x128>
 8008f30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f32:	2200      	movs	r2, #0
 8008f34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f3a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008f3e:	b25b      	sxtb	r3, r3
 8008f40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f44:	d103      	bne.n	8008f4e <xQueueReceive+0x13e>
 8008f46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f48:	2200      	movs	r2, #0
 8008f4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008f4e:	f001 fb75 	bl	800a63c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008f52:	1d3a      	adds	r2, r7, #4
 8008f54:	f107 0310 	add.w	r3, r7, #16
 8008f58:	4611      	mov	r1, r2
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	f000 fea8 	bl	8009cb0 <xTaskCheckForTimeOut>
 8008f60:	4603      	mov	r3, r0
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d123      	bne.n	8008fae <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008f66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008f68:	f000 f998 	bl	800929c <prvIsQueueEmpty>
 8008f6c:	4603      	mov	r3, r0
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d017      	beq.n	8008fa2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008f72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f74:	3324      	adds	r3, #36	@ 0x24
 8008f76:	687a      	ldr	r2, [r7, #4]
 8008f78:	4611      	mov	r1, r2
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	f000 fdf8 	bl	8009b70 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008f80:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008f82:	f000 f939 	bl	80091f8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008f86:	f000 fc15 	bl	80097b4 <xTaskResumeAll>
 8008f8a:	4603      	mov	r3, r0
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d189      	bne.n	8008ea4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008f90:	4b0f      	ldr	r3, [pc, #60]	@ (8008fd0 <xQueueReceive+0x1c0>)
 8008f92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f96:	601a      	str	r2, [r3, #0]
 8008f98:	f3bf 8f4f 	dsb	sy
 8008f9c:	f3bf 8f6f 	isb	sy
 8008fa0:	e780      	b.n	8008ea4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008fa2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008fa4:	f000 f928 	bl	80091f8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008fa8:	f000 fc04 	bl	80097b4 <xTaskResumeAll>
 8008fac:	e77a      	b.n	8008ea4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008fae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008fb0:	f000 f922 	bl	80091f8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008fb4:	f000 fbfe 	bl	80097b4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008fb8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008fba:	f000 f96f 	bl	800929c <prvIsQueueEmpty>
 8008fbe:	4603      	mov	r3, r0
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	f43f af6f 	beq.w	8008ea4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008fc6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008fc8:	4618      	mov	r0, r3
 8008fca:	3730      	adds	r7, #48	@ 0x30
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	bd80      	pop	{r7, pc}
 8008fd0:	e000ed04 	.word	0xe000ed04

08008fd4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b08e      	sub	sp, #56	@ 0x38
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	60f8      	str	r0, [r7, #12]
 8008fdc:	60b9      	str	r1, [r7, #8]
 8008fde:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d10b      	bne.n	8009002 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8008fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fee:	f383 8811 	msr	BASEPRI, r3
 8008ff2:	f3bf 8f6f 	isb	sy
 8008ff6:	f3bf 8f4f 	dsb	sy
 8008ffa:	623b      	str	r3, [r7, #32]
}
 8008ffc:	bf00      	nop
 8008ffe:	bf00      	nop
 8009000:	e7fd      	b.n	8008ffe <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009002:	68bb      	ldr	r3, [r7, #8]
 8009004:	2b00      	cmp	r3, #0
 8009006:	d103      	bne.n	8009010 <xQueueReceiveFromISR+0x3c>
 8009008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800900a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800900c:	2b00      	cmp	r3, #0
 800900e:	d101      	bne.n	8009014 <xQueueReceiveFromISR+0x40>
 8009010:	2301      	movs	r3, #1
 8009012:	e000      	b.n	8009016 <xQueueReceiveFromISR+0x42>
 8009014:	2300      	movs	r3, #0
 8009016:	2b00      	cmp	r3, #0
 8009018:	d10b      	bne.n	8009032 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800901a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800901e:	f383 8811 	msr	BASEPRI, r3
 8009022:	f3bf 8f6f 	isb	sy
 8009026:	f3bf 8f4f 	dsb	sy
 800902a:	61fb      	str	r3, [r7, #28]
}
 800902c:	bf00      	nop
 800902e:	bf00      	nop
 8009030:	e7fd      	b.n	800902e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009032:	f001 fbb1 	bl	800a798 <vPortValidateInterruptPriority>
	__asm volatile
 8009036:	f3ef 8211 	mrs	r2, BASEPRI
 800903a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800903e:	f383 8811 	msr	BASEPRI, r3
 8009042:	f3bf 8f6f 	isb	sy
 8009046:	f3bf 8f4f 	dsb	sy
 800904a:	61ba      	str	r2, [r7, #24]
 800904c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800904e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009050:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009054:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009056:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800905a:	2b00      	cmp	r3, #0
 800905c:	d02f      	beq.n	80090be <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800905e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009060:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009064:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009068:	68b9      	ldr	r1, [r7, #8]
 800906a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800906c:	f000 f89e 	bl	80091ac <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009072:	1e5a      	subs	r2, r3, #1
 8009074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009076:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009078:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800907c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009080:	d112      	bne.n	80090a8 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009084:	691b      	ldr	r3, [r3, #16]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d016      	beq.n	80090b8 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800908a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800908c:	3310      	adds	r3, #16
 800908e:	4618      	mov	r0, r3
 8009090:	f000 fd94 	bl	8009bbc <xTaskRemoveFromEventList>
 8009094:	4603      	mov	r3, r0
 8009096:	2b00      	cmp	r3, #0
 8009098:	d00e      	beq.n	80090b8 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	2b00      	cmp	r3, #0
 800909e:	d00b      	beq.n	80090b8 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2201      	movs	r2, #1
 80090a4:	601a      	str	r2, [r3, #0]
 80090a6:	e007      	b.n	80090b8 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80090a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80090ac:	3301      	adds	r3, #1
 80090ae:	b2db      	uxtb	r3, r3
 80090b0:	b25a      	sxtb	r2, r3
 80090b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80090b8:	2301      	movs	r3, #1
 80090ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80090bc:	e001      	b.n	80090c2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80090be:	2300      	movs	r3, #0
 80090c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80090c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090c4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80090c6:	693b      	ldr	r3, [r7, #16]
 80090c8:	f383 8811 	msr	BASEPRI, r3
}
 80090cc:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80090ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80090d0:	4618      	mov	r0, r3
 80090d2:	3738      	adds	r7, #56	@ 0x38
 80090d4:	46bd      	mov	sp, r7
 80090d6:	bd80      	pop	{r7, pc}

080090d8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b086      	sub	sp, #24
 80090dc:	af00      	add	r7, sp, #0
 80090de:	60f8      	str	r0, [r7, #12]
 80090e0:	60b9      	str	r1, [r7, #8]
 80090e2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80090e4:	2300      	movs	r3, #0
 80090e6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090ec:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d10d      	bne.n	8009112 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d14d      	bne.n	800919a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	689b      	ldr	r3, [r3, #8]
 8009102:	4618      	mov	r0, r3
 8009104:	f000 ff3e 	bl	8009f84 <xTaskPriorityDisinherit>
 8009108:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	2200      	movs	r2, #0
 800910e:	609a      	str	r2, [r3, #8]
 8009110:	e043      	b.n	800919a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2b00      	cmp	r3, #0
 8009116:	d119      	bne.n	800914c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	6858      	ldr	r0, [r3, #4]
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009120:	461a      	mov	r2, r3
 8009122:	68b9      	ldr	r1, [r7, #8]
 8009124:	f002 fb2a 	bl	800b77c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	685a      	ldr	r2, [r3, #4]
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009130:	441a      	add	r2, r3
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	685a      	ldr	r2, [r3, #4]
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	689b      	ldr	r3, [r3, #8]
 800913e:	429a      	cmp	r2, r3
 8009140:	d32b      	bcc.n	800919a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	681a      	ldr	r2, [r3, #0]
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	605a      	str	r2, [r3, #4]
 800914a:	e026      	b.n	800919a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	68d8      	ldr	r0, [r3, #12]
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009154:	461a      	mov	r2, r3
 8009156:	68b9      	ldr	r1, [r7, #8]
 8009158:	f002 fb10 	bl	800b77c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	68da      	ldr	r2, [r3, #12]
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009164:	425b      	negs	r3, r3
 8009166:	441a      	add	r2, r3
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	68da      	ldr	r2, [r3, #12]
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	429a      	cmp	r2, r3
 8009176:	d207      	bcs.n	8009188 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	689a      	ldr	r2, [r3, #8]
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009180:	425b      	negs	r3, r3
 8009182:	441a      	add	r2, r3
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2b02      	cmp	r3, #2
 800918c:	d105      	bne.n	800919a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800918e:	693b      	ldr	r3, [r7, #16]
 8009190:	2b00      	cmp	r3, #0
 8009192:	d002      	beq.n	800919a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009194:	693b      	ldr	r3, [r7, #16]
 8009196:	3b01      	subs	r3, #1
 8009198:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800919a:	693b      	ldr	r3, [r7, #16]
 800919c:	1c5a      	adds	r2, r3, #1
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80091a2:	697b      	ldr	r3, [r7, #20]
}
 80091a4:	4618      	mov	r0, r3
 80091a6:	3718      	adds	r7, #24
 80091a8:	46bd      	mov	sp, r7
 80091aa:	bd80      	pop	{r7, pc}

080091ac <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b082      	sub	sp, #8
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
 80091b4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d018      	beq.n	80091f0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	68da      	ldr	r2, [r3, #12]
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091c6:	441a      	add	r2, r3
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	68da      	ldr	r2, [r3, #12]
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	689b      	ldr	r3, [r3, #8]
 80091d4:	429a      	cmp	r2, r3
 80091d6:	d303      	bcc.n	80091e0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681a      	ldr	r2, [r3, #0]
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	68d9      	ldr	r1, [r3, #12]
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091e8:	461a      	mov	r2, r3
 80091ea:	6838      	ldr	r0, [r7, #0]
 80091ec:	f002 fac6 	bl	800b77c <memcpy>
	}
}
 80091f0:	bf00      	nop
 80091f2:	3708      	adds	r7, #8
 80091f4:	46bd      	mov	sp, r7
 80091f6:	bd80      	pop	{r7, pc}

080091f8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b084      	sub	sp, #16
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009200:	f001 f9ea 	bl	800a5d8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800920a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800920c:	e011      	b.n	8009232 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009212:	2b00      	cmp	r3, #0
 8009214:	d012      	beq.n	800923c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	3324      	adds	r3, #36	@ 0x24
 800921a:	4618      	mov	r0, r3
 800921c:	f000 fcce 	bl	8009bbc <xTaskRemoveFromEventList>
 8009220:	4603      	mov	r3, r0
 8009222:	2b00      	cmp	r3, #0
 8009224:	d001      	beq.n	800922a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009226:	f000 fda7 	bl	8009d78 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800922a:	7bfb      	ldrb	r3, [r7, #15]
 800922c:	3b01      	subs	r3, #1
 800922e:	b2db      	uxtb	r3, r3
 8009230:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009232:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009236:	2b00      	cmp	r3, #0
 8009238:	dce9      	bgt.n	800920e <prvUnlockQueue+0x16>
 800923a:	e000      	b.n	800923e <prvUnlockQueue+0x46>
					break;
 800923c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	22ff      	movs	r2, #255	@ 0xff
 8009242:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009246:	f001 f9f9 	bl	800a63c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800924a:	f001 f9c5 	bl	800a5d8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009254:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009256:	e011      	b.n	800927c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	691b      	ldr	r3, [r3, #16]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d012      	beq.n	8009286 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	3310      	adds	r3, #16
 8009264:	4618      	mov	r0, r3
 8009266:	f000 fca9 	bl	8009bbc <xTaskRemoveFromEventList>
 800926a:	4603      	mov	r3, r0
 800926c:	2b00      	cmp	r3, #0
 800926e:	d001      	beq.n	8009274 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009270:	f000 fd82 	bl	8009d78 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009274:	7bbb      	ldrb	r3, [r7, #14]
 8009276:	3b01      	subs	r3, #1
 8009278:	b2db      	uxtb	r3, r3
 800927a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800927c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009280:	2b00      	cmp	r3, #0
 8009282:	dce9      	bgt.n	8009258 <prvUnlockQueue+0x60>
 8009284:	e000      	b.n	8009288 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009286:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	22ff      	movs	r2, #255	@ 0xff
 800928c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009290:	f001 f9d4 	bl	800a63c <vPortExitCritical>
}
 8009294:	bf00      	nop
 8009296:	3710      	adds	r7, #16
 8009298:	46bd      	mov	sp, r7
 800929a:	bd80      	pop	{r7, pc}

0800929c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b084      	sub	sp, #16
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80092a4:	f001 f998 	bl	800a5d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d102      	bne.n	80092b6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80092b0:	2301      	movs	r3, #1
 80092b2:	60fb      	str	r3, [r7, #12]
 80092b4:	e001      	b.n	80092ba <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80092b6:	2300      	movs	r3, #0
 80092b8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80092ba:	f001 f9bf 	bl	800a63c <vPortExitCritical>

	return xReturn;
 80092be:	68fb      	ldr	r3, [r7, #12]
}
 80092c0:	4618      	mov	r0, r3
 80092c2:	3710      	adds	r7, #16
 80092c4:	46bd      	mov	sp, r7
 80092c6:	bd80      	pop	{r7, pc}

080092c8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b084      	sub	sp, #16
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80092d0:	f001 f982 	bl	800a5d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092dc:	429a      	cmp	r2, r3
 80092de:	d102      	bne.n	80092e6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80092e0:	2301      	movs	r3, #1
 80092e2:	60fb      	str	r3, [r7, #12]
 80092e4:	e001      	b.n	80092ea <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80092e6:	2300      	movs	r3, #0
 80092e8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80092ea:	f001 f9a7 	bl	800a63c <vPortExitCritical>

	return xReturn;
 80092ee:	68fb      	ldr	r3, [r7, #12]
}
 80092f0:	4618      	mov	r0, r3
 80092f2:	3710      	adds	r7, #16
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bd80      	pop	{r7, pc}

080092f8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b08e      	sub	sp, #56	@ 0x38
 80092fc:	af04      	add	r7, sp, #16
 80092fe:	60f8      	str	r0, [r7, #12]
 8009300:	60b9      	str	r1, [r7, #8]
 8009302:	607a      	str	r2, [r7, #4]
 8009304:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009306:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009308:	2b00      	cmp	r3, #0
 800930a:	d10b      	bne.n	8009324 <xTaskCreateStatic+0x2c>
	__asm volatile
 800930c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009310:	f383 8811 	msr	BASEPRI, r3
 8009314:	f3bf 8f6f 	isb	sy
 8009318:	f3bf 8f4f 	dsb	sy
 800931c:	623b      	str	r3, [r7, #32]
}
 800931e:	bf00      	nop
 8009320:	bf00      	nop
 8009322:	e7fd      	b.n	8009320 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009324:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009326:	2b00      	cmp	r3, #0
 8009328:	d10b      	bne.n	8009342 <xTaskCreateStatic+0x4a>
	__asm volatile
 800932a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800932e:	f383 8811 	msr	BASEPRI, r3
 8009332:	f3bf 8f6f 	isb	sy
 8009336:	f3bf 8f4f 	dsb	sy
 800933a:	61fb      	str	r3, [r7, #28]
}
 800933c:	bf00      	nop
 800933e:	bf00      	nop
 8009340:	e7fd      	b.n	800933e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009342:	23a0      	movs	r3, #160	@ 0xa0
 8009344:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009346:	693b      	ldr	r3, [r7, #16]
 8009348:	2ba0      	cmp	r3, #160	@ 0xa0
 800934a:	d00b      	beq.n	8009364 <xTaskCreateStatic+0x6c>
	__asm volatile
 800934c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009350:	f383 8811 	msr	BASEPRI, r3
 8009354:	f3bf 8f6f 	isb	sy
 8009358:	f3bf 8f4f 	dsb	sy
 800935c:	61bb      	str	r3, [r7, #24]
}
 800935e:	bf00      	nop
 8009360:	bf00      	nop
 8009362:	e7fd      	b.n	8009360 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009364:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009368:	2b00      	cmp	r3, #0
 800936a:	d01e      	beq.n	80093aa <xTaskCreateStatic+0xb2>
 800936c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800936e:	2b00      	cmp	r3, #0
 8009370:	d01b      	beq.n	80093aa <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009374:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009378:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800937a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800937c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800937e:	2202      	movs	r2, #2
 8009380:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009384:	2300      	movs	r3, #0
 8009386:	9303      	str	r3, [sp, #12]
 8009388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800938a:	9302      	str	r3, [sp, #8]
 800938c:	f107 0314 	add.w	r3, r7, #20
 8009390:	9301      	str	r3, [sp, #4]
 8009392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009394:	9300      	str	r3, [sp, #0]
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	687a      	ldr	r2, [r7, #4]
 800939a:	68b9      	ldr	r1, [r7, #8]
 800939c:	68f8      	ldr	r0, [r7, #12]
 800939e:	f000 f851 	bl	8009444 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80093a2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80093a4:	f000 f8ee 	bl	8009584 <prvAddNewTaskToReadyList>
 80093a8:	e001      	b.n	80093ae <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80093aa:	2300      	movs	r3, #0
 80093ac:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80093ae:	697b      	ldr	r3, [r7, #20]
	}
 80093b0:	4618      	mov	r0, r3
 80093b2:	3728      	adds	r7, #40	@ 0x28
 80093b4:	46bd      	mov	sp, r7
 80093b6:	bd80      	pop	{r7, pc}

080093b8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80093b8:	b580      	push	{r7, lr}
 80093ba:	b08c      	sub	sp, #48	@ 0x30
 80093bc:	af04      	add	r7, sp, #16
 80093be:	60f8      	str	r0, [r7, #12]
 80093c0:	60b9      	str	r1, [r7, #8]
 80093c2:	603b      	str	r3, [r7, #0]
 80093c4:	4613      	mov	r3, r2
 80093c6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80093c8:	88fb      	ldrh	r3, [r7, #6]
 80093ca:	009b      	lsls	r3, r3, #2
 80093cc:	4618      	mov	r0, r3
 80093ce:	f001 fa25 	bl	800a81c <pvPortMalloc>
 80093d2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80093d4:	697b      	ldr	r3, [r7, #20]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d00e      	beq.n	80093f8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80093da:	20a0      	movs	r0, #160	@ 0xa0
 80093dc:	f001 fa1e 	bl	800a81c <pvPortMalloc>
 80093e0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80093e2:	69fb      	ldr	r3, [r7, #28]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d003      	beq.n	80093f0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80093e8:	69fb      	ldr	r3, [r7, #28]
 80093ea:	697a      	ldr	r2, [r7, #20]
 80093ec:	631a      	str	r2, [r3, #48]	@ 0x30
 80093ee:	e005      	b.n	80093fc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80093f0:	6978      	ldr	r0, [r7, #20]
 80093f2:	f001 fae1 	bl	800a9b8 <vPortFree>
 80093f6:	e001      	b.n	80093fc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80093f8:	2300      	movs	r3, #0
 80093fa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80093fc:	69fb      	ldr	r3, [r7, #28]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d017      	beq.n	8009432 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009402:	69fb      	ldr	r3, [r7, #28]
 8009404:	2200      	movs	r2, #0
 8009406:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800940a:	88fa      	ldrh	r2, [r7, #6]
 800940c:	2300      	movs	r3, #0
 800940e:	9303      	str	r3, [sp, #12]
 8009410:	69fb      	ldr	r3, [r7, #28]
 8009412:	9302      	str	r3, [sp, #8]
 8009414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009416:	9301      	str	r3, [sp, #4]
 8009418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800941a:	9300      	str	r3, [sp, #0]
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	68b9      	ldr	r1, [r7, #8]
 8009420:	68f8      	ldr	r0, [r7, #12]
 8009422:	f000 f80f 	bl	8009444 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009426:	69f8      	ldr	r0, [r7, #28]
 8009428:	f000 f8ac 	bl	8009584 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800942c:	2301      	movs	r3, #1
 800942e:	61bb      	str	r3, [r7, #24]
 8009430:	e002      	b.n	8009438 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009432:	f04f 33ff 	mov.w	r3, #4294967295
 8009436:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009438:	69bb      	ldr	r3, [r7, #24]
	}
 800943a:	4618      	mov	r0, r3
 800943c:	3720      	adds	r7, #32
 800943e:	46bd      	mov	sp, r7
 8009440:	bd80      	pop	{r7, pc}
	...

08009444 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009444:	b580      	push	{r7, lr}
 8009446:	b088      	sub	sp, #32
 8009448:	af00      	add	r7, sp, #0
 800944a:	60f8      	str	r0, [r7, #12]
 800944c:	60b9      	str	r1, [r7, #8]
 800944e:	607a      	str	r2, [r7, #4]
 8009450:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009454:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800945c:	3b01      	subs	r3, #1
 800945e:	009b      	lsls	r3, r3, #2
 8009460:	4413      	add	r3, r2
 8009462:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009464:	69bb      	ldr	r3, [r7, #24]
 8009466:	f023 0307 	bic.w	r3, r3, #7
 800946a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800946c:	69bb      	ldr	r3, [r7, #24]
 800946e:	f003 0307 	and.w	r3, r3, #7
 8009472:	2b00      	cmp	r3, #0
 8009474:	d00b      	beq.n	800948e <prvInitialiseNewTask+0x4a>
	__asm volatile
 8009476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800947a:	f383 8811 	msr	BASEPRI, r3
 800947e:	f3bf 8f6f 	isb	sy
 8009482:	f3bf 8f4f 	dsb	sy
 8009486:	617b      	str	r3, [r7, #20]
}
 8009488:	bf00      	nop
 800948a:	bf00      	nop
 800948c:	e7fd      	b.n	800948a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800948e:	68bb      	ldr	r3, [r7, #8]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d01f      	beq.n	80094d4 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009494:	2300      	movs	r3, #0
 8009496:	61fb      	str	r3, [r7, #28]
 8009498:	e012      	b.n	80094c0 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800949a:	68ba      	ldr	r2, [r7, #8]
 800949c:	69fb      	ldr	r3, [r7, #28]
 800949e:	4413      	add	r3, r2
 80094a0:	7819      	ldrb	r1, [r3, #0]
 80094a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094a4:	69fb      	ldr	r3, [r7, #28]
 80094a6:	4413      	add	r3, r2
 80094a8:	3334      	adds	r3, #52	@ 0x34
 80094aa:	460a      	mov	r2, r1
 80094ac:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80094ae:	68ba      	ldr	r2, [r7, #8]
 80094b0:	69fb      	ldr	r3, [r7, #28]
 80094b2:	4413      	add	r3, r2
 80094b4:	781b      	ldrb	r3, [r3, #0]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d006      	beq.n	80094c8 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80094ba:	69fb      	ldr	r3, [r7, #28]
 80094bc:	3301      	adds	r3, #1
 80094be:	61fb      	str	r3, [r7, #28]
 80094c0:	69fb      	ldr	r3, [r7, #28]
 80094c2:	2b0f      	cmp	r3, #15
 80094c4:	d9e9      	bls.n	800949a <prvInitialiseNewTask+0x56>
 80094c6:	e000      	b.n	80094ca <prvInitialiseNewTask+0x86>
			{
				break;
 80094c8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80094ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094cc:	2200      	movs	r2, #0
 80094ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80094d2:	e003      	b.n	80094dc <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80094d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094d6:	2200      	movs	r2, #0
 80094d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80094dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094de:	2b06      	cmp	r3, #6
 80094e0:	d901      	bls.n	80094e6 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80094e2:	2306      	movs	r3, #6
 80094e4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80094e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80094ea:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80094ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80094f0:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80094f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094f4:	2200      	movs	r2, #0
 80094f6:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80094f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094fa:	3304      	adds	r3, #4
 80094fc:	4618      	mov	r0, r3
 80094fe:	f7ff f911 	bl	8008724 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009504:	3318      	adds	r3, #24
 8009506:	4618      	mov	r0, r3
 8009508:	f7ff f90c 	bl	8008724 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800950c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800950e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009510:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009514:	f1c3 0207 	rsb	r2, r3, #7
 8009518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800951a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800951c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800951e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009520:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009524:	2200      	movs	r2, #0
 8009526:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800952a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800952c:	2200      	movs	r2, #0
 800952e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009534:	334c      	adds	r3, #76	@ 0x4c
 8009536:	224c      	movs	r2, #76	@ 0x4c
 8009538:	2100      	movs	r1, #0
 800953a:	4618      	mov	r0, r3
 800953c:	f002 f88c 	bl	800b658 <memset>
 8009540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009542:	4a0d      	ldr	r2, [pc, #52]	@ (8009578 <prvInitialiseNewTask+0x134>)
 8009544:	651a      	str	r2, [r3, #80]	@ 0x50
 8009546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009548:	4a0c      	ldr	r2, [pc, #48]	@ (800957c <prvInitialiseNewTask+0x138>)
 800954a:	655a      	str	r2, [r3, #84]	@ 0x54
 800954c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800954e:	4a0c      	ldr	r2, [pc, #48]	@ (8009580 <prvInitialiseNewTask+0x13c>)
 8009550:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009552:	683a      	ldr	r2, [r7, #0]
 8009554:	68f9      	ldr	r1, [r7, #12]
 8009556:	69b8      	ldr	r0, [r7, #24]
 8009558:	f000 ff10 	bl	800a37c <pxPortInitialiseStack>
 800955c:	4602      	mov	r2, r0
 800955e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009560:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009562:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009564:	2b00      	cmp	r3, #0
 8009566:	d002      	beq.n	800956e <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800956a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800956c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800956e:	bf00      	nop
 8009570:	3720      	adds	r7, #32
 8009572:	46bd      	mov	sp, r7
 8009574:	bd80      	pop	{r7, pc}
 8009576:	bf00      	nop
 8009578:	20005e3c 	.word	0x20005e3c
 800957c:	20005ea4 	.word	0x20005ea4
 8009580:	20005f0c 	.word	0x20005f0c

08009584 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009584:	b580      	push	{r7, lr}
 8009586:	b082      	sub	sp, #8
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800958c:	f001 f824 	bl	800a5d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009590:	4b2a      	ldr	r3, [pc, #168]	@ (800963c <prvAddNewTaskToReadyList+0xb8>)
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	3301      	adds	r3, #1
 8009596:	4a29      	ldr	r2, [pc, #164]	@ (800963c <prvAddNewTaskToReadyList+0xb8>)
 8009598:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800959a:	4b29      	ldr	r3, [pc, #164]	@ (8009640 <prvAddNewTaskToReadyList+0xbc>)
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d109      	bne.n	80095b6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80095a2:	4a27      	ldr	r2, [pc, #156]	@ (8009640 <prvAddNewTaskToReadyList+0xbc>)
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80095a8:	4b24      	ldr	r3, [pc, #144]	@ (800963c <prvAddNewTaskToReadyList+0xb8>)
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	2b01      	cmp	r3, #1
 80095ae:	d110      	bne.n	80095d2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80095b0:	f000 fc06 	bl	8009dc0 <prvInitialiseTaskLists>
 80095b4:	e00d      	b.n	80095d2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80095b6:	4b23      	ldr	r3, [pc, #140]	@ (8009644 <prvAddNewTaskToReadyList+0xc0>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d109      	bne.n	80095d2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80095be:	4b20      	ldr	r3, [pc, #128]	@ (8009640 <prvAddNewTaskToReadyList+0xbc>)
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095c8:	429a      	cmp	r2, r3
 80095ca:	d802      	bhi.n	80095d2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80095cc:	4a1c      	ldr	r2, [pc, #112]	@ (8009640 <prvAddNewTaskToReadyList+0xbc>)
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80095d2:	4b1d      	ldr	r3, [pc, #116]	@ (8009648 <prvAddNewTaskToReadyList+0xc4>)
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	3301      	adds	r3, #1
 80095d8:	4a1b      	ldr	r2, [pc, #108]	@ (8009648 <prvAddNewTaskToReadyList+0xc4>)
 80095da:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095e0:	2201      	movs	r2, #1
 80095e2:	409a      	lsls	r2, r3
 80095e4:	4b19      	ldr	r3, [pc, #100]	@ (800964c <prvAddNewTaskToReadyList+0xc8>)
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	4313      	orrs	r3, r2
 80095ea:	4a18      	ldr	r2, [pc, #96]	@ (800964c <prvAddNewTaskToReadyList+0xc8>)
 80095ec:	6013      	str	r3, [r2, #0]
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095f2:	4613      	mov	r3, r2
 80095f4:	009b      	lsls	r3, r3, #2
 80095f6:	4413      	add	r3, r2
 80095f8:	009b      	lsls	r3, r3, #2
 80095fa:	4a15      	ldr	r2, [pc, #84]	@ (8009650 <prvAddNewTaskToReadyList+0xcc>)
 80095fc:	441a      	add	r2, r3
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	3304      	adds	r3, #4
 8009602:	4619      	mov	r1, r3
 8009604:	4610      	mov	r0, r2
 8009606:	f7ff f89a 	bl	800873e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800960a:	f001 f817 	bl	800a63c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800960e:	4b0d      	ldr	r3, [pc, #52]	@ (8009644 <prvAddNewTaskToReadyList+0xc0>)
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	2b00      	cmp	r3, #0
 8009614:	d00e      	beq.n	8009634 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009616:	4b0a      	ldr	r3, [pc, #40]	@ (8009640 <prvAddNewTaskToReadyList+0xbc>)
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009620:	429a      	cmp	r2, r3
 8009622:	d207      	bcs.n	8009634 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009624:	4b0b      	ldr	r3, [pc, #44]	@ (8009654 <prvAddNewTaskToReadyList+0xd0>)
 8009626:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800962a:	601a      	str	r2, [r3, #0]
 800962c:	f3bf 8f4f 	dsb	sy
 8009630:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009634:	bf00      	nop
 8009636:	3708      	adds	r7, #8
 8009638:	46bd      	mov	sp, r7
 800963a:	bd80      	pop	{r7, pc}
 800963c:	20000608 	.word	0x20000608
 8009640:	20000508 	.word	0x20000508
 8009644:	20000614 	.word	0x20000614
 8009648:	20000624 	.word	0x20000624
 800964c:	20000610 	.word	0x20000610
 8009650:	2000050c 	.word	0x2000050c
 8009654:	e000ed04 	.word	0xe000ed04

08009658 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009658:	b580      	push	{r7, lr}
 800965a:	b084      	sub	sp, #16
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009660:	2300      	movs	r3, #0
 8009662:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d018      	beq.n	800969c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800966a:	4b14      	ldr	r3, [pc, #80]	@ (80096bc <vTaskDelay+0x64>)
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	2b00      	cmp	r3, #0
 8009670:	d00b      	beq.n	800968a <vTaskDelay+0x32>
	__asm volatile
 8009672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009676:	f383 8811 	msr	BASEPRI, r3
 800967a:	f3bf 8f6f 	isb	sy
 800967e:	f3bf 8f4f 	dsb	sy
 8009682:	60bb      	str	r3, [r7, #8]
}
 8009684:	bf00      	nop
 8009686:	bf00      	nop
 8009688:	e7fd      	b.n	8009686 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800968a:	f000 f885 	bl	8009798 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800968e:	2100      	movs	r1, #0
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f000 fe0d 	bl	800a2b0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009696:	f000 f88d 	bl	80097b4 <xTaskResumeAll>
 800969a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d107      	bne.n	80096b2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80096a2:	4b07      	ldr	r3, [pc, #28]	@ (80096c0 <vTaskDelay+0x68>)
 80096a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80096a8:	601a      	str	r2, [r3, #0]
 80096aa:	f3bf 8f4f 	dsb	sy
 80096ae:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80096b2:	bf00      	nop
 80096b4:	3710      	adds	r7, #16
 80096b6:	46bd      	mov	sp, r7
 80096b8:	bd80      	pop	{r7, pc}
 80096ba:	bf00      	nop
 80096bc:	20000630 	.word	0x20000630
 80096c0:	e000ed04 	.word	0xe000ed04

080096c4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b08a      	sub	sp, #40	@ 0x28
 80096c8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80096ca:	2300      	movs	r3, #0
 80096cc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80096ce:	2300      	movs	r3, #0
 80096d0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80096d2:	463a      	mov	r2, r7
 80096d4:	1d39      	adds	r1, r7, #4
 80096d6:	f107 0308 	add.w	r3, r7, #8
 80096da:	4618      	mov	r0, r3
 80096dc:	f7f6 ff6e 	bl	80005bc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80096e0:	6839      	ldr	r1, [r7, #0]
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	68ba      	ldr	r2, [r7, #8]
 80096e6:	9202      	str	r2, [sp, #8]
 80096e8:	9301      	str	r3, [sp, #4]
 80096ea:	2300      	movs	r3, #0
 80096ec:	9300      	str	r3, [sp, #0]
 80096ee:	2300      	movs	r3, #0
 80096f0:	460a      	mov	r2, r1
 80096f2:	4921      	ldr	r1, [pc, #132]	@ (8009778 <vTaskStartScheduler+0xb4>)
 80096f4:	4821      	ldr	r0, [pc, #132]	@ (800977c <vTaskStartScheduler+0xb8>)
 80096f6:	f7ff fdff 	bl	80092f8 <xTaskCreateStatic>
 80096fa:	4603      	mov	r3, r0
 80096fc:	4a20      	ldr	r2, [pc, #128]	@ (8009780 <vTaskStartScheduler+0xbc>)
 80096fe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009700:	4b1f      	ldr	r3, [pc, #124]	@ (8009780 <vTaskStartScheduler+0xbc>)
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d002      	beq.n	800970e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009708:	2301      	movs	r3, #1
 800970a:	617b      	str	r3, [r7, #20]
 800970c:	e001      	b.n	8009712 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800970e:	2300      	movs	r3, #0
 8009710:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009712:	697b      	ldr	r3, [r7, #20]
 8009714:	2b01      	cmp	r3, #1
 8009716:	d11b      	bne.n	8009750 <vTaskStartScheduler+0x8c>
	__asm volatile
 8009718:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800971c:	f383 8811 	msr	BASEPRI, r3
 8009720:	f3bf 8f6f 	isb	sy
 8009724:	f3bf 8f4f 	dsb	sy
 8009728:	613b      	str	r3, [r7, #16]
}
 800972a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800972c:	4b15      	ldr	r3, [pc, #84]	@ (8009784 <vTaskStartScheduler+0xc0>)
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	334c      	adds	r3, #76	@ 0x4c
 8009732:	4a15      	ldr	r2, [pc, #84]	@ (8009788 <vTaskStartScheduler+0xc4>)
 8009734:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009736:	4b15      	ldr	r3, [pc, #84]	@ (800978c <vTaskStartScheduler+0xc8>)
 8009738:	f04f 32ff 	mov.w	r2, #4294967295
 800973c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800973e:	4b14      	ldr	r3, [pc, #80]	@ (8009790 <vTaskStartScheduler+0xcc>)
 8009740:	2201      	movs	r2, #1
 8009742:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009744:	4b13      	ldr	r3, [pc, #76]	@ (8009794 <vTaskStartScheduler+0xd0>)
 8009746:	2200      	movs	r2, #0
 8009748:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800974a:	f000 fea1 	bl	800a490 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800974e:	e00f      	b.n	8009770 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009750:	697b      	ldr	r3, [r7, #20]
 8009752:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009756:	d10b      	bne.n	8009770 <vTaskStartScheduler+0xac>
	__asm volatile
 8009758:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800975c:	f383 8811 	msr	BASEPRI, r3
 8009760:	f3bf 8f6f 	isb	sy
 8009764:	f3bf 8f4f 	dsb	sy
 8009768:	60fb      	str	r3, [r7, #12]
}
 800976a:	bf00      	nop
 800976c:	bf00      	nop
 800976e:	e7fd      	b.n	800976c <vTaskStartScheduler+0xa8>
}
 8009770:	bf00      	nop
 8009772:	3718      	adds	r7, #24
 8009774:	46bd      	mov	sp, r7
 8009776:	bd80      	pop	{r7, pc}
 8009778:	0800c184 	.word	0x0800c184
 800977c:	08009d91 	.word	0x08009d91
 8009780:	2000062c 	.word	0x2000062c
 8009784:	20000508 	.word	0x20000508
 8009788:	20000104 	.word	0x20000104
 800978c:	20000628 	.word	0x20000628
 8009790:	20000614 	.word	0x20000614
 8009794:	2000060c 	.word	0x2000060c

08009798 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009798:	b480      	push	{r7}
 800979a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800979c:	4b04      	ldr	r3, [pc, #16]	@ (80097b0 <vTaskSuspendAll+0x18>)
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	3301      	adds	r3, #1
 80097a2:	4a03      	ldr	r2, [pc, #12]	@ (80097b0 <vTaskSuspendAll+0x18>)
 80097a4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80097a6:	bf00      	nop
 80097a8:	46bd      	mov	sp, r7
 80097aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ae:	4770      	bx	lr
 80097b0:	20000630 	.word	0x20000630

080097b4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b084      	sub	sp, #16
 80097b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80097ba:	2300      	movs	r3, #0
 80097bc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80097be:	2300      	movs	r3, #0
 80097c0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80097c2:	4b42      	ldr	r3, [pc, #264]	@ (80098cc <xTaskResumeAll+0x118>)
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d10b      	bne.n	80097e2 <xTaskResumeAll+0x2e>
	__asm volatile
 80097ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097ce:	f383 8811 	msr	BASEPRI, r3
 80097d2:	f3bf 8f6f 	isb	sy
 80097d6:	f3bf 8f4f 	dsb	sy
 80097da:	603b      	str	r3, [r7, #0]
}
 80097dc:	bf00      	nop
 80097de:	bf00      	nop
 80097e0:	e7fd      	b.n	80097de <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80097e2:	f000 fef9 	bl	800a5d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80097e6:	4b39      	ldr	r3, [pc, #228]	@ (80098cc <xTaskResumeAll+0x118>)
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	3b01      	subs	r3, #1
 80097ec:	4a37      	ldr	r2, [pc, #220]	@ (80098cc <xTaskResumeAll+0x118>)
 80097ee:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80097f0:	4b36      	ldr	r3, [pc, #216]	@ (80098cc <xTaskResumeAll+0x118>)
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d161      	bne.n	80098bc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80097f8:	4b35      	ldr	r3, [pc, #212]	@ (80098d0 <xTaskResumeAll+0x11c>)
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d05d      	beq.n	80098bc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009800:	e02e      	b.n	8009860 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009802:	4b34      	ldr	r3, [pc, #208]	@ (80098d4 <xTaskResumeAll+0x120>)
 8009804:	68db      	ldr	r3, [r3, #12]
 8009806:	68db      	ldr	r3, [r3, #12]
 8009808:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	3318      	adds	r3, #24
 800980e:	4618      	mov	r0, r3
 8009810:	f7fe fff2 	bl	80087f8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	3304      	adds	r3, #4
 8009818:	4618      	mov	r0, r3
 800981a:	f7fe ffed 	bl	80087f8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009822:	2201      	movs	r2, #1
 8009824:	409a      	lsls	r2, r3
 8009826:	4b2c      	ldr	r3, [pc, #176]	@ (80098d8 <xTaskResumeAll+0x124>)
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	4313      	orrs	r3, r2
 800982c:	4a2a      	ldr	r2, [pc, #168]	@ (80098d8 <xTaskResumeAll+0x124>)
 800982e:	6013      	str	r3, [r2, #0]
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009834:	4613      	mov	r3, r2
 8009836:	009b      	lsls	r3, r3, #2
 8009838:	4413      	add	r3, r2
 800983a:	009b      	lsls	r3, r3, #2
 800983c:	4a27      	ldr	r2, [pc, #156]	@ (80098dc <xTaskResumeAll+0x128>)
 800983e:	441a      	add	r2, r3
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	3304      	adds	r3, #4
 8009844:	4619      	mov	r1, r3
 8009846:	4610      	mov	r0, r2
 8009848:	f7fe ff79 	bl	800873e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009850:	4b23      	ldr	r3, [pc, #140]	@ (80098e0 <xTaskResumeAll+0x12c>)
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009856:	429a      	cmp	r2, r3
 8009858:	d302      	bcc.n	8009860 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800985a:	4b22      	ldr	r3, [pc, #136]	@ (80098e4 <xTaskResumeAll+0x130>)
 800985c:	2201      	movs	r2, #1
 800985e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009860:	4b1c      	ldr	r3, [pc, #112]	@ (80098d4 <xTaskResumeAll+0x120>)
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d1cc      	bne.n	8009802 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d001      	beq.n	8009872 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800986e:	f000 fb4b 	bl	8009f08 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009872:	4b1d      	ldr	r3, [pc, #116]	@ (80098e8 <xTaskResumeAll+0x134>)
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2b00      	cmp	r3, #0
 800987c:	d010      	beq.n	80098a0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800987e:	f000 f859 	bl	8009934 <xTaskIncrementTick>
 8009882:	4603      	mov	r3, r0
 8009884:	2b00      	cmp	r3, #0
 8009886:	d002      	beq.n	800988e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009888:	4b16      	ldr	r3, [pc, #88]	@ (80098e4 <xTaskResumeAll+0x130>)
 800988a:	2201      	movs	r2, #1
 800988c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	3b01      	subs	r3, #1
 8009892:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	2b00      	cmp	r3, #0
 8009898:	d1f1      	bne.n	800987e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800989a:	4b13      	ldr	r3, [pc, #76]	@ (80098e8 <xTaskResumeAll+0x134>)
 800989c:	2200      	movs	r2, #0
 800989e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80098a0:	4b10      	ldr	r3, [pc, #64]	@ (80098e4 <xTaskResumeAll+0x130>)
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d009      	beq.n	80098bc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80098a8:	2301      	movs	r3, #1
 80098aa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80098ac:	4b0f      	ldr	r3, [pc, #60]	@ (80098ec <xTaskResumeAll+0x138>)
 80098ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80098b2:	601a      	str	r2, [r3, #0]
 80098b4:	f3bf 8f4f 	dsb	sy
 80098b8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80098bc:	f000 febe 	bl	800a63c <vPortExitCritical>

	return xAlreadyYielded;
 80098c0:	68bb      	ldr	r3, [r7, #8]
}
 80098c2:	4618      	mov	r0, r3
 80098c4:	3710      	adds	r7, #16
 80098c6:	46bd      	mov	sp, r7
 80098c8:	bd80      	pop	{r7, pc}
 80098ca:	bf00      	nop
 80098cc:	20000630 	.word	0x20000630
 80098d0:	20000608 	.word	0x20000608
 80098d4:	200005c8 	.word	0x200005c8
 80098d8:	20000610 	.word	0x20000610
 80098dc:	2000050c 	.word	0x2000050c
 80098e0:	20000508 	.word	0x20000508
 80098e4:	2000061c 	.word	0x2000061c
 80098e8:	20000618 	.word	0x20000618
 80098ec:	e000ed04 	.word	0xe000ed04

080098f0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80098f0:	b480      	push	{r7}
 80098f2:	b083      	sub	sp, #12
 80098f4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80098f6:	4b05      	ldr	r3, [pc, #20]	@ (800990c <xTaskGetTickCount+0x1c>)
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80098fc:	687b      	ldr	r3, [r7, #4]
}
 80098fe:	4618      	mov	r0, r3
 8009900:	370c      	adds	r7, #12
 8009902:	46bd      	mov	sp, r7
 8009904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009908:	4770      	bx	lr
 800990a:	bf00      	nop
 800990c:	2000060c 	.word	0x2000060c

08009910 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8009910:	b580      	push	{r7, lr}
 8009912:	b082      	sub	sp, #8
 8009914:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009916:	f000 ff3f 	bl	800a798 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800991a:	2300      	movs	r3, #0
 800991c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800991e:	4b04      	ldr	r3, [pc, #16]	@ (8009930 <xTaskGetTickCountFromISR+0x20>)
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009924:	683b      	ldr	r3, [r7, #0]
}
 8009926:	4618      	mov	r0, r3
 8009928:	3708      	adds	r7, #8
 800992a:	46bd      	mov	sp, r7
 800992c:	bd80      	pop	{r7, pc}
 800992e:	bf00      	nop
 8009930:	2000060c 	.word	0x2000060c

08009934 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b086      	sub	sp, #24
 8009938:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800993a:	2300      	movs	r3, #0
 800993c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800993e:	4b4f      	ldr	r3, [pc, #316]	@ (8009a7c <xTaskIncrementTick+0x148>)
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	2b00      	cmp	r3, #0
 8009944:	f040 808f 	bne.w	8009a66 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009948:	4b4d      	ldr	r3, [pc, #308]	@ (8009a80 <xTaskIncrementTick+0x14c>)
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	3301      	adds	r3, #1
 800994e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009950:	4a4b      	ldr	r2, [pc, #300]	@ (8009a80 <xTaskIncrementTick+0x14c>)
 8009952:	693b      	ldr	r3, [r7, #16]
 8009954:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009956:	693b      	ldr	r3, [r7, #16]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d121      	bne.n	80099a0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800995c:	4b49      	ldr	r3, [pc, #292]	@ (8009a84 <xTaskIncrementTick+0x150>)
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	2b00      	cmp	r3, #0
 8009964:	d00b      	beq.n	800997e <xTaskIncrementTick+0x4a>
	__asm volatile
 8009966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800996a:	f383 8811 	msr	BASEPRI, r3
 800996e:	f3bf 8f6f 	isb	sy
 8009972:	f3bf 8f4f 	dsb	sy
 8009976:	603b      	str	r3, [r7, #0]
}
 8009978:	bf00      	nop
 800997a:	bf00      	nop
 800997c:	e7fd      	b.n	800997a <xTaskIncrementTick+0x46>
 800997e:	4b41      	ldr	r3, [pc, #260]	@ (8009a84 <xTaskIncrementTick+0x150>)
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	60fb      	str	r3, [r7, #12]
 8009984:	4b40      	ldr	r3, [pc, #256]	@ (8009a88 <xTaskIncrementTick+0x154>)
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	4a3e      	ldr	r2, [pc, #248]	@ (8009a84 <xTaskIncrementTick+0x150>)
 800998a:	6013      	str	r3, [r2, #0]
 800998c:	4a3e      	ldr	r2, [pc, #248]	@ (8009a88 <xTaskIncrementTick+0x154>)
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	6013      	str	r3, [r2, #0]
 8009992:	4b3e      	ldr	r3, [pc, #248]	@ (8009a8c <xTaskIncrementTick+0x158>)
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	3301      	adds	r3, #1
 8009998:	4a3c      	ldr	r2, [pc, #240]	@ (8009a8c <xTaskIncrementTick+0x158>)
 800999a:	6013      	str	r3, [r2, #0]
 800999c:	f000 fab4 	bl	8009f08 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80099a0:	4b3b      	ldr	r3, [pc, #236]	@ (8009a90 <xTaskIncrementTick+0x15c>)
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	693a      	ldr	r2, [r7, #16]
 80099a6:	429a      	cmp	r2, r3
 80099a8:	d348      	bcc.n	8009a3c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80099aa:	4b36      	ldr	r3, [pc, #216]	@ (8009a84 <xTaskIncrementTick+0x150>)
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d104      	bne.n	80099be <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80099b4:	4b36      	ldr	r3, [pc, #216]	@ (8009a90 <xTaskIncrementTick+0x15c>)
 80099b6:	f04f 32ff 	mov.w	r2, #4294967295
 80099ba:	601a      	str	r2, [r3, #0]
					break;
 80099bc:	e03e      	b.n	8009a3c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80099be:	4b31      	ldr	r3, [pc, #196]	@ (8009a84 <xTaskIncrementTick+0x150>)
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	68db      	ldr	r3, [r3, #12]
 80099c4:	68db      	ldr	r3, [r3, #12]
 80099c6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80099c8:	68bb      	ldr	r3, [r7, #8]
 80099ca:	685b      	ldr	r3, [r3, #4]
 80099cc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80099ce:	693a      	ldr	r2, [r7, #16]
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	429a      	cmp	r2, r3
 80099d4:	d203      	bcs.n	80099de <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80099d6:	4a2e      	ldr	r2, [pc, #184]	@ (8009a90 <xTaskIncrementTick+0x15c>)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80099dc:	e02e      	b.n	8009a3c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80099de:	68bb      	ldr	r3, [r7, #8]
 80099e0:	3304      	adds	r3, #4
 80099e2:	4618      	mov	r0, r3
 80099e4:	f7fe ff08 	bl	80087f8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80099e8:	68bb      	ldr	r3, [r7, #8]
 80099ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d004      	beq.n	80099fa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80099f0:	68bb      	ldr	r3, [r7, #8]
 80099f2:	3318      	adds	r3, #24
 80099f4:	4618      	mov	r0, r3
 80099f6:	f7fe feff 	bl	80087f8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80099fa:	68bb      	ldr	r3, [r7, #8]
 80099fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099fe:	2201      	movs	r2, #1
 8009a00:	409a      	lsls	r2, r3
 8009a02:	4b24      	ldr	r3, [pc, #144]	@ (8009a94 <xTaskIncrementTick+0x160>)
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	4313      	orrs	r3, r2
 8009a08:	4a22      	ldr	r2, [pc, #136]	@ (8009a94 <xTaskIncrementTick+0x160>)
 8009a0a:	6013      	str	r3, [r2, #0]
 8009a0c:	68bb      	ldr	r3, [r7, #8]
 8009a0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a10:	4613      	mov	r3, r2
 8009a12:	009b      	lsls	r3, r3, #2
 8009a14:	4413      	add	r3, r2
 8009a16:	009b      	lsls	r3, r3, #2
 8009a18:	4a1f      	ldr	r2, [pc, #124]	@ (8009a98 <xTaskIncrementTick+0x164>)
 8009a1a:	441a      	add	r2, r3
 8009a1c:	68bb      	ldr	r3, [r7, #8]
 8009a1e:	3304      	adds	r3, #4
 8009a20:	4619      	mov	r1, r3
 8009a22:	4610      	mov	r0, r2
 8009a24:	f7fe fe8b 	bl	800873e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009a28:	68bb      	ldr	r3, [r7, #8]
 8009a2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a2c:	4b1b      	ldr	r3, [pc, #108]	@ (8009a9c <xTaskIncrementTick+0x168>)
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a32:	429a      	cmp	r2, r3
 8009a34:	d3b9      	bcc.n	80099aa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009a36:	2301      	movs	r3, #1
 8009a38:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009a3a:	e7b6      	b.n	80099aa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009a3c:	4b17      	ldr	r3, [pc, #92]	@ (8009a9c <xTaskIncrementTick+0x168>)
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a42:	4915      	ldr	r1, [pc, #84]	@ (8009a98 <xTaskIncrementTick+0x164>)
 8009a44:	4613      	mov	r3, r2
 8009a46:	009b      	lsls	r3, r3, #2
 8009a48:	4413      	add	r3, r2
 8009a4a:	009b      	lsls	r3, r3, #2
 8009a4c:	440b      	add	r3, r1
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	2b01      	cmp	r3, #1
 8009a52:	d901      	bls.n	8009a58 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009a54:	2301      	movs	r3, #1
 8009a56:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009a58:	4b11      	ldr	r3, [pc, #68]	@ (8009aa0 <xTaskIncrementTick+0x16c>)
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d007      	beq.n	8009a70 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009a60:	2301      	movs	r3, #1
 8009a62:	617b      	str	r3, [r7, #20]
 8009a64:	e004      	b.n	8009a70 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009a66:	4b0f      	ldr	r3, [pc, #60]	@ (8009aa4 <xTaskIncrementTick+0x170>)
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	3301      	adds	r3, #1
 8009a6c:	4a0d      	ldr	r2, [pc, #52]	@ (8009aa4 <xTaskIncrementTick+0x170>)
 8009a6e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009a70:	697b      	ldr	r3, [r7, #20]
}
 8009a72:	4618      	mov	r0, r3
 8009a74:	3718      	adds	r7, #24
 8009a76:	46bd      	mov	sp, r7
 8009a78:	bd80      	pop	{r7, pc}
 8009a7a:	bf00      	nop
 8009a7c:	20000630 	.word	0x20000630
 8009a80:	2000060c 	.word	0x2000060c
 8009a84:	200005c0 	.word	0x200005c0
 8009a88:	200005c4 	.word	0x200005c4
 8009a8c:	20000620 	.word	0x20000620
 8009a90:	20000628 	.word	0x20000628
 8009a94:	20000610 	.word	0x20000610
 8009a98:	2000050c 	.word	0x2000050c
 8009a9c:	20000508 	.word	0x20000508
 8009aa0:	2000061c 	.word	0x2000061c
 8009aa4:	20000618 	.word	0x20000618

08009aa8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009aa8:	b480      	push	{r7}
 8009aaa:	b087      	sub	sp, #28
 8009aac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009aae:	4b2a      	ldr	r3, [pc, #168]	@ (8009b58 <vTaskSwitchContext+0xb0>)
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d003      	beq.n	8009abe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009ab6:	4b29      	ldr	r3, [pc, #164]	@ (8009b5c <vTaskSwitchContext+0xb4>)
 8009ab8:	2201      	movs	r2, #1
 8009aba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009abc:	e045      	b.n	8009b4a <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8009abe:	4b27      	ldr	r3, [pc, #156]	@ (8009b5c <vTaskSwitchContext+0xb4>)
 8009ac0:	2200      	movs	r2, #0
 8009ac2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ac4:	4b26      	ldr	r3, [pc, #152]	@ (8009b60 <vTaskSwitchContext+0xb8>)
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	fab3 f383 	clz	r3, r3
 8009ad0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009ad2:	7afb      	ldrb	r3, [r7, #11]
 8009ad4:	f1c3 031f 	rsb	r3, r3, #31
 8009ad8:	617b      	str	r3, [r7, #20]
 8009ada:	4922      	ldr	r1, [pc, #136]	@ (8009b64 <vTaskSwitchContext+0xbc>)
 8009adc:	697a      	ldr	r2, [r7, #20]
 8009ade:	4613      	mov	r3, r2
 8009ae0:	009b      	lsls	r3, r3, #2
 8009ae2:	4413      	add	r3, r2
 8009ae4:	009b      	lsls	r3, r3, #2
 8009ae6:	440b      	add	r3, r1
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d10b      	bne.n	8009b06 <vTaskSwitchContext+0x5e>
	__asm volatile
 8009aee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009af2:	f383 8811 	msr	BASEPRI, r3
 8009af6:	f3bf 8f6f 	isb	sy
 8009afa:	f3bf 8f4f 	dsb	sy
 8009afe:	607b      	str	r3, [r7, #4]
}
 8009b00:	bf00      	nop
 8009b02:	bf00      	nop
 8009b04:	e7fd      	b.n	8009b02 <vTaskSwitchContext+0x5a>
 8009b06:	697a      	ldr	r2, [r7, #20]
 8009b08:	4613      	mov	r3, r2
 8009b0a:	009b      	lsls	r3, r3, #2
 8009b0c:	4413      	add	r3, r2
 8009b0e:	009b      	lsls	r3, r3, #2
 8009b10:	4a14      	ldr	r2, [pc, #80]	@ (8009b64 <vTaskSwitchContext+0xbc>)
 8009b12:	4413      	add	r3, r2
 8009b14:	613b      	str	r3, [r7, #16]
 8009b16:	693b      	ldr	r3, [r7, #16]
 8009b18:	685b      	ldr	r3, [r3, #4]
 8009b1a:	685a      	ldr	r2, [r3, #4]
 8009b1c:	693b      	ldr	r3, [r7, #16]
 8009b1e:	605a      	str	r2, [r3, #4]
 8009b20:	693b      	ldr	r3, [r7, #16]
 8009b22:	685a      	ldr	r2, [r3, #4]
 8009b24:	693b      	ldr	r3, [r7, #16]
 8009b26:	3308      	adds	r3, #8
 8009b28:	429a      	cmp	r2, r3
 8009b2a:	d104      	bne.n	8009b36 <vTaskSwitchContext+0x8e>
 8009b2c:	693b      	ldr	r3, [r7, #16]
 8009b2e:	685b      	ldr	r3, [r3, #4]
 8009b30:	685a      	ldr	r2, [r3, #4]
 8009b32:	693b      	ldr	r3, [r7, #16]
 8009b34:	605a      	str	r2, [r3, #4]
 8009b36:	693b      	ldr	r3, [r7, #16]
 8009b38:	685b      	ldr	r3, [r3, #4]
 8009b3a:	68db      	ldr	r3, [r3, #12]
 8009b3c:	4a0a      	ldr	r2, [pc, #40]	@ (8009b68 <vTaskSwitchContext+0xc0>)
 8009b3e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009b40:	4b09      	ldr	r3, [pc, #36]	@ (8009b68 <vTaskSwitchContext+0xc0>)
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	334c      	adds	r3, #76	@ 0x4c
 8009b46:	4a09      	ldr	r2, [pc, #36]	@ (8009b6c <vTaskSwitchContext+0xc4>)
 8009b48:	6013      	str	r3, [r2, #0]
}
 8009b4a:	bf00      	nop
 8009b4c:	371c      	adds	r7, #28
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b54:	4770      	bx	lr
 8009b56:	bf00      	nop
 8009b58:	20000630 	.word	0x20000630
 8009b5c:	2000061c 	.word	0x2000061c
 8009b60:	20000610 	.word	0x20000610
 8009b64:	2000050c 	.word	0x2000050c
 8009b68:	20000508 	.word	0x20000508
 8009b6c:	20000104 	.word	0x20000104

08009b70 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009b70:	b580      	push	{r7, lr}
 8009b72:	b084      	sub	sp, #16
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
 8009b78:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d10b      	bne.n	8009b98 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009b80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b84:	f383 8811 	msr	BASEPRI, r3
 8009b88:	f3bf 8f6f 	isb	sy
 8009b8c:	f3bf 8f4f 	dsb	sy
 8009b90:	60fb      	str	r3, [r7, #12]
}
 8009b92:	bf00      	nop
 8009b94:	bf00      	nop
 8009b96:	e7fd      	b.n	8009b94 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009b98:	4b07      	ldr	r3, [pc, #28]	@ (8009bb8 <vTaskPlaceOnEventList+0x48>)
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	3318      	adds	r3, #24
 8009b9e:	4619      	mov	r1, r3
 8009ba0:	6878      	ldr	r0, [r7, #4]
 8009ba2:	f7fe fdf0 	bl	8008786 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009ba6:	2101      	movs	r1, #1
 8009ba8:	6838      	ldr	r0, [r7, #0]
 8009baa:	f000 fb81 	bl	800a2b0 <prvAddCurrentTaskToDelayedList>
}
 8009bae:	bf00      	nop
 8009bb0:	3710      	adds	r7, #16
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	bd80      	pop	{r7, pc}
 8009bb6:	bf00      	nop
 8009bb8:	20000508 	.word	0x20000508

08009bbc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b086      	sub	sp, #24
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	68db      	ldr	r3, [r3, #12]
 8009bc8:	68db      	ldr	r3, [r3, #12]
 8009bca:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009bcc:	693b      	ldr	r3, [r7, #16]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d10b      	bne.n	8009bea <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bd6:	f383 8811 	msr	BASEPRI, r3
 8009bda:	f3bf 8f6f 	isb	sy
 8009bde:	f3bf 8f4f 	dsb	sy
 8009be2:	60fb      	str	r3, [r7, #12]
}
 8009be4:	bf00      	nop
 8009be6:	bf00      	nop
 8009be8:	e7fd      	b.n	8009be6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009bea:	693b      	ldr	r3, [r7, #16]
 8009bec:	3318      	adds	r3, #24
 8009bee:	4618      	mov	r0, r3
 8009bf0:	f7fe fe02 	bl	80087f8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009bf4:	4b1d      	ldr	r3, [pc, #116]	@ (8009c6c <xTaskRemoveFromEventList+0xb0>)
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d11c      	bne.n	8009c36 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009bfc:	693b      	ldr	r3, [r7, #16]
 8009bfe:	3304      	adds	r3, #4
 8009c00:	4618      	mov	r0, r3
 8009c02:	f7fe fdf9 	bl	80087f8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009c06:	693b      	ldr	r3, [r7, #16]
 8009c08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c0a:	2201      	movs	r2, #1
 8009c0c:	409a      	lsls	r2, r3
 8009c0e:	4b18      	ldr	r3, [pc, #96]	@ (8009c70 <xTaskRemoveFromEventList+0xb4>)
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	4313      	orrs	r3, r2
 8009c14:	4a16      	ldr	r2, [pc, #88]	@ (8009c70 <xTaskRemoveFromEventList+0xb4>)
 8009c16:	6013      	str	r3, [r2, #0]
 8009c18:	693b      	ldr	r3, [r7, #16]
 8009c1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c1c:	4613      	mov	r3, r2
 8009c1e:	009b      	lsls	r3, r3, #2
 8009c20:	4413      	add	r3, r2
 8009c22:	009b      	lsls	r3, r3, #2
 8009c24:	4a13      	ldr	r2, [pc, #76]	@ (8009c74 <xTaskRemoveFromEventList+0xb8>)
 8009c26:	441a      	add	r2, r3
 8009c28:	693b      	ldr	r3, [r7, #16]
 8009c2a:	3304      	adds	r3, #4
 8009c2c:	4619      	mov	r1, r3
 8009c2e:	4610      	mov	r0, r2
 8009c30:	f7fe fd85 	bl	800873e <vListInsertEnd>
 8009c34:	e005      	b.n	8009c42 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009c36:	693b      	ldr	r3, [r7, #16]
 8009c38:	3318      	adds	r3, #24
 8009c3a:	4619      	mov	r1, r3
 8009c3c:	480e      	ldr	r0, [pc, #56]	@ (8009c78 <xTaskRemoveFromEventList+0xbc>)
 8009c3e:	f7fe fd7e 	bl	800873e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009c42:	693b      	ldr	r3, [r7, #16]
 8009c44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c46:	4b0d      	ldr	r3, [pc, #52]	@ (8009c7c <xTaskRemoveFromEventList+0xc0>)
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c4c:	429a      	cmp	r2, r3
 8009c4e:	d905      	bls.n	8009c5c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009c50:	2301      	movs	r3, #1
 8009c52:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009c54:	4b0a      	ldr	r3, [pc, #40]	@ (8009c80 <xTaskRemoveFromEventList+0xc4>)
 8009c56:	2201      	movs	r2, #1
 8009c58:	601a      	str	r2, [r3, #0]
 8009c5a:	e001      	b.n	8009c60 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009c60:	697b      	ldr	r3, [r7, #20]
}
 8009c62:	4618      	mov	r0, r3
 8009c64:	3718      	adds	r7, #24
 8009c66:	46bd      	mov	sp, r7
 8009c68:	bd80      	pop	{r7, pc}
 8009c6a:	bf00      	nop
 8009c6c:	20000630 	.word	0x20000630
 8009c70:	20000610 	.word	0x20000610
 8009c74:	2000050c 	.word	0x2000050c
 8009c78:	200005c8 	.word	0x200005c8
 8009c7c:	20000508 	.word	0x20000508
 8009c80:	2000061c 	.word	0x2000061c

08009c84 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009c84:	b480      	push	{r7}
 8009c86:	b083      	sub	sp, #12
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009c8c:	4b06      	ldr	r3, [pc, #24]	@ (8009ca8 <vTaskInternalSetTimeOutState+0x24>)
 8009c8e:	681a      	ldr	r2, [r3, #0]
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009c94:	4b05      	ldr	r3, [pc, #20]	@ (8009cac <vTaskInternalSetTimeOutState+0x28>)
 8009c96:	681a      	ldr	r2, [r3, #0]
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	605a      	str	r2, [r3, #4]
}
 8009c9c:	bf00      	nop
 8009c9e:	370c      	adds	r7, #12
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca6:	4770      	bx	lr
 8009ca8:	20000620 	.word	0x20000620
 8009cac:	2000060c 	.word	0x2000060c

08009cb0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009cb0:	b580      	push	{r7, lr}
 8009cb2:	b088      	sub	sp, #32
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
 8009cb8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d10b      	bne.n	8009cd8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009cc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cc4:	f383 8811 	msr	BASEPRI, r3
 8009cc8:	f3bf 8f6f 	isb	sy
 8009ccc:	f3bf 8f4f 	dsb	sy
 8009cd0:	613b      	str	r3, [r7, #16]
}
 8009cd2:	bf00      	nop
 8009cd4:	bf00      	nop
 8009cd6:	e7fd      	b.n	8009cd4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009cd8:	683b      	ldr	r3, [r7, #0]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d10b      	bne.n	8009cf6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ce2:	f383 8811 	msr	BASEPRI, r3
 8009ce6:	f3bf 8f6f 	isb	sy
 8009cea:	f3bf 8f4f 	dsb	sy
 8009cee:	60fb      	str	r3, [r7, #12]
}
 8009cf0:	bf00      	nop
 8009cf2:	bf00      	nop
 8009cf4:	e7fd      	b.n	8009cf2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009cf6:	f000 fc6f 	bl	800a5d8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009cfa:	4b1d      	ldr	r3, [pc, #116]	@ (8009d70 <xTaskCheckForTimeOut+0xc0>)
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	685b      	ldr	r3, [r3, #4]
 8009d04:	69ba      	ldr	r2, [r7, #24]
 8009d06:	1ad3      	subs	r3, r2, r3
 8009d08:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009d0a:	683b      	ldr	r3, [r7, #0]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d12:	d102      	bne.n	8009d1a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009d14:	2300      	movs	r3, #0
 8009d16:	61fb      	str	r3, [r7, #28]
 8009d18:	e023      	b.n	8009d62 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681a      	ldr	r2, [r3, #0]
 8009d1e:	4b15      	ldr	r3, [pc, #84]	@ (8009d74 <xTaskCheckForTimeOut+0xc4>)
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	429a      	cmp	r2, r3
 8009d24:	d007      	beq.n	8009d36 <xTaskCheckForTimeOut+0x86>
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	685b      	ldr	r3, [r3, #4]
 8009d2a:	69ba      	ldr	r2, [r7, #24]
 8009d2c:	429a      	cmp	r2, r3
 8009d2e:	d302      	bcc.n	8009d36 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009d30:	2301      	movs	r3, #1
 8009d32:	61fb      	str	r3, [r7, #28]
 8009d34:	e015      	b.n	8009d62 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009d36:	683b      	ldr	r3, [r7, #0]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	697a      	ldr	r2, [r7, #20]
 8009d3c:	429a      	cmp	r2, r3
 8009d3e:	d20b      	bcs.n	8009d58 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	681a      	ldr	r2, [r3, #0]
 8009d44:	697b      	ldr	r3, [r7, #20]
 8009d46:	1ad2      	subs	r2, r2, r3
 8009d48:	683b      	ldr	r3, [r7, #0]
 8009d4a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009d4c:	6878      	ldr	r0, [r7, #4]
 8009d4e:	f7ff ff99 	bl	8009c84 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009d52:	2300      	movs	r3, #0
 8009d54:	61fb      	str	r3, [r7, #28]
 8009d56:	e004      	b.n	8009d62 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009d58:	683b      	ldr	r3, [r7, #0]
 8009d5a:	2200      	movs	r2, #0
 8009d5c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009d5e:	2301      	movs	r3, #1
 8009d60:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009d62:	f000 fc6b 	bl	800a63c <vPortExitCritical>

	return xReturn;
 8009d66:	69fb      	ldr	r3, [r7, #28]
}
 8009d68:	4618      	mov	r0, r3
 8009d6a:	3720      	adds	r7, #32
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	bd80      	pop	{r7, pc}
 8009d70:	2000060c 	.word	0x2000060c
 8009d74:	20000620 	.word	0x20000620

08009d78 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009d78:	b480      	push	{r7}
 8009d7a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009d7c:	4b03      	ldr	r3, [pc, #12]	@ (8009d8c <vTaskMissedYield+0x14>)
 8009d7e:	2201      	movs	r2, #1
 8009d80:	601a      	str	r2, [r3, #0]
}
 8009d82:	bf00      	nop
 8009d84:	46bd      	mov	sp, r7
 8009d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8a:	4770      	bx	lr
 8009d8c:	2000061c 	.word	0x2000061c

08009d90 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b082      	sub	sp, #8
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009d98:	f000 f852 	bl	8009e40 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009d9c:	4b06      	ldr	r3, [pc, #24]	@ (8009db8 <prvIdleTask+0x28>)
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	2b01      	cmp	r3, #1
 8009da2:	d9f9      	bls.n	8009d98 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009da4:	4b05      	ldr	r3, [pc, #20]	@ (8009dbc <prvIdleTask+0x2c>)
 8009da6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009daa:	601a      	str	r2, [r3, #0]
 8009dac:	f3bf 8f4f 	dsb	sy
 8009db0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009db4:	e7f0      	b.n	8009d98 <prvIdleTask+0x8>
 8009db6:	bf00      	nop
 8009db8:	2000050c 	.word	0x2000050c
 8009dbc:	e000ed04 	.word	0xe000ed04

08009dc0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	b082      	sub	sp, #8
 8009dc4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	607b      	str	r3, [r7, #4]
 8009dca:	e00c      	b.n	8009de6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009dcc:	687a      	ldr	r2, [r7, #4]
 8009dce:	4613      	mov	r3, r2
 8009dd0:	009b      	lsls	r3, r3, #2
 8009dd2:	4413      	add	r3, r2
 8009dd4:	009b      	lsls	r3, r3, #2
 8009dd6:	4a12      	ldr	r2, [pc, #72]	@ (8009e20 <prvInitialiseTaskLists+0x60>)
 8009dd8:	4413      	add	r3, r2
 8009dda:	4618      	mov	r0, r3
 8009ddc:	f7fe fc82 	bl	80086e4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	3301      	adds	r3, #1
 8009de4:	607b      	str	r3, [r7, #4]
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	2b06      	cmp	r3, #6
 8009dea:	d9ef      	bls.n	8009dcc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009dec:	480d      	ldr	r0, [pc, #52]	@ (8009e24 <prvInitialiseTaskLists+0x64>)
 8009dee:	f7fe fc79 	bl	80086e4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009df2:	480d      	ldr	r0, [pc, #52]	@ (8009e28 <prvInitialiseTaskLists+0x68>)
 8009df4:	f7fe fc76 	bl	80086e4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009df8:	480c      	ldr	r0, [pc, #48]	@ (8009e2c <prvInitialiseTaskLists+0x6c>)
 8009dfa:	f7fe fc73 	bl	80086e4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009dfe:	480c      	ldr	r0, [pc, #48]	@ (8009e30 <prvInitialiseTaskLists+0x70>)
 8009e00:	f7fe fc70 	bl	80086e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009e04:	480b      	ldr	r0, [pc, #44]	@ (8009e34 <prvInitialiseTaskLists+0x74>)
 8009e06:	f7fe fc6d 	bl	80086e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009e0a:	4b0b      	ldr	r3, [pc, #44]	@ (8009e38 <prvInitialiseTaskLists+0x78>)
 8009e0c:	4a05      	ldr	r2, [pc, #20]	@ (8009e24 <prvInitialiseTaskLists+0x64>)
 8009e0e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009e10:	4b0a      	ldr	r3, [pc, #40]	@ (8009e3c <prvInitialiseTaskLists+0x7c>)
 8009e12:	4a05      	ldr	r2, [pc, #20]	@ (8009e28 <prvInitialiseTaskLists+0x68>)
 8009e14:	601a      	str	r2, [r3, #0]
}
 8009e16:	bf00      	nop
 8009e18:	3708      	adds	r7, #8
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	bd80      	pop	{r7, pc}
 8009e1e:	bf00      	nop
 8009e20:	2000050c 	.word	0x2000050c
 8009e24:	20000598 	.word	0x20000598
 8009e28:	200005ac 	.word	0x200005ac
 8009e2c:	200005c8 	.word	0x200005c8
 8009e30:	200005dc 	.word	0x200005dc
 8009e34:	200005f4 	.word	0x200005f4
 8009e38:	200005c0 	.word	0x200005c0
 8009e3c:	200005c4 	.word	0x200005c4

08009e40 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b082      	sub	sp, #8
 8009e44:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009e46:	e019      	b.n	8009e7c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009e48:	f000 fbc6 	bl	800a5d8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e4c:	4b10      	ldr	r3, [pc, #64]	@ (8009e90 <prvCheckTasksWaitingTermination+0x50>)
 8009e4e:	68db      	ldr	r3, [r3, #12]
 8009e50:	68db      	ldr	r3, [r3, #12]
 8009e52:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	3304      	adds	r3, #4
 8009e58:	4618      	mov	r0, r3
 8009e5a:	f7fe fccd 	bl	80087f8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009e5e:	4b0d      	ldr	r3, [pc, #52]	@ (8009e94 <prvCheckTasksWaitingTermination+0x54>)
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	3b01      	subs	r3, #1
 8009e64:	4a0b      	ldr	r2, [pc, #44]	@ (8009e94 <prvCheckTasksWaitingTermination+0x54>)
 8009e66:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009e68:	4b0b      	ldr	r3, [pc, #44]	@ (8009e98 <prvCheckTasksWaitingTermination+0x58>)
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	3b01      	subs	r3, #1
 8009e6e:	4a0a      	ldr	r2, [pc, #40]	@ (8009e98 <prvCheckTasksWaitingTermination+0x58>)
 8009e70:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009e72:	f000 fbe3 	bl	800a63c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009e76:	6878      	ldr	r0, [r7, #4]
 8009e78:	f000 f810 	bl	8009e9c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009e7c:	4b06      	ldr	r3, [pc, #24]	@ (8009e98 <prvCheckTasksWaitingTermination+0x58>)
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d1e1      	bne.n	8009e48 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009e84:	bf00      	nop
 8009e86:	bf00      	nop
 8009e88:	3708      	adds	r7, #8
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	bd80      	pop	{r7, pc}
 8009e8e:	bf00      	nop
 8009e90:	200005dc 	.word	0x200005dc
 8009e94:	20000608 	.word	0x20000608
 8009e98:	200005f0 	.word	0x200005f0

08009e9c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	b084      	sub	sp, #16
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	334c      	adds	r3, #76	@ 0x4c
 8009ea8:	4618      	mov	r0, r3
 8009eaa:	f001 fbdd 	bl	800b668 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d108      	bne.n	8009eca <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	f000 fd7b 	bl	800a9b8 <vPortFree>
				vPortFree( pxTCB );
 8009ec2:	6878      	ldr	r0, [r7, #4]
 8009ec4:	f000 fd78 	bl	800a9b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009ec8:	e019      	b.n	8009efe <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009ed0:	2b01      	cmp	r3, #1
 8009ed2:	d103      	bne.n	8009edc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009ed4:	6878      	ldr	r0, [r7, #4]
 8009ed6:	f000 fd6f 	bl	800a9b8 <vPortFree>
	}
 8009eda:	e010      	b.n	8009efe <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009ee2:	2b02      	cmp	r3, #2
 8009ee4:	d00b      	beq.n	8009efe <prvDeleteTCB+0x62>
	__asm volatile
 8009ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009eea:	f383 8811 	msr	BASEPRI, r3
 8009eee:	f3bf 8f6f 	isb	sy
 8009ef2:	f3bf 8f4f 	dsb	sy
 8009ef6:	60fb      	str	r3, [r7, #12]
}
 8009ef8:	bf00      	nop
 8009efa:	bf00      	nop
 8009efc:	e7fd      	b.n	8009efa <prvDeleteTCB+0x5e>
	}
 8009efe:	bf00      	nop
 8009f00:	3710      	adds	r7, #16
 8009f02:	46bd      	mov	sp, r7
 8009f04:	bd80      	pop	{r7, pc}
	...

08009f08 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009f08:	b480      	push	{r7}
 8009f0a:	b083      	sub	sp, #12
 8009f0c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009f0e:	4b0c      	ldr	r3, [pc, #48]	@ (8009f40 <prvResetNextTaskUnblockTime+0x38>)
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d104      	bne.n	8009f22 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009f18:	4b0a      	ldr	r3, [pc, #40]	@ (8009f44 <prvResetNextTaskUnblockTime+0x3c>)
 8009f1a:	f04f 32ff 	mov.w	r2, #4294967295
 8009f1e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009f20:	e008      	b.n	8009f34 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f22:	4b07      	ldr	r3, [pc, #28]	@ (8009f40 <prvResetNextTaskUnblockTime+0x38>)
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	68db      	ldr	r3, [r3, #12]
 8009f28:	68db      	ldr	r3, [r3, #12]
 8009f2a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	685b      	ldr	r3, [r3, #4]
 8009f30:	4a04      	ldr	r2, [pc, #16]	@ (8009f44 <prvResetNextTaskUnblockTime+0x3c>)
 8009f32:	6013      	str	r3, [r2, #0]
}
 8009f34:	bf00      	nop
 8009f36:	370c      	adds	r7, #12
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3e:	4770      	bx	lr
 8009f40:	200005c0 	.word	0x200005c0
 8009f44:	20000628 	.word	0x20000628

08009f48 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009f48:	b480      	push	{r7}
 8009f4a:	b083      	sub	sp, #12
 8009f4c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009f4e:	4b0b      	ldr	r3, [pc, #44]	@ (8009f7c <xTaskGetSchedulerState+0x34>)
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d102      	bne.n	8009f5c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009f56:	2301      	movs	r3, #1
 8009f58:	607b      	str	r3, [r7, #4]
 8009f5a:	e008      	b.n	8009f6e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f5c:	4b08      	ldr	r3, [pc, #32]	@ (8009f80 <xTaskGetSchedulerState+0x38>)
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d102      	bne.n	8009f6a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009f64:	2302      	movs	r3, #2
 8009f66:	607b      	str	r3, [r7, #4]
 8009f68:	e001      	b.n	8009f6e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009f6a:	2300      	movs	r3, #0
 8009f6c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009f6e:	687b      	ldr	r3, [r7, #4]
	}
 8009f70:	4618      	mov	r0, r3
 8009f72:	370c      	adds	r7, #12
 8009f74:	46bd      	mov	sp, r7
 8009f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7a:	4770      	bx	lr
 8009f7c:	20000614 	.word	0x20000614
 8009f80:	20000630 	.word	0x20000630

08009f84 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009f84:	b580      	push	{r7, lr}
 8009f86:	b086      	sub	sp, #24
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009f90:	2300      	movs	r3, #0
 8009f92:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d070      	beq.n	800a07c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009f9a:	4b3b      	ldr	r3, [pc, #236]	@ (800a088 <xTaskPriorityDisinherit+0x104>)
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	693a      	ldr	r2, [r7, #16]
 8009fa0:	429a      	cmp	r2, r3
 8009fa2:	d00b      	beq.n	8009fbc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009fa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fa8:	f383 8811 	msr	BASEPRI, r3
 8009fac:	f3bf 8f6f 	isb	sy
 8009fb0:	f3bf 8f4f 	dsb	sy
 8009fb4:	60fb      	str	r3, [r7, #12]
}
 8009fb6:	bf00      	nop
 8009fb8:	bf00      	nop
 8009fba:	e7fd      	b.n	8009fb8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009fbc:	693b      	ldr	r3, [r7, #16]
 8009fbe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d10b      	bne.n	8009fdc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009fc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fc8:	f383 8811 	msr	BASEPRI, r3
 8009fcc:	f3bf 8f6f 	isb	sy
 8009fd0:	f3bf 8f4f 	dsb	sy
 8009fd4:	60bb      	str	r3, [r7, #8]
}
 8009fd6:	bf00      	nop
 8009fd8:	bf00      	nop
 8009fda:	e7fd      	b.n	8009fd8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009fdc:	693b      	ldr	r3, [r7, #16]
 8009fde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009fe0:	1e5a      	subs	r2, r3, #1
 8009fe2:	693b      	ldr	r3, [r7, #16]
 8009fe4:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009fe6:	693b      	ldr	r3, [r7, #16]
 8009fe8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fea:	693b      	ldr	r3, [r7, #16]
 8009fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009fee:	429a      	cmp	r2, r3
 8009ff0:	d044      	beq.n	800a07c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009ff2:	693b      	ldr	r3, [r7, #16]
 8009ff4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d140      	bne.n	800a07c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009ffa:	693b      	ldr	r3, [r7, #16]
 8009ffc:	3304      	adds	r3, #4
 8009ffe:	4618      	mov	r0, r3
 800a000:	f7fe fbfa 	bl	80087f8 <uxListRemove>
 800a004:	4603      	mov	r3, r0
 800a006:	2b00      	cmp	r3, #0
 800a008:	d115      	bne.n	800a036 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a00a:	693b      	ldr	r3, [r7, #16]
 800a00c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a00e:	491f      	ldr	r1, [pc, #124]	@ (800a08c <xTaskPriorityDisinherit+0x108>)
 800a010:	4613      	mov	r3, r2
 800a012:	009b      	lsls	r3, r3, #2
 800a014:	4413      	add	r3, r2
 800a016:	009b      	lsls	r3, r3, #2
 800a018:	440b      	add	r3, r1
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d10a      	bne.n	800a036 <xTaskPriorityDisinherit+0xb2>
 800a020:	693b      	ldr	r3, [r7, #16]
 800a022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a024:	2201      	movs	r2, #1
 800a026:	fa02 f303 	lsl.w	r3, r2, r3
 800a02a:	43da      	mvns	r2, r3
 800a02c:	4b18      	ldr	r3, [pc, #96]	@ (800a090 <xTaskPriorityDisinherit+0x10c>)
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	4013      	ands	r3, r2
 800a032:	4a17      	ldr	r2, [pc, #92]	@ (800a090 <xTaskPriorityDisinherit+0x10c>)
 800a034:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a036:	693b      	ldr	r3, [r7, #16]
 800a038:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a03a:	693b      	ldr	r3, [r7, #16]
 800a03c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a03e:	693b      	ldr	r3, [r7, #16]
 800a040:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a042:	f1c3 0207 	rsb	r2, r3, #7
 800a046:	693b      	ldr	r3, [r7, #16]
 800a048:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a04a:	693b      	ldr	r3, [r7, #16]
 800a04c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a04e:	2201      	movs	r2, #1
 800a050:	409a      	lsls	r2, r3
 800a052:	4b0f      	ldr	r3, [pc, #60]	@ (800a090 <xTaskPriorityDisinherit+0x10c>)
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	4313      	orrs	r3, r2
 800a058:	4a0d      	ldr	r2, [pc, #52]	@ (800a090 <xTaskPriorityDisinherit+0x10c>)
 800a05a:	6013      	str	r3, [r2, #0]
 800a05c:	693b      	ldr	r3, [r7, #16]
 800a05e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a060:	4613      	mov	r3, r2
 800a062:	009b      	lsls	r3, r3, #2
 800a064:	4413      	add	r3, r2
 800a066:	009b      	lsls	r3, r3, #2
 800a068:	4a08      	ldr	r2, [pc, #32]	@ (800a08c <xTaskPriorityDisinherit+0x108>)
 800a06a:	441a      	add	r2, r3
 800a06c:	693b      	ldr	r3, [r7, #16]
 800a06e:	3304      	adds	r3, #4
 800a070:	4619      	mov	r1, r3
 800a072:	4610      	mov	r0, r2
 800a074:	f7fe fb63 	bl	800873e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a078:	2301      	movs	r3, #1
 800a07a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a07c:	697b      	ldr	r3, [r7, #20]
	}
 800a07e:	4618      	mov	r0, r3
 800a080:	3718      	adds	r7, #24
 800a082:	46bd      	mov	sp, r7
 800a084:	bd80      	pop	{r7, pc}
 800a086:	bf00      	nop
 800a088:	20000508 	.word	0x20000508
 800a08c:	2000050c 	.word	0x2000050c
 800a090:	20000610 	.word	0x20000610

0800a094 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 800a094:	b580      	push	{r7, lr}
 800a096:	b084      	sub	sp, #16
 800a098:	af00      	add	r7, sp, #0
 800a09a:	6078      	str	r0, [r7, #4]
 800a09c:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800a09e:	f000 fa9b 	bl	800a5d8 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800a0a2:	4b20      	ldr	r3, [pc, #128]	@ (800a124 <ulTaskNotifyTake+0x90>)
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d113      	bne.n	800a0d6 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800a0ae:	4b1d      	ldr	r3, [pc, #116]	@ (800a124 <ulTaskNotifyTake+0x90>)
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	2201      	movs	r2, #1
 800a0b4:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

				if( xTicksToWait > ( TickType_t ) 0 )
 800a0b8:	683b      	ldr	r3, [r7, #0]
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d00b      	beq.n	800a0d6 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a0be:	2101      	movs	r1, #1
 800a0c0:	6838      	ldr	r0, [r7, #0]
 800a0c2:	f000 f8f5 	bl	800a2b0 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800a0c6:	4b18      	ldr	r3, [pc, #96]	@ (800a128 <ulTaskNotifyTake+0x94>)
 800a0c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a0cc:	601a      	str	r2, [r3, #0]
 800a0ce:	f3bf 8f4f 	dsb	sy
 800a0d2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800a0d6:	f000 fab1 	bl	800a63c <vPortExitCritical>

		taskENTER_CRITICAL();
 800a0da:	f000 fa7d 	bl	800a5d8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800a0de:	4b11      	ldr	r3, [pc, #68]	@ (800a124 <ulTaskNotifyTake+0x90>)
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a0e6:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d00e      	beq.n	800a10c <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d005      	beq.n	800a100 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800a0f4:	4b0b      	ldr	r3, [pc, #44]	@ (800a124 <ulTaskNotifyTake+0x90>)
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	2200      	movs	r2, #0
 800a0fa:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800a0fe:	e005      	b.n	800a10c <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800a100:	4b08      	ldr	r3, [pc, #32]	@ (800a124 <ulTaskNotifyTake+0x90>)
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	68fa      	ldr	r2, [r7, #12]
 800a106:	3a01      	subs	r2, #1
 800a108:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a10c:	4b05      	ldr	r3, [pc, #20]	@ (800a124 <ulTaskNotifyTake+0x90>)
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	2200      	movs	r2, #0
 800a112:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
		}
		taskEXIT_CRITICAL();
 800a116:	f000 fa91 	bl	800a63c <vPortExitCritical>

		return ulReturn;
 800a11a:	68fb      	ldr	r3, [r7, #12]
	}
 800a11c:	4618      	mov	r0, r3
 800a11e:	3710      	adds	r7, #16
 800a120:	46bd      	mov	sp, r7
 800a122:	bd80      	pop	{r7, pc}
 800a124:	20000508 	.word	0x20000508
 800a128:	e000ed04 	.word	0xe000ed04

0800a12c <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b08a      	sub	sp, #40	@ 0x28
 800a130:	af00      	add	r7, sp, #0
 800a132:	60f8      	str	r0, [r7, #12]
 800a134:	60b9      	str	r1, [r7, #8]
 800a136:	603b      	str	r3, [r7, #0]
 800a138:	4613      	mov	r3, r2
 800a13a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800a13c:	2301      	movs	r3, #1
 800a13e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d10b      	bne.n	800a15e <xTaskGenericNotify+0x32>
	__asm volatile
 800a146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a14a:	f383 8811 	msr	BASEPRI, r3
 800a14e:	f3bf 8f6f 	isb	sy
 800a152:	f3bf 8f4f 	dsb	sy
 800a156:	61bb      	str	r3, [r7, #24]
}
 800a158:	bf00      	nop
 800a15a:	bf00      	nop
 800a15c:	e7fd      	b.n	800a15a <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800a162:	f000 fa39 	bl	800a5d8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800a166:	683b      	ldr	r3, [r7, #0]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d004      	beq.n	800a176 <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800a16c:	6a3b      	ldr	r3, [r7, #32]
 800a16e:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800a172:	683b      	ldr	r3, [r7, #0]
 800a174:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800a176:	6a3b      	ldr	r3, [r7, #32]
 800a178:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 800a17c:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800a17e:	6a3b      	ldr	r3, [r7, #32]
 800a180:	2202      	movs	r2, #2
 800a182:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

			switch( eAction )
 800a186:	79fb      	ldrb	r3, [r7, #7]
 800a188:	2b04      	cmp	r3, #4
 800a18a:	d82e      	bhi.n	800a1ea <xTaskGenericNotify+0xbe>
 800a18c:	a201      	add	r2, pc, #4	@ (adr r2, 800a194 <xTaskGenericNotify+0x68>)
 800a18e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a192:	bf00      	nop
 800a194:	0800a20f 	.word	0x0800a20f
 800a198:	0800a1a9 	.word	0x0800a1a9
 800a19c:	0800a1bb 	.word	0x0800a1bb
 800a1a0:	0800a1cb 	.word	0x0800a1cb
 800a1a4:	0800a1d5 	.word	0x0800a1d5
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800a1a8:	6a3b      	ldr	r3, [r7, #32]
 800a1aa:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800a1ae:	68bb      	ldr	r3, [r7, #8]
 800a1b0:	431a      	orrs	r2, r3
 800a1b2:	6a3b      	ldr	r3, [r7, #32]
 800a1b4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 800a1b8:	e02c      	b.n	800a214 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800a1ba:	6a3b      	ldr	r3, [r7, #32]
 800a1bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a1c0:	1c5a      	adds	r2, r3, #1
 800a1c2:	6a3b      	ldr	r3, [r7, #32]
 800a1c4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 800a1c8:	e024      	b.n	800a214 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800a1ca:	6a3b      	ldr	r3, [r7, #32]
 800a1cc:	68ba      	ldr	r2, [r7, #8]
 800a1ce:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 800a1d2:	e01f      	b.n	800a214 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800a1d4:	7ffb      	ldrb	r3, [r7, #31]
 800a1d6:	2b02      	cmp	r3, #2
 800a1d8:	d004      	beq.n	800a1e4 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800a1da:	6a3b      	ldr	r3, [r7, #32]
 800a1dc:	68ba      	ldr	r2, [r7, #8]
 800a1de:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800a1e2:	e017      	b.n	800a214 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 800a1e8:	e014      	b.n	800a214 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800a1ea:	6a3b      	ldr	r3, [r7, #32]
 800a1ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a1f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1f4:	d00d      	beq.n	800a212 <xTaskGenericNotify+0xe6>
	__asm volatile
 800a1f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1fa:	f383 8811 	msr	BASEPRI, r3
 800a1fe:	f3bf 8f6f 	isb	sy
 800a202:	f3bf 8f4f 	dsb	sy
 800a206:	617b      	str	r3, [r7, #20]
}
 800a208:	bf00      	nop
 800a20a:	bf00      	nop
 800a20c:	e7fd      	b.n	800a20a <xTaskGenericNotify+0xde>
					break;
 800a20e:	bf00      	nop
 800a210:	e000      	b.n	800a214 <xTaskGenericNotify+0xe8>

					break;
 800a212:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800a214:	7ffb      	ldrb	r3, [r7, #31]
 800a216:	2b01      	cmp	r3, #1
 800a218:	d13a      	bne.n	800a290 <xTaskGenericNotify+0x164>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a21a:	6a3b      	ldr	r3, [r7, #32]
 800a21c:	3304      	adds	r3, #4
 800a21e:	4618      	mov	r0, r3
 800a220:	f7fe faea 	bl	80087f8 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800a224:	6a3b      	ldr	r3, [r7, #32]
 800a226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a228:	2201      	movs	r2, #1
 800a22a:	409a      	lsls	r2, r3
 800a22c:	4b1c      	ldr	r3, [pc, #112]	@ (800a2a0 <xTaskGenericNotify+0x174>)
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	4313      	orrs	r3, r2
 800a232:	4a1b      	ldr	r2, [pc, #108]	@ (800a2a0 <xTaskGenericNotify+0x174>)
 800a234:	6013      	str	r3, [r2, #0]
 800a236:	6a3b      	ldr	r3, [r7, #32]
 800a238:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a23a:	4613      	mov	r3, r2
 800a23c:	009b      	lsls	r3, r3, #2
 800a23e:	4413      	add	r3, r2
 800a240:	009b      	lsls	r3, r3, #2
 800a242:	4a18      	ldr	r2, [pc, #96]	@ (800a2a4 <xTaskGenericNotify+0x178>)
 800a244:	441a      	add	r2, r3
 800a246:	6a3b      	ldr	r3, [r7, #32]
 800a248:	3304      	adds	r3, #4
 800a24a:	4619      	mov	r1, r3
 800a24c:	4610      	mov	r0, r2
 800a24e:	f7fe fa76 	bl	800873e <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800a252:	6a3b      	ldr	r3, [r7, #32]
 800a254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a256:	2b00      	cmp	r3, #0
 800a258:	d00b      	beq.n	800a272 <xTaskGenericNotify+0x146>
	__asm volatile
 800a25a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a25e:	f383 8811 	msr	BASEPRI, r3
 800a262:	f3bf 8f6f 	isb	sy
 800a266:	f3bf 8f4f 	dsb	sy
 800a26a:	613b      	str	r3, [r7, #16]
}
 800a26c:	bf00      	nop
 800a26e:	bf00      	nop
 800a270:	e7fd      	b.n	800a26e <xTaskGenericNotify+0x142>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a272:	6a3b      	ldr	r3, [r7, #32]
 800a274:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a276:	4b0c      	ldr	r3, [pc, #48]	@ (800a2a8 <xTaskGenericNotify+0x17c>)
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a27c:	429a      	cmp	r2, r3
 800a27e:	d907      	bls.n	800a290 <xTaskGenericNotify+0x164>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800a280:	4b0a      	ldr	r3, [pc, #40]	@ (800a2ac <xTaskGenericNotify+0x180>)
 800a282:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a286:	601a      	str	r2, [r3, #0]
 800a288:	f3bf 8f4f 	dsb	sy
 800a28c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800a290:	f000 f9d4 	bl	800a63c <vPortExitCritical>

		return xReturn;
 800a294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800a296:	4618      	mov	r0, r3
 800a298:	3728      	adds	r7, #40	@ 0x28
 800a29a:	46bd      	mov	sp, r7
 800a29c:	bd80      	pop	{r7, pc}
 800a29e:	bf00      	nop
 800a2a0:	20000610 	.word	0x20000610
 800a2a4:	2000050c 	.word	0x2000050c
 800a2a8:	20000508 	.word	0x20000508
 800a2ac:	e000ed04 	.word	0xe000ed04

0800a2b0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b084      	sub	sp, #16
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]
 800a2b8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a2ba:	4b29      	ldr	r3, [pc, #164]	@ (800a360 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a2c0:	4b28      	ldr	r3, [pc, #160]	@ (800a364 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	3304      	adds	r3, #4
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	f7fe fa96 	bl	80087f8 <uxListRemove>
 800a2cc:	4603      	mov	r3, r0
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d10b      	bne.n	800a2ea <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a2d2:	4b24      	ldr	r3, [pc, #144]	@ (800a364 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2d8:	2201      	movs	r2, #1
 800a2da:	fa02 f303 	lsl.w	r3, r2, r3
 800a2de:	43da      	mvns	r2, r3
 800a2e0:	4b21      	ldr	r3, [pc, #132]	@ (800a368 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	4013      	ands	r3, r2
 800a2e6:	4a20      	ldr	r2, [pc, #128]	@ (800a368 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a2e8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2f0:	d10a      	bne.n	800a308 <prvAddCurrentTaskToDelayedList+0x58>
 800a2f2:	683b      	ldr	r3, [r7, #0]
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d007      	beq.n	800a308 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a2f8:	4b1a      	ldr	r3, [pc, #104]	@ (800a364 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	3304      	adds	r3, #4
 800a2fe:	4619      	mov	r1, r3
 800a300:	481a      	ldr	r0, [pc, #104]	@ (800a36c <prvAddCurrentTaskToDelayedList+0xbc>)
 800a302:	f7fe fa1c 	bl	800873e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a306:	e026      	b.n	800a356 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a308:	68fa      	ldr	r2, [r7, #12]
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	4413      	add	r3, r2
 800a30e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a310:	4b14      	ldr	r3, [pc, #80]	@ (800a364 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	68ba      	ldr	r2, [r7, #8]
 800a316:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a318:	68ba      	ldr	r2, [r7, #8]
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	429a      	cmp	r2, r3
 800a31e:	d209      	bcs.n	800a334 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a320:	4b13      	ldr	r3, [pc, #76]	@ (800a370 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a322:	681a      	ldr	r2, [r3, #0]
 800a324:	4b0f      	ldr	r3, [pc, #60]	@ (800a364 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	3304      	adds	r3, #4
 800a32a:	4619      	mov	r1, r3
 800a32c:	4610      	mov	r0, r2
 800a32e:	f7fe fa2a 	bl	8008786 <vListInsert>
}
 800a332:	e010      	b.n	800a356 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a334:	4b0f      	ldr	r3, [pc, #60]	@ (800a374 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a336:	681a      	ldr	r2, [r3, #0]
 800a338:	4b0a      	ldr	r3, [pc, #40]	@ (800a364 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	3304      	adds	r3, #4
 800a33e:	4619      	mov	r1, r3
 800a340:	4610      	mov	r0, r2
 800a342:	f7fe fa20 	bl	8008786 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a346:	4b0c      	ldr	r3, [pc, #48]	@ (800a378 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	68ba      	ldr	r2, [r7, #8]
 800a34c:	429a      	cmp	r2, r3
 800a34e:	d202      	bcs.n	800a356 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a350:	4a09      	ldr	r2, [pc, #36]	@ (800a378 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a352:	68bb      	ldr	r3, [r7, #8]
 800a354:	6013      	str	r3, [r2, #0]
}
 800a356:	bf00      	nop
 800a358:	3710      	adds	r7, #16
 800a35a:	46bd      	mov	sp, r7
 800a35c:	bd80      	pop	{r7, pc}
 800a35e:	bf00      	nop
 800a360:	2000060c 	.word	0x2000060c
 800a364:	20000508 	.word	0x20000508
 800a368:	20000610 	.word	0x20000610
 800a36c:	200005f4 	.word	0x200005f4
 800a370:	200005c4 	.word	0x200005c4
 800a374:	200005c0 	.word	0x200005c0
 800a378:	20000628 	.word	0x20000628

0800a37c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a37c:	b480      	push	{r7}
 800a37e:	b085      	sub	sp, #20
 800a380:	af00      	add	r7, sp, #0
 800a382:	60f8      	str	r0, [r7, #12]
 800a384:	60b9      	str	r1, [r7, #8]
 800a386:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	3b04      	subs	r3, #4
 800a38c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a394:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	3b04      	subs	r3, #4
 800a39a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a39c:	68bb      	ldr	r3, [r7, #8]
 800a39e:	f023 0201 	bic.w	r2, r3, #1
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	3b04      	subs	r3, #4
 800a3aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a3ac:	4a0c      	ldr	r2, [pc, #48]	@ (800a3e0 <pxPortInitialiseStack+0x64>)
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	3b14      	subs	r3, #20
 800a3b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a3b8:	687a      	ldr	r2, [r7, #4]
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	3b04      	subs	r3, #4
 800a3c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	f06f 0202 	mvn.w	r2, #2
 800a3ca:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	3b20      	subs	r3, #32
 800a3d0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a3d2:	68fb      	ldr	r3, [r7, #12]
}
 800a3d4:	4618      	mov	r0, r3
 800a3d6:	3714      	adds	r7, #20
 800a3d8:	46bd      	mov	sp, r7
 800a3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3de:	4770      	bx	lr
 800a3e0:	0800a3e5 	.word	0x0800a3e5

0800a3e4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a3e4:	b480      	push	{r7}
 800a3e6:	b085      	sub	sp, #20
 800a3e8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a3ee:	4b13      	ldr	r3, [pc, #76]	@ (800a43c <prvTaskExitError+0x58>)
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3f6:	d00b      	beq.n	800a410 <prvTaskExitError+0x2c>
	__asm volatile
 800a3f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3fc:	f383 8811 	msr	BASEPRI, r3
 800a400:	f3bf 8f6f 	isb	sy
 800a404:	f3bf 8f4f 	dsb	sy
 800a408:	60fb      	str	r3, [r7, #12]
}
 800a40a:	bf00      	nop
 800a40c:	bf00      	nop
 800a40e:	e7fd      	b.n	800a40c <prvTaskExitError+0x28>
	__asm volatile
 800a410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a414:	f383 8811 	msr	BASEPRI, r3
 800a418:	f3bf 8f6f 	isb	sy
 800a41c:	f3bf 8f4f 	dsb	sy
 800a420:	60bb      	str	r3, [r7, #8]
}
 800a422:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a424:	bf00      	nop
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d0fc      	beq.n	800a426 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a42c:	bf00      	nop
 800a42e:	bf00      	nop
 800a430:	3714      	adds	r7, #20
 800a432:	46bd      	mov	sp, r7
 800a434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a438:	4770      	bx	lr
 800a43a:	bf00      	nop
 800a43c:	2000009c 	.word	0x2000009c

0800a440 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a440:	4b07      	ldr	r3, [pc, #28]	@ (800a460 <pxCurrentTCBConst2>)
 800a442:	6819      	ldr	r1, [r3, #0]
 800a444:	6808      	ldr	r0, [r1, #0]
 800a446:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a44a:	f380 8809 	msr	PSP, r0
 800a44e:	f3bf 8f6f 	isb	sy
 800a452:	f04f 0000 	mov.w	r0, #0
 800a456:	f380 8811 	msr	BASEPRI, r0
 800a45a:	4770      	bx	lr
 800a45c:	f3af 8000 	nop.w

0800a460 <pxCurrentTCBConst2>:
 800a460:	20000508 	.word	0x20000508
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a464:	bf00      	nop
 800a466:	bf00      	nop

0800a468 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a468:	4808      	ldr	r0, [pc, #32]	@ (800a48c <prvPortStartFirstTask+0x24>)
 800a46a:	6800      	ldr	r0, [r0, #0]
 800a46c:	6800      	ldr	r0, [r0, #0]
 800a46e:	f380 8808 	msr	MSP, r0
 800a472:	f04f 0000 	mov.w	r0, #0
 800a476:	f380 8814 	msr	CONTROL, r0
 800a47a:	b662      	cpsie	i
 800a47c:	b661      	cpsie	f
 800a47e:	f3bf 8f4f 	dsb	sy
 800a482:	f3bf 8f6f 	isb	sy
 800a486:	df00      	svc	0
 800a488:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a48a:	bf00      	nop
 800a48c:	e000ed08 	.word	0xe000ed08

0800a490 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a490:	b580      	push	{r7, lr}
 800a492:	b086      	sub	sp, #24
 800a494:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a496:	4b47      	ldr	r3, [pc, #284]	@ (800a5b4 <xPortStartScheduler+0x124>)
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	4a47      	ldr	r2, [pc, #284]	@ (800a5b8 <xPortStartScheduler+0x128>)
 800a49c:	4293      	cmp	r3, r2
 800a49e:	d10b      	bne.n	800a4b8 <xPortStartScheduler+0x28>
	__asm volatile
 800a4a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4a4:	f383 8811 	msr	BASEPRI, r3
 800a4a8:	f3bf 8f6f 	isb	sy
 800a4ac:	f3bf 8f4f 	dsb	sy
 800a4b0:	60fb      	str	r3, [r7, #12]
}
 800a4b2:	bf00      	nop
 800a4b4:	bf00      	nop
 800a4b6:	e7fd      	b.n	800a4b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a4b8:	4b3e      	ldr	r3, [pc, #248]	@ (800a5b4 <xPortStartScheduler+0x124>)
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	4a3f      	ldr	r2, [pc, #252]	@ (800a5bc <xPortStartScheduler+0x12c>)
 800a4be:	4293      	cmp	r3, r2
 800a4c0:	d10b      	bne.n	800a4da <xPortStartScheduler+0x4a>
	__asm volatile
 800a4c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4c6:	f383 8811 	msr	BASEPRI, r3
 800a4ca:	f3bf 8f6f 	isb	sy
 800a4ce:	f3bf 8f4f 	dsb	sy
 800a4d2:	613b      	str	r3, [r7, #16]
}
 800a4d4:	bf00      	nop
 800a4d6:	bf00      	nop
 800a4d8:	e7fd      	b.n	800a4d6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a4da:	4b39      	ldr	r3, [pc, #228]	@ (800a5c0 <xPortStartScheduler+0x130>)
 800a4dc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a4de:	697b      	ldr	r3, [r7, #20]
 800a4e0:	781b      	ldrb	r3, [r3, #0]
 800a4e2:	b2db      	uxtb	r3, r3
 800a4e4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a4e6:	697b      	ldr	r3, [r7, #20]
 800a4e8:	22ff      	movs	r2, #255	@ 0xff
 800a4ea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a4ec:	697b      	ldr	r3, [r7, #20]
 800a4ee:	781b      	ldrb	r3, [r3, #0]
 800a4f0:	b2db      	uxtb	r3, r3
 800a4f2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a4f4:	78fb      	ldrb	r3, [r7, #3]
 800a4f6:	b2db      	uxtb	r3, r3
 800a4f8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a4fc:	b2da      	uxtb	r2, r3
 800a4fe:	4b31      	ldr	r3, [pc, #196]	@ (800a5c4 <xPortStartScheduler+0x134>)
 800a500:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a502:	4b31      	ldr	r3, [pc, #196]	@ (800a5c8 <xPortStartScheduler+0x138>)
 800a504:	2207      	movs	r2, #7
 800a506:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a508:	e009      	b.n	800a51e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a50a:	4b2f      	ldr	r3, [pc, #188]	@ (800a5c8 <xPortStartScheduler+0x138>)
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	3b01      	subs	r3, #1
 800a510:	4a2d      	ldr	r2, [pc, #180]	@ (800a5c8 <xPortStartScheduler+0x138>)
 800a512:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a514:	78fb      	ldrb	r3, [r7, #3]
 800a516:	b2db      	uxtb	r3, r3
 800a518:	005b      	lsls	r3, r3, #1
 800a51a:	b2db      	uxtb	r3, r3
 800a51c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a51e:	78fb      	ldrb	r3, [r7, #3]
 800a520:	b2db      	uxtb	r3, r3
 800a522:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a526:	2b80      	cmp	r3, #128	@ 0x80
 800a528:	d0ef      	beq.n	800a50a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a52a:	4b27      	ldr	r3, [pc, #156]	@ (800a5c8 <xPortStartScheduler+0x138>)
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	f1c3 0307 	rsb	r3, r3, #7
 800a532:	2b04      	cmp	r3, #4
 800a534:	d00b      	beq.n	800a54e <xPortStartScheduler+0xbe>
	__asm volatile
 800a536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a53a:	f383 8811 	msr	BASEPRI, r3
 800a53e:	f3bf 8f6f 	isb	sy
 800a542:	f3bf 8f4f 	dsb	sy
 800a546:	60bb      	str	r3, [r7, #8]
}
 800a548:	bf00      	nop
 800a54a:	bf00      	nop
 800a54c:	e7fd      	b.n	800a54a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a54e:	4b1e      	ldr	r3, [pc, #120]	@ (800a5c8 <xPortStartScheduler+0x138>)
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	021b      	lsls	r3, r3, #8
 800a554:	4a1c      	ldr	r2, [pc, #112]	@ (800a5c8 <xPortStartScheduler+0x138>)
 800a556:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a558:	4b1b      	ldr	r3, [pc, #108]	@ (800a5c8 <xPortStartScheduler+0x138>)
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a560:	4a19      	ldr	r2, [pc, #100]	@ (800a5c8 <xPortStartScheduler+0x138>)
 800a562:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	b2da      	uxtb	r2, r3
 800a568:	697b      	ldr	r3, [r7, #20]
 800a56a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a56c:	4b17      	ldr	r3, [pc, #92]	@ (800a5cc <xPortStartScheduler+0x13c>)
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	4a16      	ldr	r2, [pc, #88]	@ (800a5cc <xPortStartScheduler+0x13c>)
 800a572:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a576:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a578:	4b14      	ldr	r3, [pc, #80]	@ (800a5cc <xPortStartScheduler+0x13c>)
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	4a13      	ldr	r2, [pc, #76]	@ (800a5cc <xPortStartScheduler+0x13c>)
 800a57e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a582:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a584:	f000 f8da 	bl	800a73c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a588:	4b11      	ldr	r3, [pc, #68]	@ (800a5d0 <xPortStartScheduler+0x140>)
 800a58a:	2200      	movs	r2, #0
 800a58c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a58e:	f000 f8f9 	bl	800a784 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a592:	4b10      	ldr	r3, [pc, #64]	@ (800a5d4 <xPortStartScheduler+0x144>)
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	4a0f      	ldr	r2, [pc, #60]	@ (800a5d4 <xPortStartScheduler+0x144>)
 800a598:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a59c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a59e:	f7ff ff63 	bl	800a468 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a5a2:	f7ff fa81 	bl	8009aa8 <vTaskSwitchContext>
	prvTaskExitError();
 800a5a6:	f7ff ff1d 	bl	800a3e4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a5aa:	2300      	movs	r3, #0
}
 800a5ac:	4618      	mov	r0, r3
 800a5ae:	3718      	adds	r7, #24
 800a5b0:	46bd      	mov	sp, r7
 800a5b2:	bd80      	pop	{r7, pc}
 800a5b4:	e000ed00 	.word	0xe000ed00
 800a5b8:	410fc271 	.word	0x410fc271
 800a5bc:	410fc270 	.word	0x410fc270
 800a5c0:	e000e400 	.word	0xe000e400
 800a5c4:	20000634 	.word	0x20000634
 800a5c8:	20000638 	.word	0x20000638
 800a5cc:	e000ed20 	.word	0xe000ed20
 800a5d0:	2000009c 	.word	0x2000009c
 800a5d4:	e000ef34 	.word	0xe000ef34

0800a5d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a5d8:	b480      	push	{r7}
 800a5da:	b083      	sub	sp, #12
 800a5dc:	af00      	add	r7, sp, #0
	__asm volatile
 800a5de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5e2:	f383 8811 	msr	BASEPRI, r3
 800a5e6:	f3bf 8f6f 	isb	sy
 800a5ea:	f3bf 8f4f 	dsb	sy
 800a5ee:	607b      	str	r3, [r7, #4]
}
 800a5f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a5f2:	4b10      	ldr	r3, [pc, #64]	@ (800a634 <vPortEnterCritical+0x5c>)
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	3301      	adds	r3, #1
 800a5f8:	4a0e      	ldr	r2, [pc, #56]	@ (800a634 <vPortEnterCritical+0x5c>)
 800a5fa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a5fc:	4b0d      	ldr	r3, [pc, #52]	@ (800a634 <vPortEnterCritical+0x5c>)
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	2b01      	cmp	r3, #1
 800a602:	d110      	bne.n	800a626 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a604:	4b0c      	ldr	r3, [pc, #48]	@ (800a638 <vPortEnterCritical+0x60>)
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	b2db      	uxtb	r3, r3
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d00b      	beq.n	800a626 <vPortEnterCritical+0x4e>
	__asm volatile
 800a60e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a612:	f383 8811 	msr	BASEPRI, r3
 800a616:	f3bf 8f6f 	isb	sy
 800a61a:	f3bf 8f4f 	dsb	sy
 800a61e:	603b      	str	r3, [r7, #0]
}
 800a620:	bf00      	nop
 800a622:	bf00      	nop
 800a624:	e7fd      	b.n	800a622 <vPortEnterCritical+0x4a>
	}
}
 800a626:	bf00      	nop
 800a628:	370c      	adds	r7, #12
 800a62a:	46bd      	mov	sp, r7
 800a62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a630:	4770      	bx	lr
 800a632:	bf00      	nop
 800a634:	2000009c 	.word	0x2000009c
 800a638:	e000ed04 	.word	0xe000ed04

0800a63c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a63c:	b480      	push	{r7}
 800a63e:	b083      	sub	sp, #12
 800a640:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a642:	4b12      	ldr	r3, [pc, #72]	@ (800a68c <vPortExitCritical+0x50>)
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d10b      	bne.n	800a662 <vPortExitCritical+0x26>
	__asm volatile
 800a64a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a64e:	f383 8811 	msr	BASEPRI, r3
 800a652:	f3bf 8f6f 	isb	sy
 800a656:	f3bf 8f4f 	dsb	sy
 800a65a:	607b      	str	r3, [r7, #4]
}
 800a65c:	bf00      	nop
 800a65e:	bf00      	nop
 800a660:	e7fd      	b.n	800a65e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a662:	4b0a      	ldr	r3, [pc, #40]	@ (800a68c <vPortExitCritical+0x50>)
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	3b01      	subs	r3, #1
 800a668:	4a08      	ldr	r2, [pc, #32]	@ (800a68c <vPortExitCritical+0x50>)
 800a66a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a66c:	4b07      	ldr	r3, [pc, #28]	@ (800a68c <vPortExitCritical+0x50>)
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	2b00      	cmp	r3, #0
 800a672:	d105      	bne.n	800a680 <vPortExitCritical+0x44>
 800a674:	2300      	movs	r3, #0
 800a676:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a678:	683b      	ldr	r3, [r7, #0]
 800a67a:	f383 8811 	msr	BASEPRI, r3
}
 800a67e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a680:	bf00      	nop
 800a682:	370c      	adds	r7, #12
 800a684:	46bd      	mov	sp, r7
 800a686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a68a:	4770      	bx	lr
 800a68c:	2000009c 	.word	0x2000009c

0800a690 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a690:	f3ef 8009 	mrs	r0, PSP
 800a694:	f3bf 8f6f 	isb	sy
 800a698:	4b15      	ldr	r3, [pc, #84]	@ (800a6f0 <pxCurrentTCBConst>)
 800a69a:	681a      	ldr	r2, [r3, #0]
 800a69c:	f01e 0f10 	tst.w	lr, #16
 800a6a0:	bf08      	it	eq
 800a6a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a6a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6aa:	6010      	str	r0, [r2, #0]
 800a6ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a6b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a6b4:	f380 8811 	msr	BASEPRI, r0
 800a6b8:	f3bf 8f4f 	dsb	sy
 800a6bc:	f3bf 8f6f 	isb	sy
 800a6c0:	f7ff f9f2 	bl	8009aa8 <vTaskSwitchContext>
 800a6c4:	f04f 0000 	mov.w	r0, #0
 800a6c8:	f380 8811 	msr	BASEPRI, r0
 800a6cc:	bc09      	pop	{r0, r3}
 800a6ce:	6819      	ldr	r1, [r3, #0]
 800a6d0:	6808      	ldr	r0, [r1, #0]
 800a6d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6d6:	f01e 0f10 	tst.w	lr, #16
 800a6da:	bf08      	it	eq
 800a6dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a6e0:	f380 8809 	msr	PSP, r0
 800a6e4:	f3bf 8f6f 	isb	sy
 800a6e8:	4770      	bx	lr
 800a6ea:	bf00      	nop
 800a6ec:	f3af 8000 	nop.w

0800a6f0 <pxCurrentTCBConst>:
 800a6f0:	20000508 	.word	0x20000508
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a6f4:	bf00      	nop
 800a6f6:	bf00      	nop

0800a6f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a6f8:	b580      	push	{r7, lr}
 800a6fa:	b082      	sub	sp, #8
 800a6fc:	af00      	add	r7, sp, #0
	__asm volatile
 800a6fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a702:	f383 8811 	msr	BASEPRI, r3
 800a706:	f3bf 8f6f 	isb	sy
 800a70a:	f3bf 8f4f 	dsb	sy
 800a70e:	607b      	str	r3, [r7, #4]
}
 800a710:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a712:	f7ff f90f 	bl	8009934 <xTaskIncrementTick>
 800a716:	4603      	mov	r3, r0
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d003      	beq.n	800a724 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a71c:	4b06      	ldr	r3, [pc, #24]	@ (800a738 <SysTick_Handler+0x40>)
 800a71e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a722:	601a      	str	r2, [r3, #0]
 800a724:	2300      	movs	r3, #0
 800a726:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a728:	683b      	ldr	r3, [r7, #0]
 800a72a:	f383 8811 	msr	BASEPRI, r3
}
 800a72e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a730:	bf00      	nop
 800a732:	3708      	adds	r7, #8
 800a734:	46bd      	mov	sp, r7
 800a736:	bd80      	pop	{r7, pc}
 800a738:	e000ed04 	.word	0xe000ed04

0800a73c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a73c:	b480      	push	{r7}
 800a73e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a740:	4b0b      	ldr	r3, [pc, #44]	@ (800a770 <vPortSetupTimerInterrupt+0x34>)
 800a742:	2200      	movs	r2, #0
 800a744:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a746:	4b0b      	ldr	r3, [pc, #44]	@ (800a774 <vPortSetupTimerInterrupt+0x38>)
 800a748:	2200      	movs	r2, #0
 800a74a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a74c:	4b0a      	ldr	r3, [pc, #40]	@ (800a778 <vPortSetupTimerInterrupt+0x3c>)
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	4a0a      	ldr	r2, [pc, #40]	@ (800a77c <vPortSetupTimerInterrupt+0x40>)
 800a752:	fba2 2303 	umull	r2, r3, r2, r3
 800a756:	099b      	lsrs	r3, r3, #6
 800a758:	4a09      	ldr	r2, [pc, #36]	@ (800a780 <vPortSetupTimerInterrupt+0x44>)
 800a75a:	3b01      	subs	r3, #1
 800a75c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a75e:	4b04      	ldr	r3, [pc, #16]	@ (800a770 <vPortSetupTimerInterrupt+0x34>)
 800a760:	2207      	movs	r2, #7
 800a762:	601a      	str	r2, [r3, #0]
}
 800a764:	bf00      	nop
 800a766:	46bd      	mov	sp, r7
 800a768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a76c:	4770      	bx	lr
 800a76e:	bf00      	nop
 800a770:	e000e010 	.word	0xe000e010
 800a774:	e000e018 	.word	0xe000e018
 800a778:	20000004 	.word	0x20000004
 800a77c:	10624dd3 	.word	0x10624dd3
 800a780:	e000e014 	.word	0xe000e014

0800a784 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a784:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a794 <vPortEnableVFP+0x10>
 800a788:	6801      	ldr	r1, [r0, #0]
 800a78a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a78e:	6001      	str	r1, [r0, #0]
 800a790:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a792:	bf00      	nop
 800a794:	e000ed88 	.word	0xe000ed88

0800a798 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a798:	b480      	push	{r7}
 800a79a:	b085      	sub	sp, #20
 800a79c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a79e:	f3ef 8305 	mrs	r3, IPSR
 800a7a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	2b0f      	cmp	r3, #15
 800a7a8:	d915      	bls.n	800a7d6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a7aa:	4a18      	ldr	r2, [pc, #96]	@ (800a80c <vPortValidateInterruptPriority+0x74>)
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	4413      	add	r3, r2
 800a7b0:	781b      	ldrb	r3, [r3, #0]
 800a7b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a7b4:	4b16      	ldr	r3, [pc, #88]	@ (800a810 <vPortValidateInterruptPriority+0x78>)
 800a7b6:	781b      	ldrb	r3, [r3, #0]
 800a7b8:	7afa      	ldrb	r2, [r7, #11]
 800a7ba:	429a      	cmp	r2, r3
 800a7bc:	d20b      	bcs.n	800a7d6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a7be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7c2:	f383 8811 	msr	BASEPRI, r3
 800a7c6:	f3bf 8f6f 	isb	sy
 800a7ca:	f3bf 8f4f 	dsb	sy
 800a7ce:	607b      	str	r3, [r7, #4]
}
 800a7d0:	bf00      	nop
 800a7d2:	bf00      	nop
 800a7d4:	e7fd      	b.n	800a7d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a7d6:	4b0f      	ldr	r3, [pc, #60]	@ (800a814 <vPortValidateInterruptPriority+0x7c>)
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a7de:	4b0e      	ldr	r3, [pc, #56]	@ (800a818 <vPortValidateInterruptPriority+0x80>)
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	429a      	cmp	r2, r3
 800a7e4:	d90b      	bls.n	800a7fe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a7e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7ea:	f383 8811 	msr	BASEPRI, r3
 800a7ee:	f3bf 8f6f 	isb	sy
 800a7f2:	f3bf 8f4f 	dsb	sy
 800a7f6:	603b      	str	r3, [r7, #0]
}
 800a7f8:	bf00      	nop
 800a7fa:	bf00      	nop
 800a7fc:	e7fd      	b.n	800a7fa <vPortValidateInterruptPriority+0x62>
	}
 800a7fe:	bf00      	nop
 800a800:	3714      	adds	r7, #20
 800a802:	46bd      	mov	sp, r7
 800a804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a808:	4770      	bx	lr
 800a80a:	bf00      	nop
 800a80c:	e000e3f0 	.word	0xe000e3f0
 800a810:	20000634 	.word	0x20000634
 800a814:	e000ed0c 	.word	0xe000ed0c
 800a818:	20000638 	.word	0x20000638

0800a81c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a81c:	b580      	push	{r7, lr}
 800a81e:	b08a      	sub	sp, #40	@ 0x28
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a824:	2300      	movs	r3, #0
 800a826:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a828:	f7fe ffb6 	bl	8009798 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a82c:	4b5c      	ldr	r3, [pc, #368]	@ (800a9a0 <pvPortMalloc+0x184>)
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	2b00      	cmp	r3, #0
 800a832:	d101      	bne.n	800a838 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a834:	f000 f924 	bl	800aa80 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a838:	4b5a      	ldr	r3, [pc, #360]	@ (800a9a4 <pvPortMalloc+0x188>)
 800a83a:	681a      	ldr	r2, [r3, #0]
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	4013      	ands	r3, r2
 800a840:	2b00      	cmp	r3, #0
 800a842:	f040 8095 	bne.w	800a970 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d01e      	beq.n	800a88a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a84c:	2208      	movs	r2, #8
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	4413      	add	r3, r2
 800a852:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	f003 0307 	and.w	r3, r3, #7
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d015      	beq.n	800a88a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	f023 0307 	bic.w	r3, r3, #7
 800a864:	3308      	adds	r3, #8
 800a866:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	f003 0307 	and.w	r3, r3, #7
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d00b      	beq.n	800a88a <pvPortMalloc+0x6e>
	__asm volatile
 800a872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a876:	f383 8811 	msr	BASEPRI, r3
 800a87a:	f3bf 8f6f 	isb	sy
 800a87e:	f3bf 8f4f 	dsb	sy
 800a882:	617b      	str	r3, [r7, #20]
}
 800a884:	bf00      	nop
 800a886:	bf00      	nop
 800a888:	e7fd      	b.n	800a886 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d06f      	beq.n	800a970 <pvPortMalloc+0x154>
 800a890:	4b45      	ldr	r3, [pc, #276]	@ (800a9a8 <pvPortMalloc+0x18c>)
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	687a      	ldr	r2, [r7, #4]
 800a896:	429a      	cmp	r2, r3
 800a898:	d86a      	bhi.n	800a970 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a89a:	4b44      	ldr	r3, [pc, #272]	@ (800a9ac <pvPortMalloc+0x190>)
 800a89c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a89e:	4b43      	ldr	r3, [pc, #268]	@ (800a9ac <pvPortMalloc+0x190>)
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a8a4:	e004      	b.n	800a8b0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a8a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a8aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a8b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8b2:	685b      	ldr	r3, [r3, #4]
 800a8b4:	687a      	ldr	r2, [r7, #4]
 800a8b6:	429a      	cmp	r2, r3
 800a8b8:	d903      	bls.n	800a8c2 <pvPortMalloc+0xa6>
 800a8ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d1f1      	bne.n	800a8a6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a8c2:	4b37      	ldr	r3, [pc, #220]	@ (800a9a0 <pvPortMalloc+0x184>)
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8c8:	429a      	cmp	r2, r3
 800a8ca:	d051      	beq.n	800a970 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a8cc:	6a3b      	ldr	r3, [r7, #32]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	2208      	movs	r2, #8
 800a8d2:	4413      	add	r3, r2
 800a8d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a8d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8d8:	681a      	ldr	r2, [r3, #0]
 800a8da:	6a3b      	ldr	r3, [r7, #32]
 800a8dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a8de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8e0:	685a      	ldr	r2, [r3, #4]
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	1ad2      	subs	r2, r2, r3
 800a8e6:	2308      	movs	r3, #8
 800a8e8:	005b      	lsls	r3, r3, #1
 800a8ea:	429a      	cmp	r2, r3
 800a8ec:	d920      	bls.n	800a930 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a8ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	4413      	add	r3, r2
 800a8f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a8f6:	69bb      	ldr	r3, [r7, #24]
 800a8f8:	f003 0307 	and.w	r3, r3, #7
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d00b      	beq.n	800a918 <pvPortMalloc+0xfc>
	__asm volatile
 800a900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a904:	f383 8811 	msr	BASEPRI, r3
 800a908:	f3bf 8f6f 	isb	sy
 800a90c:	f3bf 8f4f 	dsb	sy
 800a910:	613b      	str	r3, [r7, #16]
}
 800a912:	bf00      	nop
 800a914:	bf00      	nop
 800a916:	e7fd      	b.n	800a914 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a91a:	685a      	ldr	r2, [r3, #4]
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	1ad2      	subs	r2, r2, r3
 800a920:	69bb      	ldr	r3, [r7, #24]
 800a922:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a926:	687a      	ldr	r2, [r7, #4]
 800a928:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a92a:	69b8      	ldr	r0, [r7, #24]
 800a92c:	f000 f90a 	bl	800ab44 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a930:	4b1d      	ldr	r3, [pc, #116]	@ (800a9a8 <pvPortMalloc+0x18c>)
 800a932:	681a      	ldr	r2, [r3, #0]
 800a934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a936:	685b      	ldr	r3, [r3, #4]
 800a938:	1ad3      	subs	r3, r2, r3
 800a93a:	4a1b      	ldr	r2, [pc, #108]	@ (800a9a8 <pvPortMalloc+0x18c>)
 800a93c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a93e:	4b1a      	ldr	r3, [pc, #104]	@ (800a9a8 <pvPortMalloc+0x18c>)
 800a940:	681a      	ldr	r2, [r3, #0]
 800a942:	4b1b      	ldr	r3, [pc, #108]	@ (800a9b0 <pvPortMalloc+0x194>)
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	429a      	cmp	r2, r3
 800a948:	d203      	bcs.n	800a952 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a94a:	4b17      	ldr	r3, [pc, #92]	@ (800a9a8 <pvPortMalloc+0x18c>)
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	4a18      	ldr	r2, [pc, #96]	@ (800a9b0 <pvPortMalloc+0x194>)
 800a950:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a954:	685a      	ldr	r2, [r3, #4]
 800a956:	4b13      	ldr	r3, [pc, #76]	@ (800a9a4 <pvPortMalloc+0x188>)
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	431a      	orrs	r2, r3
 800a95c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a95e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a962:	2200      	movs	r2, #0
 800a964:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a966:	4b13      	ldr	r3, [pc, #76]	@ (800a9b4 <pvPortMalloc+0x198>)
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	3301      	adds	r3, #1
 800a96c:	4a11      	ldr	r2, [pc, #68]	@ (800a9b4 <pvPortMalloc+0x198>)
 800a96e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a970:	f7fe ff20 	bl	80097b4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a974:	69fb      	ldr	r3, [r7, #28]
 800a976:	f003 0307 	and.w	r3, r3, #7
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d00b      	beq.n	800a996 <pvPortMalloc+0x17a>
	__asm volatile
 800a97e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a982:	f383 8811 	msr	BASEPRI, r3
 800a986:	f3bf 8f6f 	isb	sy
 800a98a:	f3bf 8f4f 	dsb	sy
 800a98e:	60fb      	str	r3, [r7, #12]
}
 800a990:	bf00      	nop
 800a992:	bf00      	nop
 800a994:	e7fd      	b.n	800a992 <pvPortMalloc+0x176>
	return pvReturn;
 800a996:	69fb      	ldr	r3, [r7, #28]
}
 800a998:	4618      	mov	r0, r3
 800a99a:	3728      	adds	r7, #40	@ 0x28
 800a99c:	46bd      	mov	sp, r7
 800a99e:	bd80      	pop	{r7, pc}
 800a9a0:	20004244 	.word	0x20004244
 800a9a4:	20004258 	.word	0x20004258
 800a9a8:	20004248 	.word	0x20004248
 800a9ac:	2000423c 	.word	0x2000423c
 800a9b0:	2000424c 	.word	0x2000424c
 800a9b4:	20004250 	.word	0x20004250

0800a9b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a9b8:	b580      	push	{r7, lr}
 800a9ba:	b086      	sub	sp, #24
 800a9bc:	af00      	add	r7, sp, #0
 800a9be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d04f      	beq.n	800aa6a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a9ca:	2308      	movs	r3, #8
 800a9cc:	425b      	negs	r3, r3
 800a9ce:	697a      	ldr	r2, [r7, #20]
 800a9d0:	4413      	add	r3, r2
 800a9d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a9d4:	697b      	ldr	r3, [r7, #20]
 800a9d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a9d8:	693b      	ldr	r3, [r7, #16]
 800a9da:	685a      	ldr	r2, [r3, #4]
 800a9dc:	4b25      	ldr	r3, [pc, #148]	@ (800aa74 <vPortFree+0xbc>)
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	4013      	ands	r3, r2
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d10b      	bne.n	800a9fe <vPortFree+0x46>
	__asm volatile
 800a9e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9ea:	f383 8811 	msr	BASEPRI, r3
 800a9ee:	f3bf 8f6f 	isb	sy
 800a9f2:	f3bf 8f4f 	dsb	sy
 800a9f6:	60fb      	str	r3, [r7, #12]
}
 800a9f8:	bf00      	nop
 800a9fa:	bf00      	nop
 800a9fc:	e7fd      	b.n	800a9fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a9fe:	693b      	ldr	r3, [r7, #16]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d00b      	beq.n	800aa1e <vPortFree+0x66>
	__asm volatile
 800aa06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa0a:	f383 8811 	msr	BASEPRI, r3
 800aa0e:	f3bf 8f6f 	isb	sy
 800aa12:	f3bf 8f4f 	dsb	sy
 800aa16:	60bb      	str	r3, [r7, #8]
}
 800aa18:	bf00      	nop
 800aa1a:	bf00      	nop
 800aa1c:	e7fd      	b.n	800aa1a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800aa1e:	693b      	ldr	r3, [r7, #16]
 800aa20:	685a      	ldr	r2, [r3, #4]
 800aa22:	4b14      	ldr	r3, [pc, #80]	@ (800aa74 <vPortFree+0xbc>)
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	4013      	ands	r3, r2
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d01e      	beq.n	800aa6a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800aa2c:	693b      	ldr	r3, [r7, #16]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d11a      	bne.n	800aa6a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800aa34:	693b      	ldr	r3, [r7, #16]
 800aa36:	685a      	ldr	r2, [r3, #4]
 800aa38:	4b0e      	ldr	r3, [pc, #56]	@ (800aa74 <vPortFree+0xbc>)
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	43db      	mvns	r3, r3
 800aa3e:	401a      	ands	r2, r3
 800aa40:	693b      	ldr	r3, [r7, #16]
 800aa42:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800aa44:	f7fe fea8 	bl	8009798 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800aa48:	693b      	ldr	r3, [r7, #16]
 800aa4a:	685a      	ldr	r2, [r3, #4]
 800aa4c:	4b0a      	ldr	r3, [pc, #40]	@ (800aa78 <vPortFree+0xc0>)
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	4413      	add	r3, r2
 800aa52:	4a09      	ldr	r2, [pc, #36]	@ (800aa78 <vPortFree+0xc0>)
 800aa54:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800aa56:	6938      	ldr	r0, [r7, #16]
 800aa58:	f000 f874 	bl	800ab44 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800aa5c:	4b07      	ldr	r3, [pc, #28]	@ (800aa7c <vPortFree+0xc4>)
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	3301      	adds	r3, #1
 800aa62:	4a06      	ldr	r2, [pc, #24]	@ (800aa7c <vPortFree+0xc4>)
 800aa64:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800aa66:	f7fe fea5 	bl	80097b4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800aa6a:	bf00      	nop
 800aa6c:	3718      	adds	r7, #24
 800aa6e:	46bd      	mov	sp, r7
 800aa70:	bd80      	pop	{r7, pc}
 800aa72:	bf00      	nop
 800aa74:	20004258 	.word	0x20004258
 800aa78:	20004248 	.word	0x20004248
 800aa7c:	20004254 	.word	0x20004254

0800aa80 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800aa80:	b480      	push	{r7}
 800aa82:	b085      	sub	sp, #20
 800aa84:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800aa86:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800aa8a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800aa8c:	4b27      	ldr	r3, [pc, #156]	@ (800ab2c <prvHeapInit+0xac>)
 800aa8e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	f003 0307 	and.w	r3, r3, #7
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d00c      	beq.n	800aab4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	3307      	adds	r3, #7
 800aa9e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	f023 0307 	bic.w	r3, r3, #7
 800aaa6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800aaa8:	68ba      	ldr	r2, [r7, #8]
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	1ad3      	subs	r3, r2, r3
 800aaae:	4a1f      	ldr	r2, [pc, #124]	@ (800ab2c <prvHeapInit+0xac>)
 800aab0:	4413      	add	r3, r2
 800aab2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800aab8:	4a1d      	ldr	r2, [pc, #116]	@ (800ab30 <prvHeapInit+0xb0>)
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800aabe:	4b1c      	ldr	r3, [pc, #112]	@ (800ab30 <prvHeapInit+0xb0>)
 800aac0:	2200      	movs	r2, #0
 800aac2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	68ba      	ldr	r2, [r7, #8]
 800aac8:	4413      	add	r3, r2
 800aaca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800aacc:	2208      	movs	r2, #8
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	1a9b      	subs	r3, r3, r2
 800aad2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	f023 0307 	bic.w	r3, r3, #7
 800aada:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	4a15      	ldr	r2, [pc, #84]	@ (800ab34 <prvHeapInit+0xb4>)
 800aae0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800aae2:	4b14      	ldr	r3, [pc, #80]	@ (800ab34 <prvHeapInit+0xb4>)
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	2200      	movs	r2, #0
 800aae8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800aaea:	4b12      	ldr	r3, [pc, #72]	@ (800ab34 <prvHeapInit+0xb4>)
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	2200      	movs	r2, #0
 800aaf0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800aaf6:	683b      	ldr	r3, [r7, #0]
 800aaf8:	68fa      	ldr	r2, [r7, #12]
 800aafa:	1ad2      	subs	r2, r2, r3
 800aafc:	683b      	ldr	r3, [r7, #0]
 800aafe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ab00:	4b0c      	ldr	r3, [pc, #48]	@ (800ab34 <prvHeapInit+0xb4>)
 800ab02:	681a      	ldr	r2, [r3, #0]
 800ab04:	683b      	ldr	r3, [r7, #0]
 800ab06:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ab08:	683b      	ldr	r3, [r7, #0]
 800ab0a:	685b      	ldr	r3, [r3, #4]
 800ab0c:	4a0a      	ldr	r2, [pc, #40]	@ (800ab38 <prvHeapInit+0xb8>)
 800ab0e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ab10:	683b      	ldr	r3, [r7, #0]
 800ab12:	685b      	ldr	r3, [r3, #4]
 800ab14:	4a09      	ldr	r2, [pc, #36]	@ (800ab3c <prvHeapInit+0xbc>)
 800ab16:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ab18:	4b09      	ldr	r3, [pc, #36]	@ (800ab40 <prvHeapInit+0xc0>)
 800ab1a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ab1e:	601a      	str	r2, [r3, #0]
}
 800ab20:	bf00      	nop
 800ab22:	3714      	adds	r7, #20
 800ab24:	46bd      	mov	sp, r7
 800ab26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab2a:	4770      	bx	lr
 800ab2c:	2000063c 	.word	0x2000063c
 800ab30:	2000423c 	.word	0x2000423c
 800ab34:	20004244 	.word	0x20004244
 800ab38:	2000424c 	.word	0x2000424c
 800ab3c:	20004248 	.word	0x20004248
 800ab40:	20004258 	.word	0x20004258

0800ab44 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ab44:	b480      	push	{r7}
 800ab46:	b085      	sub	sp, #20
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ab4c:	4b28      	ldr	r3, [pc, #160]	@ (800abf0 <prvInsertBlockIntoFreeList+0xac>)
 800ab4e:	60fb      	str	r3, [r7, #12]
 800ab50:	e002      	b.n	800ab58 <prvInsertBlockIntoFreeList+0x14>
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	60fb      	str	r3, [r7, #12]
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	687a      	ldr	r2, [r7, #4]
 800ab5e:	429a      	cmp	r2, r3
 800ab60:	d8f7      	bhi.n	800ab52 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	685b      	ldr	r3, [r3, #4]
 800ab6a:	68ba      	ldr	r2, [r7, #8]
 800ab6c:	4413      	add	r3, r2
 800ab6e:	687a      	ldr	r2, [r7, #4]
 800ab70:	429a      	cmp	r2, r3
 800ab72:	d108      	bne.n	800ab86 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	685a      	ldr	r2, [r3, #4]
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	685b      	ldr	r3, [r3, #4]
 800ab7c:	441a      	add	r2, r3
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	685b      	ldr	r3, [r3, #4]
 800ab8e:	68ba      	ldr	r2, [r7, #8]
 800ab90:	441a      	add	r2, r3
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	429a      	cmp	r2, r3
 800ab98:	d118      	bne.n	800abcc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	681a      	ldr	r2, [r3, #0]
 800ab9e:	4b15      	ldr	r3, [pc, #84]	@ (800abf4 <prvInsertBlockIntoFreeList+0xb0>)
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	429a      	cmp	r2, r3
 800aba4:	d00d      	beq.n	800abc2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	685a      	ldr	r2, [r3, #4]
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	685b      	ldr	r3, [r3, #4]
 800abb0:	441a      	add	r2, r3
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	681a      	ldr	r2, [r3, #0]
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	601a      	str	r2, [r3, #0]
 800abc0:	e008      	b.n	800abd4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800abc2:	4b0c      	ldr	r3, [pc, #48]	@ (800abf4 <prvInsertBlockIntoFreeList+0xb0>)
 800abc4:	681a      	ldr	r2, [r3, #0]
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	601a      	str	r2, [r3, #0]
 800abca:	e003      	b.n	800abd4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	681a      	ldr	r2, [r3, #0]
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800abd4:	68fa      	ldr	r2, [r7, #12]
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	429a      	cmp	r2, r3
 800abda:	d002      	beq.n	800abe2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	687a      	ldr	r2, [r7, #4]
 800abe0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800abe2:	bf00      	nop
 800abe4:	3714      	adds	r7, #20
 800abe6:	46bd      	mov	sp, r7
 800abe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abec:	4770      	bx	lr
 800abee:	bf00      	nop
 800abf0:	2000423c 	.word	0x2000423c
 800abf4:	20004244 	.word	0x20004244

0800abf8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800abf8:	b580      	push	{r7, lr}
 800abfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800abfc:	2200      	movs	r2, #0
 800abfe:	4912      	ldr	r1, [pc, #72]	@ (800ac48 <MX_USB_DEVICE_Init+0x50>)
 800ac00:	4812      	ldr	r0, [pc, #72]	@ (800ac4c <MX_USB_DEVICE_Init+0x54>)
 800ac02:	f7fc f8d3 	bl	8006dac <USBD_Init>
 800ac06:	4603      	mov	r3, r0
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d001      	beq.n	800ac10 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ac0c:	f7f6 f98e 	bl	8000f2c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ac10:	490f      	ldr	r1, [pc, #60]	@ (800ac50 <MX_USB_DEVICE_Init+0x58>)
 800ac12:	480e      	ldr	r0, [pc, #56]	@ (800ac4c <MX_USB_DEVICE_Init+0x54>)
 800ac14:	f7fc f8fa 	bl	8006e0c <USBD_RegisterClass>
 800ac18:	4603      	mov	r3, r0
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d001      	beq.n	800ac22 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ac1e:	f7f6 f985 	bl	8000f2c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ac22:	490c      	ldr	r1, [pc, #48]	@ (800ac54 <MX_USB_DEVICE_Init+0x5c>)
 800ac24:	4809      	ldr	r0, [pc, #36]	@ (800ac4c <MX_USB_DEVICE_Init+0x54>)
 800ac26:	f7fb fff1 	bl	8006c0c <USBD_CDC_RegisterInterface>
 800ac2a:	4603      	mov	r3, r0
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d001      	beq.n	800ac34 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ac30:	f7f6 f97c 	bl	8000f2c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ac34:	4805      	ldr	r0, [pc, #20]	@ (800ac4c <MX_USB_DEVICE_Init+0x54>)
 800ac36:	f7fc f91f 	bl	8006e78 <USBD_Start>
 800ac3a:	4603      	mov	r3, r0
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d001      	beq.n	800ac44 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ac40:	f7f6 f974 	bl	8000f2c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ac44:	bf00      	nop
 800ac46:	bd80      	pop	{r7, pc}
 800ac48:	200000b4 	.word	0x200000b4
 800ac4c:	2000425c 	.word	0x2000425c
 800ac50:	2000001c 	.word	0x2000001c
 800ac54:	200000a0 	.word	0x200000a0

0800ac58 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ac58:	b580      	push	{r7, lr}
 800ac5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ac5c:	2200      	movs	r2, #0
 800ac5e:	4905      	ldr	r1, [pc, #20]	@ (800ac74 <CDC_Init_FS+0x1c>)
 800ac60:	4805      	ldr	r0, [pc, #20]	@ (800ac78 <CDC_Init_FS+0x20>)
 800ac62:	f7fb ffed 	bl	8006c40 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ac66:	4905      	ldr	r1, [pc, #20]	@ (800ac7c <CDC_Init_FS+0x24>)
 800ac68:	4803      	ldr	r0, [pc, #12]	@ (800ac78 <CDC_Init_FS+0x20>)
 800ac6a:	f7fc f80b 	bl	8006c84 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ac6e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ac70:	4618      	mov	r0, r3
 800ac72:	bd80      	pop	{r7, pc}
 800ac74:	20004d38 	.word	0x20004d38
 800ac78:	2000425c 	.word	0x2000425c
 800ac7c:	20004538 	.word	0x20004538

0800ac80 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800ac80:	b480      	push	{r7}
 800ac82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ac84:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ac86:	4618      	mov	r0, r3
 800ac88:	46bd      	mov	sp, r7
 800ac8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac8e:	4770      	bx	lr

0800ac90 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ac90:	b480      	push	{r7}
 800ac92:	b083      	sub	sp, #12
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	4603      	mov	r3, r0
 800ac98:	6039      	str	r1, [r7, #0]
 800ac9a:	71fb      	strb	r3, [r7, #7]
 800ac9c:	4613      	mov	r3, r2
 800ac9e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800aca0:	79fb      	ldrb	r3, [r7, #7]
 800aca2:	2b23      	cmp	r3, #35	@ 0x23
 800aca4:	d84a      	bhi.n	800ad3c <CDC_Control_FS+0xac>
 800aca6:	a201      	add	r2, pc, #4	@ (adr r2, 800acac <CDC_Control_FS+0x1c>)
 800aca8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acac:	0800ad3d 	.word	0x0800ad3d
 800acb0:	0800ad3d 	.word	0x0800ad3d
 800acb4:	0800ad3d 	.word	0x0800ad3d
 800acb8:	0800ad3d 	.word	0x0800ad3d
 800acbc:	0800ad3d 	.word	0x0800ad3d
 800acc0:	0800ad3d 	.word	0x0800ad3d
 800acc4:	0800ad3d 	.word	0x0800ad3d
 800acc8:	0800ad3d 	.word	0x0800ad3d
 800accc:	0800ad3d 	.word	0x0800ad3d
 800acd0:	0800ad3d 	.word	0x0800ad3d
 800acd4:	0800ad3d 	.word	0x0800ad3d
 800acd8:	0800ad3d 	.word	0x0800ad3d
 800acdc:	0800ad3d 	.word	0x0800ad3d
 800ace0:	0800ad3d 	.word	0x0800ad3d
 800ace4:	0800ad3d 	.word	0x0800ad3d
 800ace8:	0800ad3d 	.word	0x0800ad3d
 800acec:	0800ad3d 	.word	0x0800ad3d
 800acf0:	0800ad3d 	.word	0x0800ad3d
 800acf4:	0800ad3d 	.word	0x0800ad3d
 800acf8:	0800ad3d 	.word	0x0800ad3d
 800acfc:	0800ad3d 	.word	0x0800ad3d
 800ad00:	0800ad3d 	.word	0x0800ad3d
 800ad04:	0800ad3d 	.word	0x0800ad3d
 800ad08:	0800ad3d 	.word	0x0800ad3d
 800ad0c:	0800ad3d 	.word	0x0800ad3d
 800ad10:	0800ad3d 	.word	0x0800ad3d
 800ad14:	0800ad3d 	.word	0x0800ad3d
 800ad18:	0800ad3d 	.word	0x0800ad3d
 800ad1c:	0800ad3d 	.word	0x0800ad3d
 800ad20:	0800ad3d 	.word	0x0800ad3d
 800ad24:	0800ad3d 	.word	0x0800ad3d
 800ad28:	0800ad3d 	.word	0x0800ad3d
 800ad2c:	0800ad3d 	.word	0x0800ad3d
 800ad30:	0800ad3d 	.word	0x0800ad3d
 800ad34:	0800ad3d 	.word	0x0800ad3d
 800ad38:	0800ad3d 	.word	0x0800ad3d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ad3c:	bf00      	nop
  }

  return (USBD_OK);
 800ad3e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ad40:	4618      	mov	r0, r3
 800ad42:	370c      	adds	r7, #12
 800ad44:	46bd      	mov	sp, r7
 800ad46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad4a:	4770      	bx	lr

0800ad4c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b082      	sub	sp, #8
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	6078      	str	r0, [r7, #4]
 800ad54:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ad56:	6879      	ldr	r1, [r7, #4]
 800ad58:	4805      	ldr	r0, [pc, #20]	@ (800ad70 <CDC_Receive_FS+0x24>)
 800ad5a:	f7fb ff93 	bl	8006c84 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800ad5e:	4804      	ldr	r0, [pc, #16]	@ (800ad70 <CDC_Receive_FS+0x24>)
 800ad60:	f7fb ffee 	bl	8006d40 <USBD_CDC_ReceivePacket>


  //para receber informaçao.

  return (USBD_OK);
 800ad64:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800ad66:	4618      	mov	r0, r3
 800ad68:	3708      	adds	r7, #8
 800ad6a:	46bd      	mov	sp, r7
 800ad6c:	bd80      	pop	{r7, pc}
 800ad6e:	bf00      	nop
 800ad70:	2000425c 	.word	0x2000425c

0800ad74 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800ad74:	b580      	push	{r7, lr}
 800ad76:	b084      	sub	sp, #16
 800ad78:	af00      	add	r7, sp, #0
 800ad7a:	6078      	str	r0, [r7, #4]
 800ad7c:	460b      	mov	r3, r1
 800ad7e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800ad80:	2300      	movs	r3, #0
 800ad82:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800ad84:	4b0d      	ldr	r3, [pc, #52]	@ (800adbc <CDC_Transmit_FS+0x48>)
 800ad86:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ad8a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800ad8c:	68bb      	ldr	r3, [r7, #8]
 800ad8e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d001      	beq.n	800ad9a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800ad96:	2301      	movs	r3, #1
 800ad98:	e00b      	b.n	800adb2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800ad9a:	887b      	ldrh	r3, [r7, #2]
 800ad9c:	461a      	mov	r2, r3
 800ad9e:	6879      	ldr	r1, [r7, #4]
 800ada0:	4806      	ldr	r0, [pc, #24]	@ (800adbc <CDC_Transmit_FS+0x48>)
 800ada2:	f7fb ff4d 	bl	8006c40 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800ada6:	4805      	ldr	r0, [pc, #20]	@ (800adbc <CDC_Transmit_FS+0x48>)
 800ada8:	f7fb ff8a 	bl	8006cc0 <USBD_CDC_TransmitPacket>
 800adac:	4603      	mov	r3, r0
 800adae:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800adb0:	7bfb      	ldrb	r3, [r7, #15]
}
 800adb2:	4618      	mov	r0, r3
 800adb4:	3710      	adds	r7, #16
 800adb6:	46bd      	mov	sp, r7
 800adb8:	bd80      	pop	{r7, pc}
 800adba:	bf00      	nop
 800adbc:	2000425c 	.word	0x2000425c

0800adc0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800adc0:	b480      	push	{r7}
 800adc2:	b087      	sub	sp, #28
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	60f8      	str	r0, [r7, #12]
 800adc8:	60b9      	str	r1, [r7, #8]
 800adca:	4613      	mov	r3, r2
 800adcc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800adce:	2300      	movs	r3, #0
 800add0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800add2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800add6:	4618      	mov	r0, r3
 800add8:	371c      	adds	r7, #28
 800adda:	46bd      	mov	sp, r7
 800addc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade0:	4770      	bx	lr
	...

0800ade4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ade4:	b480      	push	{r7}
 800ade6:	b083      	sub	sp, #12
 800ade8:	af00      	add	r7, sp, #0
 800adea:	4603      	mov	r3, r0
 800adec:	6039      	str	r1, [r7, #0]
 800adee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800adf0:	683b      	ldr	r3, [r7, #0]
 800adf2:	2212      	movs	r2, #18
 800adf4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800adf6:	4b03      	ldr	r3, [pc, #12]	@ (800ae04 <USBD_FS_DeviceDescriptor+0x20>)
}
 800adf8:	4618      	mov	r0, r3
 800adfa:	370c      	adds	r7, #12
 800adfc:	46bd      	mov	sp, r7
 800adfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae02:	4770      	bx	lr
 800ae04:	200000d0 	.word	0x200000d0

0800ae08 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ae08:	b480      	push	{r7}
 800ae0a:	b083      	sub	sp, #12
 800ae0c:	af00      	add	r7, sp, #0
 800ae0e:	4603      	mov	r3, r0
 800ae10:	6039      	str	r1, [r7, #0]
 800ae12:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ae14:	683b      	ldr	r3, [r7, #0]
 800ae16:	2204      	movs	r2, #4
 800ae18:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ae1a:	4b03      	ldr	r3, [pc, #12]	@ (800ae28 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800ae1c:	4618      	mov	r0, r3
 800ae1e:	370c      	adds	r7, #12
 800ae20:	46bd      	mov	sp, r7
 800ae22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae26:	4770      	bx	lr
 800ae28:	200000e4 	.word	0x200000e4

0800ae2c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ae2c:	b580      	push	{r7, lr}
 800ae2e:	b082      	sub	sp, #8
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	4603      	mov	r3, r0
 800ae34:	6039      	str	r1, [r7, #0]
 800ae36:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ae38:	79fb      	ldrb	r3, [r7, #7]
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d105      	bne.n	800ae4a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ae3e:	683a      	ldr	r2, [r7, #0]
 800ae40:	4907      	ldr	r1, [pc, #28]	@ (800ae60 <USBD_FS_ProductStrDescriptor+0x34>)
 800ae42:	4808      	ldr	r0, [pc, #32]	@ (800ae64 <USBD_FS_ProductStrDescriptor+0x38>)
 800ae44:	f7fd f9de 	bl	8008204 <USBD_GetString>
 800ae48:	e004      	b.n	800ae54 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ae4a:	683a      	ldr	r2, [r7, #0]
 800ae4c:	4904      	ldr	r1, [pc, #16]	@ (800ae60 <USBD_FS_ProductStrDescriptor+0x34>)
 800ae4e:	4805      	ldr	r0, [pc, #20]	@ (800ae64 <USBD_FS_ProductStrDescriptor+0x38>)
 800ae50:	f7fd f9d8 	bl	8008204 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ae54:	4b02      	ldr	r3, [pc, #8]	@ (800ae60 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800ae56:	4618      	mov	r0, r3
 800ae58:	3708      	adds	r7, #8
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bd80      	pop	{r7, pc}
 800ae5e:	bf00      	nop
 800ae60:	20005538 	.word	0x20005538
 800ae64:	0800c18c 	.word	0x0800c18c

0800ae68 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b082      	sub	sp, #8
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	4603      	mov	r3, r0
 800ae70:	6039      	str	r1, [r7, #0]
 800ae72:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ae74:	683a      	ldr	r2, [r7, #0]
 800ae76:	4904      	ldr	r1, [pc, #16]	@ (800ae88 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800ae78:	4804      	ldr	r0, [pc, #16]	@ (800ae8c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ae7a:	f7fd f9c3 	bl	8008204 <USBD_GetString>
  return USBD_StrDesc;
 800ae7e:	4b02      	ldr	r3, [pc, #8]	@ (800ae88 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ae80:	4618      	mov	r0, r3
 800ae82:	3708      	adds	r7, #8
 800ae84:	46bd      	mov	sp, r7
 800ae86:	bd80      	pop	{r7, pc}
 800ae88:	20005538 	.word	0x20005538
 800ae8c:	0800c1a4 	.word	0x0800c1a4

0800ae90 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ae90:	b580      	push	{r7, lr}
 800ae92:	b082      	sub	sp, #8
 800ae94:	af00      	add	r7, sp, #0
 800ae96:	4603      	mov	r3, r0
 800ae98:	6039      	str	r1, [r7, #0]
 800ae9a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ae9c:	683b      	ldr	r3, [r7, #0]
 800ae9e:	221a      	movs	r2, #26
 800aea0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800aea2:	f000 f843 	bl	800af2c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800aea6:	4b02      	ldr	r3, [pc, #8]	@ (800aeb0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800aea8:	4618      	mov	r0, r3
 800aeaa:	3708      	adds	r7, #8
 800aeac:	46bd      	mov	sp, r7
 800aeae:	bd80      	pop	{r7, pc}
 800aeb0:	200000e8 	.word	0x200000e8

0800aeb4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aeb4:	b580      	push	{r7, lr}
 800aeb6:	b082      	sub	sp, #8
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	4603      	mov	r3, r0
 800aebc:	6039      	str	r1, [r7, #0]
 800aebe:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800aec0:	79fb      	ldrb	r3, [r7, #7]
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d105      	bne.n	800aed2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800aec6:	683a      	ldr	r2, [r7, #0]
 800aec8:	4907      	ldr	r1, [pc, #28]	@ (800aee8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800aeca:	4808      	ldr	r0, [pc, #32]	@ (800aeec <USBD_FS_ConfigStrDescriptor+0x38>)
 800aecc:	f7fd f99a 	bl	8008204 <USBD_GetString>
 800aed0:	e004      	b.n	800aedc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800aed2:	683a      	ldr	r2, [r7, #0]
 800aed4:	4904      	ldr	r1, [pc, #16]	@ (800aee8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800aed6:	4805      	ldr	r0, [pc, #20]	@ (800aeec <USBD_FS_ConfigStrDescriptor+0x38>)
 800aed8:	f7fd f994 	bl	8008204 <USBD_GetString>
  }
  return USBD_StrDesc;
 800aedc:	4b02      	ldr	r3, [pc, #8]	@ (800aee8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800aede:	4618      	mov	r0, r3
 800aee0:	3708      	adds	r7, #8
 800aee2:	46bd      	mov	sp, r7
 800aee4:	bd80      	pop	{r7, pc}
 800aee6:	bf00      	nop
 800aee8:	20005538 	.word	0x20005538
 800aeec:	0800c1b8 	.word	0x0800c1b8

0800aef0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aef0:	b580      	push	{r7, lr}
 800aef2:	b082      	sub	sp, #8
 800aef4:	af00      	add	r7, sp, #0
 800aef6:	4603      	mov	r3, r0
 800aef8:	6039      	str	r1, [r7, #0]
 800aefa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800aefc:	79fb      	ldrb	r3, [r7, #7]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d105      	bne.n	800af0e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800af02:	683a      	ldr	r2, [r7, #0]
 800af04:	4907      	ldr	r1, [pc, #28]	@ (800af24 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800af06:	4808      	ldr	r0, [pc, #32]	@ (800af28 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800af08:	f7fd f97c 	bl	8008204 <USBD_GetString>
 800af0c:	e004      	b.n	800af18 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800af0e:	683a      	ldr	r2, [r7, #0]
 800af10:	4904      	ldr	r1, [pc, #16]	@ (800af24 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800af12:	4805      	ldr	r0, [pc, #20]	@ (800af28 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800af14:	f7fd f976 	bl	8008204 <USBD_GetString>
  }
  return USBD_StrDesc;
 800af18:	4b02      	ldr	r3, [pc, #8]	@ (800af24 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800af1a:	4618      	mov	r0, r3
 800af1c:	3708      	adds	r7, #8
 800af1e:	46bd      	mov	sp, r7
 800af20:	bd80      	pop	{r7, pc}
 800af22:	bf00      	nop
 800af24:	20005538 	.word	0x20005538
 800af28:	0800c1c4 	.word	0x0800c1c4

0800af2c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800af2c:	b580      	push	{r7, lr}
 800af2e:	b084      	sub	sp, #16
 800af30:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800af32:	4b0f      	ldr	r3, [pc, #60]	@ (800af70 <Get_SerialNum+0x44>)
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800af38:	4b0e      	ldr	r3, [pc, #56]	@ (800af74 <Get_SerialNum+0x48>)
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800af3e:	4b0e      	ldr	r3, [pc, #56]	@ (800af78 <Get_SerialNum+0x4c>)
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800af44:	68fa      	ldr	r2, [r7, #12]
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	4413      	add	r3, r2
 800af4a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d009      	beq.n	800af66 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800af52:	2208      	movs	r2, #8
 800af54:	4909      	ldr	r1, [pc, #36]	@ (800af7c <Get_SerialNum+0x50>)
 800af56:	68f8      	ldr	r0, [r7, #12]
 800af58:	f000 f814 	bl	800af84 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800af5c:	2204      	movs	r2, #4
 800af5e:	4908      	ldr	r1, [pc, #32]	@ (800af80 <Get_SerialNum+0x54>)
 800af60:	68b8      	ldr	r0, [r7, #8]
 800af62:	f000 f80f 	bl	800af84 <IntToUnicode>
  }
}
 800af66:	bf00      	nop
 800af68:	3710      	adds	r7, #16
 800af6a:	46bd      	mov	sp, r7
 800af6c:	bd80      	pop	{r7, pc}
 800af6e:	bf00      	nop
 800af70:	1fff7a10 	.word	0x1fff7a10
 800af74:	1fff7a14 	.word	0x1fff7a14
 800af78:	1fff7a18 	.word	0x1fff7a18
 800af7c:	200000ea 	.word	0x200000ea
 800af80:	200000fa 	.word	0x200000fa

0800af84 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800af84:	b480      	push	{r7}
 800af86:	b087      	sub	sp, #28
 800af88:	af00      	add	r7, sp, #0
 800af8a:	60f8      	str	r0, [r7, #12]
 800af8c:	60b9      	str	r1, [r7, #8]
 800af8e:	4613      	mov	r3, r2
 800af90:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800af92:	2300      	movs	r3, #0
 800af94:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800af96:	2300      	movs	r3, #0
 800af98:	75fb      	strb	r3, [r7, #23]
 800af9a:	e027      	b.n	800afec <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	0f1b      	lsrs	r3, r3, #28
 800afa0:	2b09      	cmp	r3, #9
 800afa2:	d80b      	bhi.n	800afbc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	0f1b      	lsrs	r3, r3, #28
 800afa8:	b2da      	uxtb	r2, r3
 800afaa:	7dfb      	ldrb	r3, [r7, #23]
 800afac:	005b      	lsls	r3, r3, #1
 800afae:	4619      	mov	r1, r3
 800afb0:	68bb      	ldr	r3, [r7, #8]
 800afb2:	440b      	add	r3, r1
 800afb4:	3230      	adds	r2, #48	@ 0x30
 800afb6:	b2d2      	uxtb	r2, r2
 800afb8:	701a      	strb	r2, [r3, #0]
 800afba:	e00a      	b.n	800afd2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	0f1b      	lsrs	r3, r3, #28
 800afc0:	b2da      	uxtb	r2, r3
 800afc2:	7dfb      	ldrb	r3, [r7, #23]
 800afc4:	005b      	lsls	r3, r3, #1
 800afc6:	4619      	mov	r1, r3
 800afc8:	68bb      	ldr	r3, [r7, #8]
 800afca:	440b      	add	r3, r1
 800afcc:	3237      	adds	r2, #55	@ 0x37
 800afce:	b2d2      	uxtb	r2, r2
 800afd0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	011b      	lsls	r3, r3, #4
 800afd6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800afd8:	7dfb      	ldrb	r3, [r7, #23]
 800afda:	005b      	lsls	r3, r3, #1
 800afdc:	3301      	adds	r3, #1
 800afde:	68ba      	ldr	r2, [r7, #8]
 800afe0:	4413      	add	r3, r2
 800afe2:	2200      	movs	r2, #0
 800afe4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800afe6:	7dfb      	ldrb	r3, [r7, #23]
 800afe8:	3301      	adds	r3, #1
 800afea:	75fb      	strb	r3, [r7, #23]
 800afec:	7dfa      	ldrb	r2, [r7, #23]
 800afee:	79fb      	ldrb	r3, [r7, #7]
 800aff0:	429a      	cmp	r2, r3
 800aff2:	d3d3      	bcc.n	800af9c <IntToUnicode+0x18>
  }
}
 800aff4:	bf00      	nop
 800aff6:	bf00      	nop
 800aff8:	371c      	adds	r7, #28
 800affa:	46bd      	mov	sp, r7
 800affc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b000:	4770      	bx	lr
	...

0800b004 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b004:	b580      	push	{r7, lr}
 800b006:	b08a      	sub	sp, #40	@ 0x28
 800b008:	af00      	add	r7, sp, #0
 800b00a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b00c:	f107 0314 	add.w	r3, r7, #20
 800b010:	2200      	movs	r2, #0
 800b012:	601a      	str	r2, [r3, #0]
 800b014:	605a      	str	r2, [r3, #4]
 800b016:	609a      	str	r2, [r3, #8]
 800b018:	60da      	str	r2, [r3, #12]
 800b01a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b024:	d13a      	bne.n	800b09c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b026:	2300      	movs	r3, #0
 800b028:	613b      	str	r3, [r7, #16]
 800b02a:	4b1e      	ldr	r3, [pc, #120]	@ (800b0a4 <HAL_PCD_MspInit+0xa0>)
 800b02c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b02e:	4a1d      	ldr	r2, [pc, #116]	@ (800b0a4 <HAL_PCD_MspInit+0xa0>)
 800b030:	f043 0301 	orr.w	r3, r3, #1
 800b034:	6313      	str	r3, [r2, #48]	@ 0x30
 800b036:	4b1b      	ldr	r3, [pc, #108]	@ (800b0a4 <HAL_PCD_MspInit+0xa0>)
 800b038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b03a:	f003 0301 	and.w	r3, r3, #1
 800b03e:	613b      	str	r3, [r7, #16]
 800b040:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800b042:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800b046:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b048:	2302      	movs	r3, #2
 800b04a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b04c:	2300      	movs	r3, #0
 800b04e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b050:	2303      	movs	r3, #3
 800b052:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b054:	230a      	movs	r3, #10
 800b056:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b058:	f107 0314 	add.w	r3, r7, #20
 800b05c:	4619      	mov	r1, r3
 800b05e:	4812      	ldr	r0, [pc, #72]	@ (800b0a8 <HAL_PCD_MspInit+0xa4>)
 800b060:	f7f6 fb00 	bl	8001664 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b064:	4b0f      	ldr	r3, [pc, #60]	@ (800b0a4 <HAL_PCD_MspInit+0xa0>)
 800b066:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b068:	4a0e      	ldr	r2, [pc, #56]	@ (800b0a4 <HAL_PCD_MspInit+0xa0>)
 800b06a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b06e:	6353      	str	r3, [r2, #52]	@ 0x34
 800b070:	2300      	movs	r3, #0
 800b072:	60fb      	str	r3, [r7, #12]
 800b074:	4b0b      	ldr	r3, [pc, #44]	@ (800b0a4 <HAL_PCD_MspInit+0xa0>)
 800b076:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b078:	4a0a      	ldr	r2, [pc, #40]	@ (800b0a4 <HAL_PCD_MspInit+0xa0>)
 800b07a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b07e:	6453      	str	r3, [r2, #68]	@ 0x44
 800b080:	4b08      	ldr	r3, [pc, #32]	@ (800b0a4 <HAL_PCD_MspInit+0xa0>)
 800b082:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b084:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b088:	60fb      	str	r3, [r7, #12]
 800b08a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800b08c:	2200      	movs	r2, #0
 800b08e:	2105      	movs	r1, #5
 800b090:	2043      	movs	r0, #67	@ 0x43
 800b092:	f7f6 fa2b 	bl	80014ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b096:	2043      	movs	r0, #67	@ 0x43
 800b098:	f7f6 fa44 	bl	8001524 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b09c:	bf00      	nop
 800b09e:	3728      	adds	r7, #40	@ 0x28
 800b0a0:	46bd      	mov	sp, r7
 800b0a2:	bd80      	pop	{r7, pc}
 800b0a4:	40023800 	.word	0x40023800
 800b0a8:	40020000 	.word	0x40020000

0800b0ac <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b0ac:	b580      	push	{r7, lr}
 800b0ae:	b082      	sub	sp, #8
 800b0b0:	af00      	add	r7, sp, #0
 800b0b2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b0c0:	4619      	mov	r1, r3
 800b0c2:	4610      	mov	r0, r2
 800b0c4:	f7fb ff25 	bl	8006f12 <USBD_LL_SetupStage>
}
 800b0c8:	bf00      	nop
 800b0ca:	3708      	adds	r7, #8
 800b0cc:	46bd      	mov	sp, r7
 800b0ce:	bd80      	pop	{r7, pc}

0800b0d0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b082      	sub	sp, #8
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]
 800b0d8:	460b      	mov	r3, r1
 800b0da:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b0e2:	78fa      	ldrb	r2, [r7, #3]
 800b0e4:	6879      	ldr	r1, [r7, #4]
 800b0e6:	4613      	mov	r3, r2
 800b0e8:	00db      	lsls	r3, r3, #3
 800b0ea:	4413      	add	r3, r2
 800b0ec:	009b      	lsls	r3, r3, #2
 800b0ee:	440b      	add	r3, r1
 800b0f0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b0f4:	681a      	ldr	r2, [r3, #0]
 800b0f6:	78fb      	ldrb	r3, [r7, #3]
 800b0f8:	4619      	mov	r1, r3
 800b0fa:	f7fb ff5f 	bl	8006fbc <USBD_LL_DataOutStage>
}
 800b0fe:	bf00      	nop
 800b100:	3708      	adds	r7, #8
 800b102:	46bd      	mov	sp, r7
 800b104:	bd80      	pop	{r7, pc}

0800b106 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b106:	b580      	push	{r7, lr}
 800b108:	b082      	sub	sp, #8
 800b10a:	af00      	add	r7, sp, #0
 800b10c:	6078      	str	r0, [r7, #4]
 800b10e:	460b      	mov	r3, r1
 800b110:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b118:	78fa      	ldrb	r2, [r7, #3]
 800b11a:	6879      	ldr	r1, [r7, #4]
 800b11c:	4613      	mov	r3, r2
 800b11e:	00db      	lsls	r3, r3, #3
 800b120:	4413      	add	r3, r2
 800b122:	009b      	lsls	r3, r3, #2
 800b124:	440b      	add	r3, r1
 800b126:	3320      	adds	r3, #32
 800b128:	681a      	ldr	r2, [r3, #0]
 800b12a:	78fb      	ldrb	r3, [r7, #3]
 800b12c:	4619      	mov	r1, r3
 800b12e:	f7fc f801 	bl	8007134 <USBD_LL_DataInStage>
}
 800b132:	bf00      	nop
 800b134:	3708      	adds	r7, #8
 800b136:	46bd      	mov	sp, r7
 800b138:	bd80      	pop	{r7, pc}

0800b13a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b13a:	b580      	push	{r7, lr}
 800b13c:	b082      	sub	sp, #8
 800b13e:	af00      	add	r7, sp, #0
 800b140:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b148:	4618      	mov	r0, r3
 800b14a:	f7fc f945 	bl	80073d8 <USBD_LL_SOF>
}
 800b14e:	bf00      	nop
 800b150:	3708      	adds	r7, #8
 800b152:	46bd      	mov	sp, r7
 800b154:	bd80      	pop	{r7, pc}

0800b156 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b156:	b580      	push	{r7, lr}
 800b158:	b084      	sub	sp, #16
 800b15a:	af00      	add	r7, sp, #0
 800b15c:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b15e:	2301      	movs	r3, #1
 800b160:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	79db      	ldrb	r3, [r3, #7]
 800b166:	2b02      	cmp	r3, #2
 800b168:	d001      	beq.n	800b16e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800b16a:	f7f5 fedf 	bl	8000f2c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b174:	7bfa      	ldrb	r2, [r7, #15]
 800b176:	4611      	mov	r1, r2
 800b178:	4618      	mov	r0, r3
 800b17a:	f7fc f8e9 	bl	8007350 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b184:	4618      	mov	r0, r3
 800b186:	f7fc f890 	bl	80072aa <USBD_LL_Reset>
}
 800b18a:	bf00      	nop
 800b18c:	3710      	adds	r7, #16
 800b18e:	46bd      	mov	sp, r7
 800b190:	bd80      	pop	{r7, pc}
	...

0800b194 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b194:	b580      	push	{r7, lr}
 800b196:	b082      	sub	sp, #8
 800b198:	af00      	add	r7, sp, #0
 800b19a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	f7fc f8e4 	bl	8007370 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	687a      	ldr	r2, [r7, #4]
 800b1b4:	6812      	ldr	r2, [r2, #0]
 800b1b6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b1ba:	f043 0301 	orr.w	r3, r3, #1
 800b1be:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	7adb      	ldrb	r3, [r3, #11]
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d005      	beq.n	800b1d4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b1c8:	4b04      	ldr	r3, [pc, #16]	@ (800b1dc <HAL_PCD_SuspendCallback+0x48>)
 800b1ca:	691b      	ldr	r3, [r3, #16]
 800b1cc:	4a03      	ldr	r2, [pc, #12]	@ (800b1dc <HAL_PCD_SuspendCallback+0x48>)
 800b1ce:	f043 0306 	orr.w	r3, r3, #6
 800b1d2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b1d4:	bf00      	nop
 800b1d6:	3708      	adds	r7, #8
 800b1d8:	46bd      	mov	sp, r7
 800b1da:	bd80      	pop	{r7, pc}
 800b1dc:	e000ed00 	.word	0xe000ed00

0800b1e0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b1e0:	b580      	push	{r7, lr}
 800b1e2:	b082      	sub	sp, #8
 800b1e4:	af00      	add	r7, sp, #0
 800b1e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b1ee:	4618      	mov	r0, r3
 800b1f0:	f7fc f8da 	bl	80073a8 <USBD_LL_Resume>
}
 800b1f4:	bf00      	nop
 800b1f6:	3708      	adds	r7, #8
 800b1f8:	46bd      	mov	sp, r7
 800b1fa:	bd80      	pop	{r7, pc}

0800b1fc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b1fc:	b580      	push	{r7, lr}
 800b1fe:	b082      	sub	sp, #8
 800b200:	af00      	add	r7, sp, #0
 800b202:	6078      	str	r0, [r7, #4]
 800b204:	460b      	mov	r3, r1
 800b206:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b20e:	78fa      	ldrb	r2, [r7, #3]
 800b210:	4611      	mov	r1, r2
 800b212:	4618      	mov	r0, r3
 800b214:	f7fc f932 	bl	800747c <USBD_LL_IsoOUTIncomplete>
}
 800b218:	bf00      	nop
 800b21a:	3708      	adds	r7, #8
 800b21c:	46bd      	mov	sp, r7
 800b21e:	bd80      	pop	{r7, pc}

0800b220 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b220:	b580      	push	{r7, lr}
 800b222:	b082      	sub	sp, #8
 800b224:	af00      	add	r7, sp, #0
 800b226:	6078      	str	r0, [r7, #4]
 800b228:	460b      	mov	r3, r1
 800b22a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b232:	78fa      	ldrb	r2, [r7, #3]
 800b234:	4611      	mov	r1, r2
 800b236:	4618      	mov	r0, r3
 800b238:	f7fc f8ee 	bl	8007418 <USBD_LL_IsoINIncomplete>
}
 800b23c:	bf00      	nop
 800b23e:	3708      	adds	r7, #8
 800b240:	46bd      	mov	sp, r7
 800b242:	bd80      	pop	{r7, pc}

0800b244 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b244:	b580      	push	{r7, lr}
 800b246:	b082      	sub	sp, #8
 800b248:	af00      	add	r7, sp, #0
 800b24a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b252:	4618      	mov	r0, r3
 800b254:	f7fc f944 	bl	80074e0 <USBD_LL_DevConnected>
}
 800b258:	bf00      	nop
 800b25a:	3708      	adds	r7, #8
 800b25c:	46bd      	mov	sp, r7
 800b25e:	bd80      	pop	{r7, pc}

0800b260 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b260:	b580      	push	{r7, lr}
 800b262:	b082      	sub	sp, #8
 800b264:	af00      	add	r7, sp, #0
 800b266:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b26e:	4618      	mov	r0, r3
 800b270:	f7fc f941 	bl	80074f6 <USBD_LL_DevDisconnected>
}
 800b274:	bf00      	nop
 800b276:	3708      	adds	r7, #8
 800b278:	46bd      	mov	sp, r7
 800b27a:	bd80      	pop	{r7, pc}

0800b27c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b27c:	b580      	push	{r7, lr}
 800b27e:	b082      	sub	sp, #8
 800b280:	af00      	add	r7, sp, #0
 800b282:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	781b      	ldrb	r3, [r3, #0]
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d13c      	bne.n	800b306 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b28c:	4a20      	ldr	r2, [pc, #128]	@ (800b310 <USBD_LL_Init+0x94>)
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	4a1e      	ldr	r2, [pc, #120]	@ (800b310 <USBD_LL_Init+0x94>)
 800b298:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b29c:	4b1c      	ldr	r3, [pc, #112]	@ (800b310 <USBD_LL_Init+0x94>)
 800b29e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b2a2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b2a4:	4b1a      	ldr	r3, [pc, #104]	@ (800b310 <USBD_LL_Init+0x94>)
 800b2a6:	2204      	movs	r2, #4
 800b2a8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b2aa:	4b19      	ldr	r3, [pc, #100]	@ (800b310 <USBD_LL_Init+0x94>)
 800b2ac:	2202      	movs	r2, #2
 800b2ae:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b2b0:	4b17      	ldr	r3, [pc, #92]	@ (800b310 <USBD_LL_Init+0x94>)
 800b2b2:	2200      	movs	r2, #0
 800b2b4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b2b6:	4b16      	ldr	r3, [pc, #88]	@ (800b310 <USBD_LL_Init+0x94>)
 800b2b8:	2202      	movs	r2, #2
 800b2ba:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b2bc:	4b14      	ldr	r3, [pc, #80]	@ (800b310 <USBD_LL_Init+0x94>)
 800b2be:	2200      	movs	r2, #0
 800b2c0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b2c2:	4b13      	ldr	r3, [pc, #76]	@ (800b310 <USBD_LL_Init+0x94>)
 800b2c4:	2200      	movs	r2, #0
 800b2c6:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b2c8:	4b11      	ldr	r3, [pc, #68]	@ (800b310 <USBD_LL_Init+0x94>)
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b2ce:	4b10      	ldr	r3, [pc, #64]	@ (800b310 <USBD_LL_Init+0x94>)
 800b2d0:	2200      	movs	r2, #0
 800b2d2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b2d4:	4b0e      	ldr	r3, [pc, #56]	@ (800b310 <USBD_LL_Init+0x94>)
 800b2d6:	2200      	movs	r2, #0
 800b2d8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b2da:	480d      	ldr	r0, [pc, #52]	@ (800b310 <USBD_LL_Init+0x94>)
 800b2dc:	f7f6 fb91 	bl	8001a02 <HAL_PCD_Init>
 800b2e0:	4603      	mov	r3, r0
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d001      	beq.n	800b2ea <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800b2e6:	f7f5 fe21 	bl	8000f2c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b2ea:	2180      	movs	r1, #128	@ 0x80
 800b2ec:	4808      	ldr	r0, [pc, #32]	@ (800b310 <USBD_LL_Init+0x94>)
 800b2ee:	f7f7 fdbe 	bl	8002e6e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b2f2:	2240      	movs	r2, #64	@ 0x40
 800b2f4:	2100      	movs	r1, #0
 800b2f6:	4806      	ldr	r0, [pc, #24]	@ (800b310 <USBD_LL_Init+0x94>)
 800b2f8:	f7f7 fd72 	bl	8002de0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b2fc:	2280      	movs	r2, #128	@ 0x80
 800b2fe:	2101      	movs	r1, #1
 800b300:	4803      	ldr	r0, [pc, #12]	@ (800b310 <USBD_LL_Init+0x94>)
 800b302:	f7f7 fd6d 	bl	8002de0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b306:	2300      	movs	r3, #0
}
 800b308:	4618      	mov	r0, r3
 800b30a:	3708      	adds	r7, #8
 800b30c:	46bd      	mov	sp, r7
 800b30e:	bd80      	pop	{r7, pc}
 800b310:	20005738 	.word	0x20005738

0800b314 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b314:	b580      	push	{r7, lr}
 800b316:	b084      	sub	sp, #16
 800b318:	af00      	add	r7, sp, #0
 800b31a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b31c:	2300      	movs	r3, #0
 800b31e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b320:	2300      	movs	r3, #0
 800b322:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b32a:	4618      	mov	r0, r3
 800b32c:	f7f6 fc78 	bl	8001c20 <HAL_PCD_Start>
 800b330:	4603      	mov	r3, r0
 800b332:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b334:	7bfb      	ldrb	r3, [r7, #15]
 800b336:	4618      	mov	r0, r3
 800b338:	f000 f942 	bl	800b5c0 <USBD_Get_USB_Status>
 800b33c:	4603      	mov	r3, r0
 800b33e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b340:	7bbb      	ldrb	r3, [r7, #14]
}
 800b342:	4618      	mov	r0, r3
 800b344:	3710      	adds	r7, #16
 800b346:	46bd      	mov	sp, r7
 800b348:	bd80      	pop	{r7, pc}

0800b34a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b34a:	b580      	push	{r7, lr}
 800b34c:	b084      	sub	sp, #16
 800b34e:	af00      	add	r7, sp, #0
 800b350:	6078      	str	r0, [r7, #4]
 800b352:	4608      	mov	r0, r1
 800b354:	4611      	mov	r1, r2
 800b356:	461a      	mov	r2, r3
 800b358:	4603      	mov	r3, r0
 800b35a:	70fb      	strb	r3, [r7, #3]
 800b35c:	460b      	mov	r3, r1
 800b35e:	70bb      	strb	r3, [r7, #2]
 800b360:	4613      	mov	r3, r2
 800b362:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b364:	2300      	movs	r3, #0
 800b366:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b368:	2300      	movs	r3, #0
 800b36a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b372:	78bb      	ldrb	r3, [r7, #2]
 800b374:	883a      	ldrh	r2, [r7, #0]
 800b376:	78f9      	ldrb	r1, [r7, #3]
 800b378:	f7f7 f94c 	bl	8002614 <HAL_PCD_EP_Open>
 800b37c:	4603      	mov	r3, r0
 800b37e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b380:	7bfb      	ldrb	r3, [r7, #15]
 800b382:	4618      	mov	r0, r3
 800b384:	f000 f91c 	bl	800b5c0 <USBD_Get_USB_Status>
 800b388:	4603      	mov	r3, r0
 800b38a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b38c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b38e:	4618      	mov	r0, r3
 800b390:	3710      	adds	r7, #16
 800b392:	46bd      	mov	sp, r7
 800b394:	bd80      	pop	{r7, pc}

0800b396 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b396:	b580      	push	{r7, lr}
 800b398:	b084      	sub	sp, #16
 800b39a:	af00      	add	r7, sp, #0
 800b39c:	6078      	str	r0, [r7, #4]
 800b39e:	460b      	mov	r3, r1
 800b3a0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b3a2:	2300      	movs	r3, #0
 800b3a4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b3a6:	2300      	movs	r3, #0
 800b3a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b3b0:	78fa      	ldrb	r2, [r7, #3]
 800b3b2:	4611      	mov	r1, r2
 800b3b4:	4618      	mov	r0, r3
 800b3b6:	f7f7 f997 	bl	80026e8 <HAL_PCD_EP_Close>
 800b3ba:	4603      	mov	r3, r0
 800b3bc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b3be:	7bfb      	ldrb	r3, [r7, #15]
 800b3c0:	4618      	mov	r0, r3
 800b3c2:	f000 f8fd 	bl	800b5c0 <USBD_Get_USB_Status>
 800b3c6:	4603      	mov	r3, r0
 800b3c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b3ca:	7bbb      	ldrb	r3, [r7, #14]
}
 800b3cc:	4618      	mov	r0, r3
 800b3ce:	3710      	adds	r7, #16
 800b3d0:	46bd      	mov	sp, r7
 800b3d2:	bd80      	pop	{r7, pc}

0800b3d4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b3d4:	b580      	push	{r7, lr}
 800b3d6:	b084      	sub	sp, #16
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	6078      	str	r0, [r7, #4]
 800b3dc:	460b      	mov	r3, r1
 800b3de:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b3ee:	78fa      	ldrb	r2, [r7, #3]
 800b3f0:	4611      	mov	r1, r2
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	f7f7 fa4f 	bl	8002896 <HAL_PCD_EP_SetStall>
 800b3f8:	4603      	mov	r3, r0
 800b3fa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b3fc:	7bfb      	ldrb	r3, [r7, #15]
 800b3fe:	4618      	mov	r0, r3
 800b400:	f000 f8de 	bl	800b5c0 <USBD_Get_USB_Status>
 800b404:	4603      	mov	r3, r0
 800b406:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b408:	7bbb      	ldrb	r3, [r7, #14]
}
 800b40a:	4618      	mov	r0, r3
 800b40c:	3710      	adds	r7, #16
 800b40e:	46bd      	mov	sp, r7
 800b410:	bd80      	pop	{r7, pc}

0800b412 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b412:	b580      	push	{r7, lr}
 800b414:	b084      	sub	sp, #16
 800b416:	af00      	add	r7, sp, #0
 800b418:	6078      	str	r0, [r7, #4]
 800b41a:	460b      	mov	r3, r1
 800b41c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b41e:	2300      	movs	r3, #0
 800b420:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b422:	2300      	movs	r3, #0
 800b424:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b42c:	78fa      	ldrb	r2, [r7, #3]
 800b42e:	4611      	mov	r1, r2
 800b430:	4618      	mov	r0, r3
 800b432:	f7f7 fa93 	bl	800295c <HAL_PCD_EP_ClrStall>
 800b436:	4603      	mov	r3, r0
 800b438:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b43a:	7bfb      	ldrb	r3, [r7, #15]
 800b43c:	4618      	mov	r0, r3
 800b43e:	f000 f8bf 	bl	800b5c0 <USBD_Get_USB_Status>
 800b442:	4603      	mov	r3, r0
 800b444:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b446:	7bbb      	ldrb	r3, [r7, #14]
}
 800b448:	4618      	mov	r0, r3
 800b44a:	3710      	adds	r7, #16
 800b44c:	46bd      	mov	sp, r7
 800b44e:	bd80      	pop	{r7, pc}

0800b450 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b450:	b480      	push	{r7}
 800b452:	b085      	sub	sp, #20
 800b454:	af00      	add	r7, sp, #0
 800b456:	6078      	str	r0, [r7, #4]
 800b458:	460b      	mov	r3, r1
 800b45a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b462:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b464:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	da0b      	bge.n	800b484 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b46c:	78fb      	ldrb	r3, [r7, #3]
 800b46e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b472:	68f9      	ldr	r1, [r7, #12]
 800b474:	4613      	mov	r3, r2
 800b476:	00db      	lsls	r3, r3, #3
 800b478:	4413      	add	r3, r2
 800b47a:	009b      	lsls	r3, r3, #2
 800b47c:	440b      	add	r3, r1
 800b47e:	3316      	adds	r3, #22
 800b480:	781b      	ldrb	r3, [r3, #0]
 800b482:	e00b      	b.n	800b49c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b484:	78fb      	ldrb	r3, [r7, #3]
 800b486:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b48a:	68f9      	ldr	r1, [r7, #12]
 800b48c:	4613      	mov	r3, r2
 800b48e:	00db      	lsls	r3, r3, #3
 800b490:	4413      	add	r3, r2
 800b492:	009b      	lsls	r3, r3, #2
 800b494:	440b      	add	r3, r1
 800b496:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800b49a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b49c:	4618      	mov	r0, r3
 800b49e:	3714      	adds	r7, #20
 800b4a0:	46bd      	mov	sp, r7
 800b4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4a6:	4770      	bx	lr

0800b4a8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b4a8:	b580      	push	{r7, lr}
 800b4aa:	b084      	sub	sp, #16
 800b4ac:	af00      	add	r7, sp, #0
 800b4ae:	6078      	str	r0, [r7, #4]
 800b4b0:	460b      	mov	r3, r1
 800b4b2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b4b4:	2300      	movs	r3, #0
 800b4b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b4b8:	2300      	movs	r3, #0
 800b4ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b4c2:	78fa      	ldrb	r2, [r7, #3]
 800b4c4:	4611      	mov	r1, r2
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	f7f7 f880 	bl	80025cc <HAL_PCD_SetAddress>
 800b4cc:	4603      	mov	r3, r0
 800b4ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b4d0:	7bfb      	ldrb	r3, [r7, #15]
 800b4d2:	4618      	mov	r0, r3
 800b4d4:	f000 f874 	bl	800b5c0 <USBD_Get_USB_Status>
 800b4d8:	4603      	mov	r3, r0
 800b4da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b4dc:	7bbb      	ldrb	r3, [r7, #14]
}
 800b4de:	4618      	mov	r0, r3
 800b4e0:	3710      	adds	r7, #16
 800b4e2:	46bd      	mov	sp, r7
 800b4e4:	bd80      	pop	{r7, pc}

0800b4e6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b4e6:	b580      	push	{r7, lr}
 800b4e8:	b086      	sub	sp, #24
 800b4ea:	af00      	add	r7, sp, #0
 800b4ec:	60f8      	str	r0, [r7, #12]
 800b4ee:	607a      	str	r2, [r7, #4]
 800b4f0:	603b      	str	r3, [r7, #0]
 800b4f2:	460b      	mov	r3, r1
 800b4f4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b504:	7af9      	ldrb	r1, [r7, #11]
 800b506:	683b      	ldr	r3, [r7, #0]
 800b508:	687a      	ldr	r2, [r7, #4]
 800b50a:	f7f7 f98a 	bl	8002822 <HAL_PCD_EP_Transmit>
 800b50e:	4603      	mov	r3, r0
 800b510:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b512:	7dfb      	ldrb	r3, [r7, #23]
 800b514:	4618      	mov	r0, r3
 800b516:	f000 f853 	bl	800b5c0 <USBD_Get_USB_Status>
 800b51a:	4603      	mov	r3, r0
 800b51c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b51e:	7dbb      	ldrb	r3, [r7, #22]
}
 800b520:	4618      	mov	r0, r3
 800b522:	3718      	adds	r7, #24
 800b524:	46bd      	mov	sp, r7
 800b526:	bd80      	pop	{r7, pc}

0800b528 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b528:	b580      	push	{r7, lr}
 800b52a:	b086      	sub	sp, #24
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	60f8      	str	r0, [r7, #12]
 800b530:	607a      	str	r2, [r7, #4]
 800b532:	603b      	str	r3, [r7, #0]
 800b534:	460b      	mov	r3, r1
 800b536:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b538:	2300      	movs	r3, #0
 800b53a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b53c:	2300      	movs	r3, #0
 800b53e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b546:	7af9      	ldrb	r1, [r7, #11]
 800b548:	683b      	ldr	r3, [r7, #0]
 800b54a:	687a      	ldr	r2, [r7, #4]
 800b54c:	f7f7 f916 	bl	800277c <HAL_PCD_EP_Receive>
 800b550:	4603      	mov	r3, r0
 800b552:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b554:	7dfb      	ldrb	r3, [r7, #23]
 800b556:	4618      	mov	r0, r3
 800b558:	f000 f832 	bl	800b5c0 <USBD_Get_USB_Status>
 800b55c:	4603      	mov	r3, r0
 800b55e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b560:	7dbb      	ldrb	r3, [r7, #22]
}
 800b562:	4618      	mov	r0, r3
 800b564:	3718      	adds	r7, #24
 800b566:	46bd      	mov	sp, r7
 800b568:	bd80      	pop	{r7, pc}

0800b56a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b56a:	b580      	push	{r7, lr}
 800b56c:	b082      	sub	sp, #8
 800b56e:	af00      	add	r7, sp, #0
 800b570:	6078      	str	r0, [r7, #4]
 800b572:	460b      	mov	r3, r1
 800b574:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b57c:	78fa      	ldrb	r2, [r7, #3]
 800b57e:	4611      	mov	r1, r2
 800b580:	4618      	mov	r0, r3
 800b582:	f7f7 f936 	bl	80027f2 <HAL_PCD_EP_GetRxCount>
 800b586:	4603      	mov	r3, r0
}
 800b588:	4618      	mov	r0, r3
 800b58a:	3708      	adds	r7, #8
 800b58c:	46bd      	mov	sp, r7
 800b58e:	bd80      	pop	{r7, pc}

0800b590 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b590:	b480      	push	{r7}
 800b592:	b083      	sub	sp, #12
 800b594:	af00      	add	r7, sp, #0
 800b596:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b598:	4b03      	ldr	r3, [pc, #12]	@ (800b5a8 <USBD_static_malloc+0x18>)
}
 800b59a:	4618      	mov	r0, r3
 800b59c:	370c      	adds	r7, #12
 800b59e:	46bd      	mov	sp, r7
 800b5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a4:	4770      	bx	lr
 800b5a6:	bf00      	nop
 800b5a8:	20005c1c 	.word	0x20005c1c

0800b5ac <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b5ac:	b480      	push	{r7}
 800b5ae:	b083      	sub	sp, #12
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	6078      	str	r0, [r7, #4]

}
 800b5b4:	bf00      	nop
 800b5b6:	370c      	adds	r7, #12
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5be:	4770      	bx	lr

0800b5c0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b5c0:	b480      	push	{r7}
 800b5c2:	b085      	sub	sp, #20
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	4603      	mov	r3, r0
 800b5c8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b5ca:	2300      	movs	r3, #0
 800b5cc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b5ce:	79fb      	ldrb	r3, [r7, #7]
 800b5d0:	2b03      	cmp	r3, #3
 800b5d2:	d817      	bhi.n	800b604 <USBD_Get_USB_Status+0x44>
 800b5d4:	a201      	add	r2, pc, #4	@ (adr r2, 800b5dc <USBD_Get_USB_Status+0x1c>)
 800b5d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5da:	bf00      	nop
 800b5dc:	0800b5ed 	.word	0x0800b5ed
 800b5e0:	0800b5f3 	.word	0x0800b5f3
 800b5e4:	0800b5f9 	.word	0x0800b5f9
 800b5e8:	0800b5ff 	.word	0x0800b5ff
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b5ec:	2300      	movs	r3, #0
 800b5ee:	73fb      	strb	r3, [r7, #15]
    break;
 800b5f0:	e00b      	b.n	800b60a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b5f2:	2303      	movs	r3, #3
 800b5f4:	73fb      	strb	r3, [r7, #15]
    break;
 800b5f6:	e008      	b.n	800b60a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b5f8:	2301      	movs	r3, #1
 800b5fa:	73fb      	strb	r3, [r7, #15]
    break;
 800b5fc:	e005      	b.n	800b60a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b5fe:	2303      	movs	r3, #3
 800b600:	73fb      	strb	r3, [r7, #15]
    break;
 800b602:	e002      	b.n	800b60a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b604:	2303      	movs	r3, #3
 800b606:	73fb      	strb	r3, [r7, #15]
    break;
 800b608:	bf00      	nop
  }
  return usb_status;
 800b60a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b60c:	4618      	mov	r0, r3
 800b60e:	3714      	adds	r7, #20
 800b610:	46bd      	mov	sp, r7
 800b612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b616:	4770      	bx	lr

0800b618 <_vsiprintf_r>:
 800b618:	b510      	push	{r4, lr}
 800b61a:	b09a      	sub	sp, #104	@ 0x68
 800b61c:	2400      	movs	r4, #0
 800b61e:	9100      	str	r1, [sp, #0]
 800b620:	9104      	str	r1, [sp, #16]
 800b622:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b626:	9105      	str	r1, [sp, #20]
 800b628:	9102      	str	r1, [sp, #8]
 800b62a:	4905      	ldr	r1, [pc, #20]	@ (800b640 <_vsiprintf_r+0x28>)
 800b62c:	9103      	str	r1, [sp, #12]
 800b62e:	4669      	mov	r1, sp
 800b630:	9419      	str	r4, [sp, #100]	@ 0x64
 800b632:	f000 fa05 	bl	800ba40 <_svfiprintf_r>
 800b636:	9b00      	ldr	r3, [sp, #0]
 800b638:	701c      	strb	r4, [r3, #0]
 800b63a:	b01a      	add	sp, #104	@ 0x68
 800b63c:	bd10      	pop	{r4, pc}
 800b63e:	bf00      	nop
 800b640:	ffff0208 	.word	0xffff0208

0800b644 <vsiprintf>:
 800b644:	4613      	mov	r3, r2
 800b646:	460a      	mov	r2, r1
 800b648:	4601      	mov	r1, r0
 800b64a:	4802      	ldr	r0, [pc, #8]	@ (800b654 <vsiprintf+0x10>)
 800b64c:	6800      	ldr	r0, [r0, #0]
 800b64e:	f7ff bfe3 	b.w	800b618 <_vsiprintf_r>
 800b652:	bf00      	nop
 800b654:	20000104 	.word	0x20000104

0800b658 <memset>:
 800b658:	4402      	add	r2, r0
 800b65a:	4603      	mov	r3, r0
 800b65c:	4293      	cmp	r3, r2
 800b65e:	d100      	bne.n	800b662 <memset+0xa>
 800b660:	4770      	bx	lr
 800b662:	f803 1b01 	strb.w	r1, [r3], #1
 800b666:	e7f9      	b.n	800b65c <memset+0x4>

0800b668 <_reclaim_reent>:
 800b668:	4b2d      	ldr	r3, [pc, #180]	@ (800b720 <_reclaim_reent+0xb8>)
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	4283      	cmp	r3, r0
 800b66e:	b570      	push	{r4, r5, r6, lr}
 800b670:	4604      	mov	r4, r0
 800b672:	d053      	beq.n	800b71c <_reclaim_reent+0xb4>
 800b674:	69c3      	ldr	r3, [r0, #28]
 800b676:	b31b      	cbz	r3, 800b6c0 <_reclaim_reent+0x58>
 800b678:	68db      	ldr	r3, [r3, #12]
 800b67a:	b163      	cbz	r3, 800b696 <_reclaim_reent+0x2e>
 800b67c:	2500      	movs	r5, #0
 800b67e:	69e3      	ldr	r3, [r4, #28]
 800b680:	68db      	ldr	r3, [r3, #12]
 800b682:	5959      	ldr	r1, [r3, r5]
 800b684:	b9b1      	cbnz	r1, 800b6b4 <_reclaim_reent+0x4c>
 800b686:	3504      	adds	r5, #4
 800b688:	2d80      	cmp	r5, #128	@ 0x80
 800b68a:	d1f8      	bne.n	800b67e <_reclaim_reent+0x16>
 800b68c:	69e3      	ldr	r3, [r4, #28]
 800b68e:	4620      	mov	r0, r4
 800b690:	68d9      	ldr	r1, [r3, #12]
 800b692:	f000 f881 	bl	800b798 <_free_r>
 800b696:	69e3      	ldr	r3, [r4, #28]
 800b698:	6819      	ldr	r1, [r3, #0]
 800b69a:	b111      	cbz	r1, 800b6a2 <_reclaim_reent+0x3a>
 800b69c:	4620      	mov	r0, r4
 800b69e:	f000 f87b 	bl	800b798 <_free_r>
 800b6a2:	69e3      	ldr	r3, [r4, #28]
 800b6a4:	689d      	ldr	r5, [r3, #8]
 800b6a6:	b15d      	cbz	r5, 800b6c0 <_reclaim_reent+0x58>
 800b6a8:	4629      	mov	r1, r5
 800b6aa:	4620      	mov	r0, r4
 800b6ac:	682d      	ldr	r5, [r5, #0]
 800b6ae:	f000 f873 	bl	800b798 <_free_r>
 800b6b2:	e7f8      	b.n	800b6a6 <_reclaim_reent+0x3e>
 800b6b4:	680e      	ldr	r6, [r1, #0]
 800b6b6:	4620      	mov	r0, r4
 800b6b8:	f000 f86e 	bl	800b798 <_free_r>
 800b6bc:	4631      	mov	r1, r6
 800b6be:	e7e1      	b.n	800b684 <_reclaim_reent+0x1c>
 800b6c0:	6961      	ldr	r1, [r4, #20]
 800b6c2:	b111      	cbz	r1, 800b6ca <_reclaim_reent+0x62>
 800b6c4:	4620      	mov	r0, r4
 800b6c6:	f000 f867 	bl	800b798 <_free_r>
 800b6ca:	69e1      	ldr	r1, [r4, #28]
 800b6cc:	b111      	cbz	r1, 800b6d4 <_reclaim_reent+0x6c>
 800b6ce:	4620      	mov	r0, r4
 800b6d0:	f000 f862 	bl	800b798 <_free_r>
 800b6d4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b6d6:	b111      	cbz	r1, 800b6de <_reclaim_reent+0x76>
 800b6d8:	4620      	mov	r0, r4
 800b6da:	f000 f85d 	bl	800b798 <_free_r>
 800b6de:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b6e0:	b111      	cbz	r1, 800b6e8 <_reclaim_reent+0x80>
 800b6e2:	4620      	mov	r0, r4
 800b6e4:	f000 f858 	bl	800b798 <_free_r>
 800b6e8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b6ea:	b111      	cbz	r1, 800b6f2 <_reclaim_reent+0x8a>
 800b6ec:	4620      	mov	r0, r4
 800b6ee:	f000 f853 	bl	800b798 <_free_r>
 800b6f2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b6f4:	b111      	cbz	r1, 800b6fc <_reclaim_reent+0x94>
 800b6f6:	4620      	mov	r0, r4
 800b6f8:	f000 f84e 	bl	800b798 <_free_r>
 800b6fc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b6fe:	b111      	cbz	r1, 800b706 <_reclaim_reent+0x9e>
 800b700:	4620      	mov	r0, r4
 800b702:	f000 f849 	bl	800b798 <_free_r>
 800b706:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b708:	b111      	cbz	r1, 800b710 <_reclaim_reent+0xa8>
 800b70a:	4620      	mov	r0, r4
 800b70c:	f000 f844 	bl	800b798 <_free_r>
 800b710:	6a23      	ldr	r3, [r4, #32]
 800b712:	b11b      	cbz	r3, 800b71c <_reclaim_reent+0xb4>
 800b714:	4620      	mov	r0, r4
 800b716:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b71a:	4718      	bx	r3
 800b71c:	bd70      	pop	{r4, r5, r6, pc}
 800b71e:	bf00      	nop
 800b720:	20000104 	.word	0x20000104

0800b724 <__errno>:
 800b724:	4b01      	ldr	r3, [pc, #4]	@ (800b72c <__errno+0x8>)
 800b726:	6818      	ldr	r0, [r3, #0]
 800b728:	4770      	bx	lr
 800b72a:	bf00      	nop
 800b72c:	20000104 	.word	0x20000104

0800b730 <__libc_init_array>:
 800b730:	b570      	push	{r4, r5, r6, lr}
 800b732:	4d0d      	ldr	r5, [pc, #52]	@ (800b768 <__libc_init_array+0x38>)
 800b734:	4c0d      	ldr	r4, [pc, #52]	@ (800b76c <__libc_init_array+0x3c>)
 800b736:	1b64      	subs	r4, r4, r5
 800b738:	10a4      	asrs	r4, r4, #2
 800b73a:	2600      	movs	r6, #0
 800b73c:	42a6      	cmp	r6, r4
 800b73e:	d109      	bne.n	800b754 <__libc_init_array+0x24>
 800b740:	4d0b      	ldr	r5, [pc, #44]	@ (800b770 <__libc_init_array+0x40>)
 800b742:	4c0c      	ldr	r4, [pc, #48]	@ (800b774 <__libc_init_array+0x44>)
 800b744:	f000 fc64 	bl	800c010 <_init>
 800b748:	1b64      	subs	r4, r4, r5
 800b74a:	10a4      	asrs	r4, r4, #2
 800b74c:	2600      	movs	r6, #0
 800b74e:	42a6      	cmp	r6, r4
 800b750:	d105      	bne.n	800b75e <__libc_init_array+0x2e>
 800b752:	bd70      	pop	{r4, r5, r6, pc}
 800b754:	f855 3b04 	ldr.w	r3, [r5], #4
 800b758:	4798      	blx	r3
 800b75a:	3601      	adds	r6, #1
 800b75c:	e7ee      	b.n	800b73c <__libc_init_array+0xc>
 800b75e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b762:	4798      	blx	r3
 800b764:	3601      	adds	r6, #1
 800b766:	e7f2      	b.n	800b74e <__libc_init_array+0x1e>
 800b768:	0800c228 	.word	0x0800c228
 800b76c:	0800c228 	.word	0x0800c228
 800b770:	0800c228 	.word	0x0800c228
 800b774:	0800c22c 	.word	0x0800c22c

0800b778 <__retarget_lock_acquire_recursive>:
 800b778:	4770      	bx	lr

0800b77a <__retarget_lock_release_recursive>:
 800b77a:	4770      	bx	lr

0800b77c <memcpy>:
 800b77c:	440a      	add	r2, r1
 800b77e:	4291      	cmp	r1, r2
 800b780:	f100 33ff 	add.w	r3, r0, #4294967295
 800b784:	d100      	bne.n	800b788 <memcpy+0xc>
 800b786:	4770      	bx	lr
 800b788:	b510      	push	{r4, lr}
 800b78a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b78e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b792:	4291      	cmp	r1, r2
 800b794:	d1f9      	bne.n	800b78a <memcpy+0xe>
 800b796:	bd10      	pop	{r4, pc}

0800b798 <_free_r>:
 800b798:	b538      	push	{r3, r4, r5, lr}
 800b79a:	4605      	mov	r5, r0
 800b79c:	2900      	cmp	r1, #0
 800b79e:	d041      	beq.n	800b824 <_free_r+0x8c>
 800b7a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b7a4:	1f0c      	subs	r4, r1, #4
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	bfb8      	it	lt
 800b7aa:	18e4      	addlt	r4, r4, r3
 800b7ac:	f000 f8e0 	bl	800b970 <__malloc_lock>
 800b7b0:	4a1d      	ldr	r2, [pc, #116]	@ (800b828 <_free_r+0x90>)
 800b7b2:	6813      	ldr	r3, [r2, #0]
 800b7b4:	b933      	cbnz	r3, 800b7c4 <_free_r+0x2c>
 800b7b6:	6063      	str	r3, [r4, #4]
 800b7b8:	6014      	str	r4, [r2, #0]
 800b7ba:	4628      	mov	r0, r5
 800b7bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b7c0:	f000 b8dc 	b.w	800b97c <__malloc_unlock>
 800b7c4:	42a3      	cmp	r3, r4
 800b7c6:	d908      	bls.n	800b7da <_free_r+0x42>
 800b7c8:	6820      	ldr	r0, [r4, #0]
 800b7ca:	1821      	adds	r1, r4, r0
 800b7cc:	428b      	cmp	r3, r1
 800b7ce:	bf01      	itttt	eq
 800b7d0:	6819      	ldreq	r1, [r3, #0]
 800b7d2:	685b      	ldreq	r3, [r3, #4]
 800b7d4:	1809      	addeq	r1, r1, r0
 800b7d6:	6021      	streq	r1, [r4, #0]
 800b7d8:	e7ed      	b.n	800b7b6 <_free_r+0x1e>
 800b7da:	461a      	mov	r2, r3
 800b7dc:	685b      	ldr	r3, [r3, #4]
 800b7de:	b10b      	cbz	r3, 800b7e4 <_free_r+0x4c>
 800b7e0:	42a3      	cmp	r3, r4
 800b7e2:	d9fa      	bls.n	800b7da <_free_r+0x42>
 800b7e4:	6811      	ldr	r1, [r2, #0]
 800b7e6:	1850      	adds	r0, r2, r1
 800b7e8:	42a0      	cmp	r0, r4
 800b7ea:	d10b      	bne.n	800b804 <_free_r+0x6c>
 800b7ec:	6820      	ldr	r0, [r4, #0]
 800b7ee:	4401      	add	r1, r0
 800b7f0:	1850      	adds	r0, r2, r1
 800b7f2:	4283      	cmp	r3, r0
 800b7f4:	6011      	str	r1, [r2, #0]
 800b7f6:	d1e0      	bne.n	800b7ba <_free_r+0x22>
 800b7f8:	6818      	ldr	r0, [r3, #0]
 800b7fa:	685b      	ldr	r3, [r3, #4]
 800b7fc:	6053      	str	r3, [r2, #4]
 800b7fe:	4408      	add	r0, r1
 800b800:	6010      	str	r0, [r2, #0]
 800b802:	e7da      	b.n	800b7ba <_free_r+0x22>
 800b804:	d902      	bls.n	800b80c <_free_r+0x74>
 800b806:	230c      	movs	r3, #12
 800b808:	602b      	str	r3, [r5, #0]
 800b80a:	e7d6      	b.n	800b7ba <_free_r+0x22>
 800b80c:	6820      	ldr	r0, [r4, #0]
 800b80e:	1821      	adds	r1, r4, r0
 800b810:	428b      	cmp	r3, r1
 800b812:	bf04      	itt	eq
 800b814:	6819      	ldreq	r1, [r3, #0]
 800b816:	685b      	ldreq	r3, [r3, #4]
 800b818:	6063      	str	r3, [r4, #4]
 800b81a:	bf04      	itt	eq
 800b81c:	1809      	addeq	r1, r1, r0
 800b81e:	6021      	streq	r1, [r4, #0]
 800b820:	6054      	str	r4, [r2, #4]
 800b822:	e7ca      	b.n	800b7ba <_free_r+0x22>
 800b824:	bd38      	pop	{r3, r4, r5, pc}
 800b826:	bf00      	nop
 800b828:	20005f80 	.word	0x20005f80

0800b82c <sbrk_aligned>:
 800b82c:	b570      	push	{r4, r5, r6, lr}
 800b82e:	4e0f      	ldr	r6, [pc, #60]	@ (800b86c <sbrk_aligned+0x40>)
 800b830:	460c      	mov	r4, r1
 800b832:	6831      	ldr	r1, [r6, #0]
 800b834:	4605      	mov	r5, r0
 800b836:	b911      	cbnz	r1, 800b83e <sbrk_aligned+0x12>
 800b838:	f000 fba4 	bl	800bf84 <_sbrk_r>
 800b83c:	6030      	str	r0, [r6, #0]
 800b83e:	4621      	mov	r1, r4
 800b840:	4628      	mov	r0, r5
 800b842:	f000 fb9f 	bl	800bf84 <_sbrk_r>
 800b846:	1c43      	adds	r3, r0, #1
 800b848:	d103      	bne.n	800b852 <sbrk_aligned+0x26>
 800b84a:	f04f 34ff 	mov.w	r4, #4294967295
 800b84e:	4620      	mov	r0, r4
 800b850:	bd70      	pop	{r4, r5, r6, pc}
 800b852:	1cc4      	adds	r4, r0, #3
 800b854:	f024 0403 	bic.w	r4, r4, #3
 800b858:	42a0      	cmp	r0, r4
 800b85a:	d0f8      	beq.n	800b84e <sbrk_aligned+0x22>
 800b85c:	1a21      	subs	r1, r4, r0
 800b85e:	4628      	mov	r0, r5
 800b860:	f000 fb90 	bl	800bf84 <_sbrk_r>
 800b864:	3001      	adds	r0, #1
 800b866:	d1f2      	bne.n	800b84e <sbrk_aligned+0x22>
 800b868:	e7ef      	b.n	800b84a <sbrk_aligned+0x1e>
 800b86a:	bf00      	nop
 800b86c:	20005f7c 	.word	0x20005f7c

0800b870 <_malloc_r>:
 800b870:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b874:	1ccd      	adds	r5, r1, #3
 800b876:	f025 0503 	bic.w	r5, r5, #3
 800b87a:	3508      	adds	r5, #8
 800b87c:	2d0c      	cmp	r5, #12
 800b87e:	bf38      	it	cc
 800b880:	250c      	movcc	r5, #12
 800b882:	2d00      	cmp	r5, #0
 800b884:	4606      	mov	r6, r0
 800b886:	db01      	blt.n	800b88c <_malloc_r+0x1c>
 800b888:	42a9      	cmp	r1, r5
 800b88a:	d904      	bls.n	800b896 <_malloc_r+0x26>
 800b88c:	230c      	movs	r3, #12
 800b88e:	6033      	str	r3, [r6, #0]
 800b890:	2000      	movs	r0, #0
 800b892:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b896:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b96c <_malloc_r+0xfc>
 800b89a:	f000 f869 	bl	800b970 <__malloc_lock>
 800b89e:	f8d8 3000 	ldr.w	r3, [r8]
 800b8a2:	461c      	mov	r4, r3
 800b8a4:	bb44      	cbnz	r4, 800b8f8 <_malloc_r+0x88>
 800b8a6:	4629      	mov	r1, r5
 800b8a8:	4630      	mov	r0, r6
 800b8aa:	f7ff ffbf 	bl	800b82c <sbrk_aligned>
 800b8ae:	1c43      	adds	r3, r0, #1
 800b8b0:	4604      	mov	r4, r0
 800b8b2:	d158      	bne.n	800b966 <_malloc_r+0xf6>
 800b8b4:	f8d8 4000 	ldr.w	r4, [r8]
 800b8b8:	4627      	mov	r7, r4
 800b8ba:	2f00      	cmp	r7, #0
 800b8bc:	d143      	bne.n	800b946 <_malloc_r+0xd6>
 800b8be:	2c00      	cmp	r4, #0
 800b8c0:	d04b      	beq.n	800b95a <_malloc_r+0xea>
 800b8c2:	6823      	ldr	r3, [r4, #0]
 800b8c4:	4639      	mov	r1, r7
 800b8c6:	4630      	mov	r0, r6
 800b8c8:	eb04 0903 	add.w	r9, r4, r3
 800b8cc:	f000 fb5a 	bl	800bf84 <_sbrk_r>
 800b8d0:	4581      	cmp	r9, r0
 800b8d2:	d142      	bne.n	800b95a <_malloc_r+0xea>
 800b8d4:	6821      	ldr	r1, [r4, #0]
 800b8d6:	1a6d      	subs	r5, r5, r1
 800b8d8:	4629      	mov	r1, r5
 800b8da:	4630      	mov	r0, r6
 800b8dc:	f7ff ffa6 	bl	800b82c <sbrk_aligned>
 800b8e0:	3001      	adds	r0, #1
 800b8e2:	d03a      	beq.n	800b95a <_malloc_r+0xea>
 800b8e4:	6823      	ldr	r3, [r4, #0]
 800b8e6:	442b      	add	r3, r5
 800b8e8:	6023      	str	r3, [r4, #0]
 800b8ea:	f8d8 3000 	ldr.w	r3, [r8]
 800b8ee:	685a      	ldr	r2, [r3, #4]
 800b8f0:	bb62      	cbnz	r2, 800b94c <_malloc_r+0xdc>
 800b8f2:	f8c8 7000 	str.w	r7, [r8]
 800b8f6:	e00f      	b.n	800b918 <_malloc_r+0xa8>
 800b8f8:	6822      	ldr	r2, [r4, #0]
 800b8fa:	1b52      	subs	r2, r2, r5
 800b8fc:	d420      	bmi.n	800b940 <_malloc_r+0xd0>
 800b8fe:	2a0b      	cmp	r2, #11
 800b900:	d917      	bls.n	800b932 <_malloc_r+0xc2>
 800b902:	1961      	adds	r1, r4, r5
 800b904:	42a3      	cmp	r3, r4
 800b906:	6025      	str	r5, [r4, #0]
 800b908:	bf18      	it	ne
 800b90a:	6059      	strne	r1, [r3, #4]
 800b90c:	6863      	ldr	r3, [r4, #4]
 800b90e:	bf08      	it	eq
 800b910:	f8c8 1000 	streq.w	r1, [r8]
 800b914:	5162      	str	r2, [r4, r5]
 800b916:	604b      	str	r3, [r1, #4]
 800b918:	4630      	mov	r0, r6
 800b91a:	f000 f82f 	bl	800b97c <__malloc_unlock>
 800b91e:	f104 000b 	add.w	r0, r4, #11
 800b922:	1d23      	adds	r3, r4, #4
 800b924:	f020 0007 	bic.w	r0, r0, #7
 800b928:	1ac2      	subs	r2, r0, r3
 800b92a:	bf1c      	itt	ne
 800b92c:	1a1b      	subne	r3, r3, r0
 800b92e:	50a3      	strne	r3, [r4, r2]
 800b930:	e7af      	b.n	800b892 <_malloc_r+0x22>
 800b932:	6862      	ldr	r2, [r4, #4]
 800b934:	42a3      	cmp	r3, r4
 800b936:	bf0c      	ite	eq
 800b938:	f8c8 2000 	streq.w	r2, [r8]
 800b93c:	605a      	strne	r2, [r3, #4]
 800b93e:	e7eb      	b.n	800b918 <_malloc_r+0xa8>
 800b940:	4623      	mov	r3, r4
 800b942:	6864      	ldr	r4, [r4, #4]
 800b944:	e7ae      	b.n	800b8a4 <_malloc_r+0x34>
 800b946:	463c      	mov	r4, r7
 800b948:	687f      	ldr	r7, [r7, #4]
 800b94a:	e7b6      	b.n	800b8ba <_malloc_r+0x4a>
 800b94c:	461a      	mov	r2, r3
 800b94e:	685b      	ldr	r3, [r3, #4]
 800b950:	42a3      	cmp	r3, r4
 800b952:	d1fb      	bne.n	800b94c <_malloc_r+0xdc>
 800b954:	2300      	movs	r3, #0
 800b956:	6053      	str	r3, [r2, #4]
 800b958:	e7de      	b.n	800b918 <_malloc_r+0xa8>
 800b95a:	230c      	movs	r3, #12
 800b95c:	6033      	str	r3, [r6, #0]
 800b95e:	4630      	mov	r0, r6
 800b960:	f000 f80c 	bl	800b97c <__malloc_unlock>
 800b964:	e794      	b.n	800b890 <_malloc_r+0x20>
 800b966:	6005      	str	r5, [r0, #0]
 800b968:	e7d6      	b.n	800b918 <_malloc_r+0xa8>
 800b96a:	bf00      	nop
 800b96c:	20005f80 	.word	0x20005f80

0800b970 <__malloc_lock>:
 800b970:	4801      	ldr	r0, [pc, #4]	@ (800b978 <__malloc_lock+0x8>)
 800b972:	f7ff bf01 	b.w	800b778 <__retarget_lock_acquire_recursive>
 800b976:	bf00      	nop
 800b978:	20005f78 	.word	0x20005f78

0800b97c <__malloc_unlock>:
 800b97c:	4801      	ldr	r0, [pc, #4]	@ (800b984 <__malloc_unlock+0x8>)
 800b97e:	f7ff befc 	b.w	800b77a <__retarget_lock_release_recursive>
 800b982:	bf00      	nop
 800b984:	20005f78 	.word	0x20005f78

0800b988 <__ssputs_r>:
 800b988:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b98c:	688e      	ldr	r6, [r1, #8]
 800b98e:	461f      	mov	r7, r3
 800b990:	42be      	cmp	r6, r7
 800b992:	680b      	ldr	r3, [r1, #0]
 800b994:	4682      	mov	sl, r0
 800b996:	460c      	mov	r4, r1
 800b998:	4690      	mov	r8, r2
 800b99a:	d82d      	bhi.n	800b9f8 <__ssputs_r+0x70>
 800b99c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b9a0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b9a4:	d026      	beq.n	800b9f4 <__ssputs_r+0x6c>
 800b9a6:	6965      	ldr	r5, [r4, #20]
 800b9a8:	6909      	ldr	r1, [r1, #16]
 800b9aa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b9ae:	eba3 0901 	sub.w	r9, r3, r1
 800b9b2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b9b6:	1c7b      	adds	r3, r7, #1
 800b9b8:	444b      	add	r3, r9
 800b9ba:	106d      	asrs	r5, r5, #1
 800b9bc:	429d      	cmp	r5, r3
 800b9be:	bf38      	it	cc
 800b9c0:	461d      	movcc	r5, r3
 800b9c2:	0553      	lsls	r3, r2, #21
 800b9c4:	d527      	bpl.n	800ba16 <__ssputs_r+0x8e>
 800b9c6:	4629      	mov	r1, r5
 800b9c8:	f7ff ff52 	bl	800b870 <_malloc_r>
 800b9cc:	4606      	mov	r6, r0
 800b9ce:	b360      	cbz	r0, 800ba2a <__ssputs_r+0xa2>
 800b9d0:	6921      	ldr	r1, [r4, #16]
 800b9d2:	464a      	mov	r2, r9
 800b9d4:	f7ff fed2 	bl	800b77c <memcpy>
 800b9d8:	89a3      	ldrh	r3, [r4, #12]
 800b9da:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b9de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b9e2:	81a3      	strh	r3, [r4, #12]
 800b9e4:	6126      	str	r6, [r4, #16]
 800b9e6:	6165      	str	r5, [r4, #20]
 800b9e8:	444e      	add	r6, r9
 800b9ea:	eba5 0509 	sub.w	r5, r5, r9
 800b9ee:	6026      	str	r6, [r4, #0]
 800b9f0:	60a5      	str	r5, [r4, #8]
 800b9f2:	463e      	mov	r6, r7
 800b9f4:	42be      	cmp	r6, r7
 800b9f6:	d900      	bls.n	800b9fa <__ssputs_r+0x72>
 800b9f8:	463e      	mov	r6, r7
 800b9fa:	6820      	ldr	r0, [r4, #0]
 800b9fc:	4632      	mov	r2, r6
 800b9fe:	4641      	mov	r1, r8
 800ba00:	f000 faa6 	bl	800bf50 <memmove>
 800ba04:	68a3      	ldr	r3, [r4, #8]
 800ba06:	1b9b      	subs	r3, r3, r6
 800ba08:	60a3      	str	r3, [r4, #8]
 800ba0a:	6823      	ldr	r3, [r4, #0]
 800ba0c:	4433      	add	r3, r6
 800ba0e:	6023      	str	r3, [r4, #0]
 800ba10:	2000      	movs	r0, #0
 800ba12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba16:	462a      	mov	r2, r5
 800ba18:	f000 fac4 	bl	800bfa4 <_realloc_r>
 800ba1c:	4606      	mov	r6, r0
 800ba1e:	2800      	cmp	r0, #0
 800ba20:	d1e0      	bne.n	800b9e4 <__ssputs_r+0x5c>
 800ba22:	6921      	ldr	r1, [r4, #16]
 800ba24:	4650      	mov	r0, sl
 800ba26:	f7ff feb7 	bl	800b798 <_free_r>
 800ba2a:	230c      	movs	r3, #12
 800ba2c:	f8ca 3000 	str.w	r3, [sl]
 800ba30:	89a3      	ldrh	r3, [r4, #12]
 800ba32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ba36:	81a3      	strh	r3, [r4, #12]
 800ba38:	f04f 30ff 	mov.w	r0, #4294967295
 800ba3c:	e7e9      	b.n	800ba12 <__ssputs_r+0x8a>
	...

0800ba40 <_svfiprintf_r>:
 800ba40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba44:	4698      	mov	r8, r3
 800ba46:	898b      	ldrh	r3, [r1, #12]
 800ba48:	061b      	lsls	r3, r3, #24
 800ba4a:	b09d      	sub	sp, #116	@ 0x74
 800ba4c:	4607      	mov	r7, r0
 800ba4e:	460d      	mov	r5, r1
 800ba50:	4614      	mov	r4, r2
 800ba52:	d510      	bpl.n	800ba76 <_svfiprintf_r+0x36>
 800ba54:	690b      	ldr	r3, [r1, #16]
 800ba56:	b973      	cbnz	r3, 800ba76 <_svfiprintf_r+0x36>
 800ba58:	2140      	movs	r1, #64	@ 0x40
 800ba5a:	f7ff ff09 	bl	800b870 <_malloc_r>
 800ba5e:	6028      	str	r0, [r5, #0]
 800ba60:	6128      	str	r0, [r5, #16]
 800ba62:	b930      	cbnz	r0, 800ba72 <_svfiprintf_r+0x32>
 800ba64:	230c      	movs	r3, #12
 800ba66:	603b      	str	r3, [r7, #0]
 800ba68:	f04f 30ff 	mov.w	r0, #4294967295
 800ba6c:	b01d      	add	sp, #116	@ 0x74
 800ba6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba72:	2340      	movs	r3, #64	@ 0x40
 800ba74:	616b      	str	r3, [r5, #20]
 800ba76:	2300      	movs	r3, #0
 800ba78:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba7a:	2320      	movs	r3, #32
 800ba7c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ba80:	f8cd 800c 	str.w	r8, [sp, #12]
 800ba84:	2330      	movs	r3, #48	@ 0x30
 800ba86:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bc24 <_svfiprintf_r+0x1e4>
 800ba8a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ba8e:	f04f 0901 	mov.w	r9, #1
 800ba92:	4623      	mov	r3, r4
 800ba94:	469a      	mov	sl, r3
 800ba96:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ba9a:	b10a      	cbz	r2, 800baa0 <_svfiprintf_r+0x60>
 800ba9c:	2a25      	cmp	r2, #37	@ 0x25
 800ba9e:	d1f9      	bne.n	800ba94 <_svfiprintf_r+0x54>
 800baa0:	ebba 0b04 	subs.w	fp, sl, r4
 800baa4:	d00b      	beq.n	800babe <_svfiprintf_r+0x7e>
 800baa6:	465b      	mov	r3, fp
 800baa8:	4622      	mov	r2, r4
 800baaa:	4629      	mov	r1, r5
 800baac:	4638      	mov	r0, r7
 800baae:	f7ff ff6b 	bl	800b988 <__ssputs_r>
 800bab2:	3001      	adds	r0, #1
 800bab4:	f000 80a7 	beq.w	800bc06 <_svfiprintf_r+0x1c6>
 800bab8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800baba:	445a      	add	r2, fp
 800babc:	9209      	str	r2, [sp, #36]	@ 0x24
 800babe:	f89a 3000 	ldrb.w	r3, [sl]
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	f000 809f 	beq.w	800bc06 <_svfiprintf_r+0x1c6>
 800bac8:	2300      	movs	r3, #0
 800baca:	f04f 32ff 	mov.w	r2, #4294967295
 800bace:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bad2:	f10a 0a01 	add.w	sl, sl, #1
 800bad6:	9304      	str	r3, [sp, #16]
 800bad8:	9307      	str	r3, [sp, #28]
 800bada:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bade:	931a      	str	r3, [sp, #104]	@ 0x68
 800bae0:	4654      	mov	r4, sl
 800bae2:	2205      	movs	r2, #5
 800bae4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bae8:	484e      	ldr	r0, [pc, #312]	@ (800bc24 <_svfiprintf_r+0x1e4>)
 800baea:	f7f4 fb81 	bl	80001f0 <memchr>
 800baee:	9a04      	ldr	r2, [sp, #16]
 800baf0:	b9d8      	cbnz	r0, 800bb2a <_svfiprintf_r+0xea>
 800baf2:	06d0      	lsls	r0, r2, #27
 800baf4:	bf44      	itt	mi
 800baf6:	2320      	movmi	r3, #32
 800baf8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bafc:	0711      	lsls	r1, r2, #28
 800bafe:	bf44      	itt	mi
 800bb00:	232b      	movmi	r3, #43	@ 0x2b
 800bb02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bb06:	f89a 3000 	ldrb.w	r3, [sl]
 800bb0a:	2b2a      	cmp	r3, #42	@ 0x2a
 800bb0c:	d015      	beq.n	800bb3a <_svfiprintf_r+0xfa>
 800bb0e:	9a07      	ldr	r2, [sp, #28]
 800bb10:	4654      	mov	r4, sl
 800bb12:	2000      	movs	r0, #0
 800bb14:	f04f 0c0a 	mov.w	ip, #10
 800bb18:	4621      	mov	r1, r4
 800bb1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb1e:	3b30      	subs	r3, #48	@ 0x30
 800bb20:	2b09      	cmp	r3, #9
 800bb22:	d94b      	bls.n	800bbbc <_svfiprintf_r+0x17c>
 800bb24:	b1b0      	cbz	r0, 800bb54 <_svfiprintf_r+0x114>
 800bb26:	9207      	str	r2, [sp, #28]
 800bb28:	e014      	b.n	800bb54 <_svfiprintf_r+0x114>
 800bb2a:	eba0 0308 	sub.w	r3, r0, r8
 800bb2e:	fa09 f303 	lsl.w	r3, r9, r3
 800bb32:	4313      	orrs	r3, r2
 800bb34:	9304      	str	r3, [sp, #16]
 800bb36:	46a2      	mov	sl, r4
 800bb38:	e7d2      	b.n	800bae0 <_svfiprintf_r+0xa0>
 800bb3a:	9b03      	ldr	r3, [sp, #12]
 800bb3c:	1d19      	adds	r1, r3, #4
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	9103      	str	r1, [sp, #12]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	bfbb      	ittet	lt
 800bb46:	425b      	neglt	r3, r3
 800bb48:	f042 0202 	orrlt.w	r2, r2, #2
 800bb4c:	9307      	strge	r3, [sp, #28]
 800bb4e:	9307      	strlt	r3, [sp, #28]
 800bb50:	bfb8      	it	lt
 800bb52:	9204      	strlt	r2, [sp, #16]
 800bb54:	7823      	ldrb	r3, [r4, #0]
 800bb56:	2b2e      	cmp	r3, #46	@ 0x2e
 800bb58:	d10a      	bne.n	800bb70 <_svfiprintf_r+0x130>
 800bb5a:	7863      	ldrb	r3, [r4, #1]
 800bb5c:	2b2a      	cmp	r3, #42	@ 0x2a
 800bb5e:	d132      	bne.n	800bbc6 <_svfiprintf_r+0x186>
 800bb60:	9b03      	ldr	r3, [sp, #12]
 800bb62:	1d1a      	adds	r2, r3, #4
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	9203      	str	r2, [sp, #12]
 800bb68:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bb6c:	3402      	adds	r4, #2
 800bb6e:	9305      	str	r3, [sp, #20]
 800bb70:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bc34 <_svfiprintf_r+0x1f4>
 800bb74:	7821      	ldrb	r1, [r4, #0]
 800bb76:	2203      	movs	r2, #3
 800bb78:	4650      	mov	r0, sl
 800bb7a:	f7f4 fb39 	bl	80001f0 <memchr>
 800bb7e:	b138      	cbz	r0, 800bb90 <_svfiprintf_r+0x150>
 800bb80:	9b04      	ldr	r3, [sp, #16]
 800bb82:	eba0 000a 	sub.w	r0, r0, sl
 800bb86:	2240      	movs	r2, #64	@ 0x40
 800bb88:	4082      	lsls	r2, r0
 800bb8a:	4313      	orrs	r3, r2
 800bb8c:	3401      	adds	r4, #1
 800bb8e:	9304      	str	r3, [sp, #16]
 800bb90:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb94:	4824      	ldr	r0, [pc, #144]	@ (800bc28 <_svfiprintf_r+0x1e8>)
 800bb96:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bb9a:	2206      	movs	r2, #6
 800bb9c:	f7f4 fb28 	bl	80001f0 <memchr>
 800bba0:	2800      	cmp	r0, #0
 800bba2:	d036      	beq.n	800bc12 <_svfiprintf_r+0x1d2>
 800bba4:	4b21      	ldr	r3, [pc, #132]	@ (800bc2c <_svfiprintf_r+0x1ec>)
 800bba6:	bb1b      	cbnz	r3, 800bbf0 <_svfiprintf_r+0x1b0>
 800bba8:	9b03      	ldr	r3, [sp, #12]
 800bbaa:	3307      	adds	r3, #7
 800bbac:	f023 0307 	bic.w	r3, r3, #7
 800bbb0:	3308      	adds	r3, #8
 800bbb2:	9303      	str	r3, [sp, #12]
 800bbb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbb6:	4433      	add	r3, r6
 800bbb8:	9309      	str	r3, [sp, #36]	@ 0x24
 800bbba:	e76a      	b.n	800ba92 <_svfiprintf_r+0x52>
 800bbbc:	fb0c 3202 	mla	r2, ip, r2, r3
 800bbc0:	460c      	mov	r4, r1
 800bbc2:	2001      	movs	r0, #1
 800bbc4:	e7a8      	b.n	800bb18 <_svfiprintf_r+0xd8>
 800bbc6:	2300      	movs	r3, #0
 800bbc8:	3401      	adds	r4, #1
 800bbca:	9305      	str	r3, [sp, #20]
 800bbcc:	4619      	mov	r1, r3
 800bbce:	f04f 0c0a 	mov.w	ip, #10
 800bbd2:	4620      	mov	r0, r4
 800bbd4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bbd8:	3a30      	subs	r2, #48	@ 0x30
 800bbda:	2a09      	cmp	r2, #9
 800bbdc:	d903      	bls.n	800bbe6 <_svfiprintf_r+0x1a6>
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d0c6      	beq.n	800bb70 <_svfiprintf_r+0x130>
 800bbe2:	9105      	str	r1, [sp, #20]
 800bbe4:	e7c4      	b.n	800bb70 <_svfiprintf_r+0x130>
 800bbe6:	fb0c 2101 	mla	r1, ip, r1, r2
 800bbea:	4604      	mov	r4, r0
 800bbec:	2301      	movs	r3, #1
 800bbee:	e7f0      	b.n	800bbd2 <_svfiprintf_r+0x192>
 800bbf0:	ab03      	add	r3, sp, #12
 800bbf2:	9300      	str	r3, [sp, #0]
 800bbf4:	462a      	mov	r2, r5
 800bbf6:	4b0e      	ldr	r3, [pc, #56]	@ (800bc30 <_svfiprintf_r+0x1f0>)
 800bbf8:	a904      	add	r1, sp, #16
 800bbfa:	4638      	mov	r0, r7
 800bbfc:	f3af 8000 	nop.w
 800bc00:	1c42      	adds	r2, r0, #1
 800bc02:	4606      	mov	r6, r0
 800bc04:	d1d6      	bne.n	800bbb4 <_svfiprintf_r+0x174>
 800bc06:	89ab      	ldrh	r3, [r5, #12]
 800bc08:	065b      	lsls	r3, r3, #25
 800bc0a:	f53f af2d 	bmi.w	800ba68 <_svfiprintf_r+0x28>
 800bc0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bc10:	e72c      	b.n	800ba6c <_svfiprintf_r+0x2c>
 800bc12:	ab03      	add	r3, sp, #12
 800bc14:	9300      	str	r3, [sp, #0]
 800bc16:	462a      	mov	r2, r5
 800bc18:	4b05      	ldr	r3, [pc, #20]	@ (800bc30 <_svfiprintf_r+0x1f0>)
 800bc1a:	a904      	add	r1, sp, #16
 800bc1c:	4638      	mov	r0, r7
 800bc1e:	f000 f879 	bl	800bd14 <_printf_i>
 800bc22:	e7ed      	b.n	800bc00 <_svfiprintf_r+0x1c0>
 800bc24:	0800c1ec 	.word	0x0800c1ec
 800bc28:	0800c1f6 	.word	0x0800c1f6
 800bc2c:	00000000 	.word	0x00000000
 800bc30:	0800b989 	.word	0x0800b989
 800bc34:	0800c1f2 	.word	0x0800c1f2

0800bc38 <_printf_common>:
 800bc38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc3c:	4616      	mov	r6, r2
 800bc3e:	4698      	mov	r8, r3
 800bc40:	688a      	ldr	r2, [r1, #8]
 800bc42:	690b      	ldr	r3, [r1, #16]
 800bc44:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bc48:	4293      	cmp	r3, r2
 800bc4a:	bfb8      	it	lt
 800bc4c:	4613      	movlt	r3, r2
 800bc4e:	6033      	str	r3, [r6, #0]
 800bc50:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bc54:	4607      	mov	r7, r0
 800bc56:	460c      	mov	r4, r1
 800bc58:	b10a      	cbz	r2, 800bc5e <_printf_common+0x26>
 800bc5a:	3301      	adds	r3, #1
 800bc5c:	6033      	str	r3, [r6, #0]
 800bc5e:	6823      	ldr	r3, [r4, #0]
 800bc60:	0699      	lsls	r1, r3, #26
 800bc62:	bf42      	ittt	mi
 800bc64:	6833      	ldrmi	r3, [r6, #0]
 800bc66:	3302      	addmi	r3, #2
 800bc68:	6033      	strmi	r3, [r6, #0]
 800bc6a:	6825      	ldr	r5, [r4, #0]
 800bc6c:	f015 0506 	ands.w	r5, r5, #6
 800bc70:	d106      	bne.n	800bc80 <_printf_common+0x48>
 800bc72:	f104 0a19 	add.w	sl, r4, #25
 800bc76:	68e3      	ldr	r3, [r4, #12]
 800bc78:	6832      	ldr	r2, [r6, #0]
 800bc7a:	1a9b      	subs	r3, r3, r2
 800bc7c:	42ab      	cmp	r3, r5
 800bc7e:	dc26      	bgt.n	800bcce <_printf_common+0x96>
 800bc80:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bc84:	6822      	ldr	r2, [r4, #0]
 800bc86:	3b00      	subs	r3, #0
 800bc88:	bf18      	it	ne
 800bc8a:	2301      	movne	r3, #1
 800bc8c:	0692      	lsls	r2, r2, #26
 800bc8e:	d42b      	bmi.n	800bce8 <_printf_common+0xb0>
 800bc90:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bc94:	4641      	mov	r1, r8
 800bc96:	4638      	mov	r0, r7
 800bc98:	47c8      	blx	r9
 800bc9a:	3001      	adds	r0, #1
 800bc9c:	d01e      	beq.n	800bcdc <_printf_common+0xa4>
 800bc9e:	6823      	ldr	r3, [r4, #0]
 800bca0:	6922      	ldr	r2, [r4, #16]
 800bca2:	f003 0306 	and.w	r3, r3, #6
 800bca6:	2b04      	cmp	r3, #4
 800bca8:	bf02      	ittt	eq
 800bcaa:	68e5      	ldreq	r5, [r4, #12]
 800bcac:	6833      	ldreq	r3, [r6, #0]
 800bcae:	1aed      	subeq	r5, r5, r3
 800bcb0:	68a3      	ldr	r3, [r4, #8]
 800bcb2:	bf0c      	ite	eq
 800bcb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bcb8:	2500      	movne	r5, #0
 800bcba:	4293      	cmp	r3, r2
 800bcbc:	bfc4      	itt	gt
 800bcbe:	1a9b      	subgt	r3, r3, r2
 800bcc0:	18ed      	addgt	r5, r5, r3
 800bcc2:	2600      	movs	r6, #0
 800bcc4:	341a      	adds	r4, #26
 800bcc6:	42b5      	cmp	r5, r6
 800bcc8:	d11a      	bne.n	800bd00 <_printf_common+0xc8>
 800bcca:	2000      	movs	r0, #0
 800bccc:	e008      	b.n	800bce0 <_printf_common+0xa8>
 800bcce:	2301      	movs	r3, #1
 800bcd0:	4652      	mov	r2, sl
 800bcd2:	4641      	mov	r1, r8
 800bcd4:	4638      	mov	r0, r7
 800bcd6:	47c8      	blx	r9
 800bcd8:	3001      	adds	r0, #1
 800bcda:	d103      	bne.n	800bce4 <_printf_common+0xac>
 800bcdc:	f04f 30ff 	mov.w	r0, #4294967295
 800bce0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bce4:	3501      	adds	r5, #1
 800bce6:	e7c6      	b.n	800bc76 <_printf_common+0x3e>
 800bce8:	18e1      	adds	r1, r4, r3
 800bcea:	1c5a      	adds	r2, r3, #1
 800bcec:	2030      	movs	r0, #48	@ 0x30
 800bcee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bcf2:	4422      	add	r2, r4
 800bcf4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bcf8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bcfc:	3302      	adds	r3, #2
 800bcfe:	e7c7      	b.n	800bc90 <_printf_common+0x58>
 800bd00:	2301      	movs	r3, #1
 800bd02:	4622      	mov	r2, r4
 800bd04:	4641      	mov	r1, r8
 800bd06:	4638      	mov	r0, r7
 800bd08:	47c8      	blx	r9
 800bd0a:	3001      	adds	r0, #1
 800bd0c:	d0e6      	beq.n	800bcdc <_printf_common+0xa4>
 800bd0e:	3601      	adds	r6, #1
 800bd10:	e7d9      	b.n	800bcc6 <_printf_common+0x8e>
	...

0800bd14 <_printf_i>:
 800bd14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bd18:	7e0f      	ldrb	r7, [r1, #24]
 800bd1a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bd1c:	2f78      	cmp	r7, #120	@ 0x78
 800bd1e:	4691      	mov	r9, r2
 800bd20:	4680      	mov	r8, r0
 800bd22:	460c      	mov	r4, r1
 800bd24:	469a      	mov	sl, r3
 800bd26:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bd2a:	d807      	bhi.n	800bd3c <_printf_i+0x28>
 800bd2c:	2f62      	cmp	r7, #98	@ 0x62
 800bd2e:	d80a      	bhi.n	800bd46 <_printf_i+0x32>
 800bd30:	2f00      	cmp	r7, #0
 800bd32:	f000 80d1 	beq.w	800bed8 <_printf_i+0x1c4>
 800bd36:	2f58      	cmp	r7, #88	@ 0x58
 800bd38:	f000 80b8 	beq.w	800beac <_printf_i+0x198>
 800bd3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bd40:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bd44:	e03a      	b.n	800bdbc <_printf_i+0xa8>
 800bd46:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bd4a:	2b15      	cmp	r3, #21
 800bd4c:	d8f6      	bhi.n	800bd3c <_printf_i+0x28>
 800bd4e:	a101      	add	r1, pc, #4	@ (adr r1, 800bd54 <_printf_i+0x40>)
 800bd50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bd54:	0800bdad 	.word	0x0800bdad
 800bd58:	0800bdc1 	.word	0x0800bdc1
 800bd5c:	0800bd3d 	.word	0x0800bd3d
 800bd60:	0800bd3d 	.word	0x0800bd3d
 800bd64:	0800bd3d 	.word	0x0800bd3d
 800bd68:	0800bd3d 	.word	0x0800bd3d
 800bd6c:	0800bdc1 	.word	0x0800bdc1
 800bd70:	0800bd3d 	.word	0x0800bd3d
 800bd74:	0800bd3d 	.word	0x0800bd3d
 800bd78:	0800bd3d 	.word	0x0800bd3d
 800bd7c:	0800bd3d 	.word	0x0800bd3d
 800bd80:	0800bebf 	.word	0x0800bebf
 800bd84:	0800bdeb 	.word	0x0800bdeb
 800bd88:	0800be79 	.word	0x0800be79
 800bd8c:	0800bd3d 	.word	0x0800bd3d
 800bd90:	0800bd3d 	.word	0x0800bd3d
 800bd94:	0800bee1 	.word	0x0800bee1
 800bd98:	0800bd3d 	.word	0x0800bd3d
 800bd9c:	0800bdeb 	.word	0x0800bdeb
 800bda0:	0800bd3d 	.word	0x0800bd3d
 800bda4:	0800bd3d 	.word	0x0800bd3d
 800bda8:	0800be81 	.word	0x0800be81
 800bdac:	6833      	ldr	r3, [r6, #0]
 800bdae:	1d1a      	adds	r2, r3, #4
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	6032      	str	r2, [r6, #0]
 800bdb4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bdb8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bdbc:	2301      	movs	r3, #1
 800bdbe:	e09c      	b.n	800befa <_printf_i+0x1e6>
 800bdc0:	6833      	ldr	r3, [r6, #0]
 800bdc2:	6820      	ldr	r0, [r4, #0]
 800bdc4:	1d19      	adds	r1, r3, #4
 800bdc6:	6031      	str	r1, [r6, #0]
 800bdc8:	0606      	lsls	r6, r0, #24
 800bdca:	d501      	bpl.n	800bdd0 <_printf_i+0xbc>
 800bdcc:	681d      	ldr	r5, [r3, #0]
 800bdce:	e003      	b.n	800bdd8 <_printf_i+0xc4>
 800bdd0:	0645      	lsls	r5, r0, #25
 800bdd2:	d5fb      	bpl.n	800bdcc <_printf_i+0xb8>
 800bdd4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bdd8:	2d00      	cmp	r5, #0
 800bdda:	da03      	bge.n	800bde4 <_printf_i+0xd0>
 800bddc:	232d      	movs	r3, #45	@ 0x2d
 800bdde:	426d      	negs	r5, r5
 800bde0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bde4:	4858      	ldr	r0, [pc, #352]	@ (800bf48 <_printf_i+0x234>)
 800bde6:	230a      	movs	r3, #10
 800bde8:	e011      	b.n	800be0e <_printf_i+0xfa>
 800bdea:	6821      	ldr	r1, [r4, #0]
 800bdec:	6833      	ldr	r3, [r6, #0]
 800bdee:	0608      	lsls	r0, r1, #24
 800bdf0:	f853 5b04 	ldr.w	r5, [r3], #4
 800bdf4:	d402      	bmi.n	800bdfc <_printf_i+0xe8>
 800bdf6:	0649      	lsls	r1, r1, #25
 800bdf8:	bf48      	it	mi
 800bdfa:	b2ad      	uxthmi	r5, r5
 800bdfc:	2f6f      	cmp	r7, #111	@ 0x6f
 800bdfe:	4852      	ldr	r0, [pc, #328]	@ (800bf48 <_printf_i+0x234>)
 800be00:	6033      	str	r3, [r6, #0]
 800be02:	bf14      	ite	ne
 800be04:	230a      	movne	r3, #10
 800be06:	2308      	moveq	r3, #8
 800be08:	2100      	movs	r1, #0
 800be0a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800be0e:	6866      	ldr	r6, [r4, #4]
 800be10:	60a6      	str	r6, [r4, #8]
 800be12:	2e00      	cmp	r6, #0
 800be14:	db05      	blt.n	800be22 <_printf_i+0x10e>
 800be16:	6821      	ldr	r1, [r4, #0]
 800be18:	432e      	orrs	r6, r5
 800be1a:	f021 0104 	bic.w	r1, r1, #4
 800be1e:	6021      	str	r1, [r4, #0]
 800be20:	d04b      	beq.n	800beba <_printf_i+0x1a6>
 800be22:	4616      	mov	r6, r2
 800be24:	fbb5 f1f3 	udiv	r1, r5, r3
 800be28:	fb03 5711 	mls	r7, r3, r1, r5
 800be2c:	5dc7      	ldrb	r7, [r0, r7]
 800be2e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800be32:	462f      	mov	r7, r5
 800be34:	42bb      	cmp	r3, r7
 800be36:	460d      	mov	r5, r1
 800be38:	d9f4      	bls.n	800be24 <_printf_i+0x110>
 800be3a:	2b08      	cmp	r3, #8
 800be3c:	d10b      	bne.n	800be56 <_printf_i+0x142>
 800be3e:	6823      	ldr	r3, [r4, #0]
 800be40:	07df      	lsls	r7, r3, #31
 800be42:	d508      	bpl.n	800be56 <_printf_i+0x142>
 800be44:	6923      	ldr	r3, [r4, #16]
 800be46:	6861      	ldr	r1, [r4, #4]
 800be48:	4299      	cmp	r1, r3
 800be4a:	bfde      	ittt	le
 800be4c:	2330      	movle	r3, #48	@ 0x30
 800be4e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800be52:	f106 36ff 	addle.w	r6, r6, #4294967295
 800be56:	1b92      	subs	r2, r2, r6
 800be58:	6122      	str	r2, [r4, #16]
 800be5a:	f8cd a000 	str.w	sl, [sp]
 800be5e:	464b      	mov	r3, r9
 800be60:	aa03      	add	r2, sp, #12
 800be62:	4621      	mov	r1, r4
 800be64:	4640      	mov	r0, r8
 800be66:	f7ff fee7 	bl	800bc38 <_printf_common>
 800be6a:	3001      	adds	r0, #1
 800be6c:	d14a      	bne.n	800bf04 <_printf_i+0x1f0>
 800be6e:	f04f 30ff 	mov.w	r0, #4294967295
 800be72:	b004      	add	sp, #16
 800be74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be78:	6823      	ldr	r3, [r4, #0]
 800be7a:	f043 0320 	orr.w	r3, r3, #32
 800be7e:	6023      	str	r3, [r4, #0]
 800be80:	4832      	ldr	r0, [pc, #200]	@ (800bf4c <_printf_i+0x238>)
 800be82:	2778      	movs	r7, #120	@ 0x78
 800be84:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800be88:	6823      	ldr	r3, [r4, #0]
 800be8a:	6831      	ldr	r1, [r6, #0]
 800be8c:	061f      	lsls	r7, r3, #24
 800be8e:	f851 5b04 	ldr.w	r5, [r1], #4
 800be92:	d402      	bmi.n	800be9a <_printf_i+0x186>
 800be94:	065f      	lsls	r7, r3, #25
 800be96:	bf48      	it	mi
 800be98:	b2ad      	uxthmi	r5, r5
 800be9a:	6031      	str	r1, [r6, #0]
 800be9c:	07d9      	lsls	r1, r3, #31
 800be9e:	bf44      	itt	mi
 800bea0:	f043 0320 	orrmi.w	r3, r3, #32
 800bea4:	6023      	strmi	r3, [r4, #0]
 800bea6:	b11d      	cbz	r5, 800beb0 <_printf_i+0x19c>
 800bea8:	2310      	movs	r3, #16
 800beaa:	e7ad      	b.n	800be08 <_printf_i+0xf4>
 800beac:	4826      	ldr	r0, [pc, #152]	@ (800bf48 <_printf_i+0x234>)
 800beae:	e7e9      	b.n	800be84 <_printf_i+0x170>
 800beb0:	6823      	ldr	r3, [r4, #0]
 800beb2:	f023 0320 	bic.w	r3, r3, #32
 800beb6:	6023      	str	r3, [r4, #0]
 800beb8:	e7f6      	b.n	800bea8 <_printf_i+0x194>
 800beba:	4616      	mov	r6, r2
 800bebc:	e7bd      	b.n	800be3a <_printf_i+0x126>
 800bebe:	6833      	ldr	r3, [r6, #0]
 800bec0:	6825      	ldr	r5, [r4, #0]
 800bec2:	6961      	ldr	r1, [r4, #20]
 800bec4:	1d18      	adds	r0, r3, #4
 800bec6:	6030      	str	r0, [r6, #0]
 800bec8:	062e      	lsls	r6, r5, #24
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	d501      	bpl.n	800bed2 <_printf_i+0x1be>
 800bece:	6019      	str	r1, [r3, #0]
 800bed0:	e002      	b.n	800bed8 <_printf_i+0x1c4>
 800bed2:	0668      	lsls	r0, r5, #25
 800bed4:	d5fb      	bpl.n	800bece <_printf_i+0x1ba>
 800bed6:	8019      	strh	r1, [r3, #0]
 800bed8:	2300      	movs	r3, #0
 800beda:	6123      	str	r3, [r4, #16]
 800bedc:	4616      	mov	r6, r2
 800bede:	e7bc      	b.n	800be5a <_printf_i+0x146>
 800bee0:	6833      	ldr	r3, [r6, #0]
 800bee2:	1d1a      	adds	r2, r3, #4
 800bee4:	6032      	str	r2, [r6, #0]
 800bee6:	681e      	ldr	r6, [r3, #0]
 800bee8:	6862      	ldr	r2, [r4, #4]
 800beea:	2100      	movs	r1, #0
 800beec:	4630      	mov	r0, r6
 800beee:	f7f4 f97f 	bl	80001f0 <memchr>
 800bef2:	b108      	cbz	r0, 800bef8 <_printf_i+0x1e4>
 800bef4:	1b80      	subs	r0, r0, r6
 800bef6:	6060      	str	r0, [r4, #4]
 800bef8:	6863      	ldr	r3, [r4, #4]
 800befa:	6123      	str	r3, [r4, #16]
 800befc:	2300      	movs	r3, #0
 800befe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bf02:	e7aa      	b.n	800be5a <_printf_i+0x146>
 800bf04:	6923      	ldr	r3, [r4, #16]
 800bf06:	4632      	mov	r2, r6
 800bf08:	4649      	mov	r1, r9
 800bf0a:	4640      	mov	r0, r8
 800bf0c:	47d0      	blx	sl
 800bf0e:	3001      	adds	r0, #1
 800bf10:	d0ad      	beq.n	800be6e <_printf_i+0x15a>
 800bf12:	6823      	ldr	r3, [r4, #0]
 800bf14:	079b      	lsls	r3, r3, #30
 800bf16:	d413      	bmi.n	800bf40 <_printf_i+0x22c>
 800bf18:	68e0      	ldr	r0, [r4, #12]
 800bf1a:	9b03      	ldr	r3, [sp, #12]
 800bf1c:	4298      	cmp	r0, r3
 800bf1e:	bfb8      	it	lt
 800bf20:	4618      	movlt	r0, r3
 800bf22:	e7a6      	b.n	800be72 <_printf_i+0x15e>
 800bf24:	2301      	movs	r3, #1
 800bf26:	4632      	mov	r2, r6
 800bf28:	4649      	mov	r1, r9
 800bf2a:	4640      	mov	r0, r8
 800bf2c:	47d0      	blx	sl
 800bf2e:	3001      	adds	r0, #1
 800bf30:	d09d      	beq.n	800be6e <_printf_i+0x15a>
 800bf32:	3501      	adds	r5, #1
 800bf34:	68e3      	ldr	r3, [r4, #12]
 800bf36:	9903      	ldr	r1, [sp, #12]
 800bf38:	1a5b      	subs	r3, r3, r1
 800bf3a:	42ab      	cmp	r3, r5
 800bf3c:	dcf2      	bgt.n	800bf24 <_printf_i+0x210>
 800bf3e:	e7eb      	b.n	800bf18 <_printf_i+0x204>
 800bf40:	2500      	movs	r5, #0
 800bf42:	f104 0619 	add.w	r6, r4, #25
 800bf46:	e7f5      	b.n	800bf34 <_printf_i+0x220>
 800bf48:	0800c1fd 	.word	0x0800c1fd
 800bf4c:	0800c20e 	.word	0x0800c20e

0800bf50 <memmove>:
 800bf50:	4288      	cmp	r0, r1
 800bf52:	b510      	push	{r4, lr}
 800bf54:	eb01 0402 	add.w	r4, r1, r2
 800bf58:	d902      	bls.n	800bf60 <memmove+0x10>
 800bf5a:	4284      	cmp	r4, r0
 800bf5c:	4623      	mov	r3, r4
 800bf5e:	d807      	bhi.n	800bf70 <memmove+0x20>
 800bf60:	1e43      	subs	r3, r0, #1
 800bf62:	42a1      	cmp	r1, r4
 800bf64:	d008      	beq.n	800bf78 <memmove+0x28>
 800bf66:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bf6a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bf6e:	e7f8      	b.n	800bf62 <memmove+0x12>
 800bf70:	4402      	add	r2, r0
 800bf72:	4601      	mov	r1, r0
 800bf74:	428a      	cmp	r2, r1
 800bf76:	d100      	bne.n	800bf7a <memmove+0x2a>
 800bf78:	bd10      	pop	{r4, pc}
 800bf7a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bf7e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bf82:	e7f7      	b.n	800bf74 <memmove+0x24>

0800bf84 <_sbrk_r>:
 800bf84:	b538      	push	{r3, r4, r5, lr}
 800bf86:	4d06      	ldr	r5, [pc, #24]	@ (800bfa0 <_sbrk_r+0x1c>)
 800bf88:	2300      	movs	r3, #0
 800bf8a:	4604      	mov	r4, r0
 800bf8c:	4608      	mov	r0, r1
 800bf8e:	602b      	str	r3, [r5, #0]
 800bf90:	f7f5 f8aa 	bl	80010e8 <_sbrk>
 800bf94:	1c43      	adds	r3, r0, #1
 800bf96:	d102      	bne.n	800bf9e <_sbrk_r+0x1a>
 800bf98:	682b      	ldr	r3, [r5, #0]
 800bf9a:	b103      	cbz	r3, 800bf9e <_sbrk_r+0x1a>
 800bf9c:	6023      	str	r3, [r4, #0]
 800bf9e:	bd38      	pop	{r3, r4, r5, pc}
 800bfa0:	20005f74 	.word	0x20005f74

0800bfa4 <_realloc_r>:
 800bfa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfa8:	4607      	mov	r7, r0
 800bfaa:	4614      	mov	r4, r2
 800bfac:	460d      	mov	r5, r1
 800bfae:	b921      	cbnz	r1, 800bfba <_realloc_r+0x16>
 800bfb0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bfb4:	4611      	mov	r1, r2
 800bfb6:	f7ff bc5b 	b.w	800b870 <_malloc_r>
 800bfba:	b92a      	cbnz	r2, 800bfc8 <_realloc_r+0x24>
 800bfbc:	f7ff fbec 	bl	800b798 <_free_r>
 800bfc0:	4625      	mov	r5, r4
 800bfc2:	4628      	mov	r0, r5
 800bfc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfc8:	f000 f81a 	bl	800c000 <_malloc_usable_size_r>
 800bfcc:	4284      	cmp	r4, r0
 800bfce:	4606      	mov	r6, r0
 800bfd0:	d802      	bhi.n	800bfd8 <_realloc_r+0x34>
 800bfd2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bfd6:	d8f4      	bhi.n	800bfc2 <_realloc_r+0x1e>
 800bfd8:	4621      	mov	r1, r4
 800bfda:	4638      	mov	r0, r7
 800bfdc:	f7ff fc48 	bl	800b870 <_malloc_r>
 800bfe0:	4680      	mov	r8, r0
 800bfe2:	b908      	cbnz	r0, 800bfe8 <_realloc_r+0x44>
 800bfe4:	4645      	mov	r5, r8
 800bfe6:	e7ec      	b.n	800bfc2 <_realloc_r+0x1e>
 800bfe8:	42b4      	cmp	r4, r6
 800bfea:	4622      	mov	r2, r4
 800bfec:	4629      	mov	r1, r5
 800bfee:	bf28      	it	cs
 800bff0:	4632      	movcs	r2, r6
 800bff2:	f7ff fbc3 	bl	800b77c <memcpy>
 800bff6:	4629      	mov	r1, r5
 800bff8:	4638      	mov	r0, r7
 800bffa:	f7ff fbcd 	bl	800b798 <_free_r>
 800bffe:	e7f1      	b.n	800bfe4 <_realloc_r+0x40>

0800c000 <_malloc_usable_size_r>:
 800c000:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c004:	1f18      	subs	r0, r3, #4
 800c006:	2b00      	cmp	r3, #0
 800c008:	bfbc      	itt	lt
 800c00a:	580b      	ldrlt	r3, [r1, r0]
 800c00c:	18c0      	addlt	r0, r0, r3
 800c00e:	4770      	bx	lr

0800c010 <_init>:
 800c010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c012:	bf00      	nop
 800c014:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c016:	bc08      	pop	{r3}
 800c018:	469e      	mov	lr, r3
 800c01a:	4770      	bx	lr

0800c01c <_fini>:
 800c01c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c01e:	bf00      	nop
 800c020:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c022:	bc08      	pop	{r3}
 800c024:	469e      	mov	lr, r3
 800c026:	4770      	bx	lr
