<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/psp_v3_1.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - psp_v3_1.c<span style="font-size: 80%;"> (source / <a href="psp_v3_1.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">163</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-10 13:56:23</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">13</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2016 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  * Author: Huang Rui</a>
<a name="23"><span class="lineNum">      23 </span>            :  *</a>
<a name="24"><span class="lineNum">      24 </span>            :  */</a>
<a name="25"><span class="lineNum">      25 </span>            : </a>
<a name="26"><span class="lineNum">      26 </span>            : #include &lt;linux/firmware.h&gt;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &lt;linux/module.h&gt;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &lt;linux/pci.h&gt;</a>
<a name="29"><span class="lineNum">      29 </span>            : </a>
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;amdgpu.h&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;amdgpu_psp.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &quot;amdgpu_ucode.h&quot;</a>
<a name="33"><span class="lineNum">      33 </span>            : #include &quot;soc15_common.h&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            : #include &quot;psp_v3_1.h&quot;</a>
<a name="35"><span class="lineNum">      35 </span>            : </a>
<a name="36"><span class="lineNum">      36 </span>            : #include &quot;mp/mp_9_0_offset.h&quot;</a>
<a name="37"><span class="lineNum">      37 </span>            : #include &quot;mp/mp_9_0_sh_mask.h&quot;</a>
<a name="38"><span class="lineNum">      38 </span>            : #include &quot;gc/gc_9_0_offset.h&quot;</a>
<a name="39"><span class="lineNum">      39 </span>            : #include &quot;sdma0/sdma0_4_0_offset.h&quot;</a>
<a name="40"><span class="lineNum">      40 </span>            : #include &quot;nbio/nbio_6_1_offset.h&quot;</a>
<a name="41"><span class="lineNum">      41 </span>            : </a>
<a name="42"><span class="lineNum">      42 </span>            : #include &quot;oss/osssys_4_0_offset.h&quot;</a>
<a name="43"><span class="lineNum">      43 </span>            : #include &quot;oss/osssys_4_0_sh_mask.h&quot;</a>
<a name="44"><span class="lineNum">      44 </span>            : </a>
<a name="45"><span class="lineNum">      45 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega10_sos.bin&quot;);</a>
<a name="46"><span class="lineNum">      46 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega10_asd.bin&quot;);</a>
<a name="47"><span class="lineNum">      47 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega10_cap.bin&quot;);</a>
<a name="48"><span class="lineNum">      48 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega12_sos.bin&quot;);</a>
<a name="49"><span class="lineNum">      49 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega12_asd.bin&quot;);</a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span>            : </a>
<a name="52"><span class="lineNum">      52 </span>            : #define smnMP1_FIRMWARE_FLAGS 0x3010028</a>
<a name="53"><span class="lineNum">      53 </span>            : </a>
<a name="54"><span class="lineNum">      54 </span>            : static int psp_v3_1_ring_stop(struct psp_context *psp,</a>
<a name="55"><span class="lineNum">      55 </span>            :                               enum psp_ring_type ring_type);</a>
<a name="56"><span class="lineNum">      56 </span>            : </a>
<a name="57"><span class="lineNum">      57 </span><span class="lineNoCov">          0 : static int psp_v3_1_init_microcode(struct psp_context *psp)</span></a>
<a name="58"><span class="lineNum">      58 </span>            : {</a>
<a name="59"><span class="lineNum">      59 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = psp-&gt;adev;</span></a>
<a name="60"><span class="lineNum">      60 </span>            :         const char *chip_name;</a>
<a name="61"><span class="lineNum">      61 </span><span class="lineNoCov">          0 :         int err = 0;</span></a>
<a name="62"><span class="lineNum">      62 </span>            : </a>
<a name="63"><span class="lineNum">      63 </span><span class="lineNoCov">          0 :         DRM_DEBUG(&quot;\n&quot;);</span></a>
<a name="64"><span class="lineNum">      64 </span>            : </a>
<a name="65"><span class="lineNum">      65 </span><span class="lineNoCov">          0 :         switch (adev-&gt;asic_type) {</span></a>
<a name="66"><span class="lineNum">      66 </span>            :         case CHIP_VEGA10:</a>
<a name="67"><span class="lineNum">      67 </span>            :                 chip_name = &quot;vega10&quot;;</a>
<a name="68"><span class="lineNum">      68 </span>            :                 break;</a>
<a name="69"><span class="lineNum">      69 </span>            :         case CHIP_VEGA12:</a>
<a name="70"><span class="lineNum">      70 </span><span class="lineNoCov">          0 :                 chip_name = &quot;vega12&quot;;</span></a>
<a name="71"><span class="lineNum">      71 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="72"><span class="lineNum">      72 </span><span class="lineNoCov">          0 :         default: BUG();</span></a>
<a name="73"><span class="lineNum">      73 </span>            :         }</a>
<a name="74"><span class="lineNum">      74 </span>            : </a>
<a name="75"><span class="lineNum">      75 </span><span class="lineNoCov">          0 :         err = psp_init_sos_microcode(psp, chip_name);</span></a>
<a name="76"><span class="lineNum">      76 </span><span class="lineNoCov">          0 :         if (err)</span></a>
<a name="77"><span class="lineNum">      77 </span>            :                 return err;</a>
<a name="78"><span class="lineNum">      78 </span>            : </a>
<a name="79"><span class="lineNum">      79 </span><span class="lineNoCov">          0 :         err = psp_init_asd_microcode(psp, chip_name);</span></a>
<a name="80"><span class="lineNum">      80 </span><span class="lineNoCov">          0 :         if (err)</span></a>
<a name="81"><span class="lineNum">      81 </span>            :                 return err;</a>
<a name="82"><span class="lineNum">      82 </span>            : </a>
<a name="83"><span class="lineNum">      83 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="84"><span class="lineNum">      84 </span>            : }</a>
<a name="85"><span class="lineNum">      85 </span>            : </a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 : static int psp_v3_1_bootloader_load_sysdrv(struct psp_context *psp)</span></a>
<a name="87"><span class="lineNum">      87 </span>            : {</a>
<a name="88"><span class="lineNum">      88 </span>            :         int ret;</a>
<a name="89"><span class="lineNum">      89 </span><span class="lineNoCov">          0 :         uint32_t psp_gfxdrv_command_reg = 0;</span></a>
<a name="90"><span class="lineNum">      90 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = psp-&gt;adev;</span></a>
<a name="91"><span class="lineNum">      91 </span>            :         uint32_t sol_reg;</a>
<a name="92"><span class="lineNum">      92 </span>            : </a>
<a name="93"><span class="lineNum">      93 </span>            :         /* Check sOS sign of life register to confirm sys driver and sOS</a>
<a name="94"><span class="lineNum">      94 </span>            :          * are already been loaded.</a>
<a name="95"><span class="lineNum">      95 </span>            :          */</a>
<a name="96"><span class="lineNum">      96 </span><span class="lineNoCov">          0 :         sol_reg = RREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_81);</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineNoCov">          0 :         if (sol_reg)</span></a>
<a name="98"><span class="lineNum">      98 </span>            :                 return 0;</a>
<a name="99"><span class="lineNum">      99 </span>            : </a>
<a name="100"><span class="lineNum">     100 </span>            :         /* Wait for bootloader to signify that is ready having bit 31 of C2PMSG_35 set to 1 */</a>
<a name="101"><span class="lineNum">     101 </span><span class="lineNoCov">          0 :         ret = psp_wait_for(psp, SOC15_REG_OFFSET(MP0, 0, mmMP0_SMN_C2PMSG_35),</span></a>
<a name="102"><span class="lineNum">     102 </span>            :                            0x80000000, 0x80000000, false);</a>
<a name="103"><span class="lineNum">     103 </span><span class="lineNoCov">          0 :         if (ret)</span></a>
<a name="104"><span class="lineNum">     104 </span>            :                 return ret;</a>
<a name="105"><span class="lineNum">     105 </span>            : </a>
<a name="106"><span class="lineNum">     106 </span>            :         /* Copy PSP System Driver binary to memory */</a>
<a name="107"><span class="lineNum">     107 </span><span class="lineNoCov">          0 :         psp_copy_fw(psp, psp-&gt;sys.start_addr, psp-&gt;sys.size_bytes);</span></a>
<a name="108"><span class="lineNum">     108 </span>            : </a>
<a name="109"><span class="lineNum">     109 </span>            :         /* Provide the sys driver to bootloader */</a>
<a name="110"><span class="lineNum">     110 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_36,</span></a>
<a name="111"><span class="lineNum">     111 </span>            :                (uint32_t)(psp-&gt;fw_pri_mc_addr &gt;&gt; 20));</a>
<a name="112"><span class="lineNum">     112 </span><span class="lineNoCov">          0 :         psp_gfxdrv_command_reg = PSP_BL__LOAD_SYSDRV;</span></a>
<a name="113"><span class="lineNum">     113 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_35,</span></a>
<a name="114"><span class="lineNum">     114 </span>            :                psp_gfxdrv_command_reg);</a>
<a name="115"><span class="lineNum">     115 </span>            : </a>
<a name="116"><span class="lineNum">     116 </span>            :         /* there might be handshake issue with hardware which needs delay */</a>
<a name="117"><span class="lineNum">     117 </span><span class="lineNoCov">          0 :         mdelay(20);</span></a>
<a name="118"><span class="lineNum">     118 </span>            : </a>
<a name="119"><span class="lineNum">     119 </span><span class="lineNoCov">          0 :         ret = psp_wait_for(psp, SOC15_REG_OFFSET(MP0, 0, mmMP0_SMN_C2PMSG_35),</span></a>
<a name="120"><span class="lineNum">     120 </span>            :                            0x80000000, 0x80000000, false);</a>
<a name="121"><span class="lineNum">     121 </span>            : </a>
<a name="122"><span class="lineNum">     122 </span><span class="lineNoCov">          0 :         return ret;</span></a>
<a name="123"><span class="lineNum">     123 </span>            : }</a>
<a name="124"><span class="lineNum">     124 </span>            : </a>
<a name="125"><span class="lineNum">     125 </span><span class="lineNoCov">          0 : static int psp_v3_1_bootloader_load_sos(struct psp_context *psp)</span></a>
<a name="126"><span class="lineNum">     126 </span>            : {</a>
<a name="127"><span class="lineNum">     127 </span>            :         int ret;</a>
<a name="128"><span class="lineNum">     128 </span><span class="lineNoCov">          0 :         unsigned int psp_gfxdrv_command_reg = 0;</span></a>
<a name="129"><span class="lineNum">     129 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = psp-&gt;adev;</span></a>
<a name="130"><span class="lineNum">     130 </span>            :         uint32_t sol_reg;</a>
<a name="131"><span class="lineNum">     131 </span>            : </a>
<a name="132"><span class="lineNum">     132 </span>            :         /* Check sOS sign of life register to confirm sys driver and sOS</a>
<a name="133"><span class="lineNum">     133 </span>            :          * are already been loaded.</a>
<a name="134"><span class="lineNum">     134 </span>            :          */</a>
<a name="135"><span class="lineNum">     135 </span><span class="lineNoCov">          0 :         sol_reg = RREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_81);</span></a>
<a name="136"><span class="lineNum">     136 </span><span class="lineNoCov">          0 :         if (sol_reg)</span></a>
<a name="137"><span class="lineNum">     137 </span>            :                 return 0;</a>
<a name="138"><span class="lineNum">     138 </span>            : </a>
<a name="139"><span class="lineNum">     139 </span>            :         /* Wait for bootloader to signify that is ready having bit 31 of C2PMSG_35 set to 1 */</a>
<a name="140"><span class="lineNum">     140 </span><span class="lineNoCov">          0 :         ret = psp_wait_for(psp, SOC15_REG_OFFSET(MP0, 0, mmMP0_SMN_C2PMSG_35),</span></a>
<a name="141"><span class="lineNum">     141 </span>            :                            0x80000000, 0x80000000, false);</a>
<a name="142"><span class="lineNum">     142 </span><span class="lineNoCov">          0 :         if (ret)</span></a>
<a name="143"><span class="lineNum">     143 </span>            :                 return ret;</a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span>            :         /* Copy Secure OS binary to PSP memory */</a>
<a name="146"><span class="lineNum">     146 </span><span class="lineNoCov">          0 :         psp_copy_fw(psp, psp-&gt;sos.start_addr, psp-&gt;sos.size_bytes);</span></a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span>            :         /* Provide the PSP secure OS to bootloader */</a>
<a name="149"><span class="lineNum">     149 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_36,</span></a>
<a name="150"><span class="lineNum">     150 </span>            :                (uint32_t)(psp-&gt;fw_pri_mc_addr &gt;&gt; 20));</a>
<a name="151"><span class="lineNum">     151 </span><span class="lineNoCov">          0 :         psp_gfxdrv_command_reg = PSP_BL__LOAD_SOSDRV;</span></a>
<a name="152"><span class="lineNum">     152 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_35,</span></a>
<a name="153"><span class="lineNum">     153 </span>            :                psp_gfxdrv_command_reg);</a>
<a name="154"><span class="lineNum">     154 </span>            : </a>
<a name="155"><span class="lineNum">     155 </span>            :         /* there might be handshake issue with hardware which needs delay */</a>
<a name="156"><span class="lineNum">     156 </span><span class="lineNoCov">          0 :         mdelay(20);</span></a>
<a name="157"><span class="lineNum">     157 </span><span class="lineNoCov">          0 :         ret = psp_wait_for(psp, SOC15_REG_OFFSET(MP0, 0, mmMP0_SMN_C2PMSG_81),</span></a>
<a name="158"><span class="lineNum">     158 </span><span class="lineNoCov">          0 :                            RREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_81),</span></a>
<a name="159"><span class="lineNum">     159 </span>            :                            0, true);</a>
<a name="160"><span class="lineNum">     160 </span><span class="lineNoCov">          0 :         return ret;</span></a>
<a name="161"><span class="lineNum">     161 </span>            : }</a>
<a name="162"><span class="lineNum">     162 </span>            : </a>
<a name="163"><span class="lineNum">     163 </span><span class="lineNoCov">          0 : static int psp_v3_1_ring_init(struct psp_context *psp,</span></a>
<a name="164"><span class="lineNum">     164 </span>            :                               enum psp_ring_type ring_type)</a>
<a name="165"><span class="lineNum">     165 </span>            : {</a>
<a name="166"><span class="lineNum">     166 </span><span class="lineNoCov">          0 :         int ret = 0;</span></a>
<a name="167"><span class="lineNum">     167 </span>            :         struct psp_ring *ring;</a>
<a name="168"><span class="lineNum">     168 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = psp-&gt;adev;</span></a>
<a name="169"><span class="lineNum">     169 </span>            : </a>
<a name="170"><span class="lineNum">     170 </span><span class="lineNoCov">          0 :         ring = &amp;psp-&gt;km_ring;</span></a>
<a name="171"><span class="lineNum">     171 </span>            : </a>
<a name="172"><span class="lineNum">     172 </span><span class="lineNoCov">          0 :         ring-&gt;ring_type = ring_type;</span></a>
<a name="173"><span class="lineNum">     173 </span>            : </a>
<a name="174"><span class="lineNum">     174 </span>            :         /* allocate 4k Page of Local Frame Buffer memory for ring */</a>
<a name="175"><span class="lineNum">     175 </span><span class="lineNoCov">          0 :         ring-&gt;ring_size = 0x1000;</span></a>
<a name="176"><span class="lineNum">     176 </span><span class="lineNoCov">          0 :         ret = amdgpu_bo_create_kernel(adev, ring-&gt;ring_size, PAGE_SIZE,</span></a>
<a name="177"><span class="lineNum">     177 </span>            :                                       AMDGPU_GEM_DOMAIN_VRAM,</a>
<a name="178"><span class="lineNum">     178 </span>            :                                       &amp;adev-&gt;firmware.rbuf,</a>
<a name="179"><span class="lineNum">     179 </span><span class="lineNoCov">          0 :                                       &amp;ring-&gt;ring_mem_mc_addr,</span></a>
<a name="180"><span class="lineNum">     180 </span><span class="lineNoCov">          0 :                                       (void **)&amp;ring-&gt;ring_mem);</span></a>
<a name="181"><span class="lineNum">     181 </span><span class="lineNoCov">          0 :         if (ret) {</span></a>
<a name="182"><span class="lineNum">     182 </span><span class="lineNoCov">          0 :                 ring-&gt;ring_size = 0;</span></a>
<a name="183"><span class="lineNum">     183 </span><span class="lineNoCov">          0 :                 return ret;</span></a>
<a name="184"><span class="lineNum">     184 </span>            :         }</a>
<a name="185"><span class="lineNum">     185 </span>            : </a>
<a name="186"><span class="lineNum">     186 </span>            :         return 0;</a>
<a name="187"><span class="lineNum">     187 </span>            : }</a>
<a name="188"><span class="lineNum">     188 </span>            : </a>
<a name="189"><span class="lineNum">     189 </span><span class="lineNoCov">          0 : static void psp_v3_1_reroute_ih(struct psp_context *psp)</span></a>
<a name="190"><span class="lineNum">     190 </span>            : {</a>
<a name="191"><span class="lineNum">     191 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = psp-&gt;adev;</span></a>
<a name="192"><span class="lineNum">     192 </span>            :         uint32_t tmp;</a>
<a name="193"><span class="lineNum">     193 </span>            : </a>
<a name="194"><span class="lineNum">     194 </span>            :         /* Change IH ring for VMC */</a>
<a name="195"><span class="lineNum">     195 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(0, IH_CLIENT_CFG_DATA, CREDIT_RETURN_ADDR, 0x1244b);</span></a>
<a name="196"><span class="lineNum">     196 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, IH_CLIENT_CFG_DATA, CLIENT_TYPE, 1);</span></a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, IH_CLIENT_CFG_DATA, RING_ID, 1);</span></a>
<a name="198"><span class="lineNum">     198 </span>            : </a>
<a name="199"><span class="lineNum">     199 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_69, 3);</span></a>
<a name="200"><span class="lineNum">     200 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_70, tmp);</span></a>
<a name="201"><span class="lineNum">     201 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_64, GFX_CTRL_CMD_ID_GBR_IH_SET);</span></a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span><span class="lineNoCov">          0 :         mdelay(20);</span></a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 :         psp_wait_for(psp, SOC15_REG_OFFSET(MP0, 0, mmMP0_SMN_C2PMSG_64),</span></a>
<a name="205"><span class="lineNum">     205 </span>            :                      0x80000000, 0x8000FFFF, false);</a>
<a name="206"><span class="lineNum">     206 </span>            : </a>
<a name="207"><span class="lineNum">     207 </span>            :         /* Change IH ring for UMC */</a>
<a name="208"><span class="lineNum">     208 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(0, IH_CLIENT_CFG_DATA, CREDIT_RETURN_ADDR, 0x1216b);</span></a>
<a name="209"><span class="lineNum">     209 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, IH_CLIENT_CFG_DATA, RING_ID, 1);</span></a>
<a name="210"><span class="lineNum">     210 </span>            : </a>
<a name="211"><span class="lineNum">     211 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_69, 4);</span></a>
<a name="212"><span class="lineNum">     212 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_70, tmp);</span></a>
<a name="213"><span class="lineNum">     213 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_64, GFX_CTRL_CMD_ID_GBR_IH_SET);</span></a>
<a name="214"><span class="lineNum">     214 </span>            : </a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :         mdelay(20);</span></a>
<a name="216"><span class="lineNum">     216 </span><span class="lineNoCov">          0 :         psp_wait_for(psp, SOC15_REG_OFFSET(MP0, 0, mmMP0_SMN_C2PMSG_64),</span></a>
<a name="217"><span class="lineNum">     217 </span>            :                      0x80000000, 0x8000FFFF, false);</a>
<a name="218"><span class="lineNum">     218 </span><span class="lineNoCov">          0 : }</span></a>
<a name="219"><span class="lineNum">     219 </span>            : </a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 : static int psp_v3_1_ring_create(struct psp_context *psp,</span></a>
<a name="221"><span class="lineNum">     221 </span>            :                                 enum psp_ring_type ring_type)</a>
<a name="222"><span class="lineNum">     222 </span>            : {</a>
<a name="223"><span class="lineNum">     223 </span><span class="lineNoCov">          0 :         int ret = 0;</span></a>
<a name="224"><span class="lineNum">     224 </span><span class="lineNoCov">          0 :         unsigned int psp_ring_reg = 0;</span></a>
<a name="225"><span class="lineNum">     225 </span><span class="lineNoCov">          0 :         struct psp_ring *ring = &amp;psp-&gt;km_ring;</span></a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = psp-&gt;adev;</span></a>
<a name="227"><span class="lineNum">     227 </span>            : </a>
<a name="228"><span class="lineNum">     228 </span><span class="lineNoCov">          0 :         psp_v3_1_reroute_ih(psp);</span></a>
<a name="229"><span class="lineNum">     229 </span>            : </a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev)) {</span></a>
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 :                 ring-&gt;ring_wptr = 0;</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 :                 ret = psp_v3_1_ring_stop(psp, ring_type);</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineNoCov">          0 :                 if (ret) {</span></a>
<a name="234"><span class="lineNum">     234 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;psp_v3_1_ring_stop_sriov failed!\n&quot;);</span></a>
<a name="235"><span class="lineNum">     235 </span><span class="lineNoCov">          0 :                         return ret;</span></a>
<a name="236"><span class="lineNum">     236 </span>            :                 }</a>
<a name="237"><span class="lineNum">     237 </span>            : </a>
<a name="238"><span class="lineNum">     238 </span>            :                 /* Write low address of the ring to C2PMSG_102 */</a>
<a name="239"><span class="lineNum">     239 </span><span class="lineNoCov">          0 :                 psp_ring_reg = lower_32_bits(ring-&gt;ring_mem_mc_addr);</span></a>
<a name="240"><span class="lineNum">     240 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_102, psp_ring_reg);</span></a>
<a name="241"><span class="lineNum">     241 </span>            :                 /* Write high address of the ring to C2PMSG_103 */</a>
<a name="242"><span class="lineNum">     242 </span><span class="lineNoCov">          0 :                 psp_ring_reg = upper_32_bits(ring-&gt;ring_mem_mc_addr);</span></a>
<a name="243"><span class="lineNum">     243 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_103, psp_ring_reg);</span></a>
<a name="244"><span class="lineNum">     244 </span>            :                 /* No size initialization for sriov  */</a>
<a name="245"><span class="lineNum">     245 </span>            :                 /* Write the ring initialization command to C2PMSG_101 */</a>
<a name="246"><span class="lineNum">     246 </span><span class="lineNoCov">          0 :                 psp_ring_reg = ring_type;</span></a>
<a name="247"><span class="lineNum">     247 </span><span class="lineNoCov">          0 :                 psp_ring_reg = psp_ring_reg &lt;&lt; 16;</span></a>
<a name="248"><span class="lineNum">     248 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_101, psp_ring_reg);</span></a>
<a name="249"><span class="lineNum">     249 </span>            : </a>
<a name="250"><span class="lineNum">     250 </span>            :                 /* there might be hardware handshake issue which needs delay */</a>
<a name="251"><span class="lineNum">     251 </span><span class="lineNoCov">          0 :                 mdelay(20);</span></a>
<a name="252"><span class="lineNum">     252 </span>            : </a>
<a name="253"><span class="lineNum">     253 </span>            :                 /* Wait for response flag (bit 31) in C2PMSG_101 */</a>
<a name="254"><span class="lineNum">     254 </span><span class="lineNoCov">          0 :                 ret = psp_wait_for(psp, SOC15_REG_OFFSET(MP0, 0,</span></a>
<a name="255"><span class="lineNum">     255 </span>            :                                         mmMP0_SMN_C2PMSG_101), 0x80000000,</a>
<a name="256"><span class="lineNum">     256 </span>            :                                         0x8000FFFF, false);</a>
<a name="257"><span class="lineNum">     257 </span>            :         } else {</a>
<a name="258"><span class="lineNum">     258 </span>            : </a>
<a name="259"><span class="lineNum">     259 </span>            :                 /* Write low address of the ring to C2PMSG_69 */</a>
<a name="260"><span class="lineNum">     260 </span><span class="lineNoCov">          0 :                 psp_ring_reg = lower_32_bits(ring-&gt;ring_mem_mc_addr);</span></a>
<a name="261"><span class="lineNum">     261 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_69, psp_ring_reg);</span></a>
<a name="262"><span class="lineNum">     262 </span>            :                 /* Write high address of the ring to C2PMSG_70 */</a>
<a name="263"><span class="lineNum">     263 </span><span class="lineNoCov">          0 :                 psp_ring_reg = upper_32_bits(ring-&gt;ring_mem_mc_addr);</span></a>
<a name="264"><span class="lineNum">     264 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_70, psp_ring_reg);</span></a>
<a name="265"><span class="lineNum">     265 </span>            :                 /* Write size of ring to C2PMSG_71 */</a>
<a name="266"><span class="lineNum">     266 </span><span class="lineNoCov">          0 :                 psp_ring_reg = ring-&gt;ring_size;</span></a>
<a name="267"><span class="lineNum">     267 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_71, psp_ring_reg);</span></a>
<a name="268"><span class="lineNum">     268 </span>            :                 /* Write the ring initialization command to C2PMSG_64 */</a>
<a name="269"><span class="lineNum">     269 </span><span class="lineNoCov">          0 :                 psp_ring_reg = ring_type;</span></a>
<a name="270"><span class="lineNum">     270 </span><span class="lineNoCov">          0 :                 psp_ring_reg = psp_ring_reg &lt;&lt; 16;</span></a>
<a name="271"><span class="lineNum">     271 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_64, psp_ring_reg);</span></a>
<a name="272"><span class="lineNum">     272 </span>            : </a>
<a name="273"><span class="lineNum">     273 </span>            :                 /* there might be hardware handshake issue which needs delay */</a>
<a name="274"><span class="lineNum">     274 </span><span class="lineNoCov">          0 :                 mdelay(20);</span></a>
<a name="275"><span class="lineNum">     275 </span>            : </a>
<a name="276"><span class="lineNum">     276 </span>            :                 /* Wait for response flag (bit 31) in C2PMSG_64 */</a>
<a name="277"><span class="lineNum">     277 </span><span class="lineNoCov">          0 :                 ret = psp_wait_for(psp, SOC15_REG_OFFSET(MP0, 0,</span></a>
<a name="278"><span class="lineNum">     278 </span>            :                                         mmMP0_SMN_C2PMSG_64), 0x80000000,</a>
<a name="279"><span class="lineNum">     279 </span>            :                                         0x8000FFFF, false);</a>
<a name="280"><span class="lineNum">     280 </span>            : </a>
<a name="281"><span class="lineNum">     281 </span>            :         }</a>
<a name="282"><span class="lineNum">     282 </span>            :         return ret;</a>
<a name="283"><span class="lineNum">     283 </span>            : }</a>
<a name="284"><span class="lineNum">     284 </span>            : </a>
<a name="285"><span class="lineNum">     285 </span><span class="lineNoCov">          0 : static int psp_v3_1_ring_stop(struct psp_context *psp,</span></a>
<a name="286"><span class="lineNum">     286 </span>            :                               enum psp_ring_type ring_type)</a>
<a name="287"><span class="lineNum">     287 </span>            : {</a>
<a name="288"><span class="lineNum">     288 </span><span class="lineNoCov">          0 :         int ret = 0;</span></a>
<a name="289"><span class="lineNum">     289 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = psp-&gt;adev;</span></a>
<a name="290"><span class="lineNum">     290 </span>            : </a>
<a name="291"><span class="lineNum">     291 </span>            :         /* Write the ring destroy command*/</a>
<a name="292"><span class="lineNum">     292 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="293"><span class="lineNum">     293 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_101,</span></a>
<a name="294"><span class="lineNum">     294 </span>            :                                      GFX_CTRL_CMD_ID_DESTROY_GPCOM_RING);</a>
<a name="295"><span class="lineNum">     295 </span>            :         else</a>
<a name="296"><span class="lineNum">     296 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_64,</span></a>
<a name="297"><span class="lineNum">     297 </span>            :                                      GFX_CTRL_CMD_ID_DESTROY_RINGS);</a>
<a name="298"><span class="lineNum">     298 </span>            : </a>
<a name="299"><span class="lineNum">     299 </span>            :         /* there might be handshake issue with hardware which needs delay */</a>
<a name="300"><span class="lineNum">     300 </span><span class="lineNoCov">          0 :         mdelay(20);</span></a>
<a name="301"><span class="lineNum">     301 </span>            : </a>
<a name="302"><span class="lineNum">     302 </span>            :         /* Wait for response flag (bit 31) */</a>
<a name="303"><span class="lineNum">     303 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="304"><span class="lineNum">     304 </span><span class="lineNoCov">          0 :                 ret = psp_wait_for(psp, SOC15_REG_OFFSET(MP0, 0, mmMP0_SMN_C2PMSG_101),</span></a>
<a name="305"><span class="lineNum">     305 </span>            :                                    0x80000000, 0x80000000, false);</a>
<a name="306"><span class="lineNum">     306 </span>            :         else</a>
<a name="307"><span class="lineNum">     307 </span><span class="lineNoCov">          0 :                 ret = psp_wait_for(psp, SOC15_REG_OFFSET(MP0, 0, mmMP0_SMN_C2PMSG_64),</span></a>
<a name="308"><span class="lineNum">     308 </span>            :                                    0x80000000, 0x80000000, false);</a>
<a name="309"><span class="lineNum">     309 </span>            : </a>
<a name="310"><span class="lineNum">     310 </span><span class="lineNoCov">          0 :         return ret;</span></a>
<a name="311"><span class="lineNum">     311 </span>            : }</a>
<a name="312"><span class="lineNum">     312 </span>            : </a>
<a name="313"><span class="lineNum">     313 </span><span class="lineNoCov">          0 : static int psp_v3_1_ring_destroy(struct psp_context *psp,</span></a>
<a name="314"><span class="lineNum">     314 </span>            :                                  enum psp_ring_type ring_type)</a>
<a name="315"><span class="lineNum">     315 </span>            : {</a>
<a name="316"><span class="lineNum">     316 </span><span class="lineNoCov">          0 :         int ret = 0;</span></a>
<a name="317"><span class="lineNum">     317 </span><span class="lineNoCov">          0 :         struct psp_ring *ring = &amp;psp-&gt;km_ring;</span></a>
<a name="318"><span class="lineNum">     318 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = psp-&gt;adev;</span></a>
<a name="319"><span class="lineNum">     319 </span>            : </a>
<a name="320"><span class="lineNum">     320 </span><span class="lineNoCov">          0 :         ret = psp_v3_1_ring_stop(psp, ring_type);</span></a>
<a name="321"><span class="lineNum">     321 </span><span class="lineNoCov">          0 :         if (ret)</span></a>
<a name="322"><span class="lineNum">     322 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Fail to stop psp ring\n&quot;);</span></a>
<a name="323"><span class="lineNum">     323 </span>            : </a>
<a name="324"><span class="lineNum">     324 </span><span class="lineNoCov">          0 :         amdgpu_bo_free_kernel(&amp;adev-&gt;firmware.rbuf,</span></a>
<a name="325"><span class="lineNum">     325 </span><span class="lineNoCov">          0 :                               &amp;ring-&gt;ring_mem_mc_addr,</span></a>
<a name="326"><span class="lineNum">     326 </span><span class="lineNoCov">          0 :                               (void **)&amp;ring-&gt;ring_mem);</span></a>
<a name="327"><span class="lineNum">     327 </span>            : </a>
<a name="328"><span class="lineNum">     328 </span><span class="lineNoCov">          0 :         return ret;</span></a>
<a name="329"><span class="lineNum">     329 </span>            : }</a>
<a name="330"><span class="lineNum">     330 </span>            : </a>
<a name="331"><span class="lineNum">     331 </span><span class="lineNoCov">          0 : static bool psp_v3_1_smu_reload_quirk(struct psp_context *psp)</span></a>
<a name="332"><span class="lineNum">     332 </span>            : {</a>
<a name="333"><span class="lineNum">     333 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = psp-&gt;adev;</span></a>
<a name="334"><span class="lineNum">     334 </span>            :         uint32_t reg;</a>
<a name="335"><span class="lineNum">     335 </span>            : </a>
<a name="336"><span class="lineNum">     336 </span><span class="lineNoCov">          0 :         reg = RREG32_PCIE(smnMP1_FIRMWARE_FLAGS | 0x03b00000);</span></a>
<a name="337"><span class="lineNum">     337 </span><span class="lineNoCov">          0 :         return (reg &amp; MP1_FIRMWARE_FLAGS__INTERRUPTS_ENABLED_MASK) ? true : false;</span></a>
<a name="338"><span class="lineNum">     338 </span>            : }</a>
<a name="339"><span class="lineNum">     339 </span>            : </a>
<a name="340"><span class="lineNum">     340 </span><span class="lineNoCov">          0 : static int psp_v3_1_mode1_reset(struct psp_context *psp)</span></a>
<a name="341"><span class="lineNum">     341 </span>            : {</a>
<a name="342"><span class="lineNum">     342 </span>            :         int ret;</a>
<a name="343"><span class="lineNum">     343 </span>            :         uint32_t offset;</a>
<a name="344"><span class="lineNum">     344 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = psp-&gt;adev;</span></a>
<a name="345"><span class="lineNum">     345 </span>            : </a>
<a name="346"><span class="lineNum">     346 </span><span class="lineNoCov">          0 :         offset = SOC15_REG_OFFSET(MP0, 0, mmMP0_SMN_C2PMSG_64);</span></a>
<a name="347"><span class="lineNum">     347 </span>            : </a>
<a name="348"><span class="lineNum">     348 </span><span class="lineNoCov">          0 :         ret = psp_wait_for(psp, offset, 0x80000000, 0x8000FFFF, false);</span></a>
<a name="349"><span class="lineNum">     349 </span>            : </a>
<a name="350"><span class="lineNum">     350 </span><span class="lineNoCov">          0 :         if (ret) {</span></a>
<a name="351"><span class="lineNum">     351 </span><span class="lineNoCov">          0 :                 DRM_INFO(&quot;psp is not working correctly before mode1 reset!\n&quot;);</span></a>
<a name="352"><span class="lineNum">     352 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span></a>
<a name="353"><span class="lineNum">     353 </span>            :         }</a>
<a name="354"><span class="lineNum">     354 </span>            : </a>
<a name="355"><span class="lineNum">     355 </span>            :         /*send the mode 1 reset command*/</a>
<a name="356"><span class="lineNum">     356 </span><span class="lineNoCov">          0 :         WREG32(offset, GFX_CTRL_CMD_ID_MODE1_RST);</span></a>
<a name="357"><span class="lineNum">     357 </span>            : </a>
<a name="358"><span class="lineNum">     358 </span><span class="lineNoCov">          0 :         msleep(500);</span></a>
<a name="359"><span class="lineNum">     359 </span>            : </a>
<a name="360"><span class="lineNum">     360 </span><span class="lineNoCov">          0 :         offset = SOC15_REG_OFFSET(MP0, 0, mmMP0_SMN_C2PMSG_33);</span></a>
<a name="361"><span class="lineNum">     361 </span>            : </a>
<a name="362"><span class="lineNum">     362 </span><span class="lineNoCov">          0 :         ret = psp_wait_for(psp, offset, 0x80000000, 0x80000000, false);</span></a>
<a name="363"><span class="lineNum">     363 </span>            : </a>
<a name="364"><span class="lineNum">     364 </span><span class="lineNoCov">          0 :         if (ret) {</span></a>
<a name="365"><span class="lineNum">     365 </span><span class="lineNoCov">          0 :                 DRM_INFO(&quot;psp mode 1 reset failed!\n&quot;);</span></a>
<a name="366"><span class="lineNum">     366 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span></a>
<a name="367"><span class="lineNum">     367 </span>            :         }</a>
<a name="368"><span class="lineNum">     368 </span>            : </a>
<a name="369"><span class="lineNum">     369 </span><span class="lineNoCov">          0 :         DRM_INFO(&quot;psp mode1 reset succeed \n&quot;);</span></a>
<a name="370"><span class="lineNum">     370 </span>            : </a>
<a name="371"><span class="lineNum">     371 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="372"><span class="lineNum">     372 </span>            : }</a>
<a name="373"><span class="lineNum">     373 </span>            : </a>
<a name="374"><span class="lineNum">     374 </span><span class="lineNoCov">          0 : static uint32_t psp_v3_1_ring_get_wptr(struct psp_context *psp)</span></a>
<a name="375"><span class="lineNum">     375 </span>            : {</a>
<a name="376"><span class="lineNum">     376 </span>            :         uint32_t data;</a>
<a name="377"><span class="lineNum">     377 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = psp-&gt;adev;</span></a>
<a name="378"><span class="lineNum">     378 </span>            : </a>
<a name="379"><span class="lineNum">     379 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="380"><span class="lineNum">     380 </span><span class="lineNoCov">          0 :                 data = psp-&gt;km_ring.ring_wptr;</span></a>
<a name="381"><span class="lineNum">     381 </span>            :         else</a>
<a name="382"><span class="lineNum">     382 </span><span class="lineNoCov">          0 :                 data = RREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_67);</span></a>
<a name="383"><span class="lineNum">     383 </span><span class="lineNoCov">          0 :         return data;</span></a>
<a name="384"><span class="lineNum">     384 </span>            : }</a>
<a name="385"><span class="lineNum">     385 </span>            : </a>
<a name="386"><span class="lineNum">     386 </span><span class="lineNoCov">          0 : static void psp_v3_1_ring_set_wptr(struct psp_context *psp, uint32_t value)</span></a>
<a name="387"><span class="lineNum">     387 </span>            : {</a>
<a name="388"><span class="lineNum">     388 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = psp-&gt;adev;</span></a>
<a name="389"><span class="lineNum">     389 </span>            : </a>
<a name="390"><span class="lineNum">     390 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev)) {</span></a>
<a name="391"><span class="lineNum">     391 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_102, value);</span></a>
<a name="392"><span class="lineNum">     392 </span>            :                 /* send interrupt to PSP for SRIOV ring write pointer update */</a>
<a name="393"><span class="lineNum">     393 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_101,</span></a>
<a name="394"><span class="lineNum">     394 </span>            :                         GFX_CTRL_CMD_ID_CONSUME_CMD);</a>
<a name="395"><span class="lineNum">     395 </span><span class="lineNoCov">          0 :                 psp-&gt;km_ring.ring_wptr = value;</span></a>
<a name="396"><span class="lineNum">     396 </span>            :         } else</a>
<a name="397"><span class="lineNum">     397 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_67, value);</span></a>
<a name="398"><span class="lineNum">     398 </span><span class="lineNoCov">          0 : }</span></a>
<a name="399"><span class="lineNum">     399 </span>            : </a>
<a name="400"><span class="lineNum">     400 </span>            : static const struct psp_funcs psp_v3_1_funcs = {</a>
<a name="401"><span class="lineNum">     401 </span>            :         .init_microcode = psp_v3_1_init_microcode,</a>
<a name="402"><span class="lineNum">     402 </span>            :         .bootloader_load_sysdrv = psp_v3_1_bootloader_load_sysdrv,</a>
<a name="403"><span class="lineNum">     403 </span>            :         .bootloader_load_sos = psp_v3_1_bootloader_load_sos,</a>
<a name="404"><span class="lineNum">     404 </span>            :         .ring_init = psp_v3_1_ring_init,</a>
<a name="405"><span class="lineNum">     405 </span>            :         .ring_create = psp_v3_1_ring_create,</a>
<a name="406"><span class="lineNum">     406 </span>            :         .ring_stop = psp_v3_1_ring_stop,</a>
<a name="407"><span class="lineNum">     407 </span>            :         .ring_destroy = psp_v3_1_ring_destroy,</a>
<a name="408"><span class="lineNum">     408 </span>            :         .smu_reload_quirk = psp_v3_1_smu_reload_quirk,</a>
<a name="409"><span class="lineNum">     409 </span>            :         .mode1_reset = psp_v3_1_mode1_reset,</a>
<a name="410"><span class="lineNum">     410 </span>            :         .ring_get_wptr = psp_v3_1_ring_get_wptr,</a>
<a name="411"><span class="lineNum">     411 </span>            :         .ring_set_wptr = psp_v3_1_ring_set_wptr,</a>
<a name="412"><span class="lineNum">     412 </span>            : };</a>
<a name="413"><span class="lineNum">     413 </span>            : </a>
<a name="414"><span class="lineNum">     414 </span><span class="lineNoCov">          0 : void psp_v3_1_set_psp_funcs(struct psp_context *psp)</span></a>
<a name="415"><span class="lineNum">     415 </span>            : {</a>
<a name="416"><span class="lineNum">     416 </span><span class="lineNoCov">          0 :         psp-&gt;funcs = &amp;psp_v3_1_funcs;</span></a>
<a name="417"><span class="lineNum">     417 </span><span class="lineNoCov">          0 : }</span></a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
