
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ff_n40C_1v95 Corner ===================================

Startpoint: div_i[2] (input port clocked by clk)
Endpoint: div_ready_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     4    0.008868    0.014599    0.008569    1.008569 v div_i[2] (in)
                                                         div_i[2] (net)
                      0.014599    0.000000    1.008569 v _182_/A (sky130_fd_sc_hd__or2_2)
     1    0.002245    0.035245    0.161058    1.169627 v _182_/X (sky130_fd_sc_hd__or2_2)
                                                         _035_ (net)
                      0.035245    0.000000    1.169627 v _186_/A1 (sky130_fd_sc_hd__a221o_2)
     1    0.001415    0.028207    0.173233    1.342860 v _186_/X (sky130_fd_sc_hd__a221o_2)
                                                         _039_ (net)
                      0.028207    0.000000    1.342860 v _194_/A (sky130_fd_sc_hd__or4_2)
     2    0.006422    0.075797    0.384225    1.727085 v _194_/X (sky130_fd_sc_hd__or4_2)
                                                         _047_ (net)
                      0.075797    0.000000    1.727085 v _196_/A (sky130_fd_sc_hd__nor2_2)
     1    0.002528    0.044894    0.076778    1.803863 ^ _196_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _049_ (net)
                      0.044894    0.000000    1.803863 ^ _197_/A3 (sky130_fd_sc_hd__a31o_2)
     1    0.033442    0.151375    0.176372    1.980235 ^ _197_/X (sky130_fd_sc_hd__a31o_2)
                                                         div_ready_o (net)
                      0.151375    0.000000    1.980235 ^ div_ready_o (out)
                                              1.980235   data arrival time

                      0.000000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.980235   data arrival time
---------------------------------------------------------------------------------------------
                                              1.769765   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ff_n40C_1v95 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ff_n40C_1v95 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clk_i                                    10     24    -14 (VIOLATED)
rst_ni                                   10     24    -14 (VIOLATED)
_163_/Y                                  10     14     -4 (VIOLATED)
_289_/Q                                  10     12     -2 (VIOLATED)
_302_/Q                                  10     12     -2 (VIOLATED)
_297_/Q                                  10     11        (VIOLATED)
_298_/Q                                  10     11        (VIOLATED)
_301_/Q                                  10     11        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 182 unannotated drivers.
 clk_i
 div_i[0]
 div_i[1]
 div_i[2]
 div_i[3]
 div_i[4]
 div_i[5]
 div_i[6]
 div_i[7]
 div_valid_i
 en_i
 rst_ni
 test_mode_en_i
 _140_/Y
 _141_/Y
 _142_/Y
 _143_/X
 _144_/Y
 _145_/X
 _146_/X
 _147_/Y
 _148_/X
 _149_/X
 _150_/Y
 _151_/X
 _152_/X
 _153_/X
 _154_/Y
 _155_/X
 _156_/X
 _157_/X
 _158_/X
 _159_/Y
 _160_/Y
 _161_/X
 _162_/X
 _163_/Y
 _164_/Y
 _165_/X
 _166_/Y
 _167_/X
 _168_/Y
 _169_/X
 _170_/Y
 _171_/Y
 _172_/X
 _173_/Y
 _174_/X
 _175_/X
 _176_/X
 _177_/Y
 _178_/X
 _179_/Y
 _180_/Y
 _181_/X
 _182_/X
 _183_/Y
 _184_/X
 _185_/Y
 _186_/X
 _187_/X
 _188_/X
 _189_/X
 _190_/Y
 _191_/X
 _192_/Y
 _193_/X
 _194_/X
 _195_/Y
 _196_/Y
 _197_/X
 _198_/Y
 _199_/Y
 _200_/Y
 _201_/X
 _202_/Y
 _203_/X
 _204_/X
 _205_/X
 _206_/X
 _207_/X
 _208_/X
 _209_/X
 _210_/X
 _211_/Y
 _212_/X
 _213_/Y
 _214_/X
 _215_/X
 _216_/Y
 _217_/X
 _218_/X
 _219_/Y
 _220_/X
 _221_/X
 _222_/Y
 _223_/Y
 _224_/Y
 _225_/X
 _226_/X
 _227_/Y
 _228_/Y
 _229_/X
 _230_/Y
 _231_/X
 _232_/Y
 _233_/X
 _234_/X
 _235_/X
 _236_/Y
 _237_/Y
 _238_/Y
 _239_/X
 _240_/Y
 _241_/Y
 _242_/X
 _243_/X
 _244_/X
 _245_/X
 _246_/X
 _247_/Y
 _248_/Y
 _249_/X
 _250_/Y
 _251_/X
 _252_/Y
 _253_/X
 _254_/X
 _255_/Y
 _256_/X
 _257_/X
 _258_/Y
 _259_/X
 _260_/X
 _261_/Y
 _262_/X
 _263_/X
 _264_/X
 _265_/Y
 _266_/X
 _267_/X
 _268_/Y
 _269_/X
 _270_/X
 _271_/Y
 _272_/X
 _273_/Y
 _274_/X
 _275_/X
 _276_/X
 _277_/X
 _278_/X
 _279_/X
 _280_/X
 _281_/X
 _282_/X
 _283_/X
 _284_/Q
 _285_/Q
 _286_/Q
 _287_/Q
 _288_/Q
 _289_/Q
 _290_/Q
 _291_/Q
 _292_/Q
 _293_/Q
 _294_/Q
 _295_/Q
 _296_/Q
 _297_/Q
 _298_/Q
 _299_/Q
 _300_/Q
 _301_/Q
 _302_/Q
 _303_/Q
 _304_/Q
 _305_/Q
 _306_/Q
 _307_/Q
 _308_/Q
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 8
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 25 unclocked register/latch pins.
  _284_/CLK
  _285_/CLK
  _286_/CLK
  _287_/CLK
  _288_/CLK
  _289_/CLK
  _290_/CLK
  _291_/CLK
  _292_/CLK
  _293_/CLK
  _294_/CLK
  _295_/CLK
  _296_/CLK
  _297_/CLK
  _298_/CLK
  _299_/CLK
  _300_/CLK
  _301_/CLK
  _302_/CLK
  _303_/CLK
  _304_/CLK
  _305_/CLK
  _306_/CLK
  _307_/CLK
  _308_/GATE
Warning: There are 33 unconstrained endpoints.
  cycl_count_o[0]
  cycl_count_o[1]
  cycl_count_o[2]
  cycl_count_o[3]
  cycl_count_o[4]
  cycl_count_o[5]
  cycl_count_o[6]
  cycl_count_o[7]
  _284_/D
  _285_/D
  _286_/D
  _287_/D
  _288_/D
  _289_/D
  _290_/D
  _291_/D
  _292_/D
  _293_/D
  _294_/D
  _295_/D
  _296_/D
  _297_/D
  _298_/D
  _299_/D
  _300_/D
  _301_/D
  _302_/D
  _303_/D
  _304_/D
  _305_/D
  _306_/D
  _307_/D
  _308_/D
