#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jul 28 00:05:52 2023
# Process ID: 22512
# Current directory: E:/Courses/CPU/Pipeline/Pipeline.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: E:/Courses/CPU/Pipeline/Pipeline.runs/synth_1/top.vds
# Journal file: E:/Courses/CPU/Pipeline/Pipeline.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9344 
WARNING: [Synth 8-2507] parameter declaration becomes local in UART_Rx with formal parameter declaration list [E:/Courses/CPU/Pipeline/src/designs/external_devices/UART_Rx.v:23]
WARNING: [Synth 8-2507] parameter declaration becomes local in UART_Rx with formal parameter declaration list [E:/Courses/CPU/Pipeline/src/designs/external_devices/UART_Rx.v:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in UART_Rx with formal parameter declaration list [E:/Courses/CPU/Pipeline/src/designs/external_devices/UART_Rx.v:25]
WARNING: [Synth 8-2507] parameter declaration becomes local in UART_Rx with formal parameter declaration list [E:/Courses/CPU/Pipeline/src/designs/external_devices/UART_Rx.v:26]
WARNING: [Synth 8-2507] parameter declaration becomes local in UART_Rx with formal parameter declaration list [E:/Courses/CPU/Pipeline/src/designs/external_devices/UART_Rx.v:27]
WARNING: [Synth 8-2507] parameter declaration becomes local in UART_Tx with formal parameter declaration list [E:/Courses/CPU/Pipeline/src/designs/external_devices/UART_Tx.v:25]
WARNING: [Synth 8-2507] parameter declaration becomes local in UART_Tx with formal parameter declaration list [E:/Courses/CPU/Pipeline/src/designs/external_devices/UART_Tx.v:26]
WARNING: [Synth 8-2507] parameter declaration becomes local in UART_Tx with formal parameter declaration list [E:/Courses/CPU/Pipeline/src/designs/external_devices/UART_Tx.v:27]
WARNING: [Synth 8-2507] parameter declaration becomes local in UART_Tx with formal parameter declaration list [E:/Courses/CPU/Pipeline/src/designs/external_devices/UART_Tx.v:28]
WARNING: [Synth 8-2507] parameter declaration becomes local in UART_Tx with formal parameter declaration list [E:/Courses/CPU/Pipeline/src/designs/external_devices/UART_Tx.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 342.852 ; gain = 112.945
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [E:/Courses/CPU/Pipeline/src/designs/top.v:1]
INFO: [Synth 8-638] synthesizing module 'CPU' [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:1]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [E:/Courses/CPU/Pipeline/src/designs/cpu/ProgramCounter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [E:/Courses/CPU/Pipeline/src/designs/cpu/ProgramCounter.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:39]
INFO: [Synth 8-638] synthesizing module 'IF_ID_Reg' [E:/Courses/CPU/Pipeline/src/designs/cpu/pipeline_registers/IF_ID_Reg.v:3]
INFO: [Synth 8-256] done synthesizing module 'IF_ID_Reg' (2#1) [E:/Courses/CPU/Pipeline/src/designs/cpu/pipeline_registers/IF_ID_Reg.v:3]
INFO: [Synth 8-638] synthesizing module 'Control' [E:/Courses/CPU/Pipeline/src/designs/cpu/Control.v:1]
INFO: [Synth 8-256] done synthesizing module 'Control' (3#1) [E:/Courses/CPU/Pipeline/src/designs/cpu/Control.v:1]
INFO: [Synth 8-638] synthesizing module 'PCOnBreak' [E:/Courses/CPU/Pipeline/src/designs/cpu/PCOnBreak.v:3]
INFO: [Synth 8-256] done synthesizing module 'PCOnBreak' (4#1) [E:/Courses/CPU/Pipeline/src/designs/cpu/PCOnBreak.v:3]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [E:/Courses/CPU/Pipeline/src/designs/cpu/RegisterFile.v:1]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (5#1) [E:/Courses/CPU/Pipeline/src/designs/cpu/RegisterFile.v:1]
INFO: [Synth 8-638] synthesizing module 'ForwardControl' [E:/Courses/CPU/Pipeline/src/designs/cpu/ForwardControl.v:1]
INFO: [Synth 8-256] done synthesizing module 'ForwardControl' (6#1) [E:/Courses/CPU/Pipeline/src/designs/cpu/ForwardControl.v:1]
INFO: [Synth 8-638] synthesizing module 'HazardUnit' [E:/Courses/CPU/Pipeline/src/designs/cpu/HazardUnit.v:1]
INFO: [Synth 8-256] done synthesizing module 'HazardUnit' (7#1) [E:/Courses/CPU/Pipeline/src/designs/cpu/HazardUnit.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:147]
INFO: [Synth 8-638] synthesizing module 'ID_EX_Reg' [E:/Courses/CPU/Pipeline/src/designs/cpu/pipeline_registers/ID_EX_Reg.v:3]
INFO: [Synth 8-256] done synthesizing module 'ID_EX_Reg' (8#1) [E:/Courses/CPU/Pipeline/src/designs/cpu/pipeline_registers/ID_EX_Reg.v:3]
INFO: [Synth 8-638] synthesizing module 'ALUControl' [E:/Courses/CPU/Pipeline/src/designs/cpu/ALUControl.v:1]
	Parameter ALU_AND bound to: 5'b00000 
	Parameter ALU_OR bound to: 5'b00001 
	Parameter ALU_ADD bound to: 5'b00010 
	Parameter ALU_SUB bound to: 5'b00110 
	Parameter ALU_SLT bound to: 5'b00111 
	Parameter ALU_NOR bound to: 5'b01100 
	Parameter ALU_XOR bound to: 5'b01101 
	Parameter ALU_SLL bound to: 5'b10000 
	Parameter ALU_SRL bound to: 5'b11000 
	Parameter ALU_SRA bound to: 5'b11001 
INFO: [Synth 8-256] done synthesizing module 'ALUControl' (9#1) [E:/Courses/CPU/Pipeline/src/designs/cpu/ALUControl.v:1]
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/Courses/CPU/Pipeline/src/designs/cpu/ALU.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU' (10#1) [E:/Courses/CPU/Pipeline/src/designs/cpu/ALU.v:3]
INFO: [Synth 8-638] synthesizing module 'BranchTest' [E:/Courses/CPU/Pipeline/src/designs/cpu/BranchTest.v:1]
INFO: [Synth 8-256] done synthesizing module 'BranchTest' (11#1) [E:/Courses/CPU/Pipeline/src/designs/cpu/BranchTest.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:183]
INFO: [Synth 8-638] synthesizing module 'EX_MEM_Reg' [E:/Courses/CPU/Pipeline/src/designs/cpu/pipeline_registers/EX_MEM_Reg.v:3]
INFO: [Synth 8-256] done synthesizing module 'EX_MEM_Reg' (12#1) [E:/Courses/CPU/Pipeline/src/designs/cpu/pipeline_registers/EX_MEM_Reg.v:3]
INFO: [Synth 8-638] synthesizing module 'Bus' [E:/Courses/CPU/Pipeline/src/designs/cpu/Bus.v:1]
	Parameter IM_SIZE_BIT bound to: 10 - type: integer 
	Parameter DM_SIZE_BIT bound to: 10 - type: integer 
	Parameter MAX_SIZE_BIT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [E:/Courses/CPU/Pipeline/src/designs/cpu/InstructionMemory.v:1]
	Parameter RAM_SIZE_BIT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (13#1) [E:/Courses/CPU/Pipeline/src/designs/cpu/InstructionMemory.v:1]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [E:/Courses/CPU/Pipeline/src/designs/cpu/DataMemory.v:1]
	Parameter RAM_SIZE_BIT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (14#1) [E:/Courses/CPU/Pipeline/src/designs/cpu/DataMemory.v:1]
INFO: [Synth 8-638] synthesizing module 'UART' [E:/Courses/CPU/Pipeline/src/designs/external_devices/UART.v:1]
	Parameter CLKS_PER_BIT bound to: 16'b0010100010110001 
	Parameter IM_SIZE_BIT bound to: 10 - type: integer 
	Parameter DM_SIZE_BIT bound to: 10 - type: integer 
	Parameter MAX_SIZE_BIT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'UART_Rx' [E:/Courses/CPU/Pipeline/src/designs/external_devices/UART_Rx.v:14]
	Parameter CLKS_PER_BIT bound to: 16'b0010100010110001 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_RX_START_BIT bound to: 3'b001 
	Parameter s_RX_DATA_BITS bound to: 3'b010 
	Parameter s_RX_STOP_BIT bound to: 3'b011 
	Parameter s_CLEANUP bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'UART_Rx' (15#1) [E:/Courses/CPU/Pipeline/src/designs/external_devices/UART_Rx.v:14]
INFO: [Synth 8-638] synthesizing module 'UART_Tx' [E:/Courses/CPU/Pipeline/src/designs/external_devices/UART_Tx.v:14]
	Parameter CLKS_PER_BIT bound to: 16'b0010100010110001 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_TX_START_BIT bound to: 3'b001 
	Parameter s_TX_DATA_BITS bound to: 3'b010 
	Parameter s_TX_STOP_BIT bound to: 3'b011 
	Parameter s_CLEANUP bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'UART_Tx' (16#1) [E:/Courses/CPU/Pipeline/src/designs/external_devices/UART_Tx.v:14]
INFO: [Synth 8-256] done synthesizing module 'UART' (17#1) [E:/Courses/CPU/Pipeline/src/designs/external_devices/UART.v:1]
INFO: [Synth 8-638] synthesizing module 'Timer' [E:/Courses/CPU/Pipeline/src/designs/external_devices/Timer.v:1]
INFO: [Synth 8-256] done synthesizing module 'Timer' (18#1) [E:/Courses/CPU/Pipeline/src/designs/external_devices/Timer.v:1]
INFO: [Synth 8-638] synthesizing module 'LED' [E:/Courses/CPU/Pipeline/src/designs/external_devices/LED.v:1]
INFO: [Synth 8-256] done synthesizing module 'LED' (19#1) [E:/Courses/CPU/Pipeline/src/designs/external_devices/LED.v:1]
INFO: [Synth 8-638] synthesizing module 'SSD' [E:/Courses/CPU/Pipeline/src/designs/external_devices/SSD.v:1]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [E:/Courses/CPU/Pipeline/src/designs/cpu/clk_gen.v:1]
	Parameter CNT bound to: 16'b1100001101010000 
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (20#1) [E:/Courses/CPU/Pipeline/src/designs/cpu/clk_gen.v:1]
WARNING: [Synth 8-5788] Register mark_reg in module SSD is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Courses/CPU/Pipeline/src/designs/external_devices/SSD.v:39]
WARNING: [Synth 8-5788] Register dp_reg in module SSD is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Courses/CPU/Pipeline/src/designs/external_devices/SSD.v:13]
WARNING: [Synth 8-5788] Register read_ssd_reg in module SSD is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Courses/CPU/Pipeline/src/designs/external_devices/SSD.v:13]
INFO: [Synth 8-256] done synthesizing module 'SSD' (21#1) [E:/Courses/CPU/Pipeline/src/designs/external_devices/SSD.v:1]
INFO: [Synth 8-638] synthesizing module 'SysTick' [E:/Courses/CPU/Pipeline/src/designs/external_devices/SysTick.v:1]
INFO: [Synth 8-256] done synthesizing module 'SysTick' (22#1) [E:/Courses/CPU/Pipeline/src/designs/external_devices/SysTick.v:1]
WARNING: [Synth 8-3848] Net read_data_SSD in module/entity Bus does not have driver. [E:/Courses/CPU/Pipeline/src/designs/cpu/Bus.v:44]
INFO: [Synth 8-256] done synthesizing module 'Bus' (23#1) [E:/Courses/CPU/Pipeline/src/designs/cpu/Bus.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:206]
INFO: [Synth 8-638] synthesizing module 'MEM_WB_Reg' [E:/Courses/CPU/Pipeline/src/designs/cpu/pipeline_registers/MEM_WB_Reg.v:3]
WARNING: [Synth 8-6014] Unused sequential element MemToReg_reg was removed.  [E:/Courses/CPU/Pipeline/src/designs/cpu/pipeline_registers/MEM_WB_Reg.v:31]
INFO: [Synth 8-256] done synthesizing module 'MEM_WB_Reg' (24#1) [E:/Courses/CPU/Pipeline/src/designs/cpu/pipeline_registers/MEM_WB_Reg.v:3]
INFO: [Synth 8-256] done synthesizing module 'CPU' (25#1) [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:1]
WARNING: [Synth 8-350] instance 'cpu_0' of module 'CPU' requires 9 connections, but only 4 given [E:/Courses/CPU/Pipeline/src/designs/top.v:13]
INFO: [Synth 8-256] done synthesizing module 'top' (26#1) [E:/Courses/CPU/Pipeline/src/designs/top.v:1]
WARNING: [Synth 8-3331] design MEM_WB_Reg has unconnected port MemToReg_in[1]
WARNING: [Synth 8-3331] design MEM_WB_Reg has unconnected port MemToReg_in[0]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[31]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[30]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[29]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[28]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[27]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[26]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[25]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[24]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[23]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[22]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[21]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[20]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[19]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[18]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[17]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[16]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[15]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[14]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[13]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[12]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[1]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 386.234 ; gain = 156.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin control:opcode[5] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:62]
WARNING: [Synth 8-3295] tying undriven pin control:opcode[4] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:62]
WARNING: [Synth 8-3295] tying undriven pin control:opcode[3] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:62]
WARNING: [Synth 8-3295] tying undriven pin control:opcode[2] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:62]
WARNING: [Synth 8-3295] tying undriven pin control:opcode[1] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:62]
WARNING: [Synth 8-3295] tying undriven pin control:opcode[0] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:62]
WARNING: [Synth 8-3295] tying undriven pin control:funct[5] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:62]
WARNING: [Synth 8-3295] tying undriven pin control:funct[4] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:62]
WARNING: [Synth 8-3295] tying undriven pin control:funct[3] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:62]
WARNING: [Synth 8-3295] tying undriven pin control:funct[2] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:62]
WARNING: [Synth 8-3295] tying undriven pin control:funct[1] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:62]
WARNING: [Synth 8-3295] tying undriven pin control:funct[0] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:62]
WARNING: [Synth 8-3295] tying undriven pin reg_file:RegWrite to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_addr[4] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_addr[3] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_addr[2] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_addr[1] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_addr[0] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[31] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[30] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[29] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[28] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[27] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[26] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[25] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[24] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[23] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[22] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[21] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[20] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[19] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[18] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[17] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[16] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[15] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[14] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[13] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[12] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[11] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[10] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[9] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[8] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[7] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[6] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[5] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[4] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[3] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[2] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[1] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:write_data[0] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:read_addr_1[4] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:read_addr_1[3] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:read_addr_1[2] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:read_addr_1[1] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:read_addr_1[0] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:read_addr_2[4] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:read_addr_2[3] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:read_addr_2[2] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:read_addr_2[1] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin reg_file:read_addr_2[0] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:rs_addr[4] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:rs_addr[3] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:rs_addr[2] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:rs_addr[1] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:rs_addr[0] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:rt_addr[4] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:rt_addr[3] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:rt_addr[2] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:rt_addr[1] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:rt_addr[0] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:id_ex_RegWrite to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:id_ex_write_addr[4] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:id_ex_write_addr[3] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:id_ex_write_addr[2] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:id_ex_write_addr[1] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:id_ex_write_addr[0] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:ex_mem_RegWrite to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:ex_mem_write_addr[4] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:ex_mem_write_addr[3] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:ex_mem_write_addr[2] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:ex_mem_write_addr[1] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:ex_mem_write_addr[0] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:mem_wb_RegWrite to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:mem_wb_write_addr[4] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:mem_wb_write_addr[3] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:mem_wb_write_addr[2] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:mem_wb_write_addr[1] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin forward_ctr:mem_wb_write_addr[0] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:104]
WARNING: [Synth 8-3295] tying undriven pin hazard_unit:if_id_rs_addr[4] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:121]
WARNING: [Synth 8-3295] tying undriven pin hazard_unit:if_id_rs_addr[3] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:121]
WARNING: [Synth 8-3295] tying undriven pin hazard_unit:if_id_rs_addr[2] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:121]
WARNING: [Synth 8-3295] tying undriven pin hazard_unit:if_id_rs_addr[1] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:121]
WARNING: [Synth 8-3295] tying undriven pin hazard_unit:if_id_rs_addr[0] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:121]
WARNING: [Synth 8-3295] tying undriven pin hazard_unit:if_id_rt_addr[4] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:121]
WARNING: [Synth 8-3295] tying undriven pin hazard_unit:if_id_rt_addr[3] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:121]
WARNING: [Synth 8-3295] tying undriven pin hazard_unit:if_id_rt_addr[2] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:121]
WARNING: [Synth 8-3295] tying undriven pin hazard_unit:if_id_rt_addr[1] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:121]
WARNING: [Synth 8-3295] tying undriven pin hazard_unit:if_id_rt_addr[0] to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:121]
WARNING: [Synth 8-3295] tying undriven pin hazard_unit:id_ex_RegWrite to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:121]
WARNING: [Synth 8-3295] tying undriven pin hazard_unit:id_ex_MemRead to constant 0 [E:/Courses/CPU/Pipeline/src/designs/cpu/CPU.v:121]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 386.234 ; gain = 156.328
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Courses/CPU/Pipeline/src/constraints/ego1.xdc]
WARNING: [Vivado 12-507] No nets matched 'sysclk_IBUF'. [E:/Courses/CPU/Pipeline/src/constraints/ego1.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Courses/CPU/Pipeline/src/constraints/ego1.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Courses/CPU/Pipeline/src/constraints/ego1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Courses/CPU/Pipeline/src/constraints/ego1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 732.094 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 732.094 ; gain = 502.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 732.094 ; gain = 502.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 732.094 ; gain = 502.188
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "MemToReg1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemToReg1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ALUOp3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rf_data_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_data_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluFunct" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Courses/CPU/Pipeline/src/designs/cpu/ALU.v:25]
INFO: [Synth 8-5544] ROM "lt_signed0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'UART_Rx'
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'UART_Tx'
INFO: [Synth 8-5544] ROM "o_Tx_Serial" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "IM_Done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_Done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "DM_Done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_buf" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element im_addr_reg was removed.  [E:/Courses/CPU/Pipeline/src/designs/external_devices/UART.v:64]
WARNING: [Synth 8-6014] Unused sequential element dm_addr_reg was removed.  [E:/Courses/CPU/Pipeline/src/designs/external_devices/UART.v:65]
WARNING: [Synth 8-6014] Unused sequential element cntByteTime_reg was removed.  [E:/Courses/CPU/Pipeline/src/designs/external_devices/UART.v:72]
INFO: [Synth 8-5544] ROM "mem_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "clk_1K0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'din_reg' and it is trimmed from '32' to '16' bits. [E:/Courses/CPU/Pipeline/src/designs/external_devices/SSD.v:23]
WARNING: [Synth 8-6014] Unused sequential element systick_reg was removed.  [E:/Courses/CPU/Pipeline/src/designs/external_devices/SysTick.v:11]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_IDLE |                              000 |                              000
          s_RX_START_BIT |                              001 |                              001
          s_RX_DATA_BITS |                              010 |                              010
           s_RX_STOP_BIT |                              011 |                              011
               s_CLEANUP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'UART_Rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_IDLE |                              000 |                              000
          s_TX_START_BIT |                              001 |                              001
          s_TX_DATA_BITS |                              010 |                              010
           s_TX_STOP_BIT |                              011 |                              011
               s_CLEANUP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'UART_Tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 732.094 ; gain = 502.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 48    
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 30    
	 169 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  19 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 53    
	   3 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module IF_ID_Reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PCOnBreak 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module ForwardControl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
Module ID_EX_Reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	  19 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module EX_MEM_Reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	 169 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module UART_Rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module UART_Tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
Module UART 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
Module Timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module LED 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SSD 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  14 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module Bus 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module MEM_WB_Reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module CPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart_0/uart_tx_inst/r_Tx_Active_reg was removed.  [E:/Courses/CPU/Pipeline/src/designs/external_devices/UART_Tx.v:51]
WARNING: [Synth 8-6014] Unused sequential element uart_0/uart_tx_inst/r_Tx_Done_reg was removed.  [E:/Courses/CPU/Pipeline/src/designs/external_devices/UART_Tx.v:45]
INFO: [Synth 8-5544] ROM "uart_0/word_buf" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timer_0/mem_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ssd_0/clk_gen/clk_1K0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart_0/cntByteTime_reg was removed.  [E:/Courses/CPU/Pipeline/src/designs/external_devices/UART.v:72]
WARNING: [Synth 8-6014] Unused sequential element uart_0/im_addr_reg was removed.  [E:/Courses/CPU/Pipeline/src/designs/external_devices/UART.v:64]
WARNING: [Synth 8-6014] Unused sequential element uart_0/dm_addr_reg was removed.  [E:/Courses/CPU/Pipeline/src/designs/external_devices/UART.v:65]
WARNING: [Synth 8-6014] Unused sequential element sys_tick_0/systick_reg was removed.  [E:/Courses/CPU/Pipeline/src/designs/external_devices/SysTick.v:11]
WARNING: [Synth 8-3331] design MEM_WB_Reg has unconnected port MemToReg_in[1]
WARNING: [Synth 8-3331] design MEM_WB_Reg has unconnected port MemToReg_in[0]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[31]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[30]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[29]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[28]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[27]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[26]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[25]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[24]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[23]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[22]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[21]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[20]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[19]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[18]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[17]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[16]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[15]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[14]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[13]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[12]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[1]
WARNING: [Synth 8-3331] design Bus has unconnected port pc[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/word_buf_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/word_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/word_buf_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/word_buf_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/word_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/word_buf_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/word_buf_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/word_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/word_buf_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/word_buf_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/word_buf_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/word_buf_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/word_buf_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/word_buf_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/word_buf_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/word_buf_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/word_buf_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/word_buf_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/word_buf_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/word_buf_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/word_buf_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/word_buf_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/word_buf_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/word_buf_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/im_addr0_inferred /\uart_0/im_addr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/im_addr0_inferred /\uart_0/im_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/im_addr0_inferred /\uart_0/im_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/im_addr0_inferred /\uart_0/im_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/im_addr0_inferred /\uart_0/im_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/im_addr0_inferred /\uart_0/im_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/im_addr0_inferred /\uart_0/im_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/im_addr0_inferred /\uart_0/im_addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'cpu_0/bus/uart_0/recv_data_reg[0]' (FDRE) to 'cpu_0/bus/uart_0/recv_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu_0/bus/uart_0/recv_data_reg[1]' (FDRE) to 'cpu_0/bus/uart_0/recv_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpu_0/bus/uart_0/recv_data_reg[2]' (FDRE) to 'cpu_0/bus/uart_0/recv_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'cpu_0/bus/uart_0/recv_data_reg[3]' (FDRE) to 'cpu_0/bus/uart_0/recv_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu_0/bus/uart_0/recv_data_reg[4]' (FDRE) to 'cpu_0/bus/uart_0/recv_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'cpu_0/bus/uart_0/recv_data_reg[5]' (FDRE) to 'cpu_0/bus/uart_0/recv_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'cpu_0/bus/uart_0/recv_data_reg[6]' (FDRE) to 'cpu_0/bus/uart_0/recv_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'cpu_0/bus/uart_0/recv_data_reg[7]' (FDRE) to 'cpu_0/bus/uart_0/recv_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'cpu_0/bus/uart_0/recv_data_reg[8]' (FDRE) to 'cpu_0/bus/uart_0/recv_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'cpu_0/bus/uart_0/recv_data_reg[9]' (FDRE) to 'cpu_0/bus/uart_0/recv_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'cpu_0/bus/uart_0/recv_data_reg[10]' (FDRE) to 'cpu_0/bus/uart_0/recv_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'cpu_0/bus/uart_0/recv_data_reg[11]' (FDRE) to 'cpu_0/bus/uart_0/recv_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'cpu_0/bus/uart_0/recv_data_reg[12]' (FDRE) to 'cpu_0/bus/uart_0/recv_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'cpu_0/bus/uart_0/recv_data_reg[13]' (FDRE) to 'cpu_0/bus/uart_0/recv_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'cpu_0/bus/uart_0/recv_data_reg[14]' (FDRE) to 'cpu_0/bus/uart_0/recv_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'cpu_0/bus/uart_0/recv_data_reg[15]' (FDRE) to 'cpu_0/bus/uart_0/recv_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'cpu_0/bus/uart_0/recv_data_reg[16]' (FDRE) to 'cpu_0/bus/uart_0/recv_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'cpu_0/bus/uart_0/recv_data_reg[17]' (FDRE) to 'cpu_0/bus/uart_0/recv_data_reg[18]'
INFO: [Synth 8-3886] merging instance 'cpu_0/bus/uart_0/recv_data_reg[18]' (FDRE) to 'cpu_0/bus/uart_0/recv_data_reg[19]'
INFO: [Synth 8-3886] merging instance 'cpu_0/bus/uart_0/recv_data_reg[19]' (FDRE) to 'cpu_0/bus/uart_0/recv_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'cpu_0/bus/uart_0/recv_data_reg[20]' (FDRE) to 'cpu_0/bus/uart_0/recv_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'cpu_0/bus/uart_0/recv_data_reg[21]' (FDRE) to 'cpu_0/bus/uart_0/recv_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'cpu_0/bus/uart_0/recv_data_reg[22]' (FDRE) to 'cpu_0/bus/uart_0/recv_data_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/recv_data_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/recv_data_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/recv_data_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/recv_data_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/recv_data_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/recv_data_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/recv_data_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/recv_data_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/address_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/address_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/address_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/address_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/address_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/address_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/address_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/address_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/on_received_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/recv_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/im_addr0_inferred /\uart_0/im_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/im_addr0_inferred /\uart_0/im_addr_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/i_18/\uart_0/cntByteTime_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/dm_addr0_inferred /\uart_0/dm_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/dm_addr0_inferred /\uart_0/dm_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/dm_addr0_inferred /\uart_0/dm_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/dm_addr0_inferred /\uart_0/dm_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/dm_addr0_inferred /\uart_0/dm_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/dm_addr0_inferred /\uart_0/dm_addr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/dm_addr0_inferred /\uart_0/dm_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/dm_addr0_inferred /\uart_0/dm_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/dm_addr0_inferred /\uart_0/dm_addr_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/dm_addr0_inferred /\uart_0/dm_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/IM_Done_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/DM_Done_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/byte_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/byte_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/ready_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_0/bus/\uart_0/address_reg[8] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (ssd_0/dp_reg) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/uart_rx_inst/r_Rx_DV_reg) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/byte_cnt_reg[1]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/byte_cnt_reg[0]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/uart_rx_inst/r_Rx_Byte_reg[7]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/uart_rx_inst/r_Rx_Byte_reg[6]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/uart_rx_inst/r_Rx_Byte_reg[5]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/uart_rx_inst/r_Rx_Byte_reg[4]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/uart_rx_inst/r_Rx_Byte_reg[3]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/uart_rx_inst/r_Rx_Byte_reg[2]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/uart_rx_inst/r_Rx_Byte_reg[1]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/uart_rx_inst/r_Rx_Byte_reg[0]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/word_buf_reg[23]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/word_buf_reg[22]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/word_buf_reg[21]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/word_buf_reg[20]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/word_buf_reg[19]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/word_buf_reg[18]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/word_buf_reg[17]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/word_buf_reg[16]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/word_buf_reg[15]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/word_buf_reg[14]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/word_buf_reg[13]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/word_buf_reg[12]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/word_buf_reg[11]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/word_buf_reg[10]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/word_buf_reg[9]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/word_buf_reg[8]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/word_buf_reg[7]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/word_buf_reg[6]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/word_buf_reg[5]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/word_buf_reg[4]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/word_buf_reg[3]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/word_buf_reg[2]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/word_buf_reg[1]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/word_buf_reg[0]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/recv_data_reg[31]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/recv_data_reg[30]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/recv_data_reg[29]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/recv_data_reg[28]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/recv_data_reg[27]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/recv_data_reg[26]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/recv_data_reg[25]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/recv_data_reg[24]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/recv_data_reg[23]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/dm_addr_reg[9]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/dm_addr_reg[8]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/dm_addr_reg[7]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/dm_addr_reg[6]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/dm_addr_reg[5]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/dm_addr_reg[4]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/dm_addr_reg[3]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/dm_addr_reg[2]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/dm_addr_reg[1]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/dm_addr_reg[0]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/im_addr_reg[9]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/im_addr_reg[8]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/im_addr_reg[7]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/im_addr_reg[6]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/im_addr_reg[5]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/im_addr_reg[4]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/im_addr_reg[3]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/im_addr_reg[2]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/im_addr_reg[1]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/im_addr_reg[0]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/address_reg[9]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/address_reg[8]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/address_reg[7]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/address_reg[6]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/address_reg[5]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/address_reg[4]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/address_reg[3]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/address_reg[2]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/address_reg[1]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/address_reg[0]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/Tx_Byte_reg[7]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/Tx_Byte_reg[6]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/Tx_Byte_reg[5]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/Tx_Byte_reg[4]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/Tx_Byte_reg[3]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/Tx_Byte_reg[2]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/Tx_Byte_reg[1]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/Tx_Byte_reg[0]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/uart_tx_inst/r_Tx_Data_reg[7]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/uart_tx_inst/r_Tx_Data_reg[6]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/uart_tx_inst/r_Tx_Data_reg[5]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/uart_tx_inst/r_Tx_Data_reg[4]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/uart_tx_inst/r_Tx_Data_reg[3]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/uart_tx_inst/r_Tx_Data_reg[2]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/uart_tx_inst/r_Tx_Data_reg[1]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/uart_tx_inst/r_Tx_Data_reg[0]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/uart_tx_inst/o_Tx_Serial_reg) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/ready_reg) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/cntByteTime_reg[0]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/cntByteTime_reg[1]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/cntByteTime_reg[2]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/cntByteTime_reg[3]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/cntByteTime_reg[4]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/cntByteTime_reg[5]) is unused and will be removed from module Bus.
WARNING: [Synth 8-3332] Sequential element (uart_0/cntByteTime_reg[6]) is unused and will be removed from module Bus.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 732.094 ; gain = 502.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object              | Inference | Size (Depth x Width) | Primitives        | 
+------------+-------------------------+-----------+----------------------+-------------------+
|cpu_0/bus   | data_mem_0/ram_data_reg | Implied   | 1 K x 32             | RAM256X1S x 128   | 
+------------+-------------------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 754.961 ; gain = 525.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 791.531 ; gain = 561.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-------------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object              | Inference | Size (Depth x Width) | Primitives        | 
+------------+-------------------------+-----------+----------------------+-------------------+
|cpu_0/bus   | data_mem_0/ram_data_reg | Implied   | 1 K x 32             | RAM256X1S x 128   | 
+------------+-------------------------+-----------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 838.855 ; gain = 608.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 838.855 ; gain = 608.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 838.855 ; gain = 608.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 838.855 ; gain = 608.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 838.855 ; gain = 608.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 838.855 ; gain = 608.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 838.855 ; gain = 608.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    63|
|3     |LUT1      |     7|
|4     |LUT2      |    92|
|5     |LUT3      |   159|
|6     |LUT4      |   222|
|7     |LUT5      |   490|
|8     |LUT6      |  1044|
|9     |MUXF7     |   277|
|10    |MUXF8     |    64|
|11    |RAM256X1S |   128|
|12    |FDCE      |    17|
|13    |FDPE      |     4|
|14    |FDRE      |  1654|
|15    |FDSE      |     2|
|16    |IBUF      |     2|
|17    |OBUF      |    13|
+------+----------+------+

Report Instance Areas: 
+------+---------------------+---------------+------+
|      |Instance             |Module         |Cells |
+------+---------------------+---------------+------+
|1     |top                  |               |  4239|
|2     |  cpu_0              |CPU            |  4223|
|3     |    bus              |Bus            |   766|
|4     |      data_mem_0     |DataMemory     |   228|
|5     |      led_0          |LED            |    33|
|6     |      ssd_0          |SSD            |   115|
|7     |        clk_gen      |clk_gen        |    43|
|8     |      sys_tick_0     |SysTick        |    73|
|9     |      timer_0        |Timer          |   184|
|10    |      uart_0         |UART           |   133|
|11    |        uart_rx_inst |UART_Rx        |    82|
|12    |        uart_tx_inst |UART_Tx        |    51|
|13    |    ex_mem           |EX_MEM_Reg     |   705|
|14    |    id_ex            |ID_EX_Reg      |   235|
|15    |    if_id            |IF_ID_Reg      |    69|
|16    |    mem_wb           |MEM_WB_Reg     |    63|
|17    |    pc_on_brk        |PCOnBreak      |    64|
|18    |    program_counter  |ProgramCounter |   351|
|19    |    reg_file         |RegisterFile   |  1951|
+------+---------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 838.855 ; gain = 608.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 167 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 838.855 ; gain = 263.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 838.855 ; gain = 608.949
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 534 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
250 Infos, 280 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 838.855 ; gain = 613.496
INFO: [Common 17-1381] The checkpoint 'E:/Courses/CPU/Pipeline/Pipeline.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 838.855 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jul 28 00:06:56 2023...
