cscope 15 $HOME/IFE/IFE_Software_2019/STM32F103 -q 0000004268 0000472026
	@common.h

29 #ide
COMMON_H


30 
	#COMMON_H


	)

39 
	#t32_t
 

	)

40 
	#t16_t
 

	)

41 
	#t8_t
 

	)

42 
	#ut32_t
 

	)

43 
	#ut16_t
 

	)

44 
	#ut8_t
 

	)

56 
	#BIT_SET
(
REG
, 
BITSET
(REG|(BITSET)

	)

57 
	#BIT_CLR
(
REG
, 
BITCLR
(REG&(~(BITCLR))

	)

58 
	#BIT_CLR_SET
(
REG
, 
BITCLR
, 
BITSET
(REG(REG& (~(BITCLR)| (BITSET)

	)

62 
	#BIT_0
 0x00000001

	)

63 
	#BIT_1
 0x00000002

	)

64 
	#BIT_2
 0x00000004

	)

65 
	#BIT_3
 0x00000008

	)

66 
	#BIT_4
 0x00000010

	)

67 
	#BIT_5
 0x00000020

	)

68 
	#BIT_6
 0x00000040

	)

69 
	#BIT_7
 0x00000080

	)

70 
	#BIT_8
 0x00000100

	)

71 
	#BIT_9
 0x00000200

	)

72 
	#BIT_10
 0x00000400

	)

73 
	#BIT_11
 0x00000800

	)

74 
	#BIT_12
 0x00001000

	)

75 
	#BIT_13
 0x00002000

	)

76 
	#BIT_14
 0x00004000

	)

77 
	#BIT_15
 0x00008000

	)

78 
	#BIT_16
 0x00010000

	)

79 
	#BIT_17
 0x00020000

	)

80 
	#BIT_18
 0x00040000

	)

81 
	#BIT_19
 0x00080000

	)

82 
	#BIT_20
 0x00100000

	)

83 
	#BIT_21
 0x00200000

	)

84 
	#BIT_22
 0x00400000

	)

85 
	#BIT_23
 0x00800000

	)

86 
	#BIT_24
 0x01000000

	)

87 
	#BIT_25
 0x02000000

	)

88 
	#BIT_26
 0x04000000

	)

89 
	#BIT_27
 0x08000000

	)

90 
	#BIT_28
 0x10000000

	)

91 
	#BIT_29
 0x20000000

	)

92 
	#BIT_30
 0x40000000

	)

93 
	#BIT_31
 0x80000000

	)

95 
	#MASK_0
 0xFFFFFFFE

	)

96 
	#MASK_1
 0xFFFFFFFD

	)

97 
	#MASK_2
 0xFFFFFFFB

	)

98 
	#MASK_3
 0xFFFFFFF7

	)

99 
	#MASK_4
 0xFFFFFFEF

	)

100 
	#MASK_5
 0xFFFFFFDF

	)

101 
	#MASK_6
 0xFFFFFFBF

	)

102 
	#MASK_7
 0xFFFFFF7F

	)

103 
	#MASK_8
 0xFFFFFEFF

	)

104 
	#MASK_9
 0xFFFFFDFF

	)

105 
	#MASK_10
 0xFFFFFBFF

	)

106 
	#MASK_11
 0xFFFFF7FF

	)

107 
	#MASK_12
 0xFFFFEFFF

	)

108 
	#MASK_13
 0xFFFFDFFF

	)

109 
	#MASK_14
 0xFFFFBFFF

	)

110 
	#MASK_15
 0xFFFF7FFF

	)

111 
	#MASK_16
 0xFFFEFFFF

	)

112 
	#MASK_17
 0xFFFDFFFF

	)

113 
	#MASK_18
 0xFFFBFFFF

	)

114 
	#MASK_19
 0xFFF7FFFF

	)

115 
	#MASK_20
 0xFFEFFFFF

	)

116 
	#MASK_21
 0xFFDFFFFF

	)

117 
	#MASK_22
 0xFFBFFFFF

	)

118 
	#MASK_23
 0xFF7FFFFF

	)

119 
	#MASK_24
 0xFEFFFFFF

	)

120 
	#MASK_25
 0xFDFFFFFF

	)

121 
	#MASK_26
 0xFBFFFFFF

	)

122 
	#MASK_27
 0xF7FFFFFF

	)

123 
	#MASK_28
 0xEFFFFFFF

	)

124 
	#MASK_29
 0xDFFFFFFF

	)

125 
	#MASK_30
 0xBFFFFFFF

	)

126 
	#MASK_31
 0x7FFFFFFF

	)

	@init.c

29 
	~"comm.h
"

30 
	~"gs.h
"

34 
RetHdr
();

35 
Ht
();

36 
ma
();

37 
tim2_i
();

44 
	#ISR_NOT_IMPL
 ((
ut32_t
 *
Ht
)

	)

51 
	#ISR_NOT_SET
 ((
ut32_t
 *
Ht
)

	)

64 
	#STACK_START_ADDR
 0x20005000

	)

71 
	$ut32_t
 (* cڡ 
ve܏b
[]
	`__ibu__
 ((
	`i
(".isrvectors"))) = {

73 (
ut32_t
 *
STACK_START_ADDR
,

74 (
ut32_t
 *
RetHdr
,

75 
ISR_NOT_SET
,

76 
ISR_NOT_SET
,

77 
ISR_NOT_SET
,

78 
ISR_NOT_SET
,

79 
ISR_NOT_SET
,

80 
ISR_NOT_IMPL
,

81 
ISR_NOT_IMPL
,

82 
ISR_NOT_IMPL
,

83 
ISR_NOT_IMPL
,

84 
ISR_NOT_SET
,

85 
ISR_NOT_SET
,

86 
ISR_NOT_IMPL
,

87 
ISR_NOT_SET
,

88 
ISR_NOT_SET
,

89 
ISR_NOT_SET
,

90 
ISR_NOT_SET
,

91 
ISR_NOT_SET
,

92 
ISR_NOT_SET
,

93 
ISR_NOT_SET
,

94 
ISR_NOT_SET
,

95 
ISR_NOT_SET
,

96 
ISR_NOT_SET
,

97 
ISR_NOT_SET
,

98 
ISR_NOT_SET
,

99 
ISR_NOT_SET
,

100 
ISR_NOT_SET
,

101 
ISR_NOT_SET
,

102 
ISR_NOT_SET
,

103 
ISR_NOT_SET
,

104 
ISR_NOT_SET
,

105 
ISR_NOT_SET
,

106 
ISR_NOT_SET
,

107 
ISR_NOT_SET
,

108 
ISR_NOT_SET
,

109 
ISR_NOT_SET
,

110 
ISR_NOT_SET
,

111 
ISR_NOT_SET
,

112 
ISR_NOT_SET
,

113 
ISR_NOT_SET
,

114 
ISR_NOT_SET
,

115 
ISR_NOT_SET
,

116 
ISR_NOT_SET
,

117 (
ut32_t
*
tim2_i
,

118 
ISR_NOT_SET
,

119 
ISR_NOT_SET
,

120 
ISR_NOT_SET
,

121 
ISR_NOT_SET
,

122 
ISR_NOT_SET
,

123 
ISR_NOT_SET
,

124 
ISR_NOT_SET
,

125 
ISR_NOT_SET
,

126 
ISR_NOT_SET
,

127 
ISR_NOT_SET
,

128 
ISR_NOT_SET
,

129 
ISR_NOT_SET
,

130 
ISR_NOT_SET
,

131 
ISR_NOT_SET
,

132 
ISR_NOT_IMPL
,

133 
ISR_NOT_IMPL
,

134 
ISR_NOT_IMPL
,

135 
ISR_NOT_IMPL
,

136 
ISR_NOT_IMPL
,

137 
ISR_NOT_IMPL
,

138 
ISR_NOT_IMPL
,

139 
ISR_NOT_IMPL
,

140 
ISR_NOT_IMPL
,

141 
ISR_NOT_IMPL
,

142 
ISR_NOT_IMPL
,

143 
ISR_NOT_IMPL
,

144 
ISR_NOT_IMPL
,

145 
ISR_NOT_IMPL
,

146 
ISR_NOT_IMPL
,

147 
ISR_NOT_IMPL
,

148 
ISR_NOT_IMPL
,

149 
ISR_NOT_IMPL
,

150 
ISR_NOT_IMPL
,

151 
ISR_NOT_IMPL
,

152 
ISR_NOT_IMPL
,

153 
ISR_NOT_IMPL
,

154 
ISR_NOT_IMPL
,

155 
ISR_NOT_IMPL
,

156 
ISR_NOT_IMPL


157 
	}
};

172 
__ibu__
 ((
nܑu
)
	$RetHdr
(){

173 
_sda
;

174 
_eda
;

175 
_sbss
;

176 
_ebss
;

177 
_lda
;

179 *
d
 = &
_sda
;

180 *
c
 = &
_lda
;

183 
	`BIT_SET
(
SCB
->
CCR
, 
BIT_9
);

186  
d
 < &
_eda
 ) { *d++ = *
c
++; }

189  
d
 = &
_sbss
; d < &
_ebss
; dst++ ) { *dst = 0; }

192 
	`ma
();

196 
	}
}

203 
__ibu__
 ((
nܑu
)
	$Ht
(){

205 
	}
}

208 
__ibu__
 ((
u
 ("IRQ"))
	$tim2_i
() {

209 vީ
TIM2_Ty
* 
tim2
 = (vީTIM2_Ty*)
TIM2_BASE
;

210 vީ
GPIOA_Ty
* 
gpioc
 = (vީGPIOA_Ty*)
GPIOC_BASE
;

212 if(
gpioc
->
ODR
 & (1 << 13)) gpioc->ODR &= ~(1 << 13);

213 
gpioc
->
ODR
 |= (1 << 13);

215 
tim2
->
SR
 &= ~(1 << 6);

216 
	}
}

	@main.c

9 
	~"gs.h
"

11 vީ
TIM2_Ty
* 
	gtim2
 = (vީTIM2_Ty*)
TIM2_BASE
;

12 vީ
GPIOA_Ty
* 
	ggpioc
 = (vީGPIOA_Ty*)
GPIOC_BASE
;

13 vީ
RCC_Ty
* 
	grcc
 = (vީRCC_Ty*)
RCC_BASE
;

17 
	$ma
(){

20 
rcc
->
APB2ENR
 |= (0x01 << 4);

23 
gpioc
->
CRH
 |= (0x02 << 20);

26 
rcc
->
APB1ENR
 |= (0x01 << 0);

29 
tim2
->
CR1
 |= (0x01 << 0);

30 
tim2
->
PSC
 |= 0x1C20;

31 
tim2
->
ARR
 |= 0x2710;

32 
tim2
->
DIER
 |= (0x01 << 6);

36 
i
 = 0; i < 50000; i++
	`__asm__
("nop");

37 
gpioc
->
ODR
 |= (0x01 << 13);

38 
i
 = 0; i < 50000; i++
	`__asm__
("nop");

39 
gpioc
->
ODR
 &= ~(0x01 << 13);

41 
	}
}

	@misc.c

24 
	~"misc.h
"

47 
	#AIRCR_VECTKEY_MASK
 ((
ut32_t
)0x05FA0000)

	)

96 
	$NVIC_PriܙyGroupCfig
(
ut32_t
 
NVIC_PriܙyGroup
)

99 
	`as_m
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_PriܙyGroup
));

102 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_PriܙyGroup
;

103 
	}
}

112 
	$NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
)

114 
ut32_t
 
tmriܙy
 = 0x00, 
tm
 = 0x00, 
tmpsub
 = 0x0F;

117 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NVIC_InSu
->
NVIC_IRQChlCmd
));

118 
	`as_m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
));

119 
	`as_m
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
));

121 i(
NVIC_InSu
->
NVIC_IRQChlCmd
 !
DISABLE
)

124 
tmriܙy
 = (0x700 - ((
SCB
->
AIRCR
& (
ut32_t
)0x700))>> 0x08;

125 
tm
 = (0x4 - 
tmriܙy
);

126 
tmpsub
 =mpsub >> 
tmriܙy
;

128 
tmriܙy
 = (
ut32_t
)
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
 << 
tm
;

129 
tmriܙy
 |
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
 & 
tmpsub
;

130 
tmriܙy
 =mppriority << 0x04;

132 
NVIC
->
IP
[
NVIC_InSu
->
NVIC_IRQChl
] = 
tmriܙy
;

135 
NVIC
->
ISER
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05] =

136 (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

141 
NVIC
->
ICER
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05] =

142 (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

144 
	}
}

156 
	$NVIC_SVeTab
(
ut32_t
 
NVIC_VeTab
, ut32_
Offt
)

159 
	`as_m
(
	`IS_NVIC_VECTTAB
(
NVIC_VeTab
));

160 
	`as_m
(
	`IS_NVIC_OFFSET
(
Offt
));

162 
SCB
->
VTOR
 = 
NVIC_VeTab
 | (
Offt
 & (
ut32_t
)0x1FFFFF80);

163 
	}
}

175 
	$NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
)

178 
	`as_m
(
	`IS_NVIC_LP
(
LowPowMode
));

179 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

181 i(
NewS
 !
DISABLE
)

183 
SCB
->
SCR
 |
LowPowMode
;

187 
SCB
->
SCR
 &(
ut32_t
)(~(ut32_t)
LowPowMode
);

189 
	}
}

199 
	$SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
)

202 
	`as_m
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSour
));

203 i(
SysTick_CLKSour
 =
SysTick_CLKSour_HCLK
)

205 
SysTick
->
CTRL
 |
SysTick_CLKSour_HCLK
;

209 
SysTick
->
CTRL
 &
SysTick_CLKSour_HCLK_Div8
;

211 
	}
}

	@misc.h

24 #ide
__MISC_H


25 
	#__MISC_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

52 
ut8_t
 
NVIC_IRQChl
;

57 
ut8_t
 
NVIC_IRQChlPemiPriܙy
;

61 
ut8_t
 
NVIC_IRQChlSubPriܙy
;

65 
FuniڮS
 
NVIC_IRQChlCmd
;

68 } 
	tNVIC_InTyDef
;

115 
	#NVIC_VeTab_RAM
 ((
ut32_t
)0x20000000)

	)

116 
	#NVIC_VeTab_FLASH
 ((
ut32_t
)0x08000000)

	)

117 
	#IS_NVIC_VECTTAB
(
VECTTAB
(((VECTTAB=
NVIC_VeTab_RAM
) || \

118 ((
VECTTAB
=
NVIC_VeTab_FLASH
))

	)

127 
	#NVIC_LP_SEVONPEND
 ((
ut8_t
)0x10)

	)

128 
	#NVIC_LP_SLEEPDEEP
 ((
ut8_t
)0x04)

	)

129 
	#NVIC_LP_SLEEPONEXIT
 ((
ut8_t
)0x02)

	)

130 
	#IS_NVIC_LP
(
LP
(((LP=
NVIC_LP_SEVONPEND
) || \

131 ((
LP
=
NVIC_LP_SLEEPDEEP
) || \

132 ((
LP
=
NVIC_LP_SLEEPONEXIT
))

	)

141 
	#NVIC_PriܙyGroup_0
 ((
ut32_t
)0x700

	)

143 
	#NVIC_PriܙyGroup_1
 ((
ut32_t
)0x600

	)

145 
	#NVIC_PriܙyGroup_2
 ((
ut32_t
)0x500

	)

147 
	#NVIC_PriܙyGroup_3
 ((
ut32_t
)0x400

	)

149 
	#NVIC_PriܙyGroup_4
 ((
ut32_t
)0x300

	)

152 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
(((GROUP=
NVIC_PriܙyGroup_0
) || \

153 ((
GROUP
=
NVIC_PriܙyGroup_1
) || \

154 ((
GROUP
=
NVIC_PriܙyGroup_2
) || \

155 ((
GROUP
=
NVIC_PriܙyGroup_3
) || \

156 ((
GROUP
=
NVIC_PriܙyGroup_4
))

	)

158 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

160 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

162 
	#IS_NVIC_OFFSET
(
OFFSET
((OFFSET< 0x000FFFFF)

	)

172 
	#SysTick_CLKSour_HCLK_Div8
 ((
ut32_t
)0xFFFFFFFB)

	)

173 
	#SysTick_CLKSour_HCLK
 ((
ut32_t
)0x00000004)

	)

174 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
(((SOURCE=
SysTick_CLKSour_HCLK
) || \

175 ((
SOURCE
=
SysTick_CLKSour_HCLK_Div8
))

	)

196 
NVIC_PriܙyGroupCfig
(
ut32_t
 
NVIC_PriܙyGroup
);

197 
NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
);

198 
NVIC_SVeTab
(
ut32_t
 
NVIC_VeTab
, ut32_
Offt
);

199 
NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
);

200 
SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
);

202 #ifde
__lulus


	@regs.h

29 #ide
REGS_H


30 
	#REGS_H


	)

32 
	~"comm.h
"

47 vީ
ut16_t
 
	mF_SIZE
;

48 vީ
ut16_t
 
	mRESERVED_1
[3];

49 vީ
ut16_t
 
	mU_ID_15_0
;

50 vީ
ut16_t
 
	mU_ID_31_16
;

51 vީ
ut16_t
 
	mU_ID_63_48
;

52 vީ
ut16_t
 
	mU_ID_47_32
;

53 vީ
ut16_t
 
	mU_ID_95_80
;

54 vީ
ut16_t
 
	mU_ID_79_64
;

55 } 
	tSIG_Ty
;

58 vީ
ut32_t
 
	mCR1
;

59 vީ
ut32_t
 
	mCR2
;

60 vީ
ut32_t
 
	mSMCR
;

61 vީ
ut32_t
 
	mDIER
;

62 vީ
ut32_t
 
	mSR
;

63 vީ
ut32_t
 
	mEGR
;

64 vީ
ut32_t
 
	mCCMR1
;

65 vީ
ut32_t
 
	mCCMR2
;

66 vީ
ut32_t
 
	mCCER
;

67 vީ
ut32_t
 
	mCNT
;

68 vީ
ut32_t
 
	mPSC
;

69 vީ
ut32_t
 
	mARR
;

70 vީ
ut32_t
 
	mRESERVED_1
;

71 vީ
ut32_t
 
	mCCR1
;

72 vީ
ut32_t
 
	mCCR2
;

73 vީ
ut32_t
 
	mCCR3
;

74 vީ
ut32_t
 
	mCCR4
;

75 vީ
ut32_t
 
	mRESERVED_2
;

76 vީ
ut32_t
 
	mDCR
;

77 vީ
ut32_t
 
	mDMAR
;

78 } 
	tTIM2_Ty
;

81 vީ
ut32_t
 
	mCRH
;

82 vީ
ut32_t
 
	mCRL
;

83 vީ
ut32_t
 
	mPRLH
;

84 vީ
ut32_t
 
	mPRLL
;

85 vީ
ut32_t
 
	mDIVH
;

86 vީ
ut32_t
 
	mDIVL
;

87 vީ
ut32_t
 
	mCNTH
;

88 vީ
ut32_t
 
	mCNTL
;

89 vީ
ut32_t
 
	mALRH
;

90 vީ
ut32_t
 
	mALRL
;

91 } 
	tRTC_Ty
;

94 vީ
ut32_t
 
	mCR
;

95 vީ
ut32_t
 
	mCFR
;

96 vީ
ut32_t
 
	mSR
;

97 } 
	tWWDG_Ty
;

100 vީ
ut32_t
 
	mKR
;

101 vީ
ut32_t
 
	mPR
;

102 vީ
ut32_t
 
	mRLR
;

103 vީ
ut32_t
 
	mSR
;

104 } 
	tIWDG_Ty
;

107 vީ
ut32_t
 
	mCR1
;

108 vީ
ut32_t
 
	mCR2
;

109 vީ
ut32_t
 
	mSR
;

110 vީ
ut32_t
 
	mDR
;

111 vީ
ut32_t
 
	mCRCPR
;

112 vީ
ut32_t
 
	mRXCRCR
;

113 vީ
ut32_t
 
	mTXCRCR
;

114 vީ
ut32_t
 
	mI2SCFGR
;

115 vީ
ut32_t
 
	mI2SPR
;

116 } 
	tSPI1_Ty
;

119 vީ
ut32_t
 
	mSR
;

120 vީ
ut32_t
 
	mDR
;

121 vީ
ut32_t
 
	mBRR
;

122 vީ
ut32_t
 
	mCR1
;

123 vީ
ut32_t
 
	mCR2
;

124 vީ
ut32_t
 
	mCR3
;

125 vީ
ut32_t
 
	mGTPR
;

126 } 
	tUSART1_Ty
;

129 vީ
ut32_t
 
	mCR1
;

130 vީ
ut32_t
 
	mCR2
;

131 vީ
ut32_t
 
	mOAR1
;

132 vީ
ut32_t
 
	mOAR2
;

133 vީ
ut32_t
 
	mDR
;

134 vީ
ut32_t
 
	mSR1
;

135 vީ
ut32_t
 
	mSR2
;

136 vީ
ut32_t
 
	mCCR
;

137 vީ
ut32_t
 
	mTRISE
;

138 } 
	tI2C1_Ty
;

141 vީ
ut32_t
 
	mEP0R
;

142 vީ
ut32_t
 
	mEP1R
;

143 vީ
ut32_t
 
	mEP2R
;

144 vީ
ut32_t
 
	mEP3R
;

145 vީ
ut32_t
 
	mEP4R
;

146 vީ
ut32_t
 
	mEP5R
;

147 vީ
ut32_t
 
	mEP6R
;

148 vީ
ut32_t
 
	mEP7R
;

149 vީ
ut32_t
 
	mRESERVED_1
[8];

150 vީ
ut32_t
 
	mCNTR
;

151 vީ
ut32_t
 
	mISTR
;

152 vީ
ut32_t
 
	mFNR
;

153 vީ
ut32_t
 
	mDADDR
;

154 vީ
ut32_t
 
	mBTABLE
;

155 } 
	tUSB_Ty
;

158 vީ
ut32_t
 
	mCAN_MCR
;

159 vީ
ut32_t
 
	mCAN_MSR
;

160 vީ
ut32_t
 
	mCAN_TSR
;

161 vީ
ut32_t
 
	mCAN_RF0R
;

162 vީ
ut32_t
 
	mCAN_RF1R
;

163 vީ
ut32_t
 
	mCAN_IER
;

164 vީ
ut32_t
 
	mCAN_ESR
;

165 vީ
ut32_t
 
	mCAN_BTR
;

166 vީ
ut32_t
 
	mRESERVED_1
[88];

167 vީ
ut32_t
 
	mCAN_TI0R
;

168 vީ
ut32_t
 
	mCAN_TDT0R
;

169 vީ
ut32_t
 
	mCAN_TDL0R
;

170 vީ
ut32_t
 
	mCAN_TDH0R
;

171 vީ
ut32_t
 
	mCAN_TI1R
;

172 vީ
ut32_t
 
	mCAN_TDT1R
;

173 vީ
ut32_t
 
	mCAN_TDL1R
;

174 vީ
ut32_t
 
	mCAN_TDH1R
;

175 vީ
ut32_t
 
	mCAN_TI2R
;

176 vީ
ut32_t
 
	mCAN_TDT2R
;

177 vީ
ut32_t
 
	mCAN_TDL2R
;

178 vީ
ut32_t
 
	mCAN_TDH2R
;

179 vީ
ut32_t
 
	mCAN_RI0R
;

180 vީ
ut32_t
 
	mCAN_RDT0R
;

181 vީ
ut32_t
 
	mCAN_RDL0R
;

182 vީ
ut32_t
 
	mCAN_RDH0R
;

183 vީ
ut32_t
 
	mCAN_RI1R
;

184 vީ
ut32_t
 
	mCAN_RDT1R
;

185 vީ
ut32_t
 
	mCAN_RDL1R
;

186 vީ
ut32_t
 
	mCAN_RDH1R
;

187 vީ
ut32_t
 
	mRESERVED_2
[12];

188 vީ
ut32_t
 
	mCAN_FMR
;

189 vީ
ut32_t
 
	mCAN_FM1R
;

190 vީ
ut32_t
 
	mRESERVED_3
;

191 vީ
ut32_t
 
	mCAN_FS1R
;

192 vީ
ut32_t
 
	mRESERVED_4
;

193 vީ
ut32_t
 
	mCAN_FFA1R
;

194 vީ
ut32_t
 
	mRESERVED_5
;

195 vީ
ut32_t
 
	mCAN_FA1R
;

196 vީ
ut32_t
 
	mRESERVED_6
[8];

197 vީ
ut32_t
 
	mF0R1
;

198 vީ
ut32_t
 
	mF0R2
;

199 vީ
ut32_t
 
	mF1R1
;

200 vީ
ut32_t
 
	mF1R2
;

201 vީ
ut32_t
 
	mF2R1
;

202 vީ
ut32_t
 
	mF2R2
;

203 vީ
ut32_t
 
	mF3R1
;

204 vީ
ut32_t
 
	mF3R2
;

205 vީ
ut32_t
 
	mF4R1
;

206 vީ
ut32_t
 
	mF4R2
;

207 vީ
ut32_t
 
	mF5R1
;

208 vީ
ut32_t
 
	mF5R2
;

209 vީ
ut32_t
 
	mF6R1
;

210 vީ
ut32_t
 
	mF6R2
;

211 vީ
ut32_t
 
	mF7R1
;

212 vީ
ut32_t
 
	mF7R2
;

213 vީ
ut32_t
 
	mF8R1
;

214 vީ
ut32_t
 
	mF8R2
;

215 vީ
ut32_t
 
	mF9R1
;

216 vީ
ut32_t
 
	mF9R2
;

217 vީ
ut32_t
 
	mF10R1
;

218 vީ
ut32_t
 
	mF10R2
;

219 vީ
ut32_t
 
	mF11R1
;

220 vީ
ut32_t
 
	mF11R2
;

221 vީ
ut32_t
 
	mF12R1
;

222 vީ
ut32_t
 
	mF12R2
;

223 vީ
ut32_t
 
	mF13R1
;

224 vީ
ut32_t
 
	mF13R2
;

225 } 
	tCAN1_Ty
;

228 vީ
ut32_t
 
	mDR1
;

229 vީ
ut32_t
 
	mDR2
;

230 vީ
ut32_t
 
	mDR3
;

231 vީ
ut32_t
 
	mDR4
;

232 vީ
ut32_t
 
	mDR5
;

233 vީ
ut32_t
 
	mDR6
;

234 vީ
ut32_t
 
	mDR7
;

235 vީ
ut32_t
 
	mDR8
;

236 vީ
ut32_t
 
	mDR9
;

237 vީ
ut32_t
 
	mDR10
;

238 vީ
ut32_t
 
	mRTCCR
;

239 vީ
ut32_t
 
	mCR
;

240 vީ
ut32_t
 
	mCSR
;

241 vީ
ut32_t
 
	mRESERVED_1
[2];

242 vީ
ut32_t
 
	mDR11
;

243 vީ
ut32_t
 
	mDR12
;

244 vީ
ut32_t
 
	mDR13
;

245 vީ
ut32_t
 
	mDR14
;

246 vީ
ut32_t
 
	mDR15
;

247 vީ
ut32_t
 
	mDR16
;

248 vީ
ut32_t
 
	mDR17
;

249 vީ
ut32_t
 
	mDR18
;

250 vީ
ut32_t
 
	mDR19
;

251 vީ
ut32_t
 
	mDR20
;

252 vީ
ut32_t
 
	mDR21
;

253 vީ
ut32_t
 
	mDR22
;

254 vީ
ut32_t
 
	mDR23
;

255 vީ
ut32_t
 
	mDR24
;

256 vީ
ut32_t
 
	mDR25
;

257 vީ
ut32_t
 
	mDR26
;

258 vީ
ut32_t
 
	mDR27
;

259 vީ
ut32_t
 
	mDR28
;

260 vީ
ut32_t
 
	mDR29
;

261 vީ
ut32_t
 
	mDR30
;

262 vީ
ut32_t
 
	mDR31
;

263 vީ
ut32_t
 
	mDR32
;

264 vީ
ut32_t
 
	mDR33
;

265 vީ
ut32_t
 
	mDR34
;

266 vީ
ut32_t
 
	mDR35
;

267 vީ
ut32_t
 
	mDR36
;

268 vީ
ut32_t
 
	mDR37
;

269 vީ
ut32_t
 
	mDR38
;

270 vީ
ut32_t
 
	mDR39
;

271 vީ
ut32_t
 
	mDR40
;

272 vީ
ut32_t
 
	mDR41
;

273 vީ
ut32_t
 
	mDR42
;

274 } 
	tBKP_Ty
;

277 vީ
ut32_t
 
	mCR
;

278 vީ
ut32_t
 
	mCSR
;

279 } 
	tPWR_Ty
;

282 vީ
ut32_t
 
	mEVCR
;

283 vީ
ut32_t
 
	mMAPR
;

284 vީ
ut32_t
 
	mEXTICR1
;

285 vީ
ut32_t
 
	mEXTICR2
;

286 vީ
ut32_t
 
	mEXTICR3
;

287 vީ
ut32_t
 
	mEXTICR4
;

288 vީ
ut32_t
 
	mRESERVED_1
;

289 vީ
ut32_t
 
	mMAPR2
;

290 } 
	tAFIO_Ty
;

293 vީ
ut32_t
 
	mIMR
;

294 vީ
ut32_t
 
	mEMR
;

295 vީ
ut32_t
 
	mRTSR
;

296 vީ
ut32_t
 
	mFTSR
;

297 vީ
ut32_t
 
	mSWIER
;

298 vީ
ut32_t
 
	mPR
;

299 } 
	tEXTI_Ty
;

302 vީ
ut32_t
 
	mCRL
;

303 vީ
ut32_t
 
	mCRH
;

304 vީ
ut32_t
 
	mIDR
;

305 vީ
ut32_t
 
	mODR
;

306 vީ
ut32_t
 
	mBSRR
;

307 vީ
ut32_t
 
	mBRR
;

308 vީ
ut32_t
 
	mLCKR
;

309 } 
	tGPIOA_Ty
;

312 vީ
ut32_t
 
	mSR
;

313 vީ
ut32_t
 
	mCR1
;

314 vީ
ut32_t
 
	mCR2
;

315 vީ
ut32_t
 
	mSMPR1
;

316 vީ
ut32_t
 
	mSMPR2
;

317 vީ
ut32_t
 
	mJOFR1
;

318 vީ
ut32_t
 
	mJOFR2
;

319 vީ
ut32_t
 
	mJOFR3
;

320 vީ
ut32_t
 
	mJOFR4
;

321 vީ
ut32_t
 
	mHTR
;

322 vީ
ut32_t
 
	mLTR
;

323 vީ
ut32_t
 
	mSQR1
;

324 vީ
ut32_t
 
	mSQR2
;

325 vީ
ut32_t
 
	mSQR3
;

326 vީ
ut32_t
 
	mJSQR
;

327 vީ
ut32_t
 
	mJDR1
;

328 vީ
ut32_t
 
	mJDR2
;

329 vީ
ut32_t
 
	mJDR3
;

330 vީ
ut32_t
 
	mJDR4
;

331 vީ
ut32_t
 
	mDR
;

332 } 
	tADC1_Ty
;

335 vީ
ut32_t
 
	mSR
;

336 vީ
ut32_t
 
	mCR1
;

337 vީ
ut32_t
 
	mCR2
;

338 vީ
ut32_t
 
	mSMPR1
;

339 vީ
ut32_t
 
	mSMPR2
;

340 vީ
ut32_t
 
	mJOFR1
;

341 vީ
ut32_t
 
	mJOFR2
;

342 vީ
ut32_t
 
	mJOFR3
;

343 vީ
ut32_t
 
	mJOFR4
;

344 vީ
ut32_t
 
	mHTR
;

345 vީ
ut32_t
 
	mLTR
;

346 vީ
ut32_t
 
	mSQR1
;

347 vީ
ut32_t
 
	mSQR2
;

348 vީ
ut32_t
 
	mSQR3
;

349 vީ
ut32_t
 
	mJSQR
;

350 vީ
ut32_t
 
	mJDR1
;

351 vީ
ut32_t
 
	mJDR2
;

352 vީ
ut32_t
 
	mJDR3
;

353 vީ
ut32_t
 
	mJDR4
;

354 vީ
ut32_t
 
	mDR
;

355 } 
	tADC2_Ty
;

358 vީ
ut32_t
 
	mCR1
;

359 vީ
ut32_t
 
	mCR2
;

360 vީ
ut32_t
 
	mSMCR
;

361 vީ
ut32_t
 
	mDIER
;

362 vީ
ut32_t
 
	mSR
;

363 vީ
ut32_t
 
	mEGR
;

364 vީ
ut32_t
 
	mCCMR1
;

365 vީ
ut32_t
 
	mCCMR2
;

366 vީ
ut32_t
 
	mCCER
;

367 vީ
ut32_t
 
	mCNT
;

368 vީ
ut32_t
 
	mPSC
;

369 vީ
ut32_t
 
	mARR
;

370 vީ
ut32_t
 
	mRCR
;

371 vީ
ut32_t
 
	mCCR1
;

372 vީ
ut32_t
 
	mCCR2
;

373 vީ
ut32_t
 
	mCCR3
;

374 vީ
ut32_t
 
	mCCR4
;

375 vީ
ut32_t
 
	mBDTR
;

376 vީ
ut32_t
 
	mDCR
;

377 vީ
ut32_t
 
	mDMAR
;

378 } 
	tTIM1_Ty
;

381 vީ
ut32_t
 
	mISR
;

382 vީ
ut32_t
 
	mIFCR
;

383 vީ
ut32_t
 
	mCCR1
;

384 vީ
ut32_t
 
	mCNDTR1
;

385 vީ
ut32_t
 
	mCPAR1
;

386 vީ
ut32_t
 
	mCMAR1
;

387 vީ
ut32_t
 
	mRESERVED_1
;

388 vީ
ut32_t
 
	mCCR2
;

389 vީ
ut32_t
 
	mCNDTR2
;

390 vީ
ut32_t
 
	mCPAR2
;

391 vީ
ut32_t
 
	mCMAR2
;

392 vީ
ut32_t
 
	mRESERVED_2
;

393 vީ
ut32_t
 
	mCCR3
;

394 vީ
ut32_t
 
	mCNDTR3
;

395 vީ
ut32_t
 
	mCPAR3
;

396 vީ
ut32_t
 
	mCMAR3
;

397 vީ
ut32_t
 
	mRESERVED_3
;

398 vީ
ut32_t
 
	mCCR4
;

399 vީ
ut32_t
 
	mCNDTR4
;

400 vީ
ut32_t
 
	mCPAR4
;

401 vީ
ut32_t
 
	mCMAR4
;

402 vީ
ut32_t
 
	mRESERVED_4
;

403 vީ
ut32_t
 
	mCCR5
;

404 vީ
ut32_t
 
	mCNDTR5
;

405 vީ
ut32_t
 
	mCPAR5
;

406 vީ
ut32_t
 
	mCMAR5
;

407 vީ
ut32_t
 
	mRESERVED_5
;

408 vީ
ut32_t
 
	mCCR6
;

409 vީ
ut32_t
 
	mCNDTR6
;

410 vީ
ut32_t
 
	mCPAR6
;

411 vީ
ut32_t
 
	mCMAR6
;

412 vީ
ut32_t
 
	mRESERVED_6
;

413 vީ
ut32_t
 
	mCCR7
;

414 vީ
ut32_t
 
	mCNDTR7
;

415 vީ
ut32_t
 
	mCPAR7
;

416 vީ
ut32_t
 
	mCMAR7
;

417 } 
	tDMA1_Ty
;

420 vީ
ut32_t
 
	mCR
;

421 vީ
ut32_t
 
	mCFGR
;

422 vީ
ut32_t
 
	mCIR
;

423 vީ
ut32_t
 
	mAPB2RSTR
;

424 vީ
ut32_t
 
	mAPB1RSTR
;

425 vީ
ut32_t
 
	mAHBENR
;

426 vީ
ut32_t
 
	mAPB2ENR
;

427 vީ
ut32_t
 
	mAPB1ENR
;

428 vީ
ut32_t
 
	mBDCR
;

429 vީ
ut32_t
 
	mCSR
;

430 } 
	tRCC_Ty
;

433 vީ
ut32_t
 
	mACR
;

434 vީ
ut32_t
 
	mKEYR
;

435 vީ
ut32_t
 
	mOPTKEYR
;

436 vީ
ut32_t
 
	mSR
;

437 vީ
ut32_t
 
	mCR
;

438 vީ
ut32_t
 
	mAR
;

439 vީ
ut32_t
 
	mRESERVED_1
;

440 vީ
ut32_t
 
	mOBR
;

441 vީ
ut32_t
 
	mWRPR
;

442 } 
	tFLASH_Ty
;

445 vީ
ut32_t
 
	mDR
;

446 vީ
ut32_t
 
	mIDR
;

447 vީ
ut32_t
 
	mCR
;

448 } 
	tCRC_Ty
;

451 vީ
ut32_t
 
	mRESERVED_1
;

452 vީ
ut32_t
 
	mICTR
;

453 vީ
ut32_t
 
	mRESERVED_2
[62];

454 vީ
ut32_t
 
	mISER0
;

455 vީ
ut32_t
 
	mISER1
;

456 vީ
ut32_t
 
	mRESERVED_3
[30];

457 vީ
ut32_t
 
	mICER0
;

458 vީ
ut32_t
 
	mICER1
;

459 vީ
ut32_t
 
	mRESERVED_4
[30];

460 vީ
ut32_t
 
	mISPR0
;

461 vީ
ut32_t
 
	mISPR1
;

462 vީ
ut32_t
 
	mRESERVED_5
[30];

463 vީ
ut32_t
 
	mICPR0
;

464 vީ
ut32_t
 
	mICPR1
;

465 vީ
ut32_t
 
	mRESERVED_6
[30];

466 vީ
ut32_t
 
	mIABR0
;

467 vީ
ut32_t
 
	mIABR1
;

468 vީ
ut32_t
 
	mRESERVED_7
[62];

469 vީ
ut32_t
 
	mIPR0
;

470 vީ
ut32_t
 
	mIPR1
;

471 vީ
ut32_t
 
	mIPR2
;

472 vީ
ut32_t
 
	mIPR3
;

473 vީ
ut32_t
 
	mIPR4
;

474 vީ
ut32_t
 
	mIPR5
;

475 vީ
ut32_t
 
	mIPR6
;

476 vީ
ut32_t
 
	mIPR7
;

477 vީ
ut32_t
 
	mIPR8
;

478 vީ
ut32_t
 
	mIPR9
;

479 vީ
ut32_t
 
	mIPR10
;

480 vީ
ut32_t
 
	mIPR11
;

481 vީ
ut32_t
 
	mIPR12
;

482 vީ
ut32_t
 
	mIPR13
;

483 vީ
ut32_t
 
	mIPR14
;

484 vީ
ut32_t
 
	mRESERVED_8
[689];

485 vީ
ut32_t
 
	mSTIR
;

486 } 
	tNVIC_Ty
;

489 vީ
ut32_t
 
	mCTRL
;

490 vީ
ut32_t
 
	mLOAD
;

491 vީ
ut32_t
 
	mVAL
;

492 vީ
ut32_t
 
	mCALIB
;

493 } 
	tSTK_Ty
;

496 vީ
ut32_t
 
	mCPUID
;

497 vީ
ut32_t
 
	mICSR
;

498 vީ
ut32_t
 
	mVTOR
;

499 vީ
ut32_t
 
	mAIRCR
;

500 vީ
ut32_t
 
	mSCR
;

501 vީ
ut32_t
 
	mCCR
;

502 vީ
ut32_t
 
	mSHPR1
;

503 vީ
ut32_t
 
	mSHPR2
;

504 vީ
ut32_t
 
	mSHPR3
;

505 vީ
ut32_t
 
	mSHCRS
;

506 vީ
ut32_t
 
	mCFSR
;

507 vީ
ut32_t
 
	mHFSR
;

508 vީ
ut32_t
 
	mRESERVED_1
;

509 vީ
ut32_t
 
	mMMAR
;

510 vީ
ut32_t
 
	mBFAR
;

511 } 
	tSCB_Ty
;

514 vީ
ut32_t
 
	mIDCODE
;

515 vީ
ut32_t
 
	mCR
;

516 } 
	tDBG_Ty
;

524 
	#SIG_BASE
 ((
ut32_t
0x1FFFF7E0)

	)

525 
	#TIM2_BASE
 ((
ut32_t
0x40000000)

	)

526 
	#TIM3_BASE
 ((
ut32_t
0x40000400)

	)

527 
	#TIM4_BASE
 ((
ut32_t
0x40000800)

	)

528 
	#RTC_BASE
 ((
ut32_t
0x40002800)

	)

529 
	#WWDG_BASE
 ((
ut32_t
0x40002C00)

	)

530 
	#IWDG_BASE
 ((
ut32_t
0x40003000)

	)

531 
	#SPI2_BASE
 ((
ut32_t
0x40003800)

	)

532 
	#USART2_BASE
 ((
ut32_t
0x40004400)

	)

533 
	#USART3_BASE
 ((
ut32_t
0x40004800)

	)

534 
	#I2C1_BASE
 ((
ut32_t
0x40005400)

	)

535 
	#I2C2_BASE
 ((
ut32_t
0x40005800)

	)

536 
	#USB_BASE
 ((
ut32_t
0x40005C00)

	)

537 
	#CAN1_BASE
 ((
ut32_t
0x40006400)

	)

538 
	#BKP_BASE
 ((
ut32_t
0x40006C00)

	)

539 
	#PWR_BASE
 ((
ut32_t
0x40007000)

	)

540 
	#AFIO_BASE
 ((
ut32_t
0x40010000)

	)

541 
	#EXTI_BASE
 ((
ut32_t
0x40010400)

	)

542 
	#GPIOA_BASE
 ((
ut32_t
0x40010800)

	)

543 
	#GPIOB_BASE
 ((
ut32_t
0x40010C00)

	)

544 
	#GPIOC_BASE
 ((
ut32_t
0x40011000)

	)

545 
	#GPIOD_BASE
 ((
ut32_t
0x40011400)

	)

546 
	#ADC1_BASE
 ((
ut32_t
0x40012400)

	)

547 
	#ADC2_BASE
 ((
ut32_t
0x40012800)

	)

548 
	#TIM1_BASE
 ((
ut32_t
0x40012C00)

	)

549 
	#SPI1_BASE
 ((
ut32_t
0x40013000)

	)

550 
	#USART1_BASE
 ((
ut32_t
0x40013800)

	)

551 
	#DMA1_BASE
 ((
ut32_t
0x40020000)

	)

552 
	#RCC_BASE
 ((
ut32_t
0x40021000)

	)

553 
	#FLASH_BASE
 ((
ut32_t
0x40022000)

	)

554 
	#CRC_BASE
 ((
ut32_t
0x40023000)

	)

555 
	#NVIC_BASE
 ((
ut32_t
0xE000E000)

	)

556 
	#STK_BASE
 ((
ut32_t
0xE000E010)

	)

557 
	#SCB_BASE
 ((
ut32_t
0xE000ED00)

	)

558 
	#DBG_BASE
 ((
ut32_t
0xE0042000)

	)

566 
	#SIG
 ( (
SIG_Ty
*
SIG_BASE
 )

	)

567 
	#TIM2
 ( (
TIM2_Ty
*
TIM2_BASE
 )

	)

568 
	#TIM3
 ( (
TIM2_Ty
*
TIM3_BASE
 )

	)

569 
	#TIM4
 ( (
TIM2_Ty
*
TIM4_BASE
 )

	)

570 
	#RTC
 ( (
RTC_Ty
*
RTC_BASE
 )

	)

571 
	#WWDG
 ( (
WWDG_Ty
*
WWDG_BASE
 )

	)

572 
	#IWDG
 ( (
IWDG_Ty
*
IWDG_BASE
 )

	)

573 
	#SPI2
 ( (
SPI1_Ty
*
SPI2_BASE
 )

	)

574 
	#USART2
 ( (
USART1_Ty
*
USART2_BASE
 )

	)

575 
	#USART3
 ( (
USART1_Ty
*
USART3_BASE
 )

	)

576 
	#I2C1
 ( (
I2C1_Ty
*
I2C1_BASE
 )

	)

577 
	#I2C2
 ( (
I2C1_Ty
*
I2C2_BASE
 )

	)

578 
	#USB
 ( (
USB_Ty
*
USB_BASE
 )

	)

579 
	#CAN1
 ( (
CAN1_Ty
*
CAN1_BASE
 )

	)

580 
	#BKP
 ( (
BKP_Ty
*
BKP_BASE
 )

	)

581 
	#PWR
 ( (
PWR_Ty
*
PWR_BASE
 )

	)

582 
	#AFIO
 ( (
AFIO_Ty
*
AFIO_BASE
 )

	)

583 
	#EXTI
 ( (
EXTI_Ty
*
EXTI_BASE
 )

	)

584 
	#GPIOA
 ( (
GPIOA_Ty
*
GPIOA_BASE
 )

	)

585 
	#GPIOB
 ( (
GPIOA_Ty
*
GPIOB_BASE
 )

	)

586 
	#GPIOC
 ( (
GPIOA_Ty
*
GPIOC_BASE
 )

	)

587 
	#GPIOD
 ( (
GPIOA_Ty
*
GPIOD_BASE
 )

	)

588 
	#ADC1
 ( (
ADC1_Ty
*
ADC1_BASE
 )

	)

589 
	#ADC2
 ( (
ADC2_Ty
*
ADC2_BASE
 )

	)

590 
	#TIM1
 ( (
TIM1_Ty
*
TIM1_BASE
 )

	)

591 
	#SPI1
 ( (
SPI1_Ty
*
SPI1_BASE
 )

	)

592 
	#USART1
 ( (
USART1_Ty
*
USART1_BASE
 )

	)

593 
	#DMA1
 ( (
DMA1_Ty
*
DMA1_BASE
 )

	)

594 
	#RCC
 ( (
RCC_Ty
*
RCC_BASE
 )

	)

595 
	#FLASH
 ( (
FLASH_Ty
*
FLASH_BASE
 )

	)

596 
	#CRC
 ( (
CRC_Ty
*
CRC_BASE
 )

	)

597 
	#NVIC
 ( (
NVIC_Ty
*
NVIC_BASE
 )

	)

598 
	#STK
 ( (
STK_Ty
*
STK_BASE
 )

	)

599 
	#SCB
 ( (
SCB_Ty
*
SCB_BASE
 )

	)

600 
	#DBG
 ( (
DBG_Ty
*
DBG_BASE
 )

	)

609 vީ
ut32_t
 
	mCR1
[32];

610 vީ
ut32_t
 
	mCR2
[32];

611 vީ
ut32_t
 
	mSMCR
[32];

612 vީ
ut32_t
 
	mDIER
[32];

613 vީ
ut32_t
 
	mSR
[32];

614 vީ
ut32_t
 
	mEGR
[32];

615 vީ
ut32_t
 
	mCCMR1
[32];

616 vީ
ut32_t
 
	mCCMR2
[32];

617 vީ
ut32_t
 
	mCCER
[32];

618 vީ
ut32_t
 
	mCNT
[32];

619 vީ
ut32_t
 
	mPSC
[32];

620 vީ
ut32_t
 
	mARR
[32];

621 vީ
ut32_t
 
	mRESERVED_1
[32];

622 vީ
ut32_t
 
	mCCR1
[32];

623 vީ
ut32_t
 
	mCCR2
[32];

624 vީ
ut32_t
 
	mCCR3
[32];

625 vީ
ut32_t
 
	mCCR4
[32];

626 vީ
ut32_t
 
	mRESERVED_2
[32];

627 vީ
ut32_t
 
	mDCR
[32];

628 vީ
ut32_t
 
	mDMAR
[32];

629 } 
	tTIM2_BB_Ty
;

632 vީ
ut32_t
 
	mCRH
[32];

633 vީ
ut32_t
 
	mCRL
[32];

634 vީ
ut32_t
 
	mPRLH
[32];

635 vީ
ut32_t
 
	mPRLL
[32];

636 vީ
ut32_t
 
	mDIVH
[32];

637 vީ
ut32_t
 
	mDIVL
[32];

638 vީ
ut32_t
 
	mCNTH
[32];

639 vީ
ut32_t
 
	mCNTL
[32];

640 vީ
ut32_t
 
	mALRH
[32];

641 vީ
ut32_t
 
	mALRL
[32];

642 } 
	tRTC_BB_Ty
;

645 vީ
ut32_t
 
	mCR
[32];

646 vީ
ut32_t
 
	mCFR
[32];

647 vީ
ut32_t
 
	mSR
[32];

648 } 
	tWWDG_BB_Ty
;

651 vީ
ut32_t
 
	mKR
[32];

652 vީ
ut32_t
 
	mPR
[32];

653 vީ
ut32_t
 
	mRLR
[32];

654 vީ
ut32_t
 
	mSR
[32];

655 } 
	tIWDG_BB_Ty
;

658 vީ
ut32_t
 
	mCR1
[32];

659 vީ
ut32_t
 
	mCR2
[32];

660 vީ
ut32_t
 
	mSR
[32];

661 vީ
ut32_t
 
	mDR
[32];

662 vީ
ut32_t
 
	mCRCPR
[32];

663 vީ
ut32_t
 
	mRXCRCR
[32];

664 vީ
ut32_t
 
	mTXCRCR
[32];

665 vީ
ut32_t
 
	mI2SCFGR
[32];

666 vީ
ut32_t
 
	mI2SPR
[32];

667 } 
	tSPI1_BB_Ty
;

670 vީ
ut32_t
 
	mSR
[32];

671 vީ
ut32_t
 
	mDR
[32];

672 vީ
ut32_t
 
	mBRR
[32];

673 vީ
ut32_t
 
	mCR1
[32];

674 vީ
ut32_t
 
	mCR2
[32];

675 vީ
ut32_t
 
	mCR3
[32];

676 vީ
ut32_t
 
	mGTPR
[32];

677 } 
	tUSART1_BB_Ty
;

680 vީ
ut32_t
 
	mCR1
[32];

681 vީ
ut32_t
 
	mCR2
[32];

682 vީ
ut32_t
 
	mOAR1
[32];

683 vީ
ut32_t
 
	mOAR2
[32];

684 vީ
ut32_t
 
	mDR
[32];

685 vީ
ut32_t
 
	mSR1
[32];

686 vީ
ut32_t
 
	mSR2
[32];

687 vީ
ut32_t
 
	mCCR
[32];

688 vީ
ut32_t
 
	mTRISE
[32];

689 } 
	tI2C1_BB_Ty
;

692 vީ
ut32_t
 
	mEP0R
[32];

693 vީ
ut32_t
 
	mEP1R
[32];

694 vީ
ut32_t
 
	mEP2R
[32];

695 vީ
ut32_t
 
	mEP3R
[32];

696 vީ
ut32_t
 
	mEP4R
[32];

697 vީ
ut32_t
 
	mEP5R
[32];

698 vީ
ut32_t
 
	mEP6R
[32];

699 vީ
ut32_t
 
	mEP7R
[32];

700 vީ
ut32_t
 
	mRESERVED_1
[8][32];

701 vީ
ut32_t
 
	mCNTR
[32];

702 vީ
ut32_t
 
	mISTR
[32];

703 vީ
ut32_t
 
	mFNR
[32];

704 vީ
ut32_t
 
	mDADDR
[32];

705 vީ
ut32_t
 
	mBTABLE
[32];

706 } 
	tUSB_BB_Ty
;

709 vީ
ut32_t
 
	mCAN_MCR
[32];

710 vީ
ut32_t
 
	mCAN_MSR
[32];

711 vީ
ut32_t
 
	mCAN_TSR
[32];

712 vީ
ut32_t
 
	mCAN_RF0R
[32];

713 vީ
ut32_t
 
	mCAN_RF1R
[32];

714 vީ
ut32_t
 
	mCAN_IER
[32];

715 vީ
ut32_t
 
	mCAN_ESR
[32];

716 vީ
ut32_t
 
	mCAN_BTR
[32];

717 vީ
ut32_t
 
	mRESERVED_1
[88][32];

718 vީ
ut32_t
 
	mCAN_TI0R
[32];

719 vީ
ut32_t
 
	mCAN_TDT0R
[32];

720 vީ
ut32_t
 
	mCAN_TDL0R
[32];

721 vީ
ut32_t
 
	mCAN_TDH0R
[32];

722 vީ
ut32_t
 
	mCAN_TI1R
[32];

723 vީ
ut32_t
 
	mCAN_TDT1R
[32];

724 vީ
ut32_t
 
	mCAN_TDL1R
[32];

725 vީ
ut32_t
 
	mCAN_TDH1R
[32];

726 vީ
ut32_t
 
	mCAN_TI2R
[32];

727 vީ
ut32_t
 
	mCAN_TDT2R
[32];

728 vީ
ut32_t
 
	mCAN_TDL2R
[32];

729 vީ
ut32_t
 
	mCAN_TDH2R
[32];

730 vީ
ut32_t
 
	mCAN_RI0R
[32];

731 vީ
ut32_t
 
	mCAN_RDT0R
[32];

732 vީ
ut32_t
 
	mCAN_RDL0R
[32];

733 vީ
ut32_t
 
	mCAN_RDH0R
[32];

734 vީ
ut32_t
 
	mCAN_RI1R
[32];

735 vީ
ut32_t
 
	mCAN_RDT1R
[32];

736 vީ
ut32_t
 
	mCAN_RDL1R
[32];

737 vީ
ut32_t
 
	mCAN_RDH1R
[32];

738 vީ
ut32_t
 
	mRESERVED_2
[12][32];

739 vީ
ut32_t
 
	mCAN_FMR
[32];

740 vީ
ut32_t
 
	mCAN_FM1R
[32];

741 vީ
ut32_t
 
	mRESERVED_3
[32];

742 vީ
ut32_t
 
	mCAN_FS1R
[32];

743 vީ
ut32_t
 
	mRESERVED_4
[32];

744 vީ
ut32_t
 
	mCAN_FFA1R
[32];

745 vީ
ut32_t
 
	mRESERVED_5
[32];

746 vީ
ut32_t
 
	mCAN_FA1R
[32];

747 vީ
ut32_t
 
	mRESERVED_6
[8][32];

748 vީ
ut32_t
 
	mF0R1
[32];

749 vީ
ut32_t
 
	mF0R2
[32];

750 vީ
ut32_t
 
	mF1R1
[32];

751 vީ
ut32_t
 
	mF1R2
[32];

752 vީ
ut32_t
 
	mF2R1
[32];

753 vީ
ut32_t
 
	mF2R2
[32];

754 vީ
ut32_t
 
	mF3R1
[32];

755 vީ
ut32_t
 
	mF3R2
[32];

756 vީ
ut32_t
 
	mF4R1
[32];

757 vީ
ut32_t
 
	mF4R2
[32];

758 vީ
ut32_t
 
	mF5R1
[32];

759 vީ
ut32_t
 
	mF5R2
[32];

760 vީ
ut32_t
 
	mF6R1
[32];

761 vީ
ut32_t
 
	mF6R2
[32];

762 vީ
ut32_t
 
	mF7R1
[32];

763 vީ
ut32_t
 
	mF7R2
[32];

764 vީ
ut32_t
 
	mF8R1
[32];

765 vީ
ut32_t
 
	mF8R2
[32];

766 vީ
ut32_t
 
	mF9R1
[32];

767 vީ
ut32_t
 
	mF9R2
[32];

768 vީ
ut32_t
 
	mF10R1
[32];

769 vީ
ut32_t
 
	mF10R2
[32];

770 vީ
ut32_t
 
	mF11R1
[32];

771 vީ
ut32_t
 
	mF11R2
[32];

772 vީ
ut32_t
 
	mF12R1
[32];

773 vީ
ut32_t
 
	mF12R2
[32];

774 vީ
ut32_t
 
	mF13R1
[32];

775 vީ
ut32_t
 
	mF13R2
[32];

776 } 
	tCAN1_BB_Ty
;

779 vީ
ut32_t
 
	mDR1
[32];

780 vީ
ut32_t
 
	mDR2
[32];

781 vީ
ut32_t
 
	mDR3
[32];

782 vީ
ut32_t
 
	mDR4
[32];

783 vީ
ut32_t
 
	mDR5
[32];

784 vީ
ut32_t
 
	mDR6
[32];

785 vީ
ut32_t
 
	mDR7
[32];

786 vީ
ut32_t
 
	mDR8
[32];

787 vީ
ut32_t
 
	mDR9
[32];

788 vީ
ut32_t
 
	mDR10
[32];

789 vީ
ut32_t
 
	mRTCCR
[32];

790 vީ
ut32_t
 
	mCR
[32];

791 vީ
ut32_t
 
	mCSR
[32];

792 vީ
ut32_t
 
	mRESERVED_1
[2][32];

793 vީ
ut32_t
 
	mDR11
[32];

794 vީ
ut32_t
 
	mDR12
[32];

795 vީ
ut32_t
 
	mDR13
[32];

796 vީ
ut32_t
 
	mDR14
[32];

797 vީ
ut32_t
 
	mDR15
[32];

798 vީ
ut32_t
 
	mDR16
[32];

799 vީ
ut32_t
 
	mDR17
[32];

800 vީ
ut32_t
 
	mDR18
[32];

801 vީ
ut32_t
 
	mDR19
[32];

802 vީ
ut32_t
 
	mDR20
[32];

803 vީ
ut32_t
 
	mDR21
[32];

804 vީ
ut32_t
 
	mDR22
[32];

805 vީ
ut32_t
 
	mDR23
[32];

806 vީ
ut32_t
 
	mDR24
[32];

807 vީ
ut32_t
 
	mDR25
[32];

808 vީ
ut32_t
 
	mDR26
[32];

809 vީ
ut32_t
 
	mDR27
[32];

810 vީ
ut32_t
 
	mDR28
[32];

811 vީ
ut32_t
 
	mDR29
[32];

812 vީ
ut32_t
 
	mDR30
[32];

813 vީ
ut32_t
 
	mDR31
[32];

814 vީ
ut32_t
 
	mDR32
[32];

815 vީ
ut32_t
 
	mDR33
[32];

816 vީ
ut32_t
 
	mDR34
[32];

817 vީ
ut32_t
 
	mDR35
[32];

818 vީ
ut32_t
 
	mDR36
[32];

819 vީ
ut32_t
 
	mDR37
[32];

820 vީ
ut32_t
 
	mDR38
[32];

821 vީ
ut32_t
 
	mDR39
[32];

822 vީ
ut32_t
 
	mDR40
[32];

823 vީ
ut32_t
 
	mDR41
[32];

824 vީ
ut32_t
 
	mDR42
[32];

825 } 
	tBKP_BB_Ty
;

828 vީ
ut32_t
 
	mCR
[32];

829 vީ
ut32_t
 
	mCSR
[32];

830 } 
	tPWR_BB_Ty
;

833 vީ
ut32_t
 
	mEVCR
[32];

834 vީ
ut32_t
 
	mMAPR
[32];

835 vީ
ut32_t
 
	mEXTICR1
[32];

836 vީ
ut32_t
 
	mEXTICR2
[32];

837 vީ
ut32_t
 
	mEXTICR3
[32];

838 vީ
ut32_t
 
	mEXTICR4
[32];

839 vީ
ut32_t
 
	mRESERVED_1
[32];

840 vީ
ut32_t
 
	mMAPR2
[32];

841 } 
	tAFIO_BB_Ty
;

844 vީ
ut32_t
 
	mIMR
[32];

845 vީ
ut32_t
 
	mEMR
[32];

846 vީ
ut32_t
 
	mRTSR
[32];

847 vީ
ut32_t
 
	mFTSR
[32];

848 vީ
ut32_t
 
	mSWIER
[32];

849 vީ
ut32_t
 
	mPR
[32];

850 } 
	tEXTI_BB_Ty
;

853 vީ
ut32_t
 
	mCRL
[32];

854 vީ
ut32_t
 
	mCRH
[32];

855 vީ
ut32_t
 
	mIDR
[32];

856 vީ
ut32_t
 
	mODR
[32];

857 vީ
ut32_t
 
	mBSRR
[32];

858 vީ
ut32_t
 
	mBRR
[32];

859 vީ
ut32_t
 
	mLCKR
[32];

860 } 
	tGPIOA_BB_Ty
;

863 vީ
ut32_t
 
	mSR
[32];

864 vީ
ut32_t
 
	mCR1
[32];

865 vީ
ut32_t
 
	mCR2
[32];

866 vީ
ut32_t
 
	mSMPR1
[32];

867 vީ
ut32_t
 
	mSMPR2
[32];

868 vީ
ut32_t
 
	mJOFR1
[32];

869 vީ
ut32_t
 
	mJOFR2
[32];

870 vީ
ut32_t
 
	mJOFR3
[32];

871 vީ
ut32_t
 
	mJOFR4
[32];

872 vީ
ut32_t
 
	mHTR
[32];

873 vީ
ut32_t
 
	mLTR
[32];

874 vީ
ut32_t
 
	mSQR1
[32];

875 vީ
ut32_t
 
	mSQR2
[32];

876 vީ
ut32_t
 
	mSQR3
[32];

877 vީ
ut32_t
 
	mJSQR
[32];

878 vީ
ut32_t
 
	mJDR1
[32];

879 vީ
ut32_t
 
	mJDR2
[32];

880 vީ
ut32_t
 
	mJDR3
[32];

881 vީ
ut32_t
 
	mJDR4
[32];

882 vީ
ut32_t
 
	mDR
[32];

883 } 
	tADC1_BB_Ty
;

886 vީ
ut32_t
 
	mSR
[32];

887 vީ
ut32_t
 
	mCR1
[32];

888 vީ
ut32_t
 
	mCR2
[32];

889 vީ
ut32_t
 
	mSMPR1
[32];

890 vީ
ut32_t
 
	mSMPR2
[32];

891 vީ
ut32_t
 
	mJOFR1
[32];

892 vީ
ut32_t
 
	mJOFR2
[32];

893 vީ
ut32_t
 
	mJOFR3
[32];

894 vީ
ut32_t
 
	mJOFR4
[32];

895 vީ
ut32_t
 
	mHTR
[32];

896 vީ
ut32_t
 
	mLTR
[32];

897 vީ
ut32_t
 
	mSQR1
[32];

898 vީ
ut32_t
 
	mSQR2
[32];

899 vީ
ut32_t
 
	mSQR3
[32];

900 vީ
ut32_t
 
	mJSQR
[32];

901 vީ
ut32_t
 
	mJDR1
[32];

902 vީ
ut32_t
 
	mJDR2
[32];

903 vީ
ut32_t
 
	mJDR3
[32];

904 vީ
ut32_t
 
	mJDR4
[32];

905 vީ
ut32_t
 
	mDR
[32];

906 } 
	tADC2_BB_Ty
;

909 vީ
ut32_t
 
	mCR1
[32];

910 vީ
ut32_t
 
	mCR2
[32];

911 vީ
ut32_t
 
	mSMCR
[32];

912 vީ
ut32_t
 
	mDIER
[32];

913 vީ
ut32_t
 
	mSR
[32];

914 vީ
ut32_t
 
	mEGR
[32];

915 vީ
ut32_t
 
	mCCMR1
[32];

916 vީ
ut32_t
 
	mCCMR2
[32];

917 vީ
ut32_t
 
	mCCER
[32];

918 vީ
ut32_t
 
	mCNT
[32];

919 vީ
ut32_t
 
	mPSC
[32];

920 vީ
ut32_t
 
	mARR
[32];

921 vީ
ut32_t
 
	mRCR
[32];

922 vީ
ut32_t
 
	mCCR1
[32];

923 vީ
ut32_t
 
	mCCR2
[32];

924 vީ
ut32_t
 
	mCCR3
[32];

925 vީ
ut32_t
 
	mCCR4
[32];

926 vީ
ut32_t
 
	mBDTR
[32];

927 vީ
ut32_t
 
	mDCR
[32];

928 vީ
ut32_t
 
	mDMAR
[32];

929 } 
	tTIM1_BB_Ty
;

932 vީ
ut32_t
 
	mISR
[32];

933 vީ
ut32_t
 
	mIFCR
[32];

934 vީ
ut32_t
 
	mCCR1
[32];

935 vީ
ut32_t
 
	mCNDTR1
[32];

936 vީ
ut32_t
 
	mCPAR1
[32];

937 vީ
ut32_t
 
	mCMAR1
[32];

938 vީ
ut32_t
 
	mRESERVED_1
[32];

939 vީ
ut32_t
 
	mCCR2
[32];

940 vީ
ut32_t
 
	mCNDTR2
[32];

941 vީ
ut32_t
 
	mCPAR2
[32];

942 vީ
ut32_t
 
	mCMAR2
[32];

943 vީ
ut32_t
 
	mRESERVED_2
[32];

944 vީ
ut32_t
 
	mCCR3
[32];

945 vީ
ut32_t
 
	mCNDTR3
[32];

946 vީ
ut32_t
 
	mCPAR3
[32];

947 vީ
ut32_t
 
	mCMAR3
[32];

948 vީ
ut32_t
 
	mRESERVED_3
[32];

949 vީ
ut32_t
 
	mCCR4
[32];

950 vީ
ut32_t
 
	mCNDTR4
[32];

951 vީ
ut32_t
 
	mCPAR4
[32];

952 vީ
ut32_t
 
	mCMAR4
[32];

953 vީ
ut32_t
 
	mRESERVED_4
[32];

954 vީ
ut32_t
 
	mCCR5
[32];

955 vީ
ut32_t
 
	mCNDTR5
[32];

956 vީ
ut32_t
 
	mCPAR5
[32];

957 vީ
ut32_t
 
	mCMAR5
[32];

958 vީ
ut32_t
 
	mRESERVED_5
[32];

959 vީ
ut32_t
 
	mCCR6
[32];

960 vީ
ut32_t
 
	mCNDTR6
[32];

961 vީ
ut32_t
 
	mCPAR6
[32];

962 vީ
ut32_t
 
	mCMAR6
[32];

963 vީ
ut32_t
 
	mRESERVED_6
[32];

964 vީ
ut32_t
 
	mCCR7
[32];

965 vީ
ut32_t
 
	mCNDTR7
[32];

966 vީ
ut32_t
 
	mCPAR7
[32];

967 vީ
ut32_t
 
	mCMAR7
[32];

968 } 
	tDMA1_BB_Ty
;

971 vީ
ut32_t
 
	mCR
[32];

972 vީ
ut32_t
 
	mCFGR
[32];

973 vީ
ut32_t
 
	mCIR
[32];

974 vީ
ut32_t
 
	mAPB2RSTR
[32];

975 vީ
ut32_t
 
	mAPB1RSTR
[32];

976 vީ
ut32_t
 
	mAHBENR
[32];

977 vީ
ut32_t
 
	mAPB2ENR
[32];

978 vީ
ut32_t
 
	mAPB1ENR
[32];

979 vީ
ut32_t
 
	mBDCR
[32];

980 vީ
ut32_t
 
	mCSR
[32];

981 } 
	tRCC_BB_Ty
;

984 vީ
ut32_t
 
	mACR
[32];

985 vީ
ut32_t
 
	mKEYR
[32];

986 vީ
ut32_t
 
	mOPTKEYR
[32];

987 vީ
ut32_t
 
	mSR
[32];

988 vީ
ut32_t
 
	mCR
[32];

989 vީ
ut32_t
 
	mAR
[32];

990 vީ
ut32_t
 
	mRESERVED_1
[32];

991 vީ
ut32_t
 
	mOBR
[32];

992 vީ
ut32_t
 
	mWRPR
[32];

993 } 
	tFLASH_BB_Ty
;

996 vީ
ut32_t
 
	mDR
[32];

997 vީ
ut32_t
 
	mIDR
[32];

998 vީ
ut32_t
 
	mCR
[32];

999 } 
	tCRC_BB_Ty
;

1007 
	#TIM2_BB_BASE
 ((
ut32_t
0x42000000)

	)

1008 
	#TIM3_BB_BASE
 ((
ut32_t
0x42008000)

	)

1009 
	#TIM4_BB_BASE
 ((
ut32_t
0x42010000)

	)

1010 
	#RTC_BB_BASE
 ((
ut32_t
0x42050000)

	)

1011 
	#WWDG_BB_BASE
 ((
ut32_t
0x42058000)

	)

1012 
	#IWDG_BB_BASE
 ((
ut32_t
0x42060000)

	)

1013 
	#SPI2_BB_BASE
 ((
ut32_t
0x42070000)

	)

1014 
	#USART2_BB_BASE
 ((
ut32_t
0x42088000)

	)

1015 
	#USART3_BB_BASE
 ((
ut32_t
0x42090000)

	)

1016 
	#I2C1_BB_BASE
 ((
ut32_t
0x420A8000)

	)

1017 
	#I2C2_BB_BASE
 ((
ut32_t
0x420B0000)

	)

1018 
	#USB_BB_BASE
 ((
ut32_t
0x420B8000)

	)

1019 
	#CAN1_BB_BASE
 ((
ut32_t
0x420C8000)

	)

1020 
	#BKP_BB_BASE
 ((
ut32_t
0x420D8000)

	)

1021 
	#PWR_BB_BASE
 ((
ut32_t
0x420E0000)

	)

1022 
	#AFIO_BB_BASE
 ((
ut32_t
0x42200000)

	)

1023 
	#EXTI_BB_BASE
 ((
ut32_t
0x42208000)

	)

1024 
	#GPIOA_BB_BASE
 ((
ut32_t
0x42210000)

	)

1025 
	#GPIOB_BB_BASE
 ((
ut32_t
0x42218000)

	)

1026 
	#GPIOC_BB_BASE
 ((
ut32_t
0x42220000)

	)

1027 
	#GPIOD_BB_BASE
 ((
ut32_t
0x42228000)

	)

1028 
	#ADC1_BB_BASE
 ((
ut32_t
0x42248000)

	)

1029 
	#ADC2_BB_BASE
 ((
ut32_t
0x42250000)

	)

1030 
	#TIM1_BB_BASE
 ((
ut32_t
0x42258000)

	)

1031 
	#SPI1_BB_BASE
 ((
ut32_t
0x42260000)

	)

1032 
	#USART1_BB_BASE
 ((
ut32_t
0x42270000)

	)

1033 
	#DMA1_BB_BASE
 ((
ut32_t
0x42400000)

	)

1034 
	#RCC_BB_BASE
 ((
ut32_t
0x42420000)

	)

1035 
	#FLASH_BB_BASE
 ((
ut32_t
0x42440000)

	)

1036 
	#CRC_BB_BASE
 ((
ut32_t
0x42460000)

	)

1044 
	#BB_TIM2
 ( (
TIM2_BB_Ty
*
TIM2_BB_BASE
 )

	)

1045 
	#BB_TIM3
 ( (
TIM2_BB_Ty
*
TIM3_BB_BASE
 )

	)

1046 
	#BB_TIM4
 ( (
TIM2_BB_Ty
*
TIM4_BB_BASE
 )

	)

1047 
	#BB_RTC
 ( (
RTC_BB_Ty
*
RTC_BB_BASE
 )

	)

1048 
	#BB_WWDG
 ( (
WWDG_BB_Ty
*
WWDG_BB_BASE
 )

	)

1049 
	#BB_IWDG
 ( (
IWDG_BB_Ty
*
IWDG_BB_BASE
 )

	)

1050 
	#BB_SPI2
 ( (
SPI1_BB_Ty
*
SPI2_BB_BASE
 )

	)

1051 
	#BB_USART2
 ( (
USART1_BB_Ty
*
USART2_BB_BASE
 )

	)

1052 
	#BB_USART3
 ( (
USART1_BB_Ty
*
USART3_BB_BASE
 )

	)

1053 
	#BB_I2C1
 ( (
I2C1_BB_Ty
*
I2C1_BB_BASE
 )

	)

1054 
	#BB_I2C2
 ( (
I2C1_BB_Ty
*
I2C2_BB_BASE
 )

	)

1055 
	#BB_USB
 ( (
USB_BB_Ty
*
USB_BB_BASE
 )

	)

1056 
	#BB_CAN1
 ( (
CAN1_BB_Ty
*
CAN1_BB_BASE
 )

	)

1057 
	#BB_BKP
 ( (
BKP_BB_Ty
*
BKP_BB_BASE
 )

	)

1058 
	#BB_PWR
 ( (
PWR_BB_Ty
*
PWR_BB_BASE
 )

	)

1059 
	#BB_AFIO
 ( (
AFIO_BB_Ty
*
AFIO_BB_BASE
 )

	)

1060 
	#BB_EXTI
 ( (
EXTI_BB_Ty
*
EXTI_BB_BASE
 )

	)

1061 
	#BB_GPIOA
 ( (
GPIOA_BB_Ty
*
GPIOA_BB_BASE
 )

	)

1062 
	#BB_GPIOB
 ( (
GPIOA_BB_Ty
*
GPIOB_BB_BASE
 )

	)

1063 
	#BB_GPIOC
 ( (
GPIOA_BB_Ty
*
GPIOC_BB_BASE
 )

	)

1064 
	#BB_GPIOD
 ( (
GPIOA_BB_Ty
*
GPIOD_BB_BASE
 )

	)

1065 
	#BB_ADC1
 ( (
ADC1_BB_Ty
*
ADC1_BB_BASE
 )

	)

1066 
	#BB_ADC2
 ( (
ADC2_BB_Ty
*
ADC2_BB_BASE
 )

	)

1067 
	#BB_TIM1
 ( (
TIM1_BB_Ty
*
TIM1_BB_BASE
 )

	)

1068 
	#BB_SPI1
 ( (
SPI1_BB_Ty
*
SPI1_BB_BASE
 )

	)

1069 
	#BB_USART1
 ( (
USART1_BB_Ty
*
USART1_BB_BASE
 )

	)

1070 
	#BB_DMA1
 ( (
DMA1_BB_Ty
*
DMA1_BB_BASE
 )

	)

1071 
	#BB_RCC
 ( (
RCC_BB_Ty
*
RCC_BB_BASE
 )

	)

1072 
	#BB_FLASH
 ( (
FLASH_BB_Ty
*
FLASH_BB_BASE
 )

	)

1073 
	#BB_CRC
 ( (
CRC_BB_Ty
*
CRC_BB_BASE
 )

	)

	@stm32f103_timer.h

11 #ide
STM32F103_TIMER_H


12 
	#STM32F103_TIMER_H


	)

14 
tim3_
(
eq
);

15 
tim3_dib
();

	@stm32f10x_adc.c

23 
	~"m32f10x_adc.h
"

24 
	~"m32f10x_rcc.h
"

48 
	#CR1_DISCNUM_Ret
 ((
ut32_t
)0xFFFF1FFF)

	)

51 
	#CR1_DISCEN_S
 ((
ut32_t
)0x00000800)

	)

52 
	#CR1_DISCEN_Ret
 ((
ut32_t
)0xFFFFF7FF)

	)

55 
	#CR1_JAUTO_S
 ((
ut32_t
)0x00000400)

	)

56 
	#CR1_JAUTO_Ret
 ((
ut32_t
)0xFFFFFBFF)

	)

59 
	#CR1_JDISCEN_S
 ((
ut32_t
)0x00001000)

	)

60 
	#CR1_JDISCEN_Ret
 ((
ut32_t
)0xFFFFEFFF)

	)

63 
	#CR1_AWDCH_Ret
 ((
ut32_t
)0xFFFFFFE0)

	)

66 
	#CR1_AWDMode_Ret
 ((
ut32_t
)0xFF3FFDFF)

	)

69 
	#CR1_CLEAR_Mask
 ((
ut32_t
)0xFFF0FEFF)

	)

72 
	#CR2_ADON_S
 ((
ut32_t
)0x00000001)

	)

73 
	#CR2_ADON_Ret
 ((
ut32_t
)0xFFFFFFFE)

	)

76 
	#CR2_DMA_S
 ((
ut32_t
)0x00000100)

	)

77 
	#CR2_DMA_Ret
 ((
ut32_t
)0xFFFFFEFF)

	)

80 
	#CR2_RSTCAL_S
 ((
ut32_t
)0x00000008)

	)

83 
	#CR2_CAL_S
 ((
ut32_t
)0x00000004)

	)

86 
	#CR2_SWSTART_S
 ((
ut32_t
)0x00400000)

	)

89 
	#CR2_EXTTRIG_S
 ((
ut32_t
)0x00100000)

	)

90 
	#CR2_EXTTRIG_Ret
 ((
ut32_t
)0xFFEFFFFF)

	)

93 
	#CR2_EXTTRIG_SWSTART_S
 ((
ut32_t
)0x00500000)

	)

94 
	#CR2_EXTTRIG_SWSTART_Ret
 ((
ut32_t
)0xFFAFFFFF)

	)

97 
	#CR2_JEXTSEL_Ret
 ((
ut32_t
)0xFFFF8FFF)

	)

100 
	#CR2_JEXTTRIG_S
 ((
ut32_t
)0x00008000)

	)

101 
	#CR2_JEXTTRIG_Ret
 ((
ut32_t
)0xFFFF7FFF)

	)

104 
	#CR2_JSWSTART_S
 ((
ut32_t
)0x00200000)

	)

107 
	#CR2_JEXTTRIG_JSWSTART_S
 ((
ut32_t
)0x00208000)

	)

108 
	#CR2_JEXTTRIG_JSWSTART_Ret
 ((
ut32_t
)0xFFDF7FFF)

	)

111 
	#CR2_TSVREFE_S
 ((
ut32_t
)0x00800000)

	)

112 
	#CR2_TSVREFE_Ret
 ((
ut32_t
)0xFF7FFFFF)

	)

115 
	#CR2_CLEAR_Mask
 ((
ut32_t
)0xFFF1F7FD)

	)

118 
	#SQR3_SQ_S
 ((
ut32_t
)0x0000001F)

	)

119 
	#SQR2_SQ_S
 ((
ut32_t
)0x0000001F)

	)

120 
	#SQR1_SQ_S
 ((
ut32_t
)0x0000001F)

	)

123 
	#SQR1_CLEAR_Mask
 ((
ut32_t
)0xFF0FFFFF)

	)

126 
	#JSQR_JSQ_S
 ((
ut32_t
)0x0000001F)

	)

129 
	#JSQR_JL_S
 ((
ut32_t
)0x00300000)

	)

130 
	#JSQR_JL_Ret
 ((
ut32_t
)0xFFCFFFFF)

	)

133 
	#SMPR1_SMP_S
 ((
ut32_t
)0x00000007)

	)

134 
	#SMPR2_SMP_S
 ((
ut32_t
)0x00000007)

	)

137 
	#JDR_Offt
 ((
ut8_t
)0x28)

	)

140 
	#DR_ADDRESS
 ((
ut32_t
)0x4001244C)

	)

179 
	$ADC_DeIn
(
ADC_TyDef
* 
ADCx
)

182 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

184 i(
ADCx
 =
ADC1
)

187 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC1
, 
ENABLE
);

189 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC1
, 
DISABLE
);

191 i(
ADCx
 =
ADC2
)

194 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC2
, 
ENABLE
);

196 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC2
, 
DISABLE
);

200 i(
ADCx
 =
ADC3
)

203 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC3
, 
ENABLE
);

205 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC3
, 
DISABLE
);

208 
	}
}

218 
	$ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
)

220 
ut32_t
 
tmeg1
 = 0;

221 
ut8_t
 
tmeg2
 = 0;

223 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

224 
	`as_m
(
	`IS_ADC_MODE
(
ADC_InSu
->
ADC_Mode
));

225 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
ADC_InSu
->
ADC_SnCvMode
));

226 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
ADC_InSu
->
ADC_CtuousCvMode
));

227 
	`as_m
(
	`IS_ADC_EXT_TRIG
(
ADC_InSu
->
ADC_ExTrigCv
));

228 
	`as_m
(
	`IS_ADC_DATA_ALIGN
(
ADC_InSu
->
ADC_DaAlign
));

229 
	`as_m
(
	`IS_ADC_REGULAR_LENGTH
(
ADC_InSu
->
ADC_NbrOfChl
));

233 
tmeg1
 = 
ADCx
->
CR1
;

235 
tmeg1
 &
CR1_CLEAR_Mask
;

239 
tmeg1
 |(
ut32_t
)(
ADC_InSu
->
ADC_Mode
 | ((ut32_t)ADC_InSu->
ADC_SnCvMode
 << 8));

241 
ADCx
->
CR1
 = 
tmeg1
;

245 
tmeg1
 = 
ADCx
->
CR2
;

247 
tmeg1
 &
CR2_CLEAR_Mask
;

252 
tmeg1
 |(
ut32_t
)(
ADC_InSu
->
ADC_DaAlign
 | ADC_InSu->
ADC_ExTrigCv
 |

253 ((
ut32_t
)
ADC_InSu
->
ADC_CtuousCvMode
 << 1));

255 
ADCx
->
CR2
 = 
tmeg1
;

259 
tmeg1
 = 
ADCx
->
SQR1
;

261 
tmeg1
 &
SQR1_CLEAR_Mask
;

264 
tmeg2
 |(
ut8_t
(
ADC_InSu
->
ADC_NbrOfChl
 - (uint8_t)1);

265 
tmeg1
 |(
ut32_t
)
tmeg2
 << 20;

267 
ADCx
->
SQR1
 = 
tmeg1
;

268 
	}
}

275 
	$ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
)

279 
ADC_InSu
->
ADC_Mode
 = 
ADC_Mode_Inddt
;

281 
ADC_InSu
->
ADC_SnCvMode
 = 
DISABLE
;

283 
ADC_InSu
->
ADC_CtuousCvMode
 = 
DISABLE
;

285 
ADC_InSu
->
ADC_ExTrigCv
 = 
ADC_ExTrigCv_T1_CC1
;

287 
ADC_InSu
->
ADC_DaAlign
 = 
ADC_DaAlign_Right
;

289 
ADC_InSu
->
ADC_NbrOfChl
 = 1;

290 
	}
}

299 
	$ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

302 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

303 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

304 i(
NewS
 !
DISABLE
)

307 
ADCx
->
CR2
 |
CR2_ADON_S
;

312 
ADCx
->
CR2
 &
CR2_ADON_Ret
;

314 
	}
}

324 
	$ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

327 
	`as_m
(
	`IS_ADC_DMA_PERIPH
(
ADCx
));

328 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

329 i(
NewS
 !
DISABLE
)

332 
ADCx
->
CR2
 |
CR2_DMA_S
;

337 
ADCx
->
CR2
 &
CR2_DMA_Ret
;

339 
	}
}

353 
	$ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
, 
FuniڮS
 
NewS
)

355 
ut8_t
 
mask
 = 0;

357 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

358 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

359 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

361 
mask
 = (
ut8_t
)
ADC_IT
;

362 i(
NewS
 !
DISABLE
)

365 
ADCx
->
CR1
 |
mask
;

370 
ADCx
->
CR1
 &(~(
ut32_t
)
mask
);

372 
	}
}

379 
	$ADC_RetCibti
(
ADC_TyDef
* 
ADCx
)

382 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

384 
ADCx
->
CR2
 |
CR2_RSTCAL_S
;

385 
	}
}

392 
FgStus
 
	$ADC_GRetCibtiStus
(
ADC_TyDef
* 
ADCx
)

394 
FgStus
 
bus
 = 
RESET
;

396 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

398 i((
ADCx
->
CR2
 & 
CR2_RSTCAL_S
!(
ut32_t
)
RESET
)

401 
bus
 = 
SET
;

406 
bus
 = 
RESET
;

409  
bus
;

410 
	}
}

417 
	$ADC_SCibti
(
ADC_TyDef
* 
ADCx
)

420 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

422 
ADCx
->
CR2
 |
CR2_CAL_S
;

423 
	}
}

430 
FgStus
 
	$ADC_GCibtiStus
(
ADC_TyDef
* 
ADCx
)

432 
FgStus
 
bus
 = 
RESET
;

434 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

436 i((
ADCx
->
CR2
 & 
CR2_CAL_S
!(
ut32_t
)
RESET
)

439 
bus
 = 
SET
;

444 
bus
 = 
RESET
;

447  
bus
;

448 
	}
}

457 
	$ADC_SoweSCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

460 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

461 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

462 i(
NewS
 !
DISABLE
)

466 
ADCx
->
CR2
 |
CR2_EXTTRIG_SWSTART_S
;

472 
ADCx
->
CR2
 &
CR2_EXTTRIG_SWSTART_Ret
;

474 
	}
}

481 
FgStus
 
	$ADC_GSoweSCvStus
(
ADC_TyDef
* 
ADCx
)

483 
FgStus
 
bus
 = 
RESET
;

485 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

487 i((
ADCx
->
CR2
 & 
CR2_SWSTART_S
!(
ut32_t
)
RESET
)

490 
bus
 = 
SET
;

495 
bus
 = 
RESET
;

498  
bus
;

499 
	}
}

509 
	$ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Numb
)

511 
ut32_t
 
tmeg1
 = 0;

512 
ut32_t
 
tmeg2
 = 0;

514 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

515 
	`as_m
(
	`IS_ADC_REGULAR_DISC_NUMBER
(
Numb
));

517 
tmeg1
 = 
ADCx
->
CR1
;

519 
tmeg1
 &
CR1_DISCNUM_Ret
;

521 
tmeg2
 = 
Numb
 - 1;

522 
tmeg1
 |
tmeg2
 << 13;

524 
ADCx
->
CR1
 = 
tmeg1
;

525 
	}
}

536 
	$ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

539 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

540 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

541 i(
NewS
 !
DISABLE
)

544 
ADCx
->
CR1
 |
CR1_DISCEN_S
;

549 
ADCx
->
CR1
 &
CR1_DISCEN_Ret
;

551 
	}
}

590 
	$ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
)

592 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0;

594 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

595 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

596 
	`as_m
(
	`IS_ADC_REGULAR_RANK
(
Rk
));

597 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

599 i(
ADC_Chl
 > 
ADC_Chl_9
)

602 
tmeg1
 = 
ADCx
->
SMPR1
;

604 
tmeg2
 = 
SMPR1_SMP_S
 << (3 * (
ADC_Chl
 - 10));

606 
tmeg1
 &~
tmeg2
;

608 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * (
ADC_Chl
 - 10));

610 
tmeg1
 |
tmeg2
;

612 
ADCx
->
SMPR1
 = 
tmeg1
;

617 
tmeg1
 = 
ADCx
->
SMPR2
;

619 
tmeg2
 = 
SMPR2_SMP_S
 << (3 * 
ADC_Chl
);

621 
tmeg1
 &~
tmeg2
;

623 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * 
ADC_Chl
);

625 
tmeg1
 |
tmeg2
;

627 
ADCx
->
SMPR2
 = 
tmeg1
;

630 i(
Rk
 < 7)

633 
tmeg1
 = 
ADCx
->
SQR3
;

635 
tmeg2
 = 
SQR3_SQ_S
 << (5 * (
Rk
 - 1));

637 
tmeg1
 &~
tmeg2
;

639 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 1));

641 
tmeg1
 |
tmeg2
;

643 
ADCx
->
SQR3
 = 
tmeg1
;

646 i(
Rk
 < 13)

649 
tmeg1
 = 
ADCx
->
SQR2
;

651 
tmeg2
 = 
SQR2_SQ_S
 << (5 * (
Rk
 - 7));

653 
tmeg1
 &~
tmeg2
;

655 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 7));

657 
tmeg1
 |
tmeg2
;

659 
ADCx
->
SQR2
 = 
tmeg1
;

665 
tmeg1
 = 
ADCx
->
SQR1
;

667 
tmeg2
 = 
SQR1_SQ_S
 << (5 * (
Rk
 - 13));

669 
tmeg1
 &~
tmeg2
;

671 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 13));

673 
tmeg1
 |
tmeg2
;

675 
ADCx
->
SQR1
 = 
tmeg1
;

677 
	}
}

686 
	$ADC_ExTrigCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

689 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

690 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

691 i(
NewS
 !
DISABLE
)

694 
ADCx
->
CR2
 |
CR2_EXTTRIG_S
;

699 
ADCx
->
CR2
 &
CR2_EXTTRIG_Ret
;

701 
	}
}

708 
ut16_t
 
	$ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
)

711 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

713  (
ut16_t

ADCx
->
DR
;

714 
	}
}

720 
ut32_t
 
	$ADC_GDuModeCvsiVue
()

723  (*(
__IO
 
ut32_t
 *
DR_ADDRESS
);

724 
	}
}

734 
	$ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

737 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

738 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

739 i(
NewS
 !
DISABLE
)

742 
ADCx
->
CR1
 |
CR1_JAUTO_S
;

747 
ADCx
->
CR1
 &
CR1_JAUTO_Ret
;

749 
	}
}

760 
	$ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

763 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

764 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

765 i(
NewS
 !
DISABLE
)

768 
ADCx
->
CR1
 |
CR1_JDISCEN_S
;

773 
ADCx
->
CR1
 &
CR1_JDISCEN_Ret
;

775 
	}
}

799 
	$ADC_ExTrigInjeedCvCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCv
)

801 
ut32_t
 
tmeg
 = 0;

803 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

804 
	`as_m
(
	`IS_ADC_EXT_INJEC_TRIG
(
ADC_ExTrigInjecCv
));

806 
tmeg
 = 
ADCx
->
CR2
;

808 
tmeg
 &
CR2_JEXTSEL_Ret
;

810 
tmeg
 |
ADC_ExTrigInjecCv
;

812 
ADCx
->
CR2
 = 
tmeg
;

813 
	}
}

824 
	$ADC_ExTrigInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

827 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

828 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

829 i(
NewS
 !
DISABLE
)

832 
ADCx
->
CR2
 |
CR2_JEXTTRIG_S
;

837 
ADCx
->
CR2
 &
CR2_JEXTTRIG_Ret
;

839 
	}
}

849 
	$ADC_SoweSInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

852 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

853 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

854 i(
NewS
 !
DISABLE
)

858 
ADCx
->
CR2
 |
CR2_JEXTTRIG_JSWSTART_S
;

864 
ADCx
->
CR2
 &
CR2_JEXTTRIG_JSWSTART_Ret
;

866 
	}
}

873 
FgStus
 
	$ADC_GSoweSInjeedCvCmdStus
(
ADC_TyDef
* 
ADCx
)

875 
FgStus
 
bus
 = 
RESET
;

877 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

879 i((
ADCx
->
CR2
 & 
CR2_JSWSTART_S
!(
ut32_t
)
RESET
)

882 
bus
 = 
SET
;

887 
bus
 = 
RESET
;

890  
bus
;

891 
	}
}

930 
	$ADC_InjeedChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
)

932 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0, 
tmeg3
 = 0;

934 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

935 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

936 
	`as_m
(
	`IS_ADC_INJECTED_RANK
(
Rk
));

937 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

939 i(
ADC_Chl
 > 
ADC_Chl_9
)

942 
tmeg1
 = 
ADCx
->
SMPR1
;

944 
tmeg2
 = 
SMPR1_SMP_S
 << (3*(
ADC_Chl
 - 10));

946 
tmeg1
 &~
tmeg2
;

948 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3*(
ADC_Chl
 - 10));

950 
tmeg1
 |
tmeg2
;

952 
ADCx
->
SMPR1
 = 
tmeg1
;

957 
tmeg1
 = 
ADCx
->
SMPR2
;

959 
tmeg2
 = 
SMPR2_SMP_S
 << (3 * 
ADC_Chl
);

961 
tmeg1
 &~
tmeg2
;

963 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * 
ADC_Chl
);

965 
tmeg1
 |
tmeg2
;

967 
ADCx
->
SMPR2
 = 
tmeg1
;

971 
tmeg1
 = 
ADCx
->
JSQR
;

973 
tmeg3
 = (
tmeg1
 & 
JSQR_JL_S
)>> 20;

975 
tmeg2
 = 
JSQR_JSQ_S
 << (5 * (
ut8_t
)((
Rk
 + 3- (
tmeg3
 + 1)));

977 
tmeg1
 &~
tmeg2
;

979 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
ut8_t
)((
Rk
 + 3- (
tmeg3
 + 1)));

981 
tmeg1
 |
tmeg2
;

983 
ADCx
->
JSQR
 = 
tmeg1
;

984 
	}
}

993 
	$ADC_InjeedSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Lgth
)

995 
ut32_t
 
tmeg1
 = 0;

996 
ut32_t
 
tmeg2
 = 0;

998 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

999 
	`as_m
(
	`IS_ADC_INJECTED_LENGTH
(
Lgth
));

1002 
tmeg1
 = 
ADCx
->
JSQR
;

1004 
tmeg1
 &
JSQR_JL_Ret
;

1006 
tmeg2
 = 
Lgth
 - 1;

1007 
tmeg1
 |
tmeg2
 << 20;

1009 
ADCx
->
JSQR
 = 
tmeg1
;

1010 
	}
}

1025 
	$ADC_SInjeedOfft
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
, 
ut16_t
 
Offt
)

1027 
__IO
 
ut32_t
 
tmp
 = 0;

1030 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1031 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedChl
));

1032 
	`as_m
(
	`IS_ADC_OFFSET
(
Offt
));

1034 
tmp
 = (
ut32_t
)
ADCx
;

1035 
tmp
 +
ADC_InjeedChl
;

1038 *(
__IO
 
ut32_t
 *
tmp
 = (ut32_t)
Offt
;

1039 
	}
}

1052 
ut16_t
 
	$ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
)

1054 
__IO
 
ut32_t
 
tmp
 = 0;

1057 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1058 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedChl
));

1060 
tmp
 = (
ut32_t
)
ADCx
;

1061 
tmp
 +
ADC_InjeedChl
 + 
JDR_Offt
;

1064  (
ut16_t
(*(
__IO
 
ut32_t
*
tmp
);

1065 
	}
}

1082 
	$ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog
)

1084 
ut32_t
 
tmeg
 = 0;

1086 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1087 
	`as_m
(
	`IS_ADC_ANALOG_WATCHDOG
(
ADC_AlogWchdog
));

1089 
tmeg
 = 
ADCx
->
CR1
;

1091 
tmeg
 &
CR1_AWDMode_Ret
;

1093 
tmeg
 |
ADC_AlogWchdog
;

1095 
ADCx
->
CR1
 = 
tmeg
;

1096 
	}
}

1107 
	$ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
,

1108 
ut16_t
 
LowThshd
)

1111 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1112 
	`as_m
(
	`IS_ADC_THRESHOLD
(
HighThshd
));

1113 
	`as_m
(
	`IS_ADC_THRESHOLD
(
LowThshd
));

1115 
ADCx
->
HTR
 = 
HighThshd
;

1117 
ADCx
->
LTR
 = 
LowThshd
;

1118 
	}
}

1145 
	$ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
)

1147 
ut32_t
 
tmeg
 = 0;

1149 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1150 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

1152 
tmeg
 = 
ADCx
->
CR1
;

1154 
tmeg
 &
CR1_AWDCH_Ret
;

1156 
tmeg
 |
ADC_Chl
;

1158 
ADCx
->
CR1
 = 
tmeg
;

1159 
	}
}

1167 
	$ADC_TempSsVftCmd
(
FuniڮS
 
NewS
)

1170 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1171 i(
NewS
 !
DISABLE
)

1174 
ADC1
->
CR2
 |
CR2_TSVREFE_S
;

1179 
ADC1
->
CR2
 &
CR2_TSVREFE_Ret
;

1181 
	}
}

1195 
FgStus
 
	$ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
)

1197 
FgStus
 
bus
 = 
RESET
;

1199 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1200 
	`as_m
(
	`IS_ADC_GET_FLAG
(
ADC_FLAG
));

1202 i((
ADCx
->
SR
 & 
ADC_FLAG
!(
ut8_t
)
RESET
)

1205 
bus
 = 
SET
;

1210 
bus
 = 
RESET
;

1213  
bus
;

1214 
	}
}

1228 
	$ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
)

1231 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1232 
	`as_m
(
	`IS_ADC_CLEAR_FLAG
(
ADC_FLAG
));

1234 
ADCx
->
SR
 = ~(
ut32_t
)
ADC_FLAG
;

1235 
	}
}

1247 
ITStus
 
	$ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
)

1249 
ITStus
 
bus
 = 
RESET
;

1250 
ut32_t
 
mask
 = 0, 
abˡus
 = 0;

1252 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1253 
	`as_m
(
	`IS_ADC_GET_IT
(
ADC_IT
));

1255 
mask
 = 
ADC_IT
 >> 8;

1257 
abˡus
 = (
ADCx
->
CR1
 & (
ut8_t
)
ADC_IT
) ;

1259 i(((
ADCx
->
SR
 & 
mask
!(
ut32_t
)
RESET
&& 
abˡus
)

1262 
bus
 = 
SET
;

1267 
bus
 = 
RESET
;

1270  
bus
;

1271 
	}
}

1283 
	$ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
)

1285 
ut8_t
 
mask
 = 0;

1287 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1288 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1290 
mask
 = (
ut8_t
)(
ADC_IT
 >> 8);

1292 
ADCx
->
SR
 = ~(
ut32_t
)
mask
;

1293 
	}
}

	@stm32f10x_adc.h

24 #ide
__STM32F10x_ADC_H


25 
	#__STM32F10x_ADC_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

52 
ut32_t
 
ADC_Mode
;

56 
FuniڮS
 
ADC_SnCvMode
;

60 
FuniڮS
 
ADC_CtuousCvMode
;

64 
ut32_t
 
ADC_ExTrigCv
;

68 
ut32_t
 
ADC_DaAlign
;

71 
ut8_t
 
ADC_NbrOfChl
;

74 }
	tADC_InTyDef
;

83 
	#IS_ADC_ALL_PERIPH
(
PERIPH
(((PERIPH=
ADC1
) || \

84 ((
PERIPH
=
ADC2
) || \

85 ((
PERIPH
=
ADC3
))

	)

87 
	#IS_ADC_DMA_PERIPH
(
PERIPH
(((PERIPH=
ADC1
) || \

88 ((
PERIPH
=
ADC3
))

	)

94 
	#ADC_Mode_Inddt
 ((
ut32_t
)0x00000000)

	)

95 
	#ADC_Mode_RegInjecSimu
 ((
ut32_t
)0x00010000)

	)

96 
	#ADC_Mode_RegSimu_AɔTrig
 ((
ut32_t
)0x00020000)

	)

97 
	#ADC_Mode_InjecSimu_FaIl
 ((
ut32_t
)0x00030000)

	)

98 
	#ADC_Mode_InjecSimu_SlowIl
 ((
ut32_t
)0x00040000)

	)

99 
	#ADC_Mode_InjecSimu
 ((
ut32_t
)0x00050000)

	)

100 
	#ADC_Mode_RegSimu
 ((
ut32_t
)0x00060000)

	)

101 
	#ADC_Mode_FaIl
 ((
ut32_t
)0x00070000)

	)

102 
	#ADC_Mode_SlowIl
 ((
ut32_t
)0x00080000)

	)

103 
	#ADC_Mode_AɔTrig
 ((
ut32_t
)0x00090000)

	)

105 
	#IS_ADC_MODE
(
MODE
(((MODE=
ADC_Mode_Inddt
) || \

106 ((
MODE
=
ADC_Mode_RegInjecSimu
) || \

107 ((
MODE
=
ADC_Mode_RegSimu_AɔTrig
) || \

108 ((
MODE
=
ADC_Mode_InjecSimu_FaIl
) || \

109 ((
MODE
=
ADC_Mode_InjecSimu_SlowIl
) || \

110 ((
MODE
=
ADC_Mode_InjecSimu
) || \

111 ((
MODE
=
ADC_Mode_RegSimu
) || \

112 ((
MODE
=
ADC_Mode_FaIl
) || \

113 ((
MODE
=
ADC_Mode_SlowIl
) || \

114 ((
MODE
=
ADC_Mode_AɔTrig
))

	)

123 
	#ADC_ExTrigCv_T1_CC1
 ((
ut32_t
)0x00000000

	)

124 
	#ADC_ExTrigCv_T1_CC2
 ((
ut32_t
)0x00020000

	)

125 
	#ADC_ExTrigCv_T2_CC2
 ((
ut32_t
)0x00060000

	)

126 
	#ADC_ExTrigCv_T3_TRGO
 ((
ut32_t
)0x00080000

	)

127 
	#ADC_ExTrigCv_T4_CC4
 ((
ut32_t
)0x000A0000

	)

128 
	#ADC_ExTrigCv_Ext_IT11_TIM8_TRGO
 ((
ut32_t
)0x000C0000

	)

130 
	#ADC_ExTrigCv_T1_CC3
 ((
ut32_t
)0x00040000

	)

131 
	#ADC_ExTrigCv_Ne
 ((
ut32_t
)0x000E0000

	)

133 
	#ADC_ExTrigCv_T3_CC1
 ((
ut32_t
)0x00000000

	)

134 
	#ADC_ExTrigCv_T2_CC3
 ((
ut32_t
)0x00020000

	)

135 
	#ADC_ExTrigCv_T8_CC1
 ((
ut32_t
)0x00060000

	)

136 
	#ADC_ExTrigCv_T8_TRGO
 ((
ut32_t
)0x00080000

	)

137 
	#ADC_ExTrigCv_T5_CC1
 ((
ut32_t
)0x000A0000

	)

138 
	#ADC_ExTrigCv_T5_CC3
 ((
ut32_t
)0x000C0000

	)

140 
	#IS_ADC_EXT_TRIG
(
REGTRIG
(((REGTRIG=
ADC_ExTrigCv_T1_CC1
) || \

141 ((
REGTRIG
=
ADC_ExTrigCv_T1_CC2
) || \

142 ((
REGTRIG
=
ADC_ExTrigCv_T1_CC3
) || \

143 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC2
) || \

144 ((
REGTRIG
=
ADC_ExTrigCv_T3_TRGO
) || \

145 ((
REGTRIG
=
ADC_ExTrigCv_T4_CC4
) || \

146 ((
REGTRIG
=
ADC_ExTrigCv_Ext_IT11_TIM8_TRGO
) || \

147 ((
REGTRIG
=
ADC_ExTrigCv_Ne
) || \

148 ((
REGTRIG
=
ADC_ExTrigCv_T3_CC1
) || \

149 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC3
) || \

150 ((
REGTRIG
=
ADC_ExTrigCv_T8_CC1
) || \

151 ((
REGTRIG
=
ADC_ExTrigCv_T8_TRGO
) || \

152 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC1
) || \

153 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC3
))

	)

162 
	#ADC_DaAlign_Right
 ((
ut32_t
)0x00000000)

	)

163 
	#ADC_DaAlign_Le
 ((
ut32_t
)0x00000800)

	)

164 
	#IS_ADC_DATA_ALIGN
(
ALIGN
(((ALIGN=
ADC_DaAlign_Right
) || \

165 ((
ALIGN
=
ADC_DaAlign_Le
))

	)

174 
	#ADC_Chl_0
 ((
ut8_t
)0x00)

	)

175 
	#ADC_Chl_1
 ((
ut8_t
)0x01)

	)

176 
	#ADC_Chl_2
 ((
ut8_t
)0x02)

	)

177 
	#ADC_Chl_3
 ((
ut8_t
)0x03)

	)

178 
	#ADC_Chl_4
 ((
ut8_t
)0x04)

	)

179 
	#ADC_Chl_5
 ((
ut8_t
)0x05)

	)

180 
	#ADC_Chl_6
 ((
ut8_t
)0x06)

	)

181 
	#ADC_Chl_7
 ((
ut8_t
)0x07)

	)

182 
	#ADC_Chl_8
 ((
ut8_t
)0x08)

	)

183 
	#ADC_Chl_9
 ((
ut8_t
)0x09)

	)

184 
	#ADC_Chl_10
 ((
ut8_t
)0x0A)

	)

185 
	#ADC_Chl_11
 ((
ut8_t
)0x0B)

	)

186 
	#ADC_Chl_12
 ((
ut8_t
)0x0C)

	)

187 
	#ADC_Chl_13
 ((
ut8_t
)0x0D)

	)

188 
	#ADC_Chl_14
 ((
ut8_t
)0x0E)

	)

189 
	#ADC_Chl_15
 ((
ut8_t
)0x0F)

	)

190 
	#ADC_Chl_16
 ((
ut8_t
)0x10)

	)

191 
	#ADC_Chl_17
 ((
ut8_t
)0x11)

	)

193 
	#ADC_Chl_TempSs
 ((
ut8_t
)
ADC_Chl_16
)

	)

194 
	#ADC_Chl_Vft
 ((
ut8_t
)
ADC_Chl_17
)

	)

196 
	#IS_ADC_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_Chl_0
|| ((CHANNEL=
ADC_Chl_1
) || \

197 ((
CHANNEL
=
ADC_Chl_2
|| ((CHANNEL=
ADC_Chl_3
) || \

198 ((
CHANNEL
=
ADC_Chl_4
|| ((CHANNEL=
ADC_Chl_5
) || \

199 ((
CHANNEL
=
ADC_Chl_6
|| ((CHANNEL=
ADC_Chl_7
) || \

200 ((
CHANNEL
=
ADC_Chl_8
|| ((CHANNEL=
ADC_Chl_9
) || \

201 ((
CHANNEL
=
ADC_Chl_10
|| ((CHANNEL=
ADC_Chl_11
) || \

202 ((
CHANNEL
=
ADC_Chl_12
|| ((CHANNEL=
ADC_Chl_13
) || \

203 ((
CHANNEL
=
ADC_Chl_14
|| ((CHANNEL=
ADC_Chl_15
) || \

204 ((
CHANNEL
=
ADC_Chl_16
|| ((CHANNEL=
ADC_Chl_17
))

	)

213 
	#ADC_SameTime_1Cyes5
 ((
ut8_t
)0x00)

	)

214 
	#ADC_SameTime_7Cyes5
 ((
ut8_t
)0x01)

	)

215 
	#ADC_SameTime_13Cyes5
 ((
ut8_t
)0x02)

	)

216 
	#ADC_SameTime_28Cyes5
 ((
ut8_t
)0x03)

	)

217 
	#ADC_SameTime_41Cyes5
 ((
ut8_t
)0x04)

	)

218 
	#ADC_SameTime_55Cyes5
 ((
ut8_t
)0x05)

	)

219 
	#ADC_SameTime_71Cyes5
 ((
ut8_t
)0x06)

	)

220 
	#ADC_SameTime_239Cyes5
 ((
ut8_t
)0x07)

	)

221 
	#IS_ADC_SAMPLE_TIME
(
TIME
(((TIME=
ADC_SameTime_1Cyes5
) || \

222 ((
TIME
=
ADC_SameTime_7Cyes5
) || \

223 ((
TIME
=
ADC_SameTime_13Cyes5
) || \

224 ((
TIME
=
ADC_SameTime_28Cyes5
) || \

225 ((
TIME
=
ADC_SameTime_41Cyes5
) || \

226 ((
TIME
=
ADC_SameTime_55Cyes5
) || \

227 ((
TIME
=
ADC_SameTime_71Cyes5
) || \

228 ((
TIME
=
ADC_SameTime_239Cyes5
))

	)

237 
	#ADC_ExTrigInjecCv_T2_TRGO
 ((
ut32_t
)0x00002000

	)

238 
	#ADC_ExTrigInjecCv_T2_CC1
 ((
ut32_t
)0x00003000

	)

239 
	#ADC_ExTrigInjecCv_T3_CC4
 ((
ut32_t
)0x00004000

	)

240 
	#ADC_ExTrigInjecCv_T4_TRGO
 ((
ut32_t
)0x00005000

	)

241 
	#ADC_ExTrigInjecCv_Ext_IT15_TIM8_CC4
 ((
ut32_t
)0x00006000

	)

243 
	#ADC_ExTrigInjecCv_T1_TRGO
 ((
ut32_t
)0x00000000

	)

244 
	#ADC_ExTrigInjecCv_T1_CC4
 ((
ut32_t
)0x00001000

	)

245 
	#ADC_ExTrigInjecCv_Ne
 ((
ut32_t
)0x00007000

	)

247 
	#ADC_ExTrigInjecCv_T4_CC3
 ((
ut32_t
)0x00002000

	)

248 
	#ADC_ExTrigInjecCv_T8_CC2
 ((
ut32_t
)0x00003000

	)

249 
	#ADC_ExTrigInjecCv_T8_CC4
 ((
ut32_t
)0x00004000

	)

250 
	#ADC_ExTrigInjecCv_T5_TRGO
 ((
ut32_t
)0x00005000

	)

251 
	#ADC_ExTrigInjecCv_T5_CC4
 ((
ut32_t
)0x00006000

	)

253 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
(((INJTRIG=
ADC_ExTrigInjecCv_T1_TRGO
) || \

254 ((
INJTRIG
=
ADC_ExTrigInjecCv_T1_CC4
) || \

255 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_TRGO
) || \

256 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_CC1
) || \

257 ((
INJTRIG
=
ADC_ExTrigInjecCv_T3_CC4
) || \

258 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_TRGO
) || \

259 ((
INJTRIG
=
ADC_ExTrigInjecCv_Ext_IT15_TIM8_CC4
) || \

260 ((
INJTRIG
=
ADC_ExTrigInjecCv_Ne
) || \

261 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC3
) || \

262 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC2
) || \

263 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC4
) || \

264 ((
INJTRIG
=
ADC_ExTrigInjecCv_T5_TRGO
) || \

265 ((
INJTRIG
=
ADC_ExTrigInjecCv_T5_CC4
))

	)

274 
	#ADC_InjeedChl_1
 ((
ut8_t
)0x14)

	)

275 
	#ADC_InjeedChl_2
 ((
ut8_t
)0x18)

	)

276 
	#ADC_InjeedChl_3
 ((
ut8_t
)0x1C)

	)

277 
	#ADC_InjeedChl_4
 ((
ut8_t
)0x20)

	)

278 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_InjeedChl_1
) || \

279 ((
CHANNEL
=
ADC_InjeedChl_2
) || \

280 ((
CHANNEL
=
ADC_InjeedChl_3
) || \

281 ((
CHANNEL
=
ADC_InjeedChl_4
))

	)

290 
	#ADC_AlogWchdog_SgRegEb
 ((
ut32_t
)0x00800200)

	)

291 
	#ADC_AlogWchdog_SgInjecEb
 ((
ut32_t
)0x00400200)

	)

292 
	#ADC_AlogWchdog_SgRegOrInjecEb
 ((
ut32_t
)0x00C00200)

	)

293 
	#ADC_AlogWchdog_ARegEb
 ((
ut32_t
)0x00800000)

	)

294 
	#ADC_AlogWchdog_AInjecEb
 ((
ut32_t
)0x00400000)

	)

295 
	#ADC_AlogWchdog_ARegAInjecEb
 ((
ut32_t
)0x00C00000)

	)

296 
	#ADC_AlogWchdog_Ne
 ((
ut32_t
)0x00000000)

	)

298 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
(((WATCHDOG=
ADC_AlogWchdog_SgRegEb
) || \

299 ((
WATCHDOG
=
ADC_AlogWchdog_SgInjecEb
) || \

300 ((
WATCHDOG
=
ADC_AlogWchdog_SgRegOrInjecEb
) || \

301 ((
WATCHDOG
=
ADC_AlogWchdog_ARegEb
) || \

302 ((
WATCHDOG
=
ADC_AlogWchdog_AInjecEb
) || \

303 ((
WATCHDOG
=
ADC_AlogWchdog_ARegAInjecEb
) || \

304 ((
WATCHDOG
=
ADC_AlogWchdog_Ne
))

	)

313 
	#ADC_IT_EOC
 ((
ut16_t
)0x0220)

	)

314 
	#ADC_IT_AWD
 ((
ut16_t
)0x0140)

	)

315 
	#ADC_IT_JEOC
 ((
ut16_t
)0x0480)

	)

317 
	#IS_ADC_IT
(
IT
((((IT& (
ut16_t
)0xF81F=0x00&& ((IT!0x00))

	)

319 
	#IS_ADC_GET_IT
(
IT
(((IT=
ADC_IT_EOC
|| ((IT=
ADC_IT_AWD
) || \

320 ((
IT
=
ADC_IT_JEOC
))

	)

329 
	#ADC_FLAG_AWD
 ((
ut8_t
)0x01)

	)

330 
	#ADC_FLAG_EOC
 ((
ut8_t
)0x02)

	)

331 
	#ADC_FLAG_JEOC
 ((
ut8_t
)0x04)

	)

332 
	#ADC_FLAG_JSTRT
 ((
ut8_t
)0x08)

	)

333 
	#ADC_FLAG_STRT
 ((
ut8_t
)0x10)

	)

334 
	#IS_ADC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut8_t
)0xE0=0x00&& ((FLAG!0x00))

	)

335 
	#IS_ADC_GET_FLAG
(
FLAG
(((FLAG=
ADC_FLAG_AWD
|| ((FLAG=
ADC_FLAG_EOC
) || \

336 ((
FLAG
=
ADC_FLAG_JEOC
|| ((FLAG)=
ADC_FLAG_JSTRT
) || \

337 ((
FLAG
=
ADC_FLAG_STRT
))

	)

346 
	#IS_ADC_THRESHOLD
(
THRESHOLD
((THRESHOLD<0xFFF)

	)

356 
	#IS_ADC_OFFSET
(
OFFSET
((OFFSET<0xFFF)

	)

366 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x4))

	)

376 
	#IS_ADC_INJECTED_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x4))

	)

387 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x10))

	)

396 
	#IS_ADC_REGULAR_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x10))

	)

406 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
(((NUMBER>0x1&& ((NUMBER<0x8))

	)

428 
ADC_DeIn
(
ADC_TyDef
* 
ADCx
);

429 
ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
);

430 
ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
);

431 
ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

432 
ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

433 
ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
, 
FuniڮS
 
NewS
);

434 
ADC_RetCibti
(
ADC_TyDef
* 
ADCx
);

435 
FgStus
 
ADC_GRetCibtiStus
(
ADC_TyDef
* 
ADCx
);

436 
ADC_SCibti
(
ADC_TyDef
* 
ADCx
);

437 
FgStus
 
ADC_GCibtiStus
(
ADC_TyDef
* 
ADCx
);

438 
ADC_SoweSCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

439 
FgStus
 
ADC_GSoweSCvStus
(
ADC_TyDef
* 
ADCx
);

440 
ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Numb
);

441 
ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

442 
ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
);

443 
ADC_ExTrigCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

444 
ut16_t
 
ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
);

445 
ut32_t
 
ADC_GDuModeCvsiVue
();

446 
ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

447 
ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

448 
ADC_ExTrigInjeedCvCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCv
);

449 
ADC_ExTrigInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

450 
ADC_SoweSInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

451 
FgStus
 
ADC_GSoweSInjeedCvCmdStus
(
ADC_TyDef
* 
ADCx
);

452 
ADC_InjeedChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
);

453 
ADC_InjeedSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Lgth
);

454 
ADC_SInjeedOfft
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
, 
ut16_t
 
Offt
);

455 
ut16_t
 
ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
);

456 
ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog
);

457 
ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
, ut16_
LowThshd
);

458 
ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
);

459 
ADC_TempSsVftCmd
(
FuniڮS
 
NewS
);

460 
FgStus
 
ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
);

461 
ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
);

462 
ITStus
 
ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
);

463 
ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
);

465 #ifde
__lulus


	@stm32f10x_bkp.c

23 
	~"m32f10x_bkp.h
"

24 
	~"m32f10x_rcc.h
"

48 
	#BKP_OFFSET
 (
BKP_BASE
 - 
PERIPH_BASE
)

	)

53 
	#CR_OFFSET
 (
BKP_OFFSET
 + 0x30)

	)

54 
	#TPAL_BNumb
 0x01

	)

55 
	#CR_TPAL_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
TPAL_BNumb
 * 4))

	)

58 
	#TPE_BNumb
 0x00

	)

59 
	#CR_TPE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
TPE_BNumb
 * 4))

	)

64 
	#CSR_OFFSET
 (
BKP_OFFSET
 + 0x34)

	)

65 
	#TPIE_BNumb
 0x02

	)

66 
	#CSR_TPIE_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
TPIE_BNumb
 * 4))

	)

69 
	#TIF_BNumb
 0x09

	)

70 
	#CSR_TIF_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
TIF_BNumb
 * 4))

	)

73 
	#TEF_BNumb
 0x08

	)

74 
	#CSR_TEF_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
TEF_BNumb
 * 4))

	)

79 
	#RTCCR_CAL_MASK
 ((
ut16_t
)0xFF80)

	)

80 
	#RTCCR_MASK
 ((
ut16_t
)0xFC7F)

	)

120 
	$BKP_DeIn
()

122 
	`RCC_BackupRetCmd
(
ENABLE
);

123 
	`RCC_BackupRetCmd
(
DISABLE
);

124 
	}
}

134 
	$BKP_TamrPLevCfig
(
ut16_t
 
BKP_TamrPLev
)

137 
	`as_m
(
	`IS_BKP_TAMPER_PIN_LEVEL
(
BKP_TamrPLev
));

138 *(
__IO
 
ut32_t
 *
CR_TPAL_BB
 = 
BKP_TamrPLev
;

139 
	}
}

147 
	$BKP_TamrPCmd
(
FuniڮS
 
NewS
)

150 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

151 *(
__IO
 
ut32_t
 *
CR_TPE_BB
 = (ut32_t)
NewS
;

152 
	}
}

160 
	$BKP_ITCfig
(
FuniڮS
 
NewS
)

163 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

164 *(
__IO
 
ut32_t
 *
CSR_TPIE_BB
 = (ut32_t)
NewS
;

165 
	}
}

180 
	$BKP_RTCOuutCfig
(
ut16_t
 
BKP_RTCOuutSour
)

182 
ut16_t
 
tmeg
 = 0;

184 
	`as_m
(
	`IS_BKP_RTC_OUTPUT_SOURCE
(
BKP_RTCOuutSour
));

185 
tmeg
 = 
BKP
->
RTCCR
;

187 
tmeg
 &
RTCCR_MASK
;

190 
tmeg
 |
BKP_RTCOuutSour
;

192 
BKP
->
RTCCR
 = 
tmeg
;

193 
	}
}

201 
	$BKP_SRTCCibtiVue
(
ut8_t
 
CibtiVue
)

203 
ut16_t
 
tmeg
 = 0;

205 
	`as_m
(
	`IS_BKP_CALIBRATION_VALUE
(
CibtiVue
));

206 
tmeg
 = 
BKP
->
RTCCR
;

208 
tmeg
 &
RTCCR_CAL_MASK
;

210 
tmeg
 |
CibtiVue
;

212 
BKP
->
RTCCR
 = 
tmeg
;

213 
	}
}

222 
	$BKP_WreBackupRegi
(
ut16_t
 
BKP_DR
, ut16_
Da
)

224 
__IO
 
ut32_t
 
tmp
 = 0;

227 
	`as_m
(
	`IS_BKP_DR
(
BKP_DR
));

229 
tmp
 = (
ut32_t
)
BKP_BASE
;

230 
tmp
 +
BKP_DR
;

232 *(
__IO
 
ut32_t
 *
tmp
 = 
Da
;

233 
	}
}

241 
ut16_t
 
	$BKP_RdBackupRegi
(
ut16_t
 
BKP_DR
)

243 
__IO
 
ut32_t
 
tmp
 = 0;

246 
	`as_m
(
	`IS_BKP_DR
(
BKP_DR
));

248 
tmp
 = (
ut32_t
)
BKP_BASE
;

249 
tmp
 +
BKP_DR
;

251  (*(
__IO
 
ut16_t
 *
tmp
);

252 
	}
}

259 
FgStus
 
	$BKP_GFgStus
()

261  (
FgStus
)(*(
__IO
 
ut32_t
 *
CSR_TEF_BB
);

262 
	}
}

269 
	$BKP_CˬFg
()

272 
BKP
->
CSR
 |
BKP_CSR_CTE
;

273 
	}
}

280 
ITStus
 
	$BKP_GITStus
()

282  (
ITStus
)(*(
__IO
 
ut32_t
 *
CSR_TIF_BB
);

283 
	}
}

290 
	$BKP_CˬITPdgB
()

293 
BKP
->
CSR
 |
BKP_CSR_CTI
;

294 
	}
}

	@stm32f10x_bkp.h

24 #ide
__STM32F10x_BKP_H


25 
	#__STM32F10x_BKP_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

58 
	#BKP_TamrPLev_High
 ((
ut16_t
)0x0000)

	)

59 
	#BKP_TamrPLev_Low
 ((
ut16_t
)0x0001)

	)

60 
	#IS_BKP_TAMPER_PIN_LEVEL
(
LEVEL
(((LEVEL=
BKP_TamrPLev_High
) || \

61 ((
LEVEL
=
BKP_TamrPLev_Low
))

	)

70 
	#BKP_RTCOuutSour_Ne
 ((
ut16_t
)0x0000)

	)

71 
	#BKP_RTCOuutSour_CibClock
 ((
ut16_t
)0x0080)

	)

72 
	#BKP_RTCOuutSour_Arm
 ((
ut16_t
)0x0100)

	)

73 
	#BKP_RTCOuutSour_Secd
 ((
ut16_t
)0x0300)

	)

74 
	#IS_BKP_RTC_OUTPUT_SOURCE
(
SOURCE
(((SOURCE=
BKP_RTCOuutSour_Ne
) || \

75 ((
SOURCE
=
BKP_RTCOuutSour_CibClock
) || \

76 ((
SOURCE
=
BKP_RTCOuutSour_Arm
) || \

77 ((
SOURCE
=
BKP_RTCOuutSour_Secd
))

	)

86 
	#BKP_DR1
 ((
ut16_t
)0x0004)

	)

87 
	#BKP_DR2
 ((
ut16_t
)0x0008)

	)

88 
	#BKP_DR3
 ((
ut16_t
)0x000C)

	)

89 
	#BKP_DR4
 ((
ut16_t
)0x0010)

	)

90 
	#BKP_DR5
 ((
ut16_t
)0x0014)

	)

91 
	#BKP_DR6
 ((
ut16_t
)0x0018)

	)

92 
	#BKP_DR7
 ((
ut16_t
)0x001C)

	)

93 
	#BKP_DR8
 ((
ut16_t
)0x0020)

	)

94 
	#BKP_DR9
 ((
ut16_t
)0x0024)

	)

95 
	#BKP_DR10
 ((
ut16_t
)0x0028)

	)

96 
	#BKP_DR11
 ((
ut16_t
)0x0040)

	)

97 
	#BKP_DR12
 ((
ut16_t
)0x0044)

	)

98 
	#BKP_DR13
 ((
ut16_t
)0x0048)

	)

99 
	#BKP_DR14
 ((
ut16_t
)0x004C)

	)

100 
	#BKP_DR15
 ((
ut16_t
)0x0050)

	)

101 
	#BKP_DR16
 ((
ut16_t
)0x0054)

	)

102 
	#BKP_DR17
 ((
ut16_t
)0x0058)

	)

103 
	#BKP_DR18
 ((
ut16_t
)0x005C)

	)

104 
	#BKP_DR19
 ((
ut16_t
)0x0060)

	)

105 
	#BKP_DR20
 ((
ut16_t
)0x0064)

	)

106 
	#BKP_DR21
 ((
ut16_t
)0x0068)

	)

107 
	#BKP_DR22
 ((
ut16_t
)0x006C)

	)

108 
	#BKP_DR23
 ((
ut16_t
)0x0070)

	)

109 
	#BKP_DR24
 ((
ut16_t
)0x0074)

	)

110 
	#BKP_DR25
 ((
ut16_t
)0x0078)

	)

111 
	#BKP_DR26
 ((
ut16_t
)0x007C)

	)

112 
	#BKP_DR27
 ((
ut16_t
)0x0080)

	)

113 
	#BKP_DR28
 ((
ut16_t
)0x0084)

	)

114 
	#BKP_DR29
 ((
ut16_t
)0x0088)

	)

115 
	#BKP_DR30
 ((
ut16_t
)0x008C)

	)

116 
	#BKP_DR31
 ((
ut16_t
)0x0090)

	)

117 
	#BKP_DR32
 ((
ut16_t
)0x0094)

	)

118 
	#BKP_DR33
 ((
ut16_t
)0x0098)

	)

119 
	#BKP_DR34
 ((
ut16_t
)0x009C)

	)

120 
	#BKP_DR35
 ((
ut16_t
)0x00A0)

	)

121 
	#BKP_DR36
 ((
ut16_t
)0x00A4)

	)

122 
	#BKP_DR37
 ((
ut16_t
)0x00A8)

	)

123 
	#BKP_DR38
 ((
ut16_t
)0x00AC)

	)

124 
	#BKP_DR39
 ((
ut16_t
)0x00B0)

	)

125 
	#BKP_DR40
 ((
ut16_t
)0x00B4)

	)

126 
	#BKP_DR41
 ((
ut16_t
)0x00B8)

	)

127 
	#BKP_DR42
 ((
ut16_t
)0x00BC)

	)

129 
	#IS_BKP_DR
(
DR
(((DR=
BKP_DR1
|| ((DR=
BKP_DR2
|| ((DR=
BKP_DR3
) || \

130 ((
DR
=
BKP_DR4
|| ((DR=
BKP_DR5
|| ((DR=
BKP_DR6
) || \

131 ((
DR
=
BKP_DR7
|| ((DR=
BKP_DR8
|| ((DR=
BKP_DR9
) || \

132 ((
DR
=
BKP_DR10
|| ((DR=
BKP_DR11
|| ((DR=
BKP_DR12
) || \

133 ((
DR
=
BKP_DR13
|| ((DR=
BKP_DR14
|| ((DR=
BKP_DR15
) || \

134 ((
DR
=
BKP_DR16
|| ((DR=
BKP_DR17
|| ((DR=
BKP_DR18
) || \

135 ((
DR
=
BKP_DR19
|| ((DR=
BKP_DR20
|| ((DR=
BKP_DR21
) || \

136 ((
DR
=
BKP_DR22
|| ((DR=
BKP_DR23
|| ((DR=
BKP_DR24
) || \

137 ((
DR
=
BKP_DR25
|| ((DR=
BKP_DR26
|| ((DR=
BKP_DR27
) || \

138 ((
DR
=
BKP_DR28
|| ((DR=
BKP_DR29
|| ((DR=
BKP_DR30
) || \

139 ((
DR
=
BKP_DR31
|| ((DR=
BKP_DR32
|| ((DR=
BKP_DR33
) || \

140 ((
DR
=
BKP_DR34
|| ((DR=
BKP_DR35
|| ((DR=
BKP_DR36
) || \

141 ((
DR
=
BKP_DR37
|| ((DR=
BKP_DR38
|| ((DR=
BKP_DR39
) || \

142 ((
DR
=
BKP_DR40
|| ((DR=
BKP_DR41
|| ((DR=
BKP_DR42
))

	)

144 
	#IS_BKP_CALIBRATION_VALUE
(
VALUE
((VALUE<0x7F)

	)

165 
BKP_DeIn
();

166 
BKP_TamrPLevCfig
(
ut16_t
 
BKP_TamrPLev
);

167 
BKP_TamrPCmd
(
FuniڮS
 
NewS
);

168 
BKP_ITCfig
(
FuniڮS
 
NewS
);

169 
BKP_RTCOuutCfig
(
ut16_t
 
BKP_RTCOuutSour
);

170 
BKP_SRTCCibtiVue
(
ut8_t
 
CibtiVue
);

171 
BKP_WreBackupRegi
(
ut16_t
 
BKP_DR
, ut16_
Da
);

172 
ut16_t
 
BKP_RdBackupRegi
(ut16_
BKP_DR
);

173 
FgStus
 
BKP_GFgStus
();

174 
BKP_CˬFg
();

175 
ITStus
 
BKP_GITStus
();

176 
BKP_CˬITPdgB
();

178 #ifde
__lulus


	@stm32f10x_can.c

23 
	~"m32f10x_n.h
"

24 
	~"m32f10x_rcc.h
"

49 
	#MCR_DBF
 ((
ut32_t
)0x00010000

	)

52 
	#TMIDxR_TXRQ
 ((
ut32_t
)0x00000001

	)

55 
	#FMR_FINIT
 ((
ut32_t
)0x00000001

	)

58 
	#INAK_TIMEOUT
 ((
ut32_t
)0x0000FFFF)

	)

60 
	#SLAK_TIMEOUT
 ((
ut32_t
)0x0000FFFF)

	)

65 
	#CAN_FLAGS_TSR
 ((
ut32_t
)0x08000000)

	)

67 
	#CAN_FLAGS_RF1R
 ((
ut32_t
)0x04000000)

	)

69 
	#CAN_FLAGS_RF0R
 ((
ut32_t
)0x02000000)

	)

71 
	#CAN_FLAGS_MSR
 ((
ut32_t
)0x01000000)

	)

73 
	#CAN_FLAGS_ESR
 ((
ut32_t
)0x00F00000)

	)

76 
	#CAN_TXMAILBOX_0
 ((
ut8_t
)0x00)

	)

77 
	#CAN_TXMAILBOX_1
 ((
ut8_t
)0x01)

	)

78 
	#CAN_TXMAILBOX_2
 ((
ut8_t
)0x02)

	)

82 
	#CAN_MODE_MASK
 ((
ut32_t
0x00000003)

	)

107 
ITStus
 
CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
);

122 
	$CAN_DeIn
(
CAN_TyDef
* 
CANx
)

125 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

127 i(
CANx
 =
CAN1
)

130 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
ENABLE
);

132 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
DISABLE
);

137 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN2
, 
ENABLE
);

139 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN2
, 
DISABLE
);

141 
	}
}

154 
ut8_t
 
	$CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
)

156 
ut8_t
 
InStus
 = 
CAN_InStus_Faed
;

157 
ut32_t
 
wa_ack
 = 0x00000000;

159 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

160 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TTCM
));

161 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_ABOM
));

162 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_AWUM
));

163 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_NART
));

164 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_RFLM
));

165 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TXFP
));

166 
	`as_m
(
	`IS_CAN_MODE
(
CAN_InSu
->
CAN_Mode
));

167 
	`as_m
(
	`IS_CAN_SJW
(
CAN_InSu
->
CAN_SJW
));

168 
	`as_m
(
	`IS_CAN_BS1
(
CAN_InSu
->
CAN_BS1
));

169 
	`as_m
(
	`IS_CAN_BS2
(
CAN_InSu
->
CAN_BS2
));

170 
	`as_m
(
	`IS_CAN_PRESCALER
(
CAN_InSu
->
CAN_Psr
));

173 
CANx
->
MCR
 &(~(
ut32_t
)
CAN_MCR_SLEEP
);

176 
CANx
->
MCR
 |
CAN_MCR_INRQ
 ;

179 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
!CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

181 
wa_ack
++;

185 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) != CAN_MSR_INAK)

187 
InStus
 = 
CAN_InStus_Faed
;

192 i(
CAN_InSu
->
CAN_TTCM
 =
ENABLE
)

194 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

198 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TTCM
;

202 i(
CAN_InSu
->
CAN_ABOM
 =
ENABLE
)

204 
CANx
->
MCR
 |
CAN_MCR_ABOM
;

208 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_ABOM
;

212 i(
CAN_InSu
->
CAN_AWUM
 =
ENABLE
)

214 
CANx
->
MCR
 |
CAN_MCR_AWUM
;

218 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_AWUM
;

222 i(
CAN_InSu
->
CAN_NART
 =
ENABLE
)

224 
CANx
->
MCR
 |
CAN_MCR_NART
;

228 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_NART
;

232 i(
CAN_InSu
->
CAN_RFLM
 =
ENABLE
)

234 
CANx
->
MCR
 |
CAN_MCR_RFLM
;

238 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_RFLM
;

242 i(
CAN_InSu
->
CAN_TXFP
 =
ENABLE
)

244 
CANx
->
MCR
 |
CAN_MCR_TXFP
;

248 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TXFP
;

252 
CANx
->
BTR
 = (
ut32_t
)((ut32_t)
CAN_InSu
->
CAN_Mode
 << 30) | \

253 ((
ut32_t
)
CAN_InSu
->
CAN_SJW
 << 24) | \

254 ((
ut32_t
)
CAN_InSu
->
CAN_BS1
 << 16) | \

255 ((
ut32_t
)
CAN_InSu
->
CAN_BS2
 << 20) | \

256 ((
ut32_t
)
CAN_InSu
->
CAN_Psr
 - 1);

259 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_INRQ
;

262 
wa_ack
 = 0;

264 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
=CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

266 
wa_ack
++;

270 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) == CAN_MSR_INAK)

272 
InStus
 = 
CAN_InStus_Faed
;

276 
InStus
 = 
CAN_InStus_Sucss
 ;

281  
InStus
;

282 
	}
}

292 
	$CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
)

294 
ut32_t
 
fr_numb_b_pos
 = 0;

296 
	`as_m
(
	`IS_CAN_FILTER_NUMBER
(
CAN_FrInSu
->
CAN_FrNumb
));

297 
	`as_m
(
	`IS_CAN_FILTER_MODE
(
CAN_FrInSu
->
CAN_FrMode
));

298 
	`as_m
(
	`IS_CAN_FILTER_SCALE
(
CAN_FrInSu
->
CAN_FrS
));

299 
	`as_m
(
	`IS_CAN_FILTER_FIFO
(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
));

300 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_FrInSu
->
CAN_FrAivi
));

302 
fr_numb_b_pos
 = ((
ut32_t
)1<< 
CAN_FrInSu
->
CAN_FrNumb
;

305 
CAN1
->
FMR
 |
FMR_FINIT
;

308 
CAN1
->
FA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

311 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_16b
)

314 
CAN1
->
FS1R
 &~(
ut32_t
)
fr_numb_b_pos
;

318 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

319 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
) << 16) |

320 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

324 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

325 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

326 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
);

329 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_32b
)

332 
CAN1
->
FS1R
 |
fr_numb_b_pos
;

334 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

335 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
) << 16) |

336 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

338 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

339 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

340 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
);

344 i(
CAN_FrInSu
->
CAN_FrMode
 =
CAN_FrMode_IdMask
)

347 
CAN1
->
FM1R
 &~(
ut32_t
)
fr_numb_b_pos
;

352 
CAN1
->
FM1R
 |(
ut32_t
)
fr_numb_b_pos
;

356 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO0
)

359 
CAN1
->
FFA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

362 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO1
)

365 
CAN1
->
FFA1R
 |(
ut32_t
)
fr_numb_b_pos
;

369 i(
CAN_FrInSu
->
CAN_FrAivi
 =
ENABLE
)

371 
CAN1
->
FA1R
 |
fr_numb_b_pos
;

375 
CAN1
->
FMR
 &~
FMR_FINIT
;

376 
	}
}

384 
	$CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
)

389 
CAN_InSu
->
CAN_TTCM
 = 
DISABLE
;

392 
CAN_InSu
->
CAN_ABOM
 = 
DISABLE
;

395 
CAN_InSu
->
CAN_AWUM
 = 
DISABLE
;

398 
CAN_InSu
->
CAN_NART
 = 
DISABLE
;

401 
CAN_InSu
->
CAN_RFLM
 = 
DISABLE
;

404 
CAN_InSu
->
CAN_TXFP
 = 
DISABLE
;

407 
CAN_InSu
->
CAN_Mode
 = 
CAN_Mode_Nm
;

410 
CAN_InSu
->
CAN_SJW
 = 
CAN_SJW_1tq
;

413 
CAN_InSu
->
CAN_BS1
 = 
CAN_BS1_4tq
;

416 
CAN_InSu
->
CAN_BS2
 = 
CAN_BS2_3tq
;

419 
CAN_InSu
->
CAN_Psr
 = 1;

420 
	}
}

428 
	$CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
)

431 
	`as_m
(
	`IS_CAN_BANKNUMBER
(
CAN_BkNumb
));

434 
CAN1
->
FMR
 |
FMR_FINIT
;

437 
CAN1
->
FMR
 &(
ut32_t
)0xFFFFC0F1 ;

438 
CAN1
->
FMR
 |(
ut32_t
)(
CAN_BkNumb
)<<8;

441 
CAN1
->
FMR
 &~
FMR_FINIT
;

442 
	}
}

451 
	$CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

454 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

455 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

457 i(
NewS
 !
DISABLE
)

460 
CANx
->
MCR
 |
MCR_DBF
;

465 
CANx
->
MCR
 &~
MCR_DBF
;

467 
	}
}

481 
	$CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

484 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

485 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

486 i(
NewS
 !
DISABLE
)

489 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

492 
CANx
->
sTxMaBox
[0].
TDTR
 |((
ut32_t
)
CAN_TDT0R_TGT
);

493 
CANx
->
sTxMaBox
[1].
TDTR
 |((
ut32_t
)
CAN_TDT1R_TGT
);

494 
CANx
->
sTxMaBox
[2].
TDTR
 |((
ut32_t
)
CAN_TDT2R_TGT
);

499 
CANx
->
MCR
 &(
ut32_t
)(~(ut32_t)
CAN_MCR_TTCM
);

502 
CANx
->
sTxMaBox
[0].
TDTR
 &((
ut32_t
)~
CAN_TDT0R_TGT
);

503 
CANx
->
sTxMaBox
[1].
TDTR
 &((
ut32_t
)~
CAN_TDT1R_TGT
);

504 
CANx
->
sTxMaBox
[2].
TDTR
 &((
ut32_t
)~
CAN_TDT2R_TGT
);

506 
	}
}

515 
ut8_t
 
	$CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
)

517 
ut8_t
 
sm_mabox
 = 0;

519 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

520 
	`as_m
(
	`IS_CAN_IDTYPE
(
TxMesge
->
IDE
));

521 
	`as_m
(
	`IS_CAN_RTR
(
TxMesge
->
RTR
));

522 
	`as_m
(
	`IS_CAN_DLC
(
TxMesge
->
DLC
));

525 i((
CANx
->
TSR
&
CAN_TSR_TME0
) == CAN_TSR_TME0)

527 
sm_mabox
 = 0;

529 i((
CANx
->
TSR
&
CAN_TSR_TME1
) == CAN_TSR_TME1)

531 
sm_mabox
 = 1;

533 i((
CANx
->
TSR
&
CAN_TSR_TME2
) == CAN_TSR_TME2)

535 
sm_mabox
 = 2;

539 
sm_mabox
 = 
CAN_TxStus_NoMaBox
;

542 i(
sm_mabox
 !
CAN_TxStus_NoMaBox
)

545 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 &
TMIDxR_TXRQ
;

546 i(
TxMesge
->
IDE
 =
CAN_Id_Sndd
)

548 
	`as_m
(
	`IS_CAN_STDID
(
TxMesge
->
StdId
));

549 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
StdId
 << 21) | \

550 
TxMesge
->
RTR
);

554 
	`as_m
(
	`IS_CAN_EXTID
(
TxMesge
->
ExtId
));

555 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
ExtId
 << 3) | \

556 
TxMesge
->
IDE
 | \

557 
TxMesge
->
RTR
);

561 
TxMesge
->
DLC
 &(
ut8_t
)0x0000000F;

562 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 &(
ut32_t
)0xFFFFFFF0;

563 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 |
TxMesge
->
DLC
;

566 
CANx
->
sTxMaBox
[
sm_mabox
].
TDLR
 = (((
ut32_t
)
TxMesge
->
Da
[3] << 24) |

567 ((
ut32_t
)
TxMesge
->
Da
[2] << 16) |

568 ((
ut32_t
)
TxMesge
->
Da
[1] << 8) |

569 ((
ut32_t
)
TxMesge
->
Da
[0]));

570 
CANx
->
sTxMaBox
[
sm_mabox
].
TDHR
 = (((
ut32_t
)
TxMesge
->
Da
[7] << 24) |

571 ((
ut32_t
)
TxMesge
->
Da
[6] << 16) |

572 ((
ut32_t
)
TxMesge
->
Da
[5] << 8) |

573 ((
ut32_t
)
TxMesge
->
Da
[4]));

575 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |
TMIDxR_TXRQ
;

577  
sm_mabox
;

578 
	}
}

589 
ut8_t
 
	$CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
TnsmMabox
)

591 
ut32_t
 
e
 = 0;

594 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

595 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
TnsmMabox
));

597 
TnsmMabox
)

599 (
CAN_TXMAILBOX_0
):

600 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
);

602 (
CAN_TXMAILBOX_1
):

603 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
);

605 (
CAN_TXMAILBOX_2
):

606 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
);

609 
e
 = 
CAN_TxStus_Faed
;

612 
e
)

615 (0x0): 
e
 = 
CAN_TxStus_Pdg
;

618 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TME0
): 
e
 = 
CAN_TxStus_Faed
;

620 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TME1
): 
e
 = 
CAN_TxStus_Faed
;

622 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TME2
): 
e
 = 
CAN_TxStus_Faed
;

625 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
):
e
 = 
CAN_TxStus_Ok
;

627 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
):
e
 = 
CAN_TxStus_Ok
;

629 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
):
e
 = 
CAN_TxStus_Ok
;

631 : 
e
 = 
CAN_TxStus_Faed
;

634  (
ut8_t

e
;

635 
	}
}

643 
	$CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
)

646 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

647 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
Mabox
));

649 
Mabox
)

651 (
CAN_TXMAILBOX_0
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ0
;

653 (
CAN_TXMAILBOX_1
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ1
;

655 (
CAN_TXMAILBOX_2
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ2
;

660 
	}
}

671 
	$CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
)

674 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

675 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

677 
RxMesge
->
IDE
 = (
ut8_t
)0x04 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

678 i(
RxMesge
->
IDE
 =
CAN_Id_Sndd
)

680 
RxMesge
->
StdId
 = (
ut32_t
)0x000007FF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 21);

684 
RxMesge
->
ExtId
 = (
ut32_t
)0x1FFFFFFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 3);

687 
RxMesge
->
RTR
 = (
ut8_t
)0x02 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

689 
RxMesge
->
DLC
 = (
ut8_t
)0x0F & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
;

691 
RxMesge
->
FMI
 = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
 >> 8);

693 
RxMesge
->
Da
[0] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
;

694 
RxMesge
->
Da
[1] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 8);

695 
RxMesge
->
Da
[2] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 16);

696 
RxMesge
->
Da
[3] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 24);

697 
RxMesge
->
Da
[4] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
;

698 
RxMesge
->
Da
[5] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 8);

699 
RxMesge
->
Da
[6] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 16);

700 
RxMesge
->
Da
[7] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 24);

703 i(
FIFONumb
 =
CAN_FIFO0
)

705 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

710 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

712 
	}
}

720 
	$CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

723 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

724 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

726 i(
FIFONumb
 =
CAN_FIFO0
)

728 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

733 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

735 
	}
}

743 
ut8_t
 
	$CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

745 
ut8_t
 
mesge_ndg
=0;

747 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

748 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

749 i(
FIFONumb
 =
CAN_FIFO0
)

751 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF0R
&(
ut32_t
)0x03);

753 i(
FIFONumb
 =
CAN_FIFO1
)

755 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF1R
&(
ut32_t
)0x03);

759 
mesge_ndg
 = 0;

761  
mesge_ndg
;

762 
	}
}

774 
ut8_t
 
	$CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
CAN_OtgMode
)

776 
ut8_t
 
us
 = 
CAN_ModeStus_Faed
;

779 
ut32_t
 
timeout
 = 
INAK_TIMEOUT
;

782 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

783 
	`as_m
(
	`IS_CAN_OPERATING_MODE
(
CAN_OtgMode
));

785 i(
CAN_OtgMode
 =
CAN_OtgMode_Inlizi
)

788 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_SLEEP
)| 
CAN_MCR_INRQ
);

791 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
&& (
timeout
 != 0))

793 
timeout
--;

795 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
)

797 
us
 = 
CAN_ModeStus_Faed
;

801 
us
 = 
CAN_ModeStus_Sucss
;

804 i(
CAN_OtgMode
 =
CAN_OtgMode_Nm
)

807 
CANx
->
MCR
 &(
ut32_t
)(~(
CAN_MCR_SLEEP
|
CAN_MCR_INRQ
));

810 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!0&& (
timeout
!=0))

812 
timeout
--;

814 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
) != 0)

816 
us
 = 
CAN_ModeStus_Faed
;

820 
us
 = 
CAN_ModeStus_Sucss
;

823 i(
CAN_OtgMode
 =
CAN_OtgMode_S˕
)

826 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

829 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
&& (
timeout
!=0))

831 
timeout
--;

833 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
)

835 
us
 = 
CAN_ModeStus_Faed
;

839 
us
 = 
CAN_ModeStus_Sucss
;

844 
us
 = 
CAN_ModeStus_Faed
;

847  (
ut8_t

us
;

848 
	}
}

856 
ut8_t
 
	$CAN_S˕
(
CAN_TyDef
* 
CANx
)

858 
ut8_t
 
pus
 = 
CAN_S˕_Faed
;

861 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

864 
CANx
->
MCR
 = (((CANx->MCR& (
ut32_t
)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

867 i((
CANx
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) == CAN_MSR_SLAK)

870 
pus
 = 
CAN_S˕_Ok
;

873  (
ut8_t
)
pus
;

874 
	}
}

882 
ut8_t
 
	$CAN_WakeUp
(
CAN_TyDef
* 
CANx
)

884 
ut32_t
 
wa_ak
 = 
SLAK_TIMEOUT
;

885 
ut8_t
 
wakeupus
 = 
CAN_WakeUp_Faed
;

888 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

891 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_SLEEP
;

894 ((
CANx
->
MSR
 & 
CAN_MSR_SLAK
=CAN_MSR_SLAK)&&(
wa_ak
!=0x00))

896 
wa_ak
--;

898 if((
CANx
->
MSR
 & 
CAN_MSR_SLAK
) != CAN_MSR_SLAK)

901 
wakeupus
 = 
CAN_WakeUp_Ok
;

904  (
ut8_t
)
wakeupus
;

905 
	}
}

922 
ut8_t
 
	$CAN_GLaECode
(
CAN_TyDef
* 
CANx
)

924 
ut8_t
 
rcode
=0;

927 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

930 
rcode
 = (((
ut8_t
)
CANx
->
ESR
& (ut8_t)
CAN_ESR_LEC
);

933  
rcode
;

934 
	}
}

946 
ut8_t
 
	$CAN_GReiveECou
(
CAN_TyDef
* 
CANx
)

948 
ut8_t
 
cou
=0;

951 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

954 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_REC
)>> 24);

957  
cou
;

958 
	}
}

966 
ut8_t
 
	$CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
)

968 
ut8_t
 
cou
=0;

971 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

974 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_TEC
)>> 16);

977  
cou
;

978 
	}
}

1003 
	$CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
)

1006 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1007 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1008 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1010 i(
NewS
 !
DISABLE
)

1013 
CANx
->
IER
 |
CAN_IT
;

1018 
CANx
->
IER
 &~
CAN_IT
;

1020 
	}
}

1043 
FgStus
 
	$CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1045 
FgStus
 
bus
 = 
RESET
;

1048 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1049 
	`as_m
(
	`IS_CAN_GET_FLAG
(
CAN_FLAG
));

1052 if((
CAN_FLAG
 & 
CAN_FLAGS_ESR
!(
ut32_t
)
RESET
)

1055 i((
CANx
->
ESR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1058 
bus
 = 
SET
;

1063 
bus
 = 
RESET
;

1066 if((
CAN_FLAG
 & 
CAN_FLAGS_MSR
!(
ut32_t
)
RESET
)

1069 i((
CANx
->
MSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1072 
bus
 = 
SET
;

1077 
bus
 = 
RESET
;

1080 if((
CAN_FLAG
 & 
CAN_FLAGS_TSR
!(
ut32_t
)
RESET
)

1083 i((
CANx
->
TSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1086 
bus
 = 
SET
;

1091 
bus
 = 
RESET
;

1094 if((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
!(
ut32_t
)
RESET
)

1097 i((
CANx
->
RF0R
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1100 
bus
 = 
SET
;

1105 
bus
 = 
RESET
;

1111 i((
ut32_t
)(
CANx
->
RF1R
 & (
CAN_FLAG
 & 0x000FFFFF)!(ut32_t)
RESET
)

1114 
bus
 = 
SET
;

1119 
bus
 = 
RESET
;

1123  
bus
;

1124 
	}
}

1143 
	$CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1145 
ut32_t
 
agtmp
=0;

1147 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1148 
	`as_m
(
	`IS_CAN_CLEAR_FLAG
(
CAN_FLAG
));

1150 i(
CAN_FLAG
 =
CAN_FLAG_LEC
)

1153 
CANx
->
ESR
 = (
ut32_t
)
RESET
;

1157 
agtmp
 = 
CAN_FLAG
 & 0x000FFFFF;

1159 i((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
)!=(
ut32_t
)
RESET
)

1162 
CANx
->
RF0R
 = (
ut32_t
)(
agtmp
);

1164 i((
CAN_FLAG
 & 
CAN_FLAGS_RF1R
)!=(
ut32_t
)
RESET
)

1167 
CANx
->
RF1R
 = (
ut32_t
)(
agtmp
);

1169 i((
CAN_FLAG
 & 
CAN_FLAGS_TSR
)!=(
ut32_t
)
RESET
)

1172 
CANx
->
TSR
 = (
ut32_t
)(
agtmp
);

1177 
CANx
->
MSR
 = (
ut32_t
)(
agtmp
);

1180 
	}
}

1203 
ITStus
 
	$CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1205 
ITStus
 
us
 = 
RESET
;

1207 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1208 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1211 if((
CANx
->
IER
 & 
CAN_IT
!
RESET
)

1214 
CAN_IT
)

1216 
CAN_IT_TME
:

1218 
us
 = 
	`CheckITStus
(
CANx
->
TSR
, 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
);

1220 
CAN_IT_FMP0
:

1222 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FMP0
);

1224 
CAN_IT_FF0
:

1226 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FULL0
);

1228 
CAN_IT_FOV0
:

1230 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FOVR0
);

1232 
CAN_IT_FMP1
:

1234 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FMP1
);

1236 
CAN_IT_FF1
:

1238 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FULL1
);

1240 
CAN_IT_FOV1
:

1242 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FOVR1
);

1244 
CAN_IT_WKU
:

1246 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_WKUI
);

1248 
CAN_IT_SLK
:

1250 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_SLAKI
);

1252 
CAN_IT_EWG
:

1254 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EWGF
);

1256 
CAN_IT_EPV
:

1258 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EPVF
);

1260 
CAN_IT_BOF
:

1262 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_BOFF
);

1264 
CAN_IT_LEC
:

1266 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_LEC
);

1268 
CAN_IT_ERR
:

1270 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_ERRI
);

1274 
us
 = 
RESET
;

1281 
us
 = 
RESET
;

1285  
us
;

1286 
	}
}

1306 
	$CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1309 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1310 
	`as_m
(
	`IS_CAN_CLEAR_IT
(
CAN_IT
));

1312 
CAN_IT
)

1314 
CAN_IT_TME
:

1316 
CANx
->
TSR
 = 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
;

1318 
CAN_IT_FF0
:

1320 
CANx
->
RF0R
 = 
CAN_RF0R_FULL0
;

1322 
CAN_IT_FOV0
:

1324 
CANx
->
RF0R
 = 
CAN_RF0R_FOVR0
;

1326 
CAN_IT_FF1
:

1328 
CANx
->
RF1R
 = 
CAN_RF1R_FULL1
;

1330 
CAN_IT_FOV1
:

1332 
CANx
->
RF1R
 = 
CAN_RF1R_FOVR1
;

1334 
CAN_IT_WKU
:

1336 
CANx
->
MSR
 = 
CAN_MSR_WKUI
;

1338 
CAN_IT_SLK
:

1340 
CANx
->
MSR
 = 
CAN_MSR_SLAKI
;

1342 
CAN_IT_EWG
:

1344 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1348 
CAN_IT_EPV
:

1350 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1354 
CAN_IT_BOF
:

1356 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1360 
CAN_IT_LEC
:

1362 
CANx
->
ESR
 = 
RESET
;

1364 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1366 
CAN_IT_ERR
:

1368 
CANx
->
ESR
 = 
RESET
;

1370 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1377 
	}
}

1385 
ITStus
 
	$CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
)

1387 
ITStus
 
ndgbus
 = 
RESET
;

1389 i((
CAN_Reg
 & 
It_B
!(
ut32_t
)
RESET
)

1392 
ndgbus
 = 
SET
;

1397 
ndgbus
 = 
RESET
;

1399  
ndgbus
;

1400 
	}
}

	@stm32f10x_can.h

24 #ide
__STM32F10x_CAN_H


25 
	#__STM32F10x_CAN_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

46 
	#IS_CAN_ALL_PERIPH
(
PERIPH
(((PERIPH=
CAN1
) || \

47 ((
PERIPH
=
CAN2
))

	)

55 
ut16_t
 
CAN_Psr
;

58 
ut8_t
 
CAN_Mode
;

62 
ut8_t
 
CAN_SJW
;

68 
ut8_t
 
CAN_BS1
;

72 
ut8_t
 
CAN_BS2
;

77 
FuniڮS
 
CAN_TTCM
;

81 
FuniڮS
 
CAN_ABOM
;

85 
FuniڮS
 
CAN_AWUM
;

89 
FuniڮS
 
CAN_NART
;

93 
FuniڮS
 
CAN_RFLM
;

97 
FuniڮS
 
CAN_TXFP
;

100 } 
	tCAN_InTyDef
;

108 
ut16_t
 
CAN_FrIdHigh
;

112 
ut16_t
 
CAN_FrIdLow
;

116 
ut16_t
 
CAN_FrMaskIdHigh
;

121 
ut16_t
 
CAN_FrMaskIdLow
;

126 
ut16_t
 
CAN_FrFIFOAssignmt
;

129 
ut8_t
 
CAN_FrNumb
;

131 
ut8_t
 
CAN_FrMode
;

134 
ut8_t
 
CAN_FrS
;

137 
FuniڮS
 
CAN_FrAivi
;

139 } 
	tCAN_FrInTyDef
;

147 
ut32_t
 
StdId
;

150 
ut32_t
 
ExtId
;

153 
ut8_t
 
IDE
;

157 
ut8_t
 
RTR
;

161 
ut8_t
 
DLC
;

165 
ut8_t
 
Da
[8];

167 } 
	tCTxMsg
;

175 
ut32_t
 
StdId
;

178 
ut32_t
 
ExtId
;

181 
ut8_t
 
IDE
;

185 
ut8_t
 
RTR
;

189 
ut8_t
 
DLC
;

192 
ut8_t
 
Da
[8];

195 
ut8_t
 
FMI
;

198 } 
	tCRxMsg
;

212 
	#CAN_InStus_Faed
 ((
ut8_t
)0x00

	)

213 
	#CAN_InStus_Sucss
 ((
ut8_t
)0x01

	)

223 
	#CAN_Mode_Nm
 ((
ut8_t
)0x00

	)

224 
	#CAN_Mode_LoBack
 ((
ut8_t
)0x01

	)

225 
	#CAN_Mode_St
 ((
ut8_t
)0x02

	)

226 
	#CAN_Mode_St_LoBack
 ((
ut8_t
)0x03

	)

228 
	#IS_CAN_MODE
(
MODE
(((MODE=
CAN_Mode_Nm
) || \

229 ((
MODE
=
CAN_Mode_LoBack
)|| \

230 ((
MODE
=
CAN_Mode_St
) || \

231 ((
MODE
=
CAN_Mode_St_LoBack
))

	)

241 
	#CAN_OtgMode_Inlizi
 ((
ut8_t
)0x00

	)

242 
	#CAN_OtgMode_Nm
 ((
ut8_t
)0x01

	)

243 
	#CAN_OtgMode_S˕
 ((
ut8_t
)0x02

	)

246 
	#IS_CAN_OPERATING_MODE
(
MODE
(((MODE=
CAN_OtgMode_Inlizi
) ||\

247 ((
MODE
=
CAN_OtgMode_Nm
)|| \

248 ((
MODE
=
CAN_OtgMode_S˕
))

	)

258 
	#CAN_ModeStus_Faed
 ((
ut8_t
)0x00

	)

259 
	#CAN_ModeStus_Sucss
 ((
ut8_t
)!
CAN_ModeStus_Faed


	)

270 
	#CAN_SJW_1tq
 ((
ut8_t
)0x00

	)

271 
	#CAN_SJW_2tq
 ((
ut8_t
)0x01

	)

272 
	#CAN_SJW_3tq
 ((
ut8_t
)0x02

	)

273 
	#CAN_SJW_4tq
 ((
ut8_t
)0x03

	)

275 
	#IS_CAN_SJW
(
SJW
(((SJW=
CAN_SJW_1tq
|| ((SJW=
CAN_SJW_2tq
)|| \

276 ((
SJW
=
CAN_SJW_3tq
|| ((SJW=
CAN_SJW_4tq
))

	)

285 
	#CAN_BS1_1tq
 ((
ut8_t
)0x00

	)

286 
	#CAN_BS1_2tq
 ((
ut8_t
)0x01

	)

287 
	#CAN_BS1_3tq
 ((
ut8_t
)0x02

	)

288 
	#CAN_BS1_4tq
 ((
ut8_t
)0x03

	)

289 
	#CAN_BS1_5tq
 ((
ut8_t
)0x04

	)

290 
	#CAN_BS1_6tq
 ((
ut8_t
)0x05

	)

291 
	#CAN_BS1_7tq
 ((
ut8_t
)0x06

	)

292 
	#CAN_BS1_8tq
 ((
ut8_t
)0x07

	)

293 
	#CAN_BS1_9tq
 ((
ut8_t
)0x08

	)

294 
	#CAN_BS1_10tq
 ((
ut8_t
)0x09

	)

295 
	#CAN_BS1_11tq
 ((
ut8_t
)0x0A

	)

296 
	#CAN_BS1_12tq
 ((
ut8_t
)0x0B

	)

297 
	#CAN_BS1_13tq
 ((
ut8_t
)0x0C

	)

298 
	#CAN_BS1_14tq
 ((
ut8_t
)0x0D

	)

299 
	#CAN_BS1_15tq
 ((
ut8_t
)0x0E

	)

300 
	#CAN_BS1_16tq
 ((
ut8_t
)0x0F

	)

302 
	#IS_CAN_BS1
(
BS1
((BS1<
CAN_BS1_16tq
)

	)

311 
	#CAN_BS2_1tq
 ((
ut8_t
)0x00

	)

312 
	#CAN_BS2_2tq
 ((
ut8_t
)0x01

	)

313 
	#CAN_BS2_3tq
 ((
ut8_t
)0x02

	)

314 
	#CAN_BS2_4tq
 ((
ut8_t
)0x03

	)

315 
	#CAN_BS2_5tq
 ((
ut8_t
)0x04

	)

316 
	#CAN_BS2_6tq
 ((
ut8_t
)0x05

	)

317 
	#CAN_BS2_7tq
 ((
ut8_t
)0x06

	)

318 
	#CAN_BS2_8tq
 ((
ut8_t
)0x07

	)

320 
	#IS_CAN_BS2
(
BS2
((BS2<
CAN_BS2_8tq
)

	)

330 
	#IS_CAN_PRESCALER
(
PRESCALER
(((PRESCALER>1&& ((PRESCALER<1024))

	)

339 #ide
STM32F10X_CL


340 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
((NUMBER<13)

	)

342 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
((NUMBER<27)

	)

352 
	#CAN_FrMode_IdMask
 ((
ut8_t
)0x00

	)

353 
	#CAN_FrMode_IdLi
 ((
ut8_t
)0x01

	)

355 
	#IS_CAN_FILTER_MODE
(
MODE
(((MODE=
CAN_FrMode_IdMask
) || \

356 ((
MODE
=
CAN_FrMode_IdLi
))

	)

365 
	#CAN_FrS_16b
 ((
ut8_t
)0x00

	)

366 
	#CAN_FrS_32b
 ((
ut8_t
)0x01

	)

368 
	#IS_CAN_FILTER_SCALE
(
SCALE
(((SCALE=
CAN_FrS_16b
) || \

369 ((
SCALE
=
CAN_FrS_32b
))

	)

379 
	#CAN_Fr_FIFO0
 ((
ut8_t
)0x00

	)

380 
	#CAN_Fr_FIFO1
 ((
ut8_t
)0x01

	)

381 
	#IS_CAN_FILTER_FIFO
(
FIFO
(((FIFO=
CAN_FrFIFO0
) || \

382 ((
FIFO
=
CAN_FrFIFO1
))

	)

390 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
(((BANKNUMBER>1&& ((BANKNUMBER<27))

	)

399 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
((TRANSMITMAILBOX<((
ut8_t
)0x02))

	)

400 
	#IS_CAN_STDID
(
STDID
((STDID<((
ut32_t
)0x7FF))

	)

401 
	#IS_CAN_EXTID
(
EXTID
((EXTID<((
ut32_t
)0x1FFFFFFF))

	)

402 
	#IS_CAN_DLC
(
DLC
((DLC<((
ut8_t
)0x08))

	)

412 
	#CAN_Id_Sndd
 ((
ut32_t
)0x00000000

	)

413 
	#CAN_Id_Exnded
 ((
ut32_t
)0x00000004

	)

414 
	#IS_CAN_IDTYPE
(
IDTYPE
(((IDTYPE=
CAN_Id_Sndd
) || \

415 ((
IDTYPE
=
CAN_Id_Exnded
))

	)

424 
	#CAN_RTR_Da
 ((
ut32_t
)0x00000000

	)

425 
	#CAN_RTR_Reme
 ((
ut32_t
)0x00000002

	)

426 
	#IS_CAN_RTR
(
RTR
(((RTR=
CAN_RTR_Da
|| ((RTR=
CAN_RTR_Reme
))

	)

436 
	#CAN_TxStus_Faed
 ((
ut8_t
)0x00)

	)

437 
	#CAN_TxStus_Ok
 ((
ut8_t
)0x01

	)

438 
	#CAN_TxStus_Pdg
 ((
ut8_t
)0x02

	)

439 
	#CAN_TxStus_NoMaBox
 ((
ut8_t
)0x04

	)

449 
	#CAN_FIFO0
 ((
ut8_t
)0x00

	)

450 
	#CAN_FIFO1
 ((
ut8_t
)0x01

	)

452 
	#IS_CAN_FIFO
(
FIFO
(((FIFO=
CAN_FIFO0
|| ((FIFO=
CAN_FIFO1
))

	)

462 
	#CAN_S˕_Faed
 ((
ut8_t
)0x00

	)

463 
	#CAN_S˕_Ok
 ((
ut8_t
)0x01

	)

473 
	#CAN_WakeUp_Faed
 ((
ut8_t
)0x00

	)

474 
	#CAN_WakeUp_Ok
 ((
ut8_t
)0x01

	)

485 
	#CAN_ECode_NoE
 ((
ut8_t
)0x00

	)

486 
	#CAN_ECode_StuffE
 ((
ut8_t
)0x10

	)

487 
	#CAN_ECode_FmE
 ((
ut8_t
)0x20

	)

488 
	#CAN_ECode_ACKE
 ((
ut8_t
)0x30

	)

489 
	#CAN_ECode_BRessiveE
 ((
ut8_t
)0x40

	)

490 
	#CAN_ECode_BDomtE
 ((
ut8_t
)0x50

	)

491 
	#CAN_ECode_CRCE
 ((
ut8_t
)0x60

	)

492 
	#CAN_ECode_SoweSE
 ((
ut8_t
)0x70

	)

507 
	#CAN_FLAG_RQCP0
 ((
ut32_t
)0x38000001

	)

508 
	#CAN_FLAG_RQCP1
 ((
ut32_t
)0x38000100

	)

509 
	#CAN_FLAG_RQCP2
 ((
ut32_t
)0x38010000

	)

512 
	#CAN_FLAG_FMP0
 ((
ut32_t
)0x12000003

	)

513 
	#CAN_FLAG_FF0
 ((
ut32_t
)0x32000008

	)

514 
	#CAN_FLAG_FOV0
 ((
ut32_t
)0x32000010

	)

515 
	#CAN_FLAG_FMP1
 ((
ut32_t
)0x14000003

	)

516 
	#CAN_FLAG_FF1
 ((
ut32_t
)0x34000008

	)

517 
	#CAN_FLAG_FOV1
 ((
ut32_t
)0x34000010

	)

520 
	#CAN_FLAG_WKU
 ((
ut32_t
)0x31000008

	)

521 
	#CAN_FLAG_SLAK
 ((
ut32_t
)0x31000012

	)

526 
	#CAN_FLAG_EWG
 ((
ut32_t
)0x10F00001

	)

527 
	#CAN_FLAG_EPV
 ((
ut32_t
)0x10F00002

	)

528 
	#CAN_FLAG_BOF
 ((
ut32_t
)0x10F00004

	)

529 
	#CAN_FLAG_LEC
 ((
ut32_t
)0x30F00070

	)

531 
	#IS_CAN_GET_FLAG
(
FLAG
(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_BOF
) || \

532 ((
FLAG
=
CAN_FLAG_EPV
|| ((FLAG=
CAN_FLAG_EWG
) || \

533 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_FOV0
) || \

534 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FMP0
) || \

535 ((
FLAG
=
CAN_FLAG_FOV1
|| ((FLAG=
CAN_FLAG_FF1
) || \

536 ((
FLAG
=
CAN_FLAG_FMP1
|| ((FLAG=
CAN_FLAG_RQCP2
) || \

537 ((
FLAG
=
CAN_FLAG_RQCP1
)|| ((FLAG=
CAN_FLAG_RQCP0
) || \

538 ((
FLAG
=
CAN_FLAG_SLAK
 ))

	)

540 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_RQCP2
) || \

541 ((
FLAG
=
CAN_FLAG_RQCP1
|| ((FLAG=
CAN_FLAG_RQCP0
) || \

542 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FOV0
) ||\

543 ((
FLAG
=
CAN_FLAG_FF1
|| ((FLAG=
CAN_FLAG_FOV1
) || \

544 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_SLAK
))

	)

556 
	#CAN_IT_TME
 ((
ut32_t
)0x00000001

	)

559 
	#CAN_IT_FMP0
 ((
ut32_t
)0x00000002

	)

560 
	#CAN_IT_FF0
 ((
ut32_t
)0x00000004

	)

561 
	#CAN_IT_FOV0
 ((
ut32_t
)0x00000008

	)

562 
	#CAN_IT_FMP1
 ((
ut32_t
)0x00000010

	)

563 
	#CAN_IT_FF1
 ((
ut32_t
)0x00000020

	)

564 
	#CAN_IT_FOV1
 ((
ut32_t
)0x00000040

	)

567 
	#CAN_IT_WKU
 ((
ut32_t
)0x00010000

	)

568 
	#CAN_IT_SLK
 ((
ut32_t
)0x00020000

	)

571 
	#CAN_IT_EWG
 ((
ut32_t
)0x00000100

	)

572 
	#CAN_IT_EPV
 ((
ut32_t
)0x00000200

	)

573 
	#CAN_IT_BOF
 ((
ut32_t
)0x00000400

	)

574 
	#CAN_IT_LEC
 ((
ut32_t
)0x00000800

	)

575 
	#CAN_IT_ERR
 ((
ut32_t
)0x00008000

	)

578 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

579 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

580 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

583 
	#IS_CAN_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FMP0
) ||\

584 ((
IT
=
CAN_IT_FF0
|| ((IT=
CAN_IT_FOV0
) ||\

585 ((
IT
=
CAN_IT_FMP1
|| ((IT=
CAN_IT_FF1
) ||\

586 ((
IT
=
CAN_IT_FOV1
|| ((IT=
CAN_IT_EWG
) ||\

587 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

588 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

589 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

	)

591 
	#IS_CAN_CLEAR_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FF0
) ||\

592 ((
IT
=
CAN_IT_FOV0
)|| ((IT=
CAN_IT_FF1
) ||\

593 ((
IT
=
CAN_IT_FOV1
)|| ((IT=
CAN_IT_EWG
) ||\

594 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

595 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

596 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

	)

605 
	#CANINITFAILED
 
CAN_InStus_Faed


	)

606 
	#CANINITOK
 
CAN_InStus_Sucss


	)

607 
	#CAN_FrFIFO0
 
CAN_Fr_FIFO0


	)

608 
	#CAN_FrFIFO1
 
CAN_Fr_FIFO1


	)

609 
	#CAN_ID_STD
 
CAN_Id_Sndd


	)

610 
	#CAN_ID_EXT
 
CAN_Id_Exnded


	)

611 
	#CAN_RTR_DATA
 
CAN_RTR_Da


	)

612 
	#CAN_RTR_REMOTE
 
CAN_RTR_Reme


	)

613 
	#CANTXFAILE
 
CAN_TxStus_Faed


	)

614 
	#CANTXOK
 
CAN_TxStus_Ok


	)

615 
	#CANTXPENDING
 
CAN_TxStus_Pdg


	)

616 
	#CAN_NO_MB
 
CAN_TxStus_NoMaBox


	)

617 
	#CANSLEEPFAILED
 
CAN_S˕_Faed


	)

618 
	#CANSLEEPOK
 
CAN_S˕_Ok


	)

619 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Faed


	)

620 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

642 
CAN_DeIn
(
CAN_TyDef
* 
CANx
);

645 
ut8_t
 
CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
);

646 
CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
);

647 
CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
);

648 
CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
);

649 
CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

650 
CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

653 
ut8_t
 
CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
);

654 
ut8_t
 
CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, ut8_
TnsmMabox
);

655 
CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
);

658 
CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
);

659 
CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
);

660 
ut8_t
 
CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, ut8_
FIFONumb
);

664 
ut8_t
 
CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, ut8_
CAN_OtgMode
);

665 
ut8_t
 
CAN_S˕
(
CAN_TyDef
* 
CANx
);

666 
ut8_t
 
CAN_WakeUp
(
CAN_TyDef
* 
CANx
);

669 
ut8_t
 
CAN_GLaECode
(
CAN_TyDef
* 
CANx
);

670 
ut8_t
 
CAN_GReiveECou
(
CAN_TyDef
* 
CANx
);

671 
ut8_t
 
CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
);

674 
CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
);

675 
FgStus
 
CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

676 
CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

677 
ITStus
 
CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

678 
CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

680 #ifde
__lulus


	@stm32f10x_cec.c

23 
	~"m32f10x_c.h
"

24 
	~"m32f10x_rcc.h
"

49 
	#CEC_OFFSET
 (
CEC_BASE
 - 
PERIPH_BASE
)

	)

54 
	#CFGR_OFFSET
 (
CEC_OFFSET
 + 0x00)

	)

55 
	#PE_BNumb
 0x00

	)

56 
	#CFGR_PE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32+ (
PE_BNumb
 * 4))

	)

59 
	#IE_BNumb
 0x01

	)

60 
	#CFGR_IE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32+ (
IE_BNumb
 * 4))

	)

65 
	#CSR_OFFSET
 (
CEC_OFFSET
 + 0x10)

	)

66 
	#TSOM_BNumb
 0x00

	)

67 
	#CSR_TSOM_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
TSOM_BNumb
 * 4))

	)

70 
	#TEOM_BNumb
 0x01

	)

71 
	#CSR_TEOM_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
TEOM_BNumb
 * 4))

	)

73 
	#CFGR_CLEAR_Mask
 (
ut8_t
)(0xF3

	)

74 
	#FLAG_Mask
 ((
ut32_t
)0x00FFFFFF

	)

118 
	$CEC_DeIn
()

121 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CEC
, 
ENABLE
);

123 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CEC
, 
DISABLE
);

124 
	}
}

135 
	$CEC_In
(
CEC_InTyDef
* 
CEC_InSu
)

137 
ut16_t
 
tmeg
 = 0;

140 
	`as_m
(
	`IS_CEC_BIT_TIMING_ERROR_MODE
(
CEC_InSu
->
CEC_BTimgMode
));

141 
	`as_m
(
	`IS_CEC_BIT_PERIOD_ERROR_MODE
(
CEC_InSu
->
CEC_BPiodMode
));

145 
tmeg
 = 
CEC
->
CFGR
;

148 
tmeg
 &
CFGR_CLEAR_Mask
;

151 
tmeg
 |(
ut16_t
)(
CEC_InSu
->
CEC_BTimgMode
 | CEC_InSu->
CEC_BPiodMode
);

154 
CEC
->
CFGR
 = 
tmeg
;

156 
	}
}

164 
	$CEC_Cmd
(
FuniڮS
 
NewS
)

167 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

169 *(
__IO
 
ut32_t
 *
CFGR_PE_BB
 = (ut32_t)
NewS
;

171 if(
NewS
 =
DISABLE
)

174 (
CEC
->
CFGR
 & 
CEC_CFGR_PE
!(
ut32_t
)
RESET
)

178 
	}
}

186 
	$CEC_ITCfig
(
FuniڮS
 
NewS
)

189 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

191 *(
__IO
 
ut32_t
 *
CFGR_IE_BB
 = (ut32_t)
NewS
;

192 
	}
}

199 
	$CEC_OwnAddssCfig
(
ut8_t
 
CEC_OwnAddss
)

202 
	`as_m
(
	`IS_CEC_ADDRESS
(
CEC_OwnAddss
));

205 
CEC
->
OAR
 = 
CEC_OwnAddss
;

206 
	}
}

213 
	$CEC_SPsr
(
ut16_t
 
CEC_Psr
)

216 
	`as_m
(
	`IS_CEC_PRESCALER
(
CEC_Psr
));

219 
CEC
->
PRES
 = 
CEC_Psr
;

220 
	}
}

227 
	$CEC_SdDaBy
(
ut8_t
 
Da
)

230 
CEC
->
TXD
 = 
Da
 ;

231 
	}
}

239 
ut8_t
 
	$CEC_ReiveDaBy
()

242  (
ut8_t
)(
CEC
->
RXD
);

243 
	}
}

250 
	$CEC_SOfMesge
()

253 *(
__IO
 
ut32_t
 *
CSR_TSOM_BB
 = (uint32_t)0x1;

254 
	}
}

262 
	$CEC_EndOfMesgeCmd
(
FuniڮS
 
NewS
)

265 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

268 *(
__IO
 
ut32_t
 *
CSR_TEOM_BB
 = (ut32_t)
NewS
;

269 
	}
}

291 
FgStus
 
	$CEC_GFgStus
(
ut32_t
 
CEC_FLAG
)

293 
FgStus
 
bus
 = 
RESET
;

294 
ut32_t
 
eg
 = 0, 
cba
 = 0;

297 
	`as_m
(
	`IS_CEC_GET_FLAG
(
CEC_FLAG
));

300 
cba
 = (
ut32_t
)(
CEC_BASE
);

303 
eg
 = 
CEC_FLAG
 >> 28;

306 
CEC_FLAG
 &
FLAG_Mask
;

308 if(
eg
 != 0)

311 
CEC_FLAG
 = (
ut32_t
)(CEC_FLAG >> 16);

314 
cba
 += 0xC;

319 
cba
 += 0x10;

322 if(((*(
__IO
 
ut32_t
 *)
cba
& 
CEC_FLAG
!(ut32_t)
RESET
)

325 
bus
 = 
SET
;

330 
bus
 = 
RESET
;

334  
bus
;

335 
	}
}

349 
	$CEC_CˬFg
(
ut32_t
 
CEC_FLAG
)

351 
ut32_t
 
tmp
 = 0x0;

354 
	`as_m
(
	`IS_CEC_CLEAR_FLAG
(
CEC_FLAG
));

356 
tmp
 = 
CEC
->
CSR
 & 0x2;

359 
CEC
->
CSR
 &(
ut32_t
)(((~(ut32_t)
CEC_FLAG
& 0xFFFFFFFC| 
tmp
);

360 
	}
}

372 
ITStus
 
	$CEC_GITStus
(
ut8_t
 
CEC_IT
)

374 
ITStus
 
bus
 = 
RESET
;

375 
ut32_t
 
abˡus
 = 0;

378 
	`as_m
(
	`IS_CEC_GET_IT
(
CEC_IT
));

381 
abˡus
 = (
CEC
->
CFGR
 & (
ut8_t
)
CEC_CFGR_IE
) ;

384 i(((
CEC
->
CSR
 & 
CEC_IT
!(
ut32_t
)
RESET
&& 
abˡus
)

387 
bus
 = 
SET
;

392 
bus
 = 
RESET
;

395  
bus
;

396 
	}
}

408 
	$CEC_CˬITPdgB
(
ut16_t
 
CEC_IT
)

410 
ut32_t
 
tmp
 = 0x0;

413 
	`as_m
(
	`IS_CEC_GET_IT
(
CEC_IT
));

415 
tmp
 = 
CEC
->
CSR
 & 0x2;

418 
CEC
->
CSR
 &(
ut32_t
)(((~(ut32_t)
CEC_IT
& 0xFFFFFFFC| 
tmp
);

419 
	}
}

	@stm32f10x_cec.h

24 #ide
__STM32F10x_CEC_H


25 
	#__STM32F10x_CEC_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

52 
ut16_t
 
CEC_BTimgMode
;

54 
ut16_t
 
CEC_BPiodMode
;

56 }
	tCEC_InTyDef
;

69 
	#CEC_BTimgStdMode
 ((
ut16_t
)0x00

	)

70 
	#CEC_BTimgEFeMode
 
CEC_CFGR_BTEM


	)

72 
	#IS_CEC_BIT_TIMING_ERROR_MODE
(
MODE
(((MODE=
CEC_BTimgStdMode
) || \

73 ((
MODE
=
CEC_BTimgEFeMode
))

	)

81 
	#CEC_BPiodStdMode
 ((
ut16_t
)0x00

	)

82 
	#CEC_BPiodFxibMode
 
CEC_CFGR_BPEM


	)

84 
	#IS_CEC_BIT_PERIOD_ERROR_MODE
(
MODE
(((MODE=
CEC_BPiodStdMode
) || \

85 ((
MODE
=
CEC_BPiodFxibMode
))

	)

94 
	#CEC_IT_TERR
 
CEC_CSR_TERR


	)

95 
	#CEC_IT_TBTRF
 
CEC_CSR_TBTRF


	)

96 
	#CEC_IT_RERR
 
CEC_CSR_RERR


	)

97 
	#CEC_IT_RBTF
 
CEC_CSR_RBTF


	)

98 
	#IS_CEC_GET_IT
(
IT
(((IT=
CEC_IT_TERR
|| ((IT=
CEC_IT_TBTRF
) || \

99 ((
IT
=
CEC_IT_RERR
|| ((IT=
CEC_IT_RBTF
))

	)

108 
	#IS_CEC_ADDRESS
(
ADDRESS
((ADDRESS< 0x10)

	)

116 
	#IS_CEC_PRESCALER
(
PRESCALER
((PRESCALER<0x3FFF)

	)

129 
	#CEC_FLAG_BTE
 ((
ut32_t
)0x10010000)

	)

130 
	#CEC_FLAG_BPE
 ((
ut32_t
)0x10020000)

	)

131 
	#CEC_FLAG_RBTFE
 ((
ut32_t
)0x10040000)

	)

132 
	#CEC_FLAG_SBE
 ((
ut32_t
)0x10080000)

	)

133 
	#CEC_FLAG_ACKE
 ((
ut32_t
)0x10100000)

	)

134 
	#CEC_FLAG_LINE
 ((
ut32_t
)0x10200000)

	)

135 
	#CEC_FLAG_TBTFE
 ((
ut32_t
)0x10400000)

	)

140 
	#CEC_FLAG_TEOM
 ((
ut32_t
)0x00000002)

	)

141 
	#CEC_FLAG_TERR
 ((
ut32_t
)0x00000004)

	)

142 
	#CEC_FLAG_TBTRF
 ((
ut32_t
)0x00000008)

	)

143 
	#CEC_FLAG_RSOM
 ((
ut32_t
)0x00000010)

	)

144 
	#CEC_FLAG_REOM
 ((
ut32_t
)0x00000020)

	)

145 
	#CEC_FLAG_RERR
 ((
ut32_t
)0x00000040)

	)

146 
	#CEC_FLAG_RBTF
 ((
ut32_t
)0x00000080)

	)

148 
	#IS_CEC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFF03=0x00&& ((FLAG!0x00))

	)

150 
	#IS_CEC_GET_FLAG
(
FLAG
(((FLAG=
CEC_FLAG_BTE
|| ((FLAG=
CEC_FLAG_BPE
) || \

151 ((
FLAG
=
CEC_FLAG_RBTFE
|| ((FLAG)=
CEC_FLAG_SBE
) || \

152 ((
FLAG
=
CEC_FLAG_ACKE
|| ((FLAG=
CEC_FLAG_LINE
) || \

153 ((
FLAG
=
CEC_FLAG_TBTFE
|| ((FLAG=
CEC_FLAG_TEOM
) || \

154 ((
FLAG
=
CEC_FLAG_TERR
|| ((FLAG=
CEC_FLAG_TBTRF
) || \

155 ((
FLAG
=
CEC_FLAG_RSOM
|| ((FLAG=
CEC_FLAG_REOM
) || \

156 ((
FLAG
=
CEC_FLAG_RERR
|| ((FLAG=
CEC_FLAG_RBTF
))

	)

177 
CEC_DeIn
();

178 
CEC_In
(
CEC_InTyDef
* 
CEC_InSu
);

179 
CEC_Cmd
(
FuniڮS
 
NewS
);

180 
CEC_ITCfig
(
FuniڮS
 
NewS
);

181 
CEC_OwnAddssCfig
(
ut8_t
 
CEC_OwnAddss
);

182 
CEC_SPsr
(
ut16_t
 
CEC_Psr
);

183 
CEC_SdDaBy
(
ut8_t
 
Da
);

184 
ut8_t
 
CEC_ReiveDaBy
();

185 
CEC_SOfMesge
();

186 
CEC_EndOfMesgeCmd
(
FuniڮS
 
NewS
);

187 
FgStus
 
CEC_GFgStus
(
ut32_t
 
CEC_FLAG
);

188 
CEC_CˬFg
(
ut32_t
 
CEC_FLAG
);

189 
ITStus
 
CEC_GITStus
(
ut8_t
 
CEC_IT
);

190 
CEC_CˬITPdgB
(
ut16_t
 
CEC_IT
);

192 #ifde
__lulus


	@stm32f10x_crc.c

23 
	~"m32f10x_c.h
"

83 
	$CRC_RetDR
()

86 
CRC
->
CR
 = 
CRC_CR_RESET
;

87 
	}
}

94 
ut32_t
 
	$CRC_CcCRC
(
ut32_t
 
Da
)

96 
CRC
->
DR
 = 
Da
;

98  (
CRC
->
DR
);

99 
	}
}

107 
ut32_t
 
	$CRC_CcBlockCRC
(
ut32_t
 
pBufr
[], ut32_
BufrLgth
)

109 
ut32_t
 
dex
 = 0;

111 
dex
 = 0; index < 
BufrLgth
; index++)

113 
CRC
->
DR
 = 
pBufr
[
dex
];

115  (
CRC
->
DR
);

116 
	}
}

123 
ut32_t
 
	$CRC_GCRC
()

125  (
CRC
->
DR
);

126 
	}
}

133 
	$CRC_SIDRegi
(
ut8_t
 
IDVue
)

135 
CRC
->
IDR
 = 
IDVue
;

136 
	}
}

143 
ut8_t
 
	$CRC_GIDRegi
()

145  (
CRC
->
IDR
);

146 
	}
}

	@stm32f10x_crc.h

24 #ide
__STM32F10x_CRC_H


25 
	#__STM32F10x_CRC_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

70 
CRC_RetDR
();

71 
ut32_t
 
CRC_CcCRC
(ut32_
Da
);

72 
ut32_t
 
CRC_CcBlockCRC
(ut32_
pBufr
[], ut32_
BufrLgth
);

73 
ut32_t
 
CRC_GCRC
();

74 
CRC_SIDRegi
(
ut8_t
 
IDVue
);

75 
ut8_t
 
CRC_GIDRegi
();

77 #ifde
__lulus


	@stm32f10x_dac.c

23 
	~"m32f10x_dac.h
"

24 
	~"m32f10x_rcc.h
"

48 
	#CR_CLEAR_MASK
 ((
ut32_t
)0x00000FFE)

	)

51 
	#DUAL_SWTRIG_SET
 ((
ut32_t
)0x00000003)

	)

52 
	#DUAL_SWTRIG_RESET
 ((
ut32_t
)0xFFFFFFFC)

	)

55 
	#DHR12R1_OFFSET
 ((
ut32_t
)0x00000008)

	)

56 
	#DHR12R2_OFFSET
 ((
ut32_t
)0x00000014)

	)

57 
	#DHR12RD_OFFSET
 ((
ut32_t
)0x00000020)

	)

60 
	#DOR_OFFSET
 ((
ut32_t
)0x0000002C)

	)

98 
	$DAC_DeIn
()

101 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
ENABLE
);

103 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
DISABLE
);

104 
	}
}

117 
	$DAC_In
(
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
)

119 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0;

121 
	`as_m
(
	`IS_DAC_TRIGGER
(
DAC_InSu
->
DAC_Trigg
));

122 
	`as_m
(
	`IS_DAC_GENERATE_WAVE
(
DAC_InSu
->
DAC_WaveGi
));

123 
	`as_m
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
));

124 
	`as_m
(
	`IS_DAC_OUTPUT_BUFFER_STATE
(
DAC_InSu
->
DAC_OuutBufr
));

127 
tmeg1
 = 
DAC
->
CR
;

129 
tmeg1
 &~(
CR_CLEAR_MASK
 << 
DAC_Chl
);

136 
tmeg2
 = (
DAC_InSu
->
DAC_Trigg
 | DAC_InSu->
DAC_WaveGi
 |

137 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 | DAC_InSu->
DAC_OuutBufr
);

139 
tmeg1
 |
tmeg2
 << 
DAC_Chl
;

141 
DAC
->
CR
 = 
tmeg1
;

142 
	}
}

150 
	$DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
)

154 
DAC_InSu
->
DAC_Trigg
 = 
DAC_Trigg_Ne
;

156 
DAC_InSu
->
DAC_WaveGi
 = 
DAC_WaveGi_Ne
;

158 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 = 
DAC_LFSRUnmask_B0
;

160 
DAC_InSu
->
DAC_OuutBufr
 = 
DAC_OuutBufr_Eb
;

161 
	}
}

173 
	$DAC_Cmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

176 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

177 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

178 i(
NewS
 !
DISABLE
)

181 
DAC
->
CR
 |(
DAC_CR_EN1
 << 
DAC_Chl
);

186 
DAC
->
CR
 &~(
DAC_CR_EN1
 << 
DAC_Chl
);

188 
	}
}

189 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

203 
	$DAC_ITCfig
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
)

206 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

207 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

208 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

210 i(
NewS
 !
DISABLE
)

213 
DAC
->
CR
 |(
DAC_IT
 << 
DAC_Chl
);

218 
DAC
->
CR
 &(~(
ut32_t
)(
DAC_IT
 << 
DAC_Chl
));

220 
	}
}

233 
	$DAC_DMACmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

236 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

237 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

238 i(
NewS
 !
DISABLE
)

241 
DAC
->
CR
 |(
DAC_CR_DMAEN1
 << 
DAC_Chl
);

246 
DAC
->
CR
 &~(
DAC_CR_DMAEN1
 << 
DAC_Chl
);

248 
	}
}

260 
	$DAC_SoweTriggCmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

263 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

264 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

265 i(
NewS
 !
DISABLE
)

268 
DAC
->
SWTRIGR
 |(
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4);

273 
DAC
->
SWTRIGR
 &~((
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4));

275 
	}
}

284 
	$DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
)

287 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

288 i(
NewS
 !
DISABLE
)

291 
DAC
->
SWTRIGR
 |
DUAL_SWTRIG_SET
 ;

296 
DAC
->
SWTRIGR
 &
DUAL_SWTRIG_RESET
;

298 
	}
}

314 
	$DAC_WaveGiCmd
(
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
)

317 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

318 
	`as_m
(
	`IS_DAC_WAVE
(
DAC_Wave
));

319 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

320 i(
NewS
 !
DISABLE
)

323 
DAC
->
CR
 |
DAC_Wave
 << 
DAC_Chl
;

328 
DAC
->
CR
 &~(
DAC_Wave
 << 
DAC_Chl
);

330 
	}
}

342 
	$DAC_SChl1Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

344 
__IO
 
ut32_t
 
tmp
 = 0;

347 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

348 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

350 
tmp
 = (
ut32_t
)
DAC_BASE
;

351 
tmp
 +
DHR12R1_OFFSET
 + 
DAC_Align
;

354 *(
__IO
 
ut32_t
 *
tmp
 = 
Da
;

355 
	}
}

367 
	$DAC_SChl2Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

369 
__IO
 
ut32_t
 
tmp
 = 0;

372 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

373 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

375 
tmp
 = (
ut32_t
)
DAC_BASE
;

376 
tmp
 +
DHR12R2_OFFSET
 + 
DAC_Align
;

379 *(
__IO
 
ut32_t
 *)
tmp
 = 
Da
;

380 
	}
}

396 
	$DAC_SDuChlDa
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
)

398 
ut32_t
 
da
 = 0, 
tmp
 = 0;

401 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

402 
	`as_m
(
	`IS_DAC_DATA
(
Da1
));

403 
	`as_m
(
	`IS_DAC_DATA
(
Da2
));

406 i(
DAC_Align
 =
DAC_Align_8b_R
)

408 
da
 = ((
ut32_t
)
Da2
 << 8| 
Da1
;

412 
da
 = ((
ut32_t
)
Da2
 << 16| 
Da1
;

415 
tmp
 = (
ut32_t
)
DAC_BASE
;

416 
tmp
 +
DHR12RD_OFFSET
 + 
DAC_Align
;

419 *(
__IO
 
ut32_t
 *)
tmp
 = 
da
;

420 
	}
}

430 
ut16_t
 
	$DAC_GDaOuutVue
(
ut32_t
 
DAC_Chl
)

432 
__IO
 
ut32_t
 
tmp
 = 0;

435 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

437 
tmp
 = (
ut32_t

DAC_BASE
 ;

438 
tmp
 +
DOR_OFFSET
 + ((
ut32_t
)
DAC_Chl
 >> 2);

441  (
ut16_t
(*(
__IO
 
ut32_t
*
tmp
);

442 
	}
}

444 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

456 
FgStus
 
	$DAC_GFgStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

458 
FgStus
 
bus
 = 
RESET
;

460 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

461 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

464 i((
DAC
->
SR
 & (
DAC_FLAG
 << 
DAC_Chl
)!(
ut8_t
)
RESET
)

467 
bus
 = 
SET
;

472 
bus
 = 
RESET
;

475  
bus
;

476 
	}
}

489 
	$DAC_CˬFg
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

492 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

493 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

496 
DAC
->
SR
 = (
DAC_FLAG
 << 
DAC_Chl
);

497 
	}
}

510 
ITStus
 
	$DAC_GITStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

512 
ITStus
 
bus
 = 
RESET
;

513 
ut32_t
 
abˡus
 = 0;

516 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

517 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

520 
abˡus
 = (
DAC
->
CR
 & (
DAC_IT
 << 
DAC_Chl
)) ;

523 i(((
DAC
->
SR
 & (
DAC_IT
 << 
DAC_Chl
)!(
ut32_t
)
RESET
&& 
abˡus
)

526 
bus
 = 
SET
;

531 
bus
 = 
RESET
;

534  
bus
;

535 
	}
}

548 
	$DAC_CˬITPdgB
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

551 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

552 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

555 
DAC
->
SR
 = (
DAC_IT
 << 
DAC_Chl
);

556 
	}
}

	@stm32f10x_dac.h

24 #ide
__STM32F10x_DAC_H


25 
	#__STM32F10x_DAC_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

52 
ut32_t
 
DAC_Trigg
;

55 
ut32_t
 
DAC_WaveGi
;

59 
ut32_t
 
DAC_LFSRUnmask_TrngAmude
;

63 
ut32_t
 
DAC_OuutBufr
;

65 }
	tDAC_InTyDef
;

79 
	#DAC_Trigg_Ne
 ((
ut32_t
)0x00000000

	)

81 
	#DAC_Trigg_T6_TRGO
 ((
ut32_t
)0x00000004

	)

82 
	#DAC_Trigg_T8_TRGO
 ((
ut32_t
)0x0000000C

	)

84 
	#DAC_Trigg_T3_TRGO
 ((
ut32_t
)0x0000000C

	)

86 
	#DAC_Trigg_T7_TRGO
 ((
ut32_t
)0x00000014

	)

87 
	#DAC_Trigg_T5_TRGO
 ((
ut32_t
)0x0000001C

	)

88 
	#DAC_Trigg_T15_TRGO
 ((
ut32_t
)0x0000001C

	)

90 
	#DAC_Trigg_T2_TRGO
 ((
ut32_t
)0x00000024

	)

91 
	#DAC_Trigg_T4_TRGO
 ((
ut32_t
)0x0000002C

	)

92 
	#DAC_Trigg_Ext_IT9
 ((
ut32_t
)0x00000034

	)

93 
	#DAC_Trigg_Sowe
 ((
ut32_t
)0x0000003C

	)

95 
	#IS_DAC_TRIGGER
(
TRIGGER
(((TRIGGER=
DAC_Trigg_Ne
) || \

96 ((
TRIGGER
=
DAC_Trigg_T6_TRGO
) || \

97 ((
TRIGGER
=
DAC_Trigg_T8_TRGO
) || \

98 ((
TRIGGER
=
DAC_Trigg_T7_TRGO
) || \

99 ((
TRIGGER
=
DAC_Trigg_T5_TRGO
) || \

100 ((
TRIGGER
=
DAC_Trigg_T2_TRGO
) || \

101 ((
TRIGGER
=
DAC_Trigg_T4_TRGO
) || \

102 ((
TRIGGER
=
DAC_Trigg_Ext_IT9
) || \

103 ((
TRIGGER
=
DAC_Trigg_Sowe
))

	)

113 
	#DAC_WaveGi_Ne
 ((
ut32_t
)0x00000000)

	)

114 
	#DAC_WaveGi_Noi
 ((
ut32_t
)0x00000040)

	)

115 
	#DAC_WaveGi_Trng
 ((
ut32_t
)0x00000080)

	)

116 
	#IS_DAC_GENERATE_WAVE
(
WAVE
(((WAVE=
DAC_WaveGi_Ne
) || \

117 ((
WAVE
=
DAC_WaveGi_Noi
) || \

118 ((
WAVE
=
DAC_WaveGi_Trng
))

	)

127 
	#DAC_LFSRUnmask_B0
 ((
ut32_t
)0x00000000

	)

128 
	#DAC_LFSRUnmask_Bs1_0
 ((
ut32_t
)0x00000100

	)

129 
	#DAC_LFSRUnmask_Bs2_0
 ((
ut32_t
)0x00000200

	)

130 
	#DAC_LFSRUnmask_Bs3_0
 ((
ut32_t
)0x00000300

	)

131 
	#DAC_LFSRUnmask_Bs4_0
 ((
ut32_t
)0x00000400

	)

132 
	#DAC_LFSRUnmask_Bs5_0
 ((
ut32_t
)0x00000500

	)

133 
	#DAC_LFSRUnmask_Bs6_0
 ((
ut32_t
)0x00000600

	)

134 
	#DAC_LFSRUnmask_Bs7_0
 ((
ut32_t
)0x00000700

	)

135 
	#DAC_LFSRUnmask_Bs8_0
 ((
ut32_t
)0x00000800

	)

136 
	#DAC_LFSRUnmask_Bs9_0
 ((
ut32_t
)0x00000900

	)

137 
	#DAC_LFSRUnmask_Bs10_0
 ((
ut32_t
)0x00000A00

	)

138 
	#DAC_LFSRUnmask_Bs11_0
 ((
ut32_t
)0x00000B00

	)

139 
	#DAC_TrngAmude_1
 ((
ut32_t
)0x00000000

	)

140 
	#DAC_TrngAmude_3
 ((
ut32_t
)0x00000100

	)

141 
	#DAC_TrngAmude_7
 ((
ut32_t
)0x00000200

	)

142 
	#DAC_TrngAmude_15
 ((
ut32_t
)0x00000300

	)

143 
	#DAC_TrngAmude_31
 ((
ut32_t
)0x00000400

	)

144 
	#DAC_TrngAmude_63
 ((
ut32_t
)0x00000500

	)

145 
	#DAC_TrngAmude_127
 ((
ut32_t
)0x00000600

	)

146 
	#DAC_TrngAmude_255
 ((
ut32_t
)0x00000700

	)

147 
	#DAC_TrngAmude_511
 ((
ut32_t
)0x00000800

	)

148 
	#DAC_TrngAmude_1023
 ((
ut32_t
)0x00000900

	)

149 
	#DAC_TrngAmude_2047
 ((
ut32_t
)0x00000A00

	)

150 
	#DAC_TrngAmude_4095
 ((
ut32_t
)0x00000B00

	)

152 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
(((VALUE=
DAC_LFSRUnmask_B0
) || \

153 ((
VALUE
=
DAC_LFSRUnmask_Bs1_0
) || \

154 ((
VALUE
=
DAC_LFSRUnmask_Bs2_0
) || \

155 ((
VALUE
=
DAC_LFSRUnmask_Bs3_0
) || \

156 ((
VALUE
=
DAC_LFSRUnmask_Bs4_0
) || \

157 ((
VALUE
=
DAC_LFSRUnmask_Bs5_0
) || \

158 ((
VALUE
=
DAC_LFSRUnmask_Bs6_0
) || \

159 ((
VALUE
=
DAC_LFSRUnmask_Bs7_0
) || \

160 ((
VALUE
=
DAC_LFSRUnmask_Bs8_0
) || \

161 ((
VALUE
=
DAC_LFSRUnmask_Bs9_0
) || \

162 ((
VALUE
=
DAC_LFSRUnmask_Bs10_0
) || \

163 ((
VALUE
=
DAC_LFSRUnmask_Bs11_0
) || \

164 ((
VALUE
=
DAC_TrngAmude_1
) || \

165 ((
VALUE
=
DAC_TrngAmude_3
) || \

166 ((
VALUE
=
DAC_TrngAmude_7
) || \

167 ((
VALUE
=
DAC_TrngAmude_15
) || \

168 ((
VALUE
=
DAC_TrngAmude_31
) || \

169 ((
VALUE
=
DAC_TrngAmude_63
) || \

170 ((
VALUE
=
DAC_TrngAmude_127
) || \

171 ((
VALUE
=
DAC_TrngAmude_255
) || \

172 ((
VALUE
=
DAC_TrngAmude_511
) || \

173 ((
VALUE
=
DAC_TrngAmude_1023
) || \

174 ((
VALUE
=
DAC_TrngAmude_2047
) || \

175 ((
VALUE
=
DAC_TrngAmude_4095
))

	)

184 
	#DAC_OuutBufr_Eb
 ((
ut32_t
)0x00000000)

	)

185 
	#DAC_OuutBufr_Dib
 ((
ut32_t
)0x00000002)

	)

186 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
(((STATE=
DAC_OuutBufr_Eb
) || \

187 ((
STATE
=
DAC_OuutBufr_Dib
))

	)

196 
	#DAC_Chl_1
 ((
ut32_t
)0x00000000)

	)

197 
	#DAC_Chl_2
 ((
ut32_t
)0x00000010)

	)

198 
	#IS_DAC_CHANNEL
(
CHANNEL
(((CHANNEL=
DAC_Chl_1
) || \

199 ((
CHANNEL
=
DAC_Chl_2
))

	)

208 
	#DAC_Align_12b_R
 ((
ut32_t
)0x00000000)

	)

209 
	#DAC_Align_12b_L
 ((
ut32_t
)0x00000004)

	)

210 
	#DAC_Align_8b_R
 ((
ut32_t
)0x00000008)

	)

211 
	#IS_DAC_ALIGN
(
ALIGN
(((ALIGN=
DAC_Align_12b_R
) || \

212 ((
ALIGN
=
DAC_Align_12b_L
) || \

213 ((
ALIGN
=
DAC_Align_8b_R
))

	)

222 
	#DAC_Wave_Noi
 ((
ut32_t
)0x00000040)

	)

223 
	#DAC_Wave_Trng
 ((
ut32_t
)0x00000080)

	)

224 
	#IS_DAC_WAVE
(
WAVE
(((WAVE=
DAC_Wave_Noi
) || \

225 ((
WAVE
=
DAC_Wave_Trng
))

	)

234 
	#IS_DAC_DATA
(
DATA
((DATA<0xFFF0)

	)

238 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

243 
	#DAC_IT_DMAUDR
 ((
ut32_t
)0x00002000)

	)

244 
	#IS_DAC_IT
(
IT
(((IT=
DAC_IT_DMAUDR
))

	)

254 
	#DAC_FLAG_DMAUDR
 ((
ut32_t
)0x00002000)

	)

255 
	#IS_DAC_FLAG
(
FLAG
(((FLAG=
DAC_FLAG_DMAUDR
))

	)

278 
DAC_DeIn
();

279 
DAC_In
(
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
);

280 
DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
);

281 
DAC_Cmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

282 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

283 
DAC_ITCfig
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
);

285 
DAC_DMACmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

286 
DAC_SoweTriggCmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

287 
DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
);

288 
DAC_WaveGiCmd
(
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
);

289 
DAC_SChl1Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

290 
DAC_SChl2Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

291 
DAC_SDuChlDa
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
);

292 
ut16_t
 
DAC_GDaOuutVue
(
ut32_t
 
DAC_Chl
);

293 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

294 
FgStus
 
DAC_GFgStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

295 
DAC_CˬFg
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

296 
ITStus
 
DAC_GITStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

297 
DAC_CˬITPdgB
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

300 #ifde
__lulus


	@stm32f10x_dbgmcu.c

23 
	~"m32f10x_dbgmcu.h
"

46 
	#IDCODE_DEVID_MASK
 ((
ut32_t
)0x00000FFF)

	)

84 
ut32_t
 
	$DBGMCU_GREVID
()

86 (
DBGMCU
->
IDCODE
 >> 16);

87 
	}
}

94 
ut32_t
 
	$DBGMCU_GDEVID
()

96 (
DBGMCU
->
IDCODE
 & 
IDCODE_DEVID_MASK
);

97 
	}
}

134 
	$DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

137 
	`as_m
(
	`IS_DBGMCU_PERIPH
(
DBGMCU_Ph
));

138 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

140 i(
NewS
 !
DISABLE
)

142 
DBGMCU
->
CR
 |
DBGMCU_Ph
;

146 
DBGMCU
->
CR
 &~
DBGMCU_Ph
;

148 
	}
}

	@stm32f10x_dbgmcu.h

24 #ide
__STM32F10x_DBGMCU_H


25 
	#__STM32F10x_DBGMCU_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

54 
	#DBGMCU_SLEEP
 ((
ut32_t
)0x00000001)

	)

55 
	#DBGMCU_STOP
 ((
ut32_t
)0x00000002)

	)

56 
	#DBGMCU_STANDBY
 ((
ut32_t
)0x00000004)

	)

57 
	#DBGMCU_IWDG_STOP
 ((
ut32_t
)0x00000100)

	)

58 
	#DBGMCU_WWDG_STOP
 ((
ut32_t
)0x00000200)

	)

59 
	#DBGMCU_TIM1_STOP
 ((
ut32_t
)0x00000400)

	)

60 
	#DBGMCU_TIM2_STOP
 ((
ut32_t
)0x00000800)

	)

61 
	#DBGMCU_TIM3_STOP
 ((
ut32_t
)0x00001000)

	)

62 
	#DBGMCU_TIM4_STOP
 ((
ut32_t
)0x00002000)

	)

63 
	#DBGMCU_CAN1_STOP
 ((
ut32_t
)0x00004000)

	)

64 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00008000)

	)

65 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00010000)

	)

66 
	#DBGMCU_TIM8_STOP
 ((
ut32_t
)0x00020000)

	)

67 
	#DBGMCU_TIM5_STOP
 ((
ut32_t
)0x00040000)

	)

68 
	#DBGMCU_TIM6_STOP
 ((
ut32_t
)0x00080000)

	)

69 
	#DBGMCU_TIM7_STOP
 ((
ut32_t
)0x00100000)

	)

70 
	#DBGMCU_CAN2_STOP
 ((
ut32_t
)0x00200000)

	)

71 
	#DBGMCU_TIM15_STOP
 ((
ut32_t
)0x00400000)

	)

72 
	#DBGMCU_TIM16_STOP
 ((
ut32_t
)0x00800000)

	)

73 
	#DBGMCU_TIM17_STOP
 ((
ut32_t
)0x01000000)

	)

74 
	#DBGMCU_TIM12_STOP
 ((
ut32_t
)0x02000000)

	)

75 
	#DBGMCU_TIM13_STOP
 ((
ut32_t
)0x04000000)

	)

76 
	#DBGMCU_TIM14_STOP
 ((
ut32_t
)0x08000000)

	)

77 
	#DBGMCU_TIM9_STOP
 ((
ut32_t
)0x10000000)

	)

78 
	#DBGMCU_TIM10_STOP
 ((
ut32_t
)0x20000000)

	)

79 
	#DBGMCU_TIM11_STOP
 ((
ut32_t
)0x40000000)

	)

81 
	#IS_DBGMCU_PERIPH
(
PERIPH
((((PERIPH& 0x800000F8=0x00&& ((PERIPH!0x00))

	)

98 
ut32_t
 
DBGMCU_GREVID
();

99 
ut32_t
 
DBGMCU_GDEVID
();

100 
DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

102 #ifde
__lulus


	@stm32f10x_dma.c

23 
	~"m32f10x_dma.h
"

24 
	~"m32f10x_rcc.h
"

48 
	#DMA1_Chl1_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF1
 | 
DMA_ISR_TCIF1
 | 
DMA_ISR_HTIF1
 | 
DMA_ISR_TEIF1
))

	)

49 
	#DMA1_Chl2_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF2
 | 
DMA_ISR_TCIF2
 | 
DMA_ISR_HTIF2
 | 
DMA_ISR_TEIF2
))

	)

50 
	#DMA1_Chl3_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF3
 | 
DMA_ISR_TCIF3
 | 
DMA_ISR_HTIF3
 | 
DMA_ISR_TEIF3
))

	)

51 
	#DMA1_Chl4_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF4
 | 
DMA_ISR_TCIF4
 | 
DMA_ISR_HTIF4
 | 
DMA_ISR_TEIF4
))

	)

52 
	#DMA1_Chl5_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF5
 | 
DMA_ISR_TCIF5
 | 
DMA_ISR_HTIF5
 | 
DMA_ISR_TEIF5
))

	)

53 
	#DMA1_Chl6_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF6
 | 
DMA_ISR_TCIF6
 | 
DMA_ISR_HTIF6
 | 
DMA_ISR_TEIF6
))

	)

54 
	#DMA1_Chl7_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF7
 | 
DMA_ISR_TCIF7
 | 
DMA_ISR_HTIF7
 | 
DMA_ISR_TEIF7
))

	)

57 
	#DMA2_Chl1_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF1
 | 
DMA_ISR_TCIF1
 | 
DMA_ISR_HTIF1
 | 
DMA_ISR_TEIF1
))

	)

58 
	#DMA2_Chl2_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF2
 | 
DMA_ISR_TCIF2
 | 
DMA_ISR_HTIF2
 | 
DMA_ISR_TEIF2
))

	)

59 
	#DMA2_Chl3_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF3
 | 
DMA_ISR_TCIF3
 | 
DMA_ISR_HTIF3
 | 
DMA_ISR_TEIF3
))

	)

60 
	#DMA2_Chl4_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF4
 | 
DMA_ISR_TCIF4
 | 
DMA_ISR_HTIF4
 | 
DMA_ISR_TEIF4
))

	)

61 
	#DMA2_Chl5_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF5
 | 
DMA_ISR_TCIF5
 | 
DMA_ISR_HTIF5
 | 
DMA_ISR_TEIF5
))

	)

64 
	#FLAG_Mask
 ((
ut32_t
)0x10000000)

	)

67 
	#CCR_CLEAR_Mask
 ((
ut32_t
)0xFFFF800F)

	)

108 
	$DMA_DeIn
(
DMA_Chl_TyDef
* 
DMAy_Chlx
)

111 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

114 
DMAy_Chlx
->
CCR
 &(
ut16_t
)(~
DMA_CCR1_EN
);

117 
DMAy_Chlx
->
CCR
 = 0;

120 
DMAy_Chlx
->
CNDTR
 = 0;

123 
DMAy_Chlx
->
CPAR
 = 0;

126 
DMAy_Chlx
->
CMAR
 = 0;

128 i(
DMAy_Chlx
 =
DMA1_Chl1
)

131 
DMA1
->
IFCR
 |
DMA1_Chl1_IT_Mask
;

133 i(
DMAy_Chlx
 =
DMA1_Chl2
)

136 
DMA1
->
IFCR
 |
DMA1_Chl2_IT_Mask
;

138 i(
DMAy_Chlx
 =
DMA1_Chl3
)

141 
DMA1
->
IFCR
 |
DMA1_Chl3_IT_Mask
;

143 i(
DMAy_Chlx
 =
DMA1_Chl4
)

146 
DMA1
->
IFCR
 |
DMA1_Chl4_IT_Mask
;

148 i(
DMAy_Chlx
 =
DMA1_Chl5
)

151 
DMA1
->
IFCR
 |
DMA1_Chl5_IT_Mask
;

153 i(
DMAy_Chlx
 =
DMA1_Chl6
)

156 
DMA1
->
IFCR
 |
DMA1_Chl6_IT_Mask
;

158 i(
DMAy_Chlx
 =
DMA1_Chl7
)

161 
DMA1
->
IFCR
 |
DMA1_Chl7_IT_Mask
;

163 i(
DMAy_Chlx
 =
DMA2_Chl1
)

166 
DMA2
->
IFCR
 |
DMA2_Chl1_IT_Mask
;

168 i(
DMAy_Chlx
 =
DMA2_Chl2
)

171 
DMA2
->
IFCR
 |
DMA2_Chl2_IT_Mask
;

173 i(
DMAy_Chlx
 =
DMA2_Chl3
)

176 
DMA2
->
IFCR
 |
DMA2_Chl3_IT_Mask
;

178 i(
DMAy_Chlx
 =
DMA2_Chl4
)

181 
DMA2
->
IFCR
 |
DMA2_Chl4_IT_Mask
;

185 i(
DMAy_Chlx
 =
DMA2_Chl5
)

188 
DMA2
->
IFCR
 |
DMA2_Chl5_IT_Mask
;

191 
	}
}

202 
	$DMA_In
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
DMA_InTyDef
* 
DMA_InSu
)

204 
ut32_t
 
tmeg
 = 0;

207 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

208 
	`as_m
(
	`IS_DMA_DIR
(
DMA_InSu
->
DMA_DIR
));

209 
	`as_m
(
	`IS_DMA_BUFFER_SIZE
(
DMA_InSu
->
DMA_BufrSize
));

210 
	`as_m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_InSu
->
DMA_PhInc
));

211 
	`as_m
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_InSu
->
DMA_MemyInc
));

212 
	`as_m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_InSu
->
DMA_PhDaSize
));

213 
	`as_m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_InSu
->
DMA_MemyDaSize
));

214 
	`as_m
(
	`IS_DMA_MODE
(
DMA_InSu
->
DMA_Mode
));

215 
	`as_m
(
	`IS_DMA_PRIORITY
(
DMA_InSu
->
DMA_Priܙy
));

216 
	`as_m
(
	`IS_DMA_M2M_STATE
(
DMA_InSu
->
DMA_M2M
));

220 
tmeg
 = 
DMAy_Chlx
->
CCR
;

222 
tmeg
 &
CCR_CLEAR_Mask
;

232 
tmeg
 |
DMA_InSu
->
DMA_DIR
 | DMA_InSu->
DMA_Mode
 |

233 
DMA_InSu
->
DMA_PhInc
 | DMA_InSu->
DMA_MemyInc
 |

234 
DMA_InSu
->
DMA_PhDaSize
 | DMA_InSu->
DMA_MemyDaSize
 |

235 
DMA_InSu
->
DMA_Priܙy
 | DMA_InSu->
DMA_M2M
;

238 
DMAy_Chlx
->
CCR
 = 
tmeg
;

242 
DMAy_Chlx
->
CNDTR
 = 
DMA_InSu
->
DMA_BufrSize
;

246 
DMAy_Chlx
->
CPAR
 = 
DMA_InSu
->
DMA_PhBaAddr
;

250 
DMAy_Chlx
->
CMAR
 = 
DMA_InSu
->
DMA_MemyBaAddr
;

251 
	}
}

259 
	$DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
)

263 
DMA_InSu
->
DMA_PhBaAddr
 = 0;

265 
DMA_InSu
->
DMA_MemyBaAddr
 = 0;

267 
DMA_InSu
->
DMA_DIR
 = 
DMA_DIR_PhSRC
;

269 
DMA_InSu
->
DMA_BufrSize
 = 0;

271 
DMA_InSu
->
DMA_PhInc
 = 
DMA_PhInc_Dib
;

273 
DMA_InSu
->
DMA_MemyInc
 = 
DMA_MemyInc_Dib
;

275 
DMA_InSu
->
DMA_PhDaSize
 = 
DMA_PhDaSize_By
;

277 
DMA_InSu
->
DMA_MemyDaSize
 = 
DMA_MemyDaSize_By
;

279 
DMA_InSu
->
DMA_Mode
 = 
DMA_Mode_Nm
;

281 
DMA_InSu
->
DMA_Priܙy
 = 
DMA_Priܙy_Low
;

283 
DMA_InSu
->
DMA_M2M
 = 
DMA_M2M_Dib
;

284 
	}
}

294 
	$DMA_Cmd
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
FuniڮS
 
NewS
)

297 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

298 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

300 i(
NewS
 !
DISABLE
)

303 
DMAy_Chlx
->
CCR
 |
DMA_CCR1_EN
;

308 
DMAy_Chlx
->
CCR
 &(
ut16_t
)(~
DMA_CCR1_EN
);

310 
	}
}

326 
	$DMA_ITCfig
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
)

329 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

330 
	`as_m
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

331 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

332 i(
NewS
 !
DISABLE
)

335 
DMAy_Chlx
->
CCR
 |
DMA_IT
;

340 
DMAy_Chlx
->
CCR
 &~
DMA_IT
;

342 
	}
}

353 
	$DMA_SCuDaCou
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
ut16_t
 
DaNumb
)

356 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

360 
DMAy_Chlx
->
CNDTR
 = 
DaNumb
;

361 
	}
}

371 
ut16_t
 
	$DMA_GCuDaCou
(
DMA_Chl_TyDef
* 
DMAy_Chlx
)

374 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

376  ((
ut16_t
)(
DMAy_Chlx
->
CNDTR
));

377 
	}
}

433 
FgStus
 
	$DMA_GFgStus
(
ut32_t
 
DMAy_FLAG
)

435 
FgStus
 
bus
 = 
RESET
;

436 
ut32_t
 
tmeg
 = 0;

439 
	`as_m
(
	`IS_DMA_GET_FLAG
(
DMAy_FLAG
));

442 i((
DMAy_FLAG
 & 
FLAG_Mask
!(
ut32_t
)
RESET
)

445 
tmeg
 = 
DMA2
->
ISR
 ;

450 
tmeg
 = 
DMA1
->
ISR
 ;

454 i((
tmeg
 & 
DMAy_FLAG
!(
ut32_t
)
RESET
)

457 
bus
 = 
SET
;

462 
bus
 = 
RESET
;

466  
bus
;

467 
	}
}

523 
	$DMA_CˬFg
(
ut32_t
 
DMAy_FLAG
)

526 
	`as_m
(
	`IS_DMA_CLEAR_FLAG
(
DMAy_FLAG
));

529 i((
DMAy_FLAG
 & 
FLAG_Mask
!(
ut32_t
)
RESET
)

532 
DMA2
->
IFCR
 = 
DMAy_FLAG
;

537 
DMA1
->
IFCR
 = 
DMAy_FLAG
;

539 
	}
}

595 
ITStus
 
	$DMA_GITStus
(
ut32_t
 
DMAy_IT
)

597 
ITStus
 
bus
 = 
RESET
;

598 
ut32_t
 
tmeg
 = 0;

601 
	`as_m
(
	`IS_DMA_GET_IT
(
DMAy_IT
));

604 i((
DMAy_IT
 & 
FLAG_Mask
!(
ut32_t
)
RESET
)

607 
tmeg
 = 
DMA2
->
ISR
;

612 
tmeg
 = 
DMA1
->
ISR
;

616 i((
tmeg
 & 
DMAy_IT
!(
ut32_t
)
RESET
)

619 
bus
 = 
SET
;

624 
bus
 = 
RESET
;

627  
bus
;

628 
	}
}

684 
	$DMA_CˬITPdgB
(
ut32_t
 
DMAy_IT
)

687 
	`as_m
(
	`IS_DMA_CLEAR_IT
(
DMAy_IT
));

690 i((
DMAy_IT
 & 
FLAG_Mask
!(
ut32_t
)
RESET
)

693 
DMA2
->
IFCR
 = 
DMAy_IT
;

698 
DMA1
->
IFCR
 = 
DMAy_IT
;

700 
	}
}

	@stm32f10x_dma.h

24 #ide
__STM32F10x_DMA_H


25 
	#__STM32F10x_DMA_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

52 
ut32_t
 
DMA_PhBaAddr
;

54 
ut32_t
 
DMA_MemyBaAddr
;

56 
ut32_t
 
DMA_DIR
;

59 
ut32_t
 
DMA_BufrSize
;

63 
ut32_t
 
DMA_PhInc
;

66 
ut32_t
 
DMA_MemyInc
;

69 
ut32_t
 
DMA_PhDaSize
;

72 
ut32_t
 
DMA_MemyDaSize
;

75 
ut32_t
 
DMA_Mode
;

80 
ut32_t
 
DMA_Priܙy
;

83 
ut32_t
 
DMA_M2M
;

85 }
	tDMA_InTyDef
;

95 
	#IS_DMA_ALL_PERIPH
(
PERIPH
(((PERIPH=
DMA1_Chl1
) || \

96 ((
PERIPH
=
DMA1_Chl2
) || \

97 ((
PERIPH
=
DMA1_Chl3
) || \

98 ((
PERIPH
=
DMA1_Chl4
) || \

99 ((
PERIPH
=
DMA1_Chl5
) || \

100 ((
PERIPH
=
DMA1_Chl6
) || \

101 ((
PERIPH
=
DMA1_Chl7
) || \

102 ((
PERIPH
=
DMA2_Chl1
) || \

103 ((
PERIPH
=
DMA2_Chl2
) || \

104 ((
PERIPH
=
DMA2_Chl3
) || \

105 ((
PERIPH
=
DMA2_Chl4
) || \

106 ((
PERIPH
=
DMA2_Chl5
))

	)

112 
	#DMA_DIR_PhDST
 ((
ut32_t
)0x00000010)

	)

113 
	#DMA_DIR_PhSRC
 ((
ut32_t
)0x00000000)

	)

114 
	#IS_DMA_DIR
(
DIR
(((DIR=
DMA_DIR_PhDST
) || \

115 ((
DIR
=
DMA_DIR_PhSRC
))

	)

124 
	#DMA_PhInc_Eb
 ((
ut32_t
)0x00000040)

	)

125 
	#DMA_PhInc_Dib
 ((
ut32_t
)0x00000000)

	)

126 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
(((STATE=
DMA_PhInc_Eb
) || \

127 ((
STATE
=
DMA_PhInc_Dib
))

	)

136 
	#DMA_MemyInc_Eb
 ((
ut32_t
)0x00000080)

	)

137 
	#DMA_MemyInc_Dib
 ((
ut32_t
)0x00000000)

	)

138 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
(((STATE=
DMA_MemyInc_Eb
) || \

139 ((
STATE
=
DMA_MemyInc_Dib
))

	)

148 
	#DMA_PhDaSize_By
 ((
ut32_t
)0x00000000)

	)

149 
	#DMA_PhDaSize_HfWd
 ((
ut32_t
)0x00000100)

	)

150 
	#DMA_PhDaSize_Wd
 ((
ut32_t
)0x00000200)

	)

151 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
(((SIZE=
DMA_PhDaSize_By
) || \

152 ((
SIZE
=
DMA_PhDaSize_HfWd
) || \

153 ((
SIZE
=
DMA_PhDaSize_Wd
))

	)

162 
	#DMA_MemyDaSize_By
 ((
ut32_t
)0x00000000)

	)

163 
	#DMA_MemyDaSize_HfWd
 ((
ut32_t
)0x00000400)

	)

164 
	#DMA_MemyDaSize_Wd
 ((
ut32_t
)0x00000800)

	)

165 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
(((SIZE=
DMA_MemyDaSize_By
) || \

166 ((
SIZE
=
DMA_MemyDaSize_HfWd
) || \

167 ((
SIZE
=
DMA_MemyDaSize_Wd
))

	)

176 
	#DMA_Mode_Ccur
 ((
ut32_t
)0x00000020)

	)

177 
	#DMA_Mode_Nm
 ((
ut32_t
)0x00000000)

	)

178 
	#IS_DMA_MODE
(
MODE
(((MODE=
DMA_Mode_Ccur
|| ((MODE=
DMA_Mode_Nm
))

	)

187 
	#DMA_Priܙy_VyHigh
 ((
ut32_t
)0x00003000)

	)

188 
	#DMA_Priܙy_High
 ((
ut32_t
)0x00002000)

	)

189 
	#DMA_Priܙy_Medium
 ((
ut32_t
)0x00001000)

	)

190 
	#DMA_Priܙy_Low
 ((
ut32_t
)0x00000000)

	)

191 
	#IS_DMA_PRIORITY
(
PRIORITY
(((PRIORITY=
DMA_Priܙy_VyHigh
) || \

192 ((
PRIORITY
=
DMA_Priܙy_High
) || \

193 ((
PRIORITY
=
DMA_Priܙy_Medium
) || \

194 ((
PRIORITY
=
DMA_Priܙy_Low
))

	)

203 
	#DMA_M2M_Eb
 ((
ut32_t
)0x00004000)

	)

204 
	#DMA_M2M_Dib
 ((
ut32_t
)0x00000000)

	)

205 
	#IS_DMA_M2M_STATE
(
STATE
(((STATE=
DMA_M2M_Eb
|| ((STATE=
DMA_M2M_Dib
))

	)

215 
	#DMA_IT_TC
 ((
ut32_t
)0x00000002)

	)

216 
	#DMA_IT_HT
 ((
ut32_t
)0x00000004)

	)

217 
	#DMA_IT_TE
 ((
ut32_t
)0x00000008)

	)

218 
	#IS_DMA_CONFIG_IT
(
IT
((((IT& 0xFFFFFFF1=0x00&& ((IT!0x00))

	)

220 
	#DMA1_IT_GL1
 ((
ut32_t
)0x00000001)

	)

221 
	#DMA1_IT_TC1
 ((
ut32_t
)0x00000002)

	)

222 
	#DMA1_IT_HT1
 ((
ut32_t
)0x00000004)

	)

223 
	#DMA1_IT_TE1
 ((
ut32_t
)0x00000008)

	)

224 
	#DMA1_IT_GL2
 ((
ut32_t
)0x00000010)

	)

225 
	#DMA1_IT_TC2
 ((
ut32_t
)0x00000020)

	)

226 
	#DMA1_IT_HT2
 ((
ut32_t
)0x00000040)

	)

227 
	#DMA1_IT_TE2
 ((
ut32_t
)0x00000080)

	)

228 
	#DMA1_IT_GL3
 ((
ut32_t
)0x00000100)

	)

229 
	#DMA1_IT_TC3
 ((
ut32_t
)0x00000200)

	)

230 
	#DMA1_IT_HT3
 ((
ut32_t
)0x00000400)

	)

231 
	#DMA1_IT_TE3
 ((
ut32_t
)0x00000800)

	)

232 
	#DMA1_IT_GL4
 ((
ut32_t
)0x00001000)

	)

233 
	#DMA1_IT_TC4
 ((
ut32_t
)0x00002000)

	)

234 
	#DMA1_IT_HT4
 ((
ut32_t
)0x00004000)

	)

235 
	#DMA1_IT_TE4
 ((
ut32_t
)0x00008000)

	)

236 
	#DMA1_IT_GL5
 ((
ut32_t
)0x00010000)

	)

237 
	#DMA1_IT_TC5
 ((
ut32_t
)0x00020000)

	)

238 
	#DMA1_IT_HT5
 ((
ut32_t
)0x00040000)

	)

239 
	#DMA1_IT_TE5
 ((
ut32_t
)0x00080000)

	)

240 
	#DMA1_IT_GL6
 ((
ut32_t
)0x00100000)

	)

241 
	#DMA1_IT_TC6
 ((
ut32_t
)0x00200000)

	)

242 
	#DMA1_IT_HT6
 ((
ut32_t
)0x00400000)

	)

243 
	#DMA1_IT_TE6
 ((
ut32_t
)0x00800000)

	)

244 
	#DMA1_IT_GL7
 ((
ut32_t
)0x01000000)

	)

245 
	#DMA1_IT_TC7
 ((
ut32_t
)0x02000000)

	)

246 
	#DMA1_IT_HT7
 ((
ut32_t
)0x04000000)

	)

247 
	#DMA1_IT_TE7
 ((
ut32_t
)0x08000000)

	)

249 
	#DMA2_IT_GL1
 ((
ut32_t
)0x10000001)

	)

250 
	#DMA2_IT_TC1
 ((
ut32_t
)0x10000002)

	)

251 
	#DMA2_IT_HT1
 ((
ut32_t
)0x10000004)

	)

252 
	#DMA2_IT_TE1
 ((
ut32_t
)0x10000008)

	)

253 
	#DMA2_IT_GL2
 ((
ut32_t
)0x10000010)

	)

254 
	#DMA2_IT_TC2
 ((
ut32_t
)0x10000020)

	)

255 
	#DMA2_IT_HT2
 ((
ut32_t
)0x10000040)

	)

256 
	#DMA2_IT_TE2
 ((
ut32_t
)0x10000080)

	)

257 
	#DMA2_IT_GL3
 ((
ut32_t
)0x10000100)

	)

258 
	#DMA2_IT_TC3
 ((
ut32_t
)0x10000200)

	)

259 
	#DMA2_IT_HT3
 ((
ut32_t
)0x10000400)

	)

260 
	#DMA2_IT_TE3
 ((
ut32_t
)0x10000800)

	)

261 
	#DMA2_IT_GL4
 ((
ut32_t
)0x10001000)

	)

262 
	#DMA2_IT_TC4
 ((
ut32_t
)0x10002000)

	)

263 
	#DMA2_IT_HT4
 ((
ut32_t
)0x10004000)

	)

264 
	#DMA2_IT_TE4
 ((
ut32_t
)0x10008000)

	)

265 
	#DMA2_IT_GL5
 ((
ut32_t
)0x10010000)

	)

266 
	#DMA2_IT_TC5
 ((
ut32_t
)0x10020000)

	)

267 
	#DMA2_IT_HT5
 ((
ut32_t
)0x10040000)

	)

268 
	#DMA2_IT_TE5
 ((
ut32_t
)0x10080000)

	)

270 
	#IS_DMA_CLEAR_IT
(
IT
(((((IT& 0xF0000000=0x00|| (((IT& 0xEFF00000=0x00)&& ((IT!0x00))

	)

272 
	#IS_DMA_GET_IT
(
IT
(((IT=
DMA1_IT_GL1
|| ((IT=
DMA1_IT_TC1
) || \

273 ((
IT
=
DMA1_IT_HT1
|| ((IT=
DMA1_IT_TE1
) || \

274 ((
IT
=
DMA1_IT_GL2
|| ((IT=
DMA1_IT_TC2
) || \

275 ((
IT
=
DMA1_IT_HT2
|| ((IT=
DMA1_IT_TE2
) || \

276 ((
IT
=
DMA1_IT_GL3
|| ((IT=
DMA1_IT_TC3
) || \

277 ((
IT
=
DMA1_IT_HT3
|| ((IT=
DMA1_IT_TE3
) || \

278 ((
IT
=
DMA1_IT_GL4
|| ((IT=
DMA1_IT_TC4
) || \

279 ((
IT
=
DMA1_IT_HT4
|| ((IT=
DMA1_IT_TE4
) || \

280 ((
IT
=
DMA1_IT_GL5
|| ((IT=
DMA1_IT_TC5
) || \

281 ((
IT
=
DMA1_IT_HT5
|| ((IT=
DMA1_IT_TE5
) || \

282 ((
IT
=
DMA1_IT_GL6
|| ((IT=
DMA1_IT_TC6
) || \

283 ((
IT
=
DMA1_IT_HT6
|| ((IT=
DMA1_IT_TE6
) || \

284 ((
IT
=
DMA1_IT_GL7
|| ((IT=
DMA1_IT_TC7
) || \

285 ((
IT
=
DMA1_IT_HT7
|| ((IT=
DMA1_IT_TE7
) || \

286 ((
IT
=
DMA2_IT_GL1
|| ((IT=
DMA2_IT_TC1
) || \

287 ((
IT
=
DMA2_IT_HT1
|| ((IT=
DMA2_IT_TE1
) || \

288 ((
IT
=
DMA2_IT_GL2
|| ((IT=
DMA2_IT_TC2
) || \

289 ((
IT
=
DMA2_IT_HT2
|| ((IT=
DMA2_IT_TE2
) || \

290 ((
IT
=
DMA2_IT_GL3
|| ((IT=
DMA2_IT_TC3
) || \

291 ((
IT
=
DMA2_IT_HT3
|| ((IT=
DMA2_IT_TE3
) || \

292 ((
IT
=
DMA2_IT_GL4
|| ((IT=
DMA2_IT_TC4
) || \

293 ((
IT
=
DMA2_IT_HT4
|| ((IT=
DMA2_IT_TE4
) || \

294 ((
IT
=
DMA2_IT_GL5
|| ((IT=
DMA2_IT_TC5
) || \

295 ((
IT
=
DMA2_IT_HT5
|| ((IT=
DMA2_IT_TE5
))

	)

304 
	#DMA1_FLAG_GL1
 ((
ut32_t
)0x00000001)

	)

305 
	#DMA1_FLAG_TC1
 ((
ut32_t
)0x00000002)

	)

306 
	#DMA1_FLAG_HT1
 ((
ut32_t
)0x00000004)

	)

307 
	#DMA1_FLAG_TE1
 ((
ut32_t
)0x00000008)

	)

308 
	#DMA1_FLAG_GL2
 ((
ut32_t
)0x00000010)

	)

309 
	#DMA1_FLAG_TC2
 ((
ut32_t
)0x00000020)

	)

310 
	#DMA1_FLAG_HT2
 ((
ut32_t
)0x00000040)

	)

311 
	#DMA1_FLAG_TE2
 ((
ut32_t
)0x00000080)

	)

312 
	#DMA1_FLAG_GL3
 ((
ut32_t
)0x00000100)

	)

313 
	#DMA1_FLAG_TC3
 ((
ut32_t
)0x00000200)

	)

314 
	#DMA1_FLAG_HT3
 ((
ut32_t
)0x00000400)

	)

315 
	#DMA1_FLAG_TE3
 ((
ut32_t
)0x00000800)

	)

316 
	#DMA1_FLAG_GL4
 ((
ut32_t
)0x00001000)

	)

317 
	#DMA1_FLAG_TC4
 ((
ut32_t
)0x00002000)

	)

318 
	#DMA1_FLAG_HT4
 ((
ut32_t
)0x00004000)

	)

319 
	#DMA1_FLAG_TE4
 ((
ut32_t
)0x00008000)

	)

320 
	#DMA1_FLAG_GL5
 ((
ut32_t
)0x00010000)

	)

321 
	#DMA1_FLAG_TC5
 ((
ut32_t
)0x00020000)

	)

322 
	#DMA1_FLAG_HT5
 ((
ut32_t
)0x00040000)

	)

323 
	#DMA1_FLAG_TE5
 ((
ut32_t
)0x00080000)

	)

324 
	#DMA1_FLAG_GL6
 ((
ut32_t
)0x00100000)

	)

325 
	#DMA1_FLAG_TC6
 ((
ut32_t
)0x00200000)

	)

326 
	#DMA1_FLAG_HT6
 ((
ut32_t
)0x00400000)

	)

327 
	#DMA1_FLAG_TE6
 ((
ut32_t
)0x00800000)

	)

328 
	#DMA1_FLAG_GL7
 ((
ut32_t
)0x01000000)

	)

329 
	#DMA1_FLAG_TC7
 ((
ut32_t
)0x02000000)

	)

330 
	#DMA1_FLAG_HT7
 ((
ut32_t
)0x04000000)

	)

331 
	#DMA1_FLAG_TE7
 ((
ut32_t
)0x08000000)

	)

333 
	#DMA2_FLAG_GL1
 ((
ut32_t
)0x10000001)

	)

334 
	#DMA2_FLAG_TC1
 ((
ut32_t
)0x10000002)

	)

335 
	#DMA2_FLAG_HT1
 ((
ut32_t
)0x10000004)

	)

336 
	#DMA2_FLAG_TE1
 ((
ut32_t
)0x10000008)

	)

337 
	#DMA2_FLAG_GL2
 ((
ut32_t
)0x10000010)

	)

338 
	#DMA2_FLAG_TC2
 ((
ut32_t
)0x10000020)

	)

339 
	#DMA2_FLAG_HT2
 ((
ut32_t
)0x10000040)

	)

340 
	#DMA2_FLAG_TE2
 ((
ut32_t
)0x10000080)

	)

341 
	#DMA2_FLAG_GL3
 ((
ut32_t
)0x10000100)

	)

342 
	#DMA2_FLAG_TC3
 ((
ut32_t
)0x10000200)

	)

343 
	#DMA2_FLAG_HT3
 ((
ut32_t
)0x10000400)

	)

344 
	#DMA2_FLAG_TE3
 ((
ut32_t
)0x10000800)

	)

345 
	#DMA2_FLAG_GL4
 ((
ut32_t
)0x10001000)

	)

346 
	#DMA2_FLAG_TC4
 ((
ut32_t
)0x10002000)

	)

347 
	#DMA2_FLAG_HT4
 ((
ut32_t
)0x10004000)

	)

348 
	#DMA2_FLAG_TE4
 ((
ut32_t
)0x10008000)

	)

349 
	#DMA2_FLAG_GL5
 ((
ut32_t
)0x10010000)

	)

350 
	#DMA2_FLAG_TC5
 ((
ut32_t
)0x10020000)

	)

351 
	#DMA2_FLAG_HT5
 ((
ut32_t
)0x10040000)

	)

352 
	#DMA2_FLAG_TE5
 ((
ut32_t
)0x10080000)

	)

354 
	#IS_DMA_CLEAR_FLAG
(
FLAG
(((((FLAG& 0xF0000000=0x00|| (((FLAG& 0xEFF00000=0x00)&& ((FLAG!0x00))

	)

356 
	#IS_DMA_GET_FLAG
(
FLAG
(((FLAG=
DMA1_FLAG_GL1
|| ((FLAG=
DMA1_FLAG_TC1
) || \

357 ((
FLAG
=
DMA1_FLAG_HT1
|| ((FLAG=
DMA1_FLAG_TE1
) || \

358 ((
FLAG
=
DMA1_FLAG_GL2
|| ((FLAG=
DMA1_FLAG_TC2
) || \

359 ((
FLAG
=
DMA1_FLAG_HT2
|| ((FLAG=
DMA1_FLAG_TE2
) || \

360 ((
FLAG
=
DMA1_FLAG_GL3
|| ((FLAG=
DMA1_FLAG_TC3
) || \

361 ((
FLAG
=
DMA1_FLAG_HT3
|| ((FLAG=
DMA1_FLAG_TE3
) || \

362 ((
FLAG
=
DMA1_FLAG_GL4
|| ((FLAG=
DMA1_FLAG_TC4
) || \

363 ((
FLAG
=
DMA1_FLAG_HT4
|| ((FLAG=
DMA1_FLAG_TE4
) || \

364 ((
FLAG
=
DMA1_FLAG_GL5
|| ((FLAG=
DMA1_FLAG_TC5
) || \

365 ((
FLAG
=
DMA1_FLAG_HT5
|| ((FLAG=
DMA1_FLAG_TE5
) || \

366 ((
FLAG
=
DMA1_FLAG_GL6
|| ((FLAG=
DMA1_FLAG_TC6
) || \

367 ((
FLAG
=
DMA1_FLAG_HT6
|| ((FLAG=
DMA1_FLAG_TE6
) || \

368 ((
FLAG
=
DMA1_FLAG_GL7
|| ((FLAG=
DMA1_FLAG_TC7
) || \

369 ((
FLAG
=
DMA1_FLAG_HT7
|| ((FLAG=
DMA1_FLAG_TE7
) || \

370 ((
FLAG
=
DMA2_FLAG_GL1
|| ((FLAG=
DMA2_FLAG_TC1
) || \

371 ((
FLAG
=
DMA2_FLAG_HT1
|| ((FLAG=
DMA2_FLAG_TE1
) || \

372 ((
FLAG
=
DMA2_FLAG_GL2
|| ((FLAG=
DMA2_FLAG_TC2
) || \

373 ((
FLAG
=
DMA2_FLAG_HT2
|| ((FLAG=
DMA2_FLAG_TE2
) || \

374 ((
FLAG
=
DMA2_FLAG_GL3
|| ((FLAG=
DMA2_FLAG_TC3
) || \

375 ((
FLAG
=
DMA2_FLAG_HT3
|| ((FLAG=
DMA2_FLAG_TE3
) || \

376 ((
FLAG
=
DMA2_FLAG_GL4
|| ((FLAG=
DMA2_FLAG_TC4
) || \

377 ((
FLAG
=
DMA2_FLAG_HT4
|| ((FLAG=
DMA2_FLAG_TE4
) || \

378 ((
FLAG
=
DMA2_FLAG_GL5
|| ((FLAG=
DMA2_FLAG_TC5
) || \

379 ((
FLAG
=
DMA2_FLAG_HT5
|| ((FLAG=
DMA2_FLAG_TE5
))

	)

388 
	#IS_DMA_BUFFER_SIZE
(
SIZE
(((SIZE>0x1&& ((SIZE< 0x10000))

	)

410 
DMA_DeIn
(
DMA_Chl_TyDef
* 
DMAy_Chlx
);

411 
DMA_In
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
DMA_InTyDef
* 
DMA_InSu
);

412 
DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
);

413 
DMA_Cmd
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
FuniڮS
 
NewS
);

414 
DMA_ITCfig
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
);

415 
DMA_SCuDaCou
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
ut16_t
 
DaNumb
);

416 
ut16_t
 
DMA_GCuDaCou
(
DMA_Chl_TyDef
* 
DMAy_Chlx
);

417 
FgStus
 
DMA_GFgStus
(
ut32_t
 
DMAy_FLAG
);

418 
DMA_CˬFg
(
ut32_t
 
DMAy_FLAG
);

419 
ITStus
 
DMA_GITStus
(
ut32_t
 
DMAy_IT
);

420 
DMA_CˬITPdgB
(
ut32_t
 
DMAy_IT
);

422 #ifde
__lulus


	@stm32f10x_exti.c

23 
	~"m32f10x_exti.h
"

46 
	#EXTI_LINENONE
 ((
ut32_t
)0x00000

	)

85 
	$EXTI_DeIn
()

87 
EXTI
->
IMR
 = 0x00000000;

88 
EXTI
->
EMR
 = 0x00000000;

89 
EXTI
->
RTSR
 = 0x00000000;

90 
EXTI
->
FTSR
 = 0x00000000;

91 
EXTI
->
PR
 = 0x000FFFFF;

92 
	}
}

101 
	$EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
)

103 
ut32_t
 
tmp
 = 0;

106 
	`as_m
(
	`IS_EXTI_MODE
(
EXTI_InSu
->
EXTI_Mode
));

107 
	`as_m
(
	`IS_EXTI_TRIGGER
(
EXTI_InSu
->
EXTI_Trigg
));

108 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_InSu
->
EXTI_Le
));

109 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
EXTI_InSu
->
EXTI_LeCmd
));

111 
tmp
 = (
ut32_t
)
EXTI_BASE
;

113 i(
EXTI_InSu
->
EXTI_LeCmd
 !
DISABLE
)

116 
EXTI
->
IMR
 &~
EXTI_InSu
->
EXTI_Le
;

117 
EXTI
->
EMR
 &~
EXTI_InSu
->
EXTI_Le
;

119 
tmp
 +
EXTI_InSu
->
EXTI_Mode
;

121 *(
__IO
 
ut32_t
 *
tmp
 |
EXTI_InSu
->
EXTI_Le
;

124 
EXTI
->
RTSR
 &~
EXTI_InSu
->
EXTI_Le
;

125 
EXTI
->
FTSR
 &~
EXTI_InSu
->
EXTI_Le
;

128 i(
EXTI_InSu
->
EXTI_Trigg
 =
EXTI_Trigg_Risg_Flg
)

131 
EXTI
->
RTSR
 |
EXTI_InSu
->
EXTI_Le
;

132 
EXTI
->
FTSR
 |
EXTI_InSu
->
EXTI_Le
;

136 
tmp
 = (
ut32_t
)
EXTI_BASE
;

137 
tmp
 +
EXTI_InSu
->
EXTI_Trigg
;

139 *(
__IO
 
ut32_t
 *
tmp
 |
EXTI_InSu
->
EXTI_Le
;

144 
tmp
 +
EXTI_InSu
->
EXTI_Mode
;

147 *(
__IO
 
ut32_t
 *
tmp
 &~
EXTI_InSu
->
EXTI_Le
;

149 
	}
}

157 
	$EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
)

159 
EXTI_InSu
->
EXTI_Le
 = 
EXTI_LINENONE
;

160 
EXTI_InSu
->
EXTI_Mode
 = 
EXTI_Mode_Iru
;

161 
EXTI_InSu
->
EXTI_Trigg
 = 
EXTI_Trigg_Flg
;

162 
EXTI_InSu
->
EXTI_LeCmd
 = 
DISABLE
;

163 
	}
}

171 
	$EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
)

174 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

176 
EXTI
->
SWIER
 |
EXTI_Le
;

177 
	}
}

186 
FgStus
 
	$EXTI_GFgStus
(
ut32_t
 
EXTI_Le
)

188 
FgStus
 
bus
 = 
RESET
;

190 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

192 i((
EXTI
->
PR
 & 
EXTI_Le
!(
ut32_t
)
RESET
)

194 
bus
 = 
SET
;

198 
bus
 = 
RESET
;

200  
bus
;

201 
	}
}

209 
	$EXTI_CˬFg
(
ut32_t
 
EXTI_Le
)

212 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

214 
EXTI
->
PR
 = 
EXTI_Le
;

215 
	}
}

224 
ITStus
 
	$EXTI_GITStus
(
ut32_t
 
EXTI_Le
)

226 
ITStus
 
bus
 = 
RESET
;

227 
ut32_t
 
abˡus
 = 0;

229 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

231 
abˡus
 = 
EXTI
->
IMR
 & 
EXTI_Le
;

232 i(((
EXTI
->
PR
 & 
EXTI_Le
!(
ut32_t
)
RESET
&& (
abˡus
 != (uint32_t)RESET))

234 
bus
 = 
SET
;

238 
bus
 = 
RESET
;

240  
bus
;

241 
	}
}

249 
	$EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
)

252 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

254 
EXTI
->
PR
 = 
EXTI_Le
;

255 
	}
}

	@stm32f10x_exti.h

24 #ide
__STM32F10x_EXTI_H


25 
	#__STM32F10x_EXTI_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

52 
EXTI_Mode_Iru
 = 0x00,

53 
EXTI_Mode_Evt
 = 0x04

54 }
	tEXTIMode_TyDef
;

56 
	#IS_EXTI_MODE
(
MODE
(((MODE=
EXTI_Mode_Iru
|| ((MODE=
EXTI_Mode_Evt
))

	)

64 
EXTI_Trigg_Risg
 = 0x08,

65 
EXTI_Trigg_Flg
 = 0x0C,

66 
EXTI_Trigg_Risg_Flg
 = 0x10

67 }
	tEXTITrigg_TyDef
;

69 
	#IS_EXTI_TRIGGER
(
TRIGGER
(((TRIGGER=
EXTI_Trigg_Risg
) || \

70 ((
TRIGGER
=
EXTI_Trigg_Flg
) || \

71 ((
TRIGGER
=
EXTI_Trigg_Risg_Flg
))

	)

78 
ut32_t
 
EXTI_Le
;

81 
EXTIMode_TyDef
 
EXTI_Mode
;

84 
EXTITrigg_TyDef
 
EXTI_Trigg
;

87 
FuniڮS
 
EXTI_LeCmd
;

89 }
	tEXTI_InTyDef
;

103 
	#EXTI_Le0
 ((
ut32_t
)0x00001

	)

104 
	#EXTI_Le1
 ((
ut32_t
)0x00002

	)

105 
	#EXTI_Le2
 ((
ut32_t
)0x00004

	)

106 
	#EXTI_Le3
 ((
ut32_t
)0x00008

	)

107 
	#EXTI_Le4
 ((
ut32_t
)0x00010

	)

108 
	#EXTI_Le5
 ((
ut32_t
)0x00020

	)

109 
	#EXTI_Le6
 ((
ut32_t
)0x00040

	)

110 
	#EXTI_Le7
 ((
ut32_t
)0x00080

	)

111 
	#EXTI_Le8
 ((
ut32_t
)0x00100

	)

112 
	#EXTI_Le9
 ((
ut32_t
)0x00200

	)

113 
	#EXTI_Le10
 ((
ut32_t
)0x00400

	)

114 
	#EXTI_Le11
 ((
ut32_t
)0x00800

	)

115 
	#EXTI_Le12
 ((
ut32_t
)0x01000

	)

116 
	#EXTI_Le13
 ((
ut32_t
)0x02000

	)

117 
	#EXTI_Le14
 ((
ut32_t
)0x04000

	)

118 
	#EXTI_Le15
 ((
ut32_t
)0x08000

	)

119 
	#EXTI_Le16
 ((
ut32_t
)0x10000

	)

120 
	#EXTI_Le17
 ((
ut32_t
)0x20000

	)

121 
	#EXTI_Le18
 ((
ut32_t
)0x40000

	)

123 
	#EXTI_Le19
 ((
ut32_t
)0x80000

	)

125 
	#IS_EXTI_LINE
(
LINE
((((LINE& (
ut32_t
)0xFFF00000=0x00&& ((LINE!(
ut16_t
)0x00))

	)

126 
	#IS_GET_EXTI_LINE
(
LINE
(((LINE=
EXTI_Le0
|| ((LINE=
EXTI_Le1
) || \

127 ((
LINE
=
EXTI_Le2
|| ((LINE=
EXTI_Le3
) || \

128 ((
LINE
=
EXTI_Le4
|| ((LINE=
EXTI_Le5
) || \

129 ((
LINE
=
EXTI_Le6
|| ((LINE=
EXTI_Le7
) || \

130 ((
LINE
=
EXTI_Le8
|| ((LINE=
EXTI_Le9
) || \

131 ((
LINE
=
EXTI_Le10
|| ((LINE=
EXTI_Le11
) || \

132 ((
LINE
=
EXTI_Le12
|| ((LINE=
EXTI_Le13
) || \

133 ((
LINE
=
EXTI_Le14
|| ((LINE=
EXTI_Le15
) || \

134 ((
LINE
=
EXTI_Le16
|| ((LINE=
EXTI_Le17
) || \

135 ((
LINE
=
EXTI_Le18
|| ((LINE=
EXTI_Le19
))

	)

158 
EXTI_DeIn
();

159 
EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
);

160 
EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
);

161 
EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
);

162 
FgStus
 
EXTI_GFgStus
(
ut32_t
 
EXTI_Le
);

163 
EXTI_CˬFg
(
ut32_t
 
EXTI_Le
);

164 
ITStus
 
EXTI_GITStus
(
ut32_t
 
EXTI_Le
);

165 
EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
);

167 #ifde
__lulus


	@stm32f10x_flash.c

23 
	~"m32f10x_ash.h
"

47 
	#ACR_LATENCY_Mask
 ((
ut32_t
)0x00000038)

	)

48 
	#ACR_HLFCYA_Mask
 ((
ut32_t
)0xFFFFFFF7)

	)

49 
	#ACR_PRFTBE_Mask
 ((
ut32_t
)0xFFFFFFEF)

	)

52 
	#ACR_PRFTBS_Mask
 ((
ut32_t
)0x00000020)

	)

55 
	#CR_PG_S
 ((
ut32_t
)0x00000001)

	)

56 
	#CR_PG_Ret
 ((
ut32_t
)0x00001FFE)

	)

57 
	#CR_PER_S
 ((
ut32_t
)0x00000002)

	)

58 
	#CR_PER_Ret
 ((
ut32_t
)0x00001FFD)

	)

59 
	#CR_MER_S
 ((
ut32_t
)0x00000004)

	)

60 
	#CR_MER_Ret
 ((
ut32_t
)0x00001FFB)

	)

61 
	#CR_OPTPG_S
 ((
ut32_t
)0x00000010)

	)

62 
	#CR_OPTPG_Ret
 ((
ut32_t
)0x00001FEF)

	)

63 
	#CR_OPTER_S
 ((
ut32_t
)0x00000020)

	)

64 
	#CR_OPTER_Ret
 ((
ut32_t
)0x00001FDF)

	)

65 
	#CR_STRT_S
 ((
ut32_t
)0x00000040)

	)

66 
	#CR_LOCK_S
 ((
ut32_t
)0x00000080)

	)

69 
	#RDPRT_Mask
 ((
ut32_t
)0x00000002)

	)

70 
	#WRP0_Mask
 ((
ut32_t
)0x000000FF)

	)

71 
	#WRP1_Mask
 ((
ut32_t
)0x0000FF00)

	)

72 
	#WRP2_Mask
 ((
ut32_t
)0x00FF0000)

	)

73 
	#WRP3_Mask
 ((
ut32_t
)0xFF000000)

	)

74 
	#OB_USER_BFB2
 ((
ut16_t
)0x0008)

	)

77 
	#RDP_Key
 ((
ut16_t
)0x00A5)

	)

78 
	#FLASH_KEY1
 ((
ut32_t
)0x45670123)

	)

79 
	#FLASH_KEY2
 ((
ut32_t
)0xCDEF89AB)

	)

82 
	#FLASH_BANK1_END_ADDRESS
 ((
ut32_t
)0x807FFFF)

	)

85 
	#ETimeout
 ((
ut32_t
)0x000B0000)

	)

86 
	#ProgmTimeout
 ((
ut32_t
)0x00002000)

	)

254 
	$FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
)

256 
ut32_t
 
tmeg
 = 0;

259 
	`as_m
(
	`IS_FLASH_LATENCY
(
FLASH_Lcy
));

262 
tmeg
 = 
FLASH
->
ACR
;

265 
tmeg
 &
ACR_LATENCY_Mask
;

266 
tmeg
 |
FLASH_Lcy
;

269 
FLASH
->
ACR
 = 
tmeg
;

270 
	}
}

281 
	$FLASH_HfCyeAcssCmd
(
ut32_t
 
FLASH_HfCyeAcss
)

284 
	`as_m
(
	`IS_FLASH_HALFCYCLEACCESS_STATE
(
FLASH_HfCyeAcss
));

287 
FLASH
->
ACR
 &
ACR_HLFCYA_Mask
;

288 
FLASH
->
ACR
 |
FLASH_HfCyeAcss
;

289 
	}
}

300 
	$FLASH_PtchBufrCmd
(
ut32_t
 
FLASH_PtchBufr
)

303 
	`as_m
(
	`IS_FLASH_PREFETCHBUFFER_STATE
(
FLASH_PtchBufr
));

306 
FLASH
->
ACR
 &
ACR_PRFTBE_Mask
;

307 
FLASH
->
ACR
 |
FLASH_PtchBufr
;

308 
	}
}

319 
	$FLASH_Uock
()

322 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

323 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

325 #ifde
STM32F10X_XL


327 
FLASH
->
KEYR2
 = 
FLASH_KEY1
;

328 
FLASH
->
KEYR2
 = 
FLASH_KEY2
;

330 
	}
}

340 
	$FLASH_UockBk1
()

343 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

344 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

345 
	}
}

347 #ifde
STM32F10X_XL


354 
	$FLASH_UockBk2
()

357 
FLASH
->
KEYR2
 = 
FLASH_KEY1
;

358 
FLASH
->
KEYR2
 = 
FLASH_KEY2
;

360 
	}
}

372 
	$FLASH_Lock
()

375 
FLASH
->
CR
 |
CR_LOCK_S
;

377 #ifde
STM32F10X_XL


379 
FLASH
->
CR2
 |
CR_LOCK_S
;

381 
	}
}

392 
	$FLASH_LockBk1
()

395 
FLASH
->
CR
 |
CR_LOCK_S
;

396 
	}
}

398 #ifde
STM32F10X_XL


405 
	$FLASH_LockBk2
()

408 
FLASH
->
CR2
 |
CR_LOCK_S
;

409 
	}
}

419 
FLASH_Stus
 
	$FLASH_EPage
(
ut32_t
 
Page_Addss
)

421 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

423 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Page_Addss
));

425 #ifde
STM32F10X_XL


426 if(
Page_Addss
 < 
FLASH_BANK1_END_ADDRESS
)

429 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ETimeout
);

430 if(
us
 =
FLASH_COMPLETE
)

433 
FLASH
->
CR
|
CR_PER_S
;

434 
FLASH
->
AR
 = 
Page_Addss
;

435 
FLASH
->
CR
|
CR_STRT_S
;

438 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ETimeout
);

441 
FLASH
->
CR
 &
CR_PER_Ret
;

447 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ETimeout
);

448 if(
us
 =
FLASH_COMPLETE
)

451 
FLASH
->
CR2
|
CR_PER_S
;

452 
FLASH
->
AR2
 = 
Page_Addss
;

453 
FLASH
->
CR2
|
CR_STRT_S
;

456 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ETimeout
);

459 
FLASH
->
CR2
 &
CR_PER_Ret
;

464 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

466 if(
us
 =
FLASH_COMPLETE
)

469 
FLASH
->
CR
|
CR_PER_S
;

470 
FLASH
->
AR
 = 
Page_Addss
;

471 
FLASH
->
CR
|
CR_STRT_S
;

474 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

477 
FLASH
->
CR
 &
CR_PER_Ret
;

482  
us
;

483 
	}
}

492 
FLASH_Stus
 
	$FLASH_EAPages
()

494 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

496 #ifde
STM32F10X_XL


498 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ETimeout
);

500 if(
us
 =
FLASH_COMPLETE
)

503 
FLASH
->
CR
 |
CR_MER_S
;

504 
FLASH
->
CR
 |
CR_STRT_S
;

507 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ETimeout
);

510 
FLASH
->
CR
 &
CR_MER_Ret
;

512 if(
us
 =
FLASH_COMPLETE
)

515 
FLASH
->
CR2
 |
CR_MER_S
;

516 
FLASH
->
CR2
 |
CR_STRT_S
;

519 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ETimeout
);

522 
FLASH
->
CR2
 &
CR_MER_Ret
;

526 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

527 if(
us
 =
FLASH_COMPLETE
)

530 
FLASH
->
CR
 |
CR_MER_S
;

531 
FLASH
->
CR
 |
CR_STRT_S
;

534 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

537 
FLASH
->
CR
 &
CR_MER_Ret
;

542  
us
;

543 
	}
}

555 
FLASH_Stus
 
	$FLASH_EABk1Pages
()

557 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

559 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ETimeout
);

561 if(
us
 =
FLASH_COMPLETE
)

564 
FLASH
->
CR
 |
CR_MER_S
;

565 
FLASH
->
CR
 |
CR_STRT_S
;

568 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ETimeout
);

571 
FLASH
->
CR
 &
CR_MER_Ret
;

574  
us
;

575 
	}
}

577 #ifde
STM32F10X_XL


585 
FLASH_Stus
 
	$FLASH_EABk2Pages
()

587 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

589 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ETimeout
);

591 if(
us
 =
FLASH_COMPLETE
)

594 
FLASH
->
CR2
 |
CR_MER_S
;

595 
FLASH
->
CR2
 |
CR_STRT_S
;

598 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ETimeout
);

601 
FLASH
->
CR2
 &
CR_MER_Ret
;

604  
us
;

605 
	}
}

616 
FLASH_Stus
 
	$FLASH_EOiBys
()

618 
ut16_t
 
rdmp
 = 
RDP_Key
;

620 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

623 if(
	`FLASH_GRdOutPreiStus
(!
RESET
)

625 
rdmp
 = 0x00;

629 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

630 if(
us
 =
FLASH_COMPLETE
)

633 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

634 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

637 
FLASH
->
CR
 |
CR_OPTER_S
;

638 
FLASH
->
CR
 |
CR_STRT_S
;

640 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

642 if(
us
 =
FLASH_COMPLETE
)

645 
FLASH
->
CR
 &
CR_OPTER_Ret
;

648 
FLASH
->
CR
 |
CR_OPTPG_S
;

650 
OB
->
RDP
 = (
ut16_t
)
rdmp
;

652 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

654 if(
us
 !
FLASH_TIMEOUT
)

657 
FLASH
->
CR
 &
CR_OPTPG_Ret
;

662 i(
us
 !
FLASH_TIMEOUT
)

665 
FLASH
->
CR
 &
CR_OPTPG_Ret
;

670  
us
;

671 
	}
}

681 
FLASH_Stus
 
	$FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
)

683 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

684 
__IO
 
ut32_t
 
tmp
 = 0;

687 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

689 #ifde
STM32F10X_XL


690 if(
Addss
 < 
FLASH_BANK1_END_ADDRESS
 - 2)

693 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ProgmTimeout
);

694 if(
us
 =
FLASH_COMPLETE
)

698 
FLASH
->
CR
 |
CR_PG_S
;

700 *(
__IO
 
ut16_t
*)
Addss
 = (ut16_t)
Da
;

702 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

704 if(
us
 =
FLASH_COMPLETE
)

708 
tmp
 = 
Addss
 + 2;

710 *(
__IO
 
ut16_t
*
tmp
 = 
Da
 >> 16;

713 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

716 
FLASH
->
CR
 &
CR_PG_Ret
;

721 
FLASH
->
CR
 &
CR_PG_Ret
;

725 if(
Addss
 =(
FLASH_BANK1_END_ADDRESS
 - 1))

728 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ProgmTimeout
);

730 if(
us
 =
FLASH_COMPLETE
)

734 
FLASH
->
CR
 |
CR_PG_S
;

736 *(
__IO
 
ut16_t
*)
Addss
 = (ut16_t)
Da
;

739 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ProgmTimeout
);

742 
FLASH
->
CR
 &
CR_PG_Ret
;

747 
FLASH
->
CR
 &
CR_PG_Ret
;

751 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ProgmTimeout
);

753 if(
us
 =
FLASH_COMPLETE
)

757 
FLASH
->
CR2
 |
CR_PG_S
;

758 
tmp
 = 
Addss
 + 2;

760 *(
__IO
 
ut16_t
*
tmp
 = 
Da
 >> 16;

763 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ProgmTimeout
);

766 
FLASH
->
CR2
 &
CR_PG_Ret
;

771 
FLASH
->
CR2
 &
CR_PG_Ret
;

777 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ProgmTimeout
);

779 if(
us
 =
FLASH_COMPLETE
)

783 
FLASH
->
CR2
 |
CR_PG_S
;

785 *(
__IO
 
ut16_t
*)
Addss
 = (ut16_t)
Da
;

787 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ProgmTimeout
);

789 if(
us
 =
FLASH_COMPLETE
)

793 
tmp
 = 
Addss
 + 2;

795 *(
__IO
 
ut16_t
*
tmp
 = 
Da
 >> 16;

798 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ProgmTimeout
);

801 
FLASH
->
CR2
 &
CR_PG_Ret
;

806 
FLASH
->
CR2
 &
CR_PG_Ret
;

812 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

814 if(
us
 =
FLASH_COMPLETE
)

818 
FLASH
->
CR
 |
CR_PG_S
;

820 *(
__IO
 
ut16_t
*)
Addss
 = (ut16_t)
Da
;

822 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

824 if(
us
 =
FLASH_COMPLETE
)

828 
tmp
 = 
Addss
 + 2;

830 *(
__IO
 
ut16_t
*
tmp
 = 
Da
 >> 16;

833 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

836 
FLASH
->
CR
 &
CR_PG_Ret
;

841 
FLASH
->
CR
 &
CR_PG_Ret
;

847  
us
;

848 
	}
}

858 
FLASH_Stus
 
	$FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
)

860 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

862 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

864 #ifde
STM32F10X_XL


866 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

868 if(
Addss
 < 
FLASH_BANK1_END_ADDRESS
)

870 if(
us
 =
FLASH_COMPLETE
)

873 
FLASH
->
CR
 |
CR_PG_S
;

875 *(
__IO
 
ut16_t
*)
Addss
 = 
Da
;

877 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ProgmTimeout
);

880 
FLASH
->
CR
 &
CR_PG_Ret
;

885 if(
us
 =
FLASH_COMPLETE
)

888 
FLASH
->
CR2
 |
CR_PG_S
;

890 *(
__IO
 
ut16_t
*)
Addss
 = 
Da
;

892 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ProgmTimeout
);

895 
FLASH
->
CR2
 &
CR_PG_Ret
;

900 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

902 if(
us
 =
FLASH_COMPLETE
)

905 
FLASH
->
CR
 |
CR_PG_S
;

907 *(
__IO
 
ut16_t
*)
Addss
 = 
Da
;

909 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

912 
FLASH
->
CR
 &
CR_PG_Ret
;

917  
us
;

918 
	}
}

929 
FLASH_Stus
 
	$FLASH_ProgmOiByDa
(
ut32_t
 
Addss
, 
ut8_t
 
Da
)

931 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

933 
	`as_m
(
	`IS_OB_DATA_ADDRESS
(
Addss
));

934 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

936 if(
us
 =
FLASH_COMPLETE
)

939 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

940 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

942 
FLASH
->
CR
 |
CR_OPTPG_S
;

943 *(
__IO
 
ut16_t
*)
Addss
 = 
Da
;

946 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

947 if(
us
 !
FLASH_TIMEOUT
)

950 
FLASH
->
CR
 &
CR_OPTPG_Ret
;

954  
us
;

955 
	}
}

975 
FLASH_Stus
 
	$FLASH_EbWrePrei
(
ut32_t
 
FLASH_Pages
)

977 
ut16_t
 
WRP0_Da
 = 0xFFFF, 
WRP1_Da
 = 0xFFFF, 
WRP2_Da
 = 0xFFFF, 
WRP3_Da
 = 0xFFFF;

979 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

982 
	`as_m
(
	`IS_FLASH_WRPROT_PAGE
(
FLASH_Pages
));

984 
FLASH_Pages
 = (
ut32_t
)(~FLASH_Pages);

985 
WRP0_Da
 = (
ut16_t
)(
FLASH_Pages
 & 
WRP0_Mask
);

986 
WRP1_Da
 = (
ut16_t
)((
FLASH_Pages
 & 
WRP1_Mask
) >> 8);

987 
WRP2_Da
 = (
ut16_t
)((
FLASH_Pages
 & 
WRP2_Mask
) >> 16);

988 
WRP3_Da
 = (
ut16_t
)((
FLASH_Pages
 & 
WRP3_Mask
) >> 24);

991 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

993 if(
us
 =
FLASH_COMPLETE
)

996 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

997 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

998 
FLASH
->
CR
 |
CR_OPTPG_S
;

999 if(
WRP0_Da
 != 0xFF)

1001 
OB
->
WRP0
 = 
WRP0_Da
;

1004 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

1006 if((
us
 =
FLASH_COMPLETE
&& (
WRP1_Da
 != 0xFF))

1008 
OB
->
WRP1
 = 
WRP1_Da
;

1011 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

1013 if((
us
 =
FLASH_COMPLETE
&& (
WRP2_Da
 != 0xFF))

1015 
OB
->
WRP2
 = 
WRP2_Da
;

1018 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

1021 if((
us
 =
FLASH_COMPLETE
)&& (
WRP3_Da
 != 0xFF))

1023 
OB
->
WRP3
 = 
WRP3_Da
;

1026 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

1029 if(
us
 !
FLASH_TIMEOUT
)

1032 
FLASH
->
CR
 &
CR_OPTPG_Ret
;

1036  
us
;

1037 
	}
}

1049 
FLASH_Stus
 
	$FLASH_RdOutPrei
(
FuniڮS
 
NewS
)

1051 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1053 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1054 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

1055 if(
us
 =
FLASH_COMPLETE
)

1058 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

1059 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

1060 
FLASH
->
CR
 |
CR_OPTER_S
;

1061 
FLASH
->
CR
 |
CR_STRT_S
;

1063 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

1064 if(
us
 =
FLASH_COMPLETE
)

1067 
FLASH
->
CR
 &
CR_OPTER_Ret
;

1069 
FLASH
->
CR
 |
CR_OPTPG_S
;

1070 if(
NewS
 !
DISABLE
)

1072 
OB
->
RDP
 = 0x00;

1076 
OB
->
RDP
 = 
RDP_Key
;

1079 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

1081 if(
us
 !
FLASH_TIMEOUT
)

1084 
FLASH
->
CR
 &
CR_OPTPG_Ret
;

1089 if(
us
 !
FLASH_TIMEOUT
)

1092 
FLASH
->
CR
 &
CR_OPTER_Ret
;

1097  
us
;

1098 
	}
}

1118 
FLASH_Stus
 
	$FLASH_UrOiByCfig
(
ut16_t
 
OB_IWDG
, ut16_
OB_STOP
, ut16_
OB_STDBY
)

1120 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1123 
	`as_m
(
	`IS_OB_IWDG_SOURCE
(
OB_IWDG
));

1124 
	`as_m
(
	`IS_OB_STOP_SOURCE
(
OB_STOP
));

1125 
	`as_m
(
	`IS_OB_STDBY_SOURCE
(
OB_STDBY
));

1128 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

1129 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

1132 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

1134 if(
us
 =
FLASH_COMPLETE
)

1137 
FLASH
->
CR
 |
CR_OPTPG_S
;

1139 
OB
->
USER
 = 
OB_IWDG
 | (
ut16_t
)(
OB_STOP
 | (ut16_t)(
OB_STDBY
 | ((uint16_t)0xF8)));

1142 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

1143 if(
us
 !
FLASH_TIMEOUT
)

1146 
FLASH
->
CR
 &
CR_OPTPG_Ret
;

1150  
us
;

1151 
	}
}

1153 #ifde
STM32F10X_XL


1172 
FLASH_Stus
 
	$FLASH_BoCfig
(
ut16_t
 
FLASH_BOOT
)

1174 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1175 
	`as_m
(
	`IS_FLASH_BOOT
(
FLASH_BOOT
));

1177 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

1178 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

1181 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

1183 if(
us
 =
FLASH_COMPLETE
)

1186 
FLASH
->
CR
 |
CR_OPTPG_S
;

1188 if(
FLASH_BOOT
 =
FLASH_BOOT_Bk1
)

1190 
OB
->
USER
 |
OB_USER_BFB2
;

1194 
OB
->
USER
 &(
ut16_t
)(~(ut16_t)(
OB_USER_BFB2
));

1197 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

1198 if(
us
 !
FLASH_TIMEOUT
)

1201 
FLASH
->
CR
 &
CR_OPTPG_Ret
;

1205  
us
;

1206 
	}
}

1216 
ut32_t
 
	$FLASH_GUrOiBy
()

1219  (
ut32_t
)(
FLASH
->
OBR
 >> 2);

1220 
	}
}

1228 
ut32_t
 
	$FLASH_GWrePreiOiBy
()

1231  (
ut32_t
)(
FLASH
->
WRPR
);

1232 
	}
}

1240 
FgStus
 
	$FLASH_GRdOutPreiStus
()

1242 
FgStus
 
adoutus
 = 
RESET
;

1243 i((
FLASH
->
OBR
 & 
RDPRT_Mask
!(
ut32_t
)
RESET
)

1245 
adoutus
 = 
SET
;

1249 
adoutus
 = 
RESET
;

1251  
adoutus
;

1252 
	}
}

1260 
FgStus
 
	$FLASH_GPtchBufrStus
()

1262 
FgStus
 
bus
 = 
RESET
;

1264 i((
FLASH
->
ACR
 & 
ACR_PRFTBS_Mask
!(
ut32_t
)
RESET
)

1266 
bus
 = 
SET
;

1270 
bus
 = 
RESET
;

1273  
bus
;

1274 
	}
}

1290 
	$FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
)

1292 #ifde
STM32F10X_XL


1294 
	`as_m
(
	`IS_FLASH_IT
(
FLASH_IT
));

1295 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1297 if((
FLASH_IT
 & 0x80000000) != 0x0)

1299 if(
NewS
 !
DISABLE
)

1302 
FLASH
->
CR2
 |(
FLASH_IT
 & 0x7FFFFFFF);

1307 
FLASH
->
CR2
 &~(
ut32_t
)(
FLASH_IT
 & 0x7FFFFFFF);

1312 if(
NewS
 !
DISABLE
)

1315 
FLASH
->
CR
 |
FLASH_IT
;

1320 
FLASH
->
CR
 &~(
ut32_t
)
FLASH_IT
;

1325 
	`as_m
(
	`IS_FLASH_IT
(
FLASH_IT
));

1326 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1328 if(
NewS
 !
DISABLE
)

1331 
FLASH
->
CR
 |
FLASH_IT
;

1336 
FLASH
->
CR
 &~(
ut32_t
)
FLASH_IT
;

1339 
	}
}

1357 
FgStus
 
	$FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
)

1359 
FgStus
 
bus
 = 
RESET
;

1361 #ifde
STM32F10X_XL


1363 
	`as_m
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
)) ;

1364 if(
FLASH_FLAG
 =
FLASH_FLAG_OPTERR
)

1366 if((
FLASH
->
OBR
 & 
FLASH_FLAG_OPTERR
!(
ut32_t
)
RESET
)

1368 
bus
 = 
SET
;

1372 
bus
 = 
RESET
;

1377 if((
FLASH_FLAG
 & 0x80000000) != 0x0)

1379 if((
FLASH
->
SR2
 & 
FLASH_FLAG
!(
ut32_t
)
RESET
)

1381 
bus
 = 
SET
;

1385 
bus
 = 
RESET
;

1390 if((
FLASH
->
SR
 & 
FLASH_FLAG
!(
ut32_t
)
RESET
)

1392 
bus
 = 
SET
;

1396 
bus
 = 
RESET
;

1402 
	`as_m
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
)) ;

1403 if(
FLASH_FLAG
 =
FLASH_FLAG_OPTERR
)

1405 if((
FLASH
->
OBR
 & 
FLASH_FLAG_OPTERR
!(
ut32_t
)
RESET
)

1407 
bus
 = 
SET
;

1411 
bus
 = 
RESET
;

1416 if((
FLASH
->
SR
 & 
FLASH_FLAG
!(
ut32_t
)
RESET
)

1418 
bus
 = 
SET
;

1422 
bus
 = 
RESET
;

1428  
bus
;

1429 
	}
}

1443 
	$FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
)

1445 #ifde
STM32F10X_XL


1447 
	`as_m
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
)) ;

1449 if((
FLASH_FLAG
 & 0x80000000) != 0x0)

1452 
FLASH
->
SR2
 = 
FLASH_FLAG
;

1457 
FLASH
->
SR
 = 
FLASH_FLAG
;

1462 
	`as_m
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
)) ;

1465 
FLASH
->
SR
 = 
FLASH_FLAG
;

1467 
	}
}

1477 
FLASH_Stus
 
	$FLASH_GStus
()

1479 
FLASH_Stus
 
ashus
 = 
FLASH_COMPLETE
;

1481 if((
FLASH
->
SR
 & 
FLASH_FLAG_BSY
) == FLASH_FLAG_BSY)

1483 
ashus
 = 
FLASH_BUSY
;

1487 if((
FLASH
->
SR
 & 
FLASH_FLAG_PGERR
) != 0)

1489 
ashus
 = 
FLASH_ERROR_PG
;

1493 if((
FLASH
->
SR
 & 
FLASH_FLAG_WRPRTERR
) != 0 )

1495 
ashus
 = 
FLASH_ERROR_WRP
;

1499 
ashus
 = 
FLASH_COMPLETE
;

1504  
ashus
;

1505 
	}
}

1515 
FLASH_Stus
 
	$FLASH_GBk1Stus
()

1517 
FLASH_Stus
 
ashus
 = 
FLASH_COMPLETE
;

1519 if((
FLASH
->
SR
 & 
FLASH_FLAG_BANK1_BSY
=
FLASH_FLAG_BSY
)

1521 
ashus
 = 
FLASH_BUSY
;

1525 if((
FLASH
->
SR
 & 
FLASH_FLAG_BANK1_PGERR
) != 0)

1527 
ashus
 = 
FLASH_ERROR_PG
;

1531 if((
FLASH
->
SR
 & 
FLASH_FLAG_BANK1_WRPRTERR
) != 0 )

1533 
ashus
 = 
FLASH_ERROR_WRP
;

1537 
ashus
 = 
FLASH_COMPLETE
;

1542  
ashus
;

1543 
	}
}

1545 #ifde
STM32F10X_XL


1553 
FLASH_Stus
 
	$FLASH_GBk2Stus
()

1555 
FLASH_Stus
 
ashus
 = 
FLASH_COMPLETE
;

1557 if((
FLASH
->
SR2
 & (
FLASH_FLAG_BANK2_BSY
 & 0x7FFFFFFF)) == (FLASH_FLAG_BANK2_BSY & 0x7FFFFFFF))

1559 
ashus
 = 
FLASH_BUSY
;

1563 if((
FLASH
->
SR2
 & (
FLASH_FLAG_BANK2_PGERR
 & 0x7FFFFFFF)) != 0)

1565 
ashus
 = 
FLASH_ERROR_PG
;

1569 if((
FLASH
->
SR2
 & (
FLASH_FLAG_BANK2_WRPRTERR
 & 0x7FFFFFFF)) != 0 )

1571 
ashus
 = 
FLASH_ERROR_WRP
;

1575 
ashus
 = 
FLASH_COMPLETE
;

1580  
ashus
;

1581 
	}
}

1595 
FLASH_Stus
 
	$FLASH_WaFLaOti
(
ut32_t
 
Timeout
)

1597 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1600 
us
 = 
	`FLASH_GBk1Stus
();

1602 (
us
 =
FLASH_BUSY
&& (
Timeout
 != 0x00))

1604 
us
 = 
	`FLASH_GBk1Stus
();

1605 
Timeout
--;

1607 if(
Timeout
 == 0x00 )

1609 
us
 = 
FLASH_TIMEOUT
;

1612  
us
;

1613 
	}
}

1623 
FLASH_Stus
 
	$FLASH_WaFLaBk1Oti
(
ut32_t
 
Timeout
)

1625 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1628 
us
 = 
	`FLASH_GBk1Stus
();

1630 (
us
 =
FLASH_FLAG_BANK1_BSY
&& (
Timeout
 != 0x00))

1632 
us
 = 
	`FLASH_GBk1Stus
();

1633 
Timeout
--;

1635 if(
Timeout
 == 0x00 )

1637 
us
 = 
FLASH_TIMEOUT
;

1640  
us
;

1641 
	}
}

1643 #ifde
STM32F10X_XL


1651 
FLASH_Stus
 
	$FLASH_WaFLaBk2Oti
(
ut32_t
 
Timeout
)

1653 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1656 
us
 = 
	`FLASH_GBk2Stus
();

1658 (
us
 =(
FLASH_FLAG_BANK2_BSY
 & 0x7FFFFFFF)&& (
Timeout
 != 0x00))

1660 
us
 = 
	`FLASH_GBk2Stus
();

1661 
Timeout
--;

1663 if(
Timeout
 == 0x00 )

1665 
us
 = 
FLASH_TIMEOUT
;

1668  
us
;

1669 
	}
}

	@stm32f10x_flash.h

24 #ide
__STM32F10x_FLASH_H


25 
	#__STM32F10x_FLASH_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

52 
FLASH_BUSY
 = 1,

53 
FLASH_ERROR_PG
,

54 
FLASH_ERROR_WRP
,

55 
FLASH_COMPLETE
,

56 
FLASH_TIMEOUT


57 }
	tFLASH_Stus
;

71 
	#FLASH_Lcy_0
 ((
ut32_t
)0x00000000

	)

72 
	#FLASH_Lcy_1
 ((
ut32_t
)0x00000001

	)

73 
	#FLASH_Lcy_2
 ((
ut32_t
)0x00000002

	)

74 
	#IS_FLASH_LATENCY
(
LATENCY
(((LATENCY=
FLASH_Lcy_0
) || \

75 ((
LATENCY
=
FLASH_Lcy_1
) || \

76 ((
LATENCY
=
FLASH_Lcy_2
))

	)

85 
	#FLASH_HfCyeAcss_Eb
 ((
ut32_t
)0x00000008

	)

86 
	#FLASH_HfCyeAcss_Dib
 ((
ut32_t
)0x00000000

	)

87 
	#IS_FLASH_HALFCYCLEACCESS_STATE
(
STATE
(((STATE=
FLASH_HfCyeAcss_Eb
) || \

88 ((
STATE
=
FLASH_HfCyeAcss_Dib
))

	)

97 
	#FLASH_PtchBufr_Eb
 ((
ut32_t
)0x00000010

	)

98 
	#FLASH_PtchBufr_Dib
 ((
ut32_t
)0x00000000

	)

99 
	#IS_FLASH_PREFETCHBUFFER_STATE
(
STATE
(((STATE=
FLASH_PtchBufr_Eb
) || \

100 ((
STATE
=
FLASH_PtchBufr_Dib
))

	)

110 
	#FLASH_WRPr_Pages0to3
 ((
ut32_t
)0x00000001

	)

111 
	#FLASH_WRPr_Pages4to7
 ((
ut32_t
)0x00000002

	)

112 
	#FLASH_WRPr_Pages8to11
 ((
ut32_t
)0x00000004

	)

113 
	#FLASH_WRPr_Pages12to15
 ((
ut32_t
)0x00000008

	)

114 
	#FLASH_WRPr_Pages16to19
 ((
ut32_t
)0x00000010

	)

115 
	#FLASH_WRPr_Pages20to23
 ((
ut32_t
)0x00000020

	)

116 
	#FLASH_WRPr_Pages24to27
 ((
ut32_t
)0x00000040

	)

117 
	#FLASH_WRPr_Pages28to31
 ((
ut32_t
)0x00000080

	)

120 
	#FLASH_WRPr_Pages32to35
 ((
ut32_t
)0x00000100

	)

121 
	#FLASH_WRPr_Pages36to39
 ((
ut32_t
)0x00000200

	)

122 
	#FLASH_WRPr_Pages40to43
 ((
ut32_t
)0x00000400

	)

123 
	#FLASH_WRPr_Pages44to47
 ((
ut32_t
)0x00000800

	)

124 
	#FLASH_WRPr_Pages48to51
 ((
ut32_t
)0x00001000

	)

125 
	#FLASH_WRPr_Pages52to55
 ((
ut32_t
)0x00002000

	)

126 
	#FLASH_WRPr_Pages56to59
 ((
ut32_t
)0x00004000

	)

127 
	#FLASH_WRPr_Pages60to63
 ((
ut32_t
)0x00008000

	)

128 
	#FLASH_WRPr_Pages64to67
 ((
ut32_t
)0x00010000

	)

129 
	#FLASH_WRPr_Pages68to71
 ((
ut32_t
)0x00020000

	)

130 
	#FLASH_WRPr_Pages72to75
 ((
ut32_t
)0x00040000

	)

131 
	#FLASH_WRPr_Pages76to79
 ((
ut32_t
)0x00080000

	)

132 
	#FLASH_WRPr_Pages80to83
 ((
ut32_t
)0x00100000

	)

133 
	#FLASH_WRPr_Pages84to87
 ((
ut32_t
)0x00200000

	)

134 
	#FLASH_WRPr_Pages88to91
 ((
ut32_t
)0x00400000

	)

135 
	#FLASH_WRPr_Pages92to95
 ((
ut32_t
)0x00800000

	)

136 
	#FLASH_WRPr_Pages96to99
 ((
ut32_t
)0x01000000

	)

137 
	#FLASH_WRPr_Pages100to103
 ((
ut32_t
)0x02000000

	)

138 
	#FLASH_WRPr_Pages104to107
 ((
ut32_t
)0x04000000

	)

139 
	#FLASH_WRPr_Pages108to111
 ((
ut32_t
)0x08000000

	)

140 
	#FLASH_WRPr_Pages112to115
 ((
ut32_t
)0x10000000

	)

141 
	#FLASH_WRPr_Pages116to119
 ((
ut32_t
)0x20000000

	)

142 
	#FLASH_WRPr_Pages120to123
 ((
ut32_t
)0x40000000

	)

143 
	#FLASH_WRPr_Pages124to127
 ((
ut32_t
)0x80000000

	)

146 
	#FLASH_WRPr_Pages0to1
 ((
ut32_t
)0x00000001

	)

148 
	#FLASH_WRPr_Pages2to3
 ((
ut32_t
)0x00000002

	)

150 
	#FLASH_WRPr_Pages4to5
 ((
ut32_t
)0x00000004

	)

152 
	#FLASH_WRPr_Pages6to7
 ((
ut32_t
)0x00000008

	)

154 
	#FLASH_WRPr_Pages8to9
 ((
ut32_t
)0x00000010

	)

156 
	#FLASH_WRPr_Pages10to11
 ((
ut32_t
)0x00000020

	)

158 
	#FLASH_WRPr_Pages12to13
 ((
ut32_t
)0x00000040

	)

160 
	#FLASH_WRPr_Pages14to15
 ((
ut32_t
)0x00000080

	)

162 
	#FLASH_WRPr_Pages16to17
 ((
ut32_t
)0x00000100

	)

164 
	#FLASH_WRPr_Pages18to19
 ((
ut32_t
)0x00000200

	)

166 
	#FLASH_WRPr_Pages20to21
 ((
ut32_t
)0x00000400

	)

168 
	#FLASH_WRPr_Pages22to23
 ((
ut32_t
)0x00000800

	)

170 
	#FLASH_WRPr_Pages24to25
 ((
ut32_t
)0x00001000

	)

172 
	#FLASH_WRPr_Pages26to27
 ((
ut32_t
)0x00002000

	)

174 
	#FLASH_WRPr_Pages28to29
 ((
ut32_t
)0x00004000

	)

176 
	#FLASH_WRPr_Pages30to31
 ((
ut32_t
)0x00008000

	)

178 
	#FLASH_WRPr_Pages32to33
 ((
ut32_t
)0x00010000

	)

180 
	#FLASH_WRPr_Pages34to35
 ((
ut32_t
)0x00020000

	)

182 
	#FLASH_WRPr_Pages36to37
 ((
ut32_t
)0x00040000

	)

184 
	#FLASH_WRPr_Pages38to39
 ((
ut32_t
)0x00080000

	)

186 
	#FLASH_WRPr_Pages40to41
 ((
ut32_t
)0x00100000

	)

188 
	#FLASH_WRPr_Pages42to43
 ((
ut32_t
)0x00200000

	)

190 
	#FLASH_WRPr_Pages44to45
 ((
ut32_t
)0x00400000

	)

192 
	#FLASH_WRPr_Pages46to47
 ((
ut32_t
)0x00800000

	)

194 
	#FLASH_WRPr_Pages48to49
 ((
ut32_t
)0x01000000

	)

196 
	#FLASH_WRPr_Pages50to51
 ((
ut32_t
)0x02000000

	)

198 
	#FLASH_WRPr_Pages52to53
 ((
ut32_t
)0x04000000

	)

200 
	#FLASH_WRPr_Pages54to55
 ((
ut32_t
)0x08000000

	)

202 
	#FLASH_WRPr_Pages56to57
 ((
ut32_t
)0x10000000

	)

204 
	#FLASH_WRPr_Pages58to59
 ((
ut32_t
)0x20000000

	)

206 
	#FLASH_WRPr_Pages60to61
 ((
ut32_t
)0x40000000

	)

208 
	#FLASH_WRPr_Pages62to127
 ((
ut32_t
)0x80000000

	)

209 
	#FLASH_WRPr_Pages62to255
 ((
ut32_t
)0x80000000

	)

210 
	#FLASH_WRPr_Pages62to511
 ((
ut32_t
)0x80000000

	)

212 
	#FLASH_WRPr_APages
 ((
ut32_t
)0xFFFFFFFF

	)

214 
	#IS_FLASH_WRPROT_PAGE
(
PAGE
(((PAGE!0x00000000))

	)

216 
	#IS_FLASH_ADDRESS
(
ADDRESS
(((ADDRESS>0x08000000&& ((ADDRESS< 0x080FFFFF))

	)

218 
	#IS_OB_DATA_ADDRESS
(
ADDRESS
(((ADDRESS=0x1FFFF804|| ((ADDRESS=0x1FFFF806))

	)

228 
	#OB_IWDG_SW
 ((
ut16_t
)0x0001

	)

229 
	#OB_IWDG_HW
 ((
ut16_t
)0x0000

	)

230 
	#IS_OB_IWDG_SOURCE
(
SOURCE
(((SOURCE=
OB_IWDG_SW
|| ((SOURCE=
OB_IWDG_HW
))

	)

240 
	#OB_STOP_NoRST
 ((
ut16_t
)0x0002

	)

241 
	#OB_STOP_RST
 ((
ut16_t
)0x0000

	)

242 
	#IS_OB_STOP_SOURCE
(
SOURCE
(((SOURCE=
OB_STOP_NoRST
|| ((SOURCE=
OB_STOP_RST
))

	)

252 
	#OB_STDBY_NoRST
 ((
ut16_t
)0x0004

	)

253 
	#OB_STDBY_RST
 ((
ut16_t
)0x0000

	)

254 
	#IS_OB_STDBY_SOURCE
(
SOURCE
(((SOURCE=
OB_STDBY_NoRST
|| ((SOURCE=
OB_STDBY_RST
))

	)

256 #ifde
STM32F10X_XL


263 
	#FLASH_BOOT_Bk1
 ((
ut16_t
)0x0000

	)

265 
	#FLASH_BOOT_Bk2
 ((
ut16_t
)0x0001

	)

268 
	#IS_FLASH_BOOT
(
BOOT
(((BOOT=
FLASH_BOOT_Bk1
|| ((BOOT=
FLASH_BOOT_Bk2
))

	)

276 #ifde
STM32F10X_XL


277 
	#FLASH_IT_BANK2_ERROR
 ((
ut32_t
)0x80000400

	)

278 
	#FLASH_IT_BANK2_EOP
 ((
ut32_t
)0x80001000

	)

280 
	#FLASH_IT_BANK1_ERROR
 
FLASH_IT_ERROR


	)

281 
	#FLASH_IT_BANK1_EOP
 
FLASH_IT_EOP


	)

283 
	#FLASH_IT_ERROR
 ((
ut32_t
)0x00000400

	)

284 
	#FLASH_IT_EOP
 ((
ut32_t
)0x00001000

	)

285 
	#IS_FLASH_IT
(
IT
((((IT& (
ut32_t
)0x7FFFEBFF=0x00000000&& (((IT!0x00000000)))

	)

287 
	#FLASH_IT_ERROR
 ((
ut32_t
)0x00000400

	)

288 
	#FLASH_IT_EOP
 ((
ut32_t
)0x00001000

	)

289 
	#FLASH_IT_BANK1_ERROR
 
FLASH_IT_ERROR


	)

290 
	#FLASH_IT_BANK1_EOP
 
FLASH_IT_EOP


	)

292 
	#IS_FLASH_IT
(
IT
((((IT& (
ut32_t
)0xFFFFEBFF=0x00000000&& (((IT!0x00000000)))

	)

302 #ifde
STM32F10X_XL


303 
	#FLASH_FLAG_BANK2_BSY
 ((
ut32_t
)0x80000001

	)

304 
	#FLASH_FLAG_BANK2_EOP
 ((
ut32_t
)0x80000020

	)

305 
	#FLASH_FLAG_BANK2_PGERR
 ((
ut32_t
)0x80000004

	)

306 
	#FLASH_FLAG_BANK2_WRPRTERR
 ((
ut32_t
)0x80000010

	)

308 
	#FLASH_FLAG_BANK1_BSY
 
FLASH_FLAG_BSY


	)

309 
	#FLASH_FLAG_BANK1_EOP
 
FLASH_FLAG_EOP


	)

310 
	#FLASH_FLAG_BANK1_PGERR
 
FLASH_FLAG_PGERR


	)

311 
	#FLASH_FLAG_BANK1_WRPRTERR
 
FLASH_FLAG_WRPRTERR


	)

313 
	#FLASH_FLAG_BSY
 ((
ut32_t
)0x00000001

	)

314 
	#FLASH_FLAG_EOP
 ((
ut32_t
)0x00000020

	)

315 
	#FLASH_FLAG_PGERR
 ((
ut32_t
)0x00000004

	)

316 
	#FLASH_FLAG_WRPRTERR
 ((
ut32_t
)0x00000010

	)

317 
	#FLASH_FLAG_OPTERR
 ((
ut32_t
)0x00000001

	)

319 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0x7FFFFFCA=0x00000000&& ((FLAG!0x00000000))

	)

320 
	#IS_FLASH_GET_FLAG
(
FLAG
(((FLAG=
FLASH_FLAG_BSY
|| ((FLAG=
FLASH_FLAG_EOP
) || \

321 ((
FLAG
=
FLASH_FLAG_PGERR
|| ((FLAG=
FLASH_FLAG_WRPRTERR
) || \

322 ((
FLAG
=
FLASH_FLAG_OPTERR
)|| \

323 ((
FLAG
=
FLASH_FLAG_BANK1_BSY
|| ((FLAG=
FLASH_FLAG_BANK1_EOP
) || \

324 ((
FLAG
=
FLASH_FLAG_BANK1_PGERR
|| ((FLAG=
FLASH_FLAG_BANK1_WRPRTERR
) || \

325 ((
FLAG
=
FLASH_FLAG_BANK2_BSY
|| ((FLAG=
FLASH_FLAG_BANK2_EOP
) || \

326 ((
FLAG
=
FLASH_FLAG_BANK2_PGERR
|| ((FLAG=
FLASH_FLAG_BANK2_WRPRTERR
))

	)

328 
	#FLASH_FLAG_BSY
 ((
ut32_t
)0x00000001

	)

329 
	#FLASH_FLAG_EOP
 ((
ut32_t
)0x00000020

	)

330 
	#FLASH_FLAG_PGERR
 ((
ut32_t
)0x00000004

	)

331 
	#FLASH_FLAG_WRPRTERR
 ((
ut32_t
)0x00000010

	)

332 
	#FLASH_FLAG_OPTERR
 ((
ut32_t
)0x00000001

	)

334 
	#FLASH_FLAG_BANK1_BSY
 
FLASH_FLAG_BSY


	)

335 
	#FLASH_FLAG_BANK1_EOP
 
FLASH_FLAG_EOP


	)

336 
	#FLASH_FLAG_BANK1_PGERR
 
FLASH_FLAG_PGERR


	)

337 
	#FLASH_FLAG_BANK1_WRPRTERR
 
FLASH_FLAG_WRPRTERR


	)

339 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFFCA=0x00000000&& ((FLAG!0x00000000))

	)

340 
	#IS_FLASH_GET_FLAG
(
FLAG
(((FLAG=
FLASH_FLAG_BSY
|| ((FLAG=
FLASH_FLAG_EOP
) || \

341 ((
FLAG
=
FLASH_FLAG_PGERR
|| ((FLAG=
FLASH_FLAG_WRPRTERR
) || \

342 ((
FLAG
=
FLASH_FLAG_BANK1_BSY
|| ((FLAG=
FLASH_FLAG_BANK1_EOP
) || \

343 ((
FLAG
=
FLASH_FLAG_BANK1_PGERR
|| ((FLAG=
FLASH_FLAG_BANK1_WRPRTERR
) || \

344 ((
FLAG
=
FLASH_FLAG_OPTERR
))

	)

368 
FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
);

369 
FLASH_HfCyeAcssCmd
(
ut32_t
 
FLASH_HfCyeAcss
);

370 
FLASH_PtchBufrCmd
(
ut32_t
 
FLASH_PtchBufr
);

371 
FLASH_Uock
();

372 
FLASH_Lock
();

373 
FLASH_Stus
 
FLASH_EPage
(
ut32_t
 
Page_Addss
);

374 
FLASH_Stus
 
FLASH_EAPages
();

375 
FLASH_Stus
 
FLASH_EOiBys
();

376 
FLASH_Stus
 
FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
);

377 
FLASH_Stus
 
FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
);

378 
FLASH_Stus
 
FLASH_ProgmOiByDa
(
ut32_t
 
Addss
, 
ut8_t
 
Da
);

379 
FLASH_Stus
 
FLASH_EbWrePrei
(
ut32_t
 
FLASH_Pages
);

380 
FLASH_Stus
 
FLASH_RdOutPrei
(
FuniڮS
 
NewS
);

381 
FLASH_Stus
 
FLASH_UrOiByCfig
(
ut16_t
 
OB_IWDG
, ut16_
OB_STOP
, ut16_
OB_STDBY
);

382 
ut32_t
 
FLASH_GUrOiBy
();

383 
ut32_t
 
FLASH_GWrePreiOiBy
();

384 
FgStus
 
FLASH_GRdOutPreiStus
();

385 
FgStus
 
FLASH_GPtchBufrStus
();

386 
FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
);

387 
FgStus
 
FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
);

388 
FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
);

389 
FLASH_Stus
 
FLASH_GStus
();

390 
FLASH_Stus
 
FLASH_WaFLaOti
(
ut32_t
 
Timeout
);

393 
FLASH_UockBk1
();

394 
FLASH_LockBk1
();

395 
FLASH_Stus
 
FLASH_EABk1Pages
();

396 
FLASH_Stus
 
FLASH_GBk1Stus
();

397 
FLASH_Stus
 
FLASH_WaFLaBk1Oti
(
ut32_t
 
Timeout
);

399 #ifde
STM32F10X_XL


401 
FLASH_UockBk2
();

402 
FLASH_LockBk2
();

403 
FLASH_Stus
 
FLASH_EABk2Pages
();

404 
FLASH_Stus
 
FLASH_GBk2Stus
();

405 
FLASH_Stus
 
FLASH_WaFLaBk2Oti
(
ut32_t
 
Timeout
);

406 
FLASH_Stus
 
FLASH_BoCfig
(
ut16_t
 
FLASH_BOOT
);

409 #ifde
__lulus


	@stm32f10x_fsmc.c

23 
	~"m32f10x_fsmc.h
"

24 
	~"m32f10x_rcc.h
"

49 
	#BCR_MBKEN_S
 ((
ut32_t
)0x00000001)

	)

50 
	#BCR_MBKEN_Ret
 ((
ut32_t
)0x000FFFFE)

	)

51 
	#BCR_FACCEN_S
 ((
ut32_t
)0x00000040)

	)

54 
	#PCR_PBKEN_S
 ((
ut32_t
)0x00000004)

	)

55 
	#PCR_PBKEN_Ret
 ((
ut32_t
)0x000FFFFB)

	)

56 
	#PCR_ECCEN_S
 ((
ut32_t
)0x00000040)

	)

57 
	#PCR_ECCEN_Ret
 ((
ut32_t
)0x000FFFBF)

	)

58 
	#PCR_MemyTy_NAND
 ((
ut32_t
)0x00000008)

	)

102 
	$FSMC_NORSRAMDeIn
(
ut32_t
 
FSMC_Bk
)

105 
	`as_m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_Bk
));

108 if(
FSMC_Bk
 =
FSMC_Bk1_NORSRAM1
)

110 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] = 0x000030DB;

115 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] = 0x000030D2;

117 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
 + 1] = 0x0FFFFFFF;

118 
FSMC_Bk1E
->
BWTR
[
FSMC_Bk
] = 0x0FFFFFFF;

119 
	}
}

129 
	$FSMC_NANDDeIn
(
ut32_t
 
FSMC_Bk
)

132 
	`as_m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bk
));

134 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

137 
FSMC_Bk2
->
PCR2
 = 0x00000018;

138 
FSMC_Bk2
->
SR2
 = 0x00000040;

139 
FSMC_Bk2
->
PMEM2
 = 0xFCFCFCFC;

140 
FSMC_Bk2
->
PATT2
 = 0xFCFCFCFC;

146 
FSMC_Bk3
->
PCR3
 = 0x00000018;

147 
FSMC_Bk3
->
SR3
 = 0x00000040;

148 
FSMC_Bk3
->
PMEM3
 = 0xFCFCFCFC;

149 
FSMC_Bk3
->
PATT3
 = 0xFCFCFCFC;

151 
	}
}

158 
	$FSMC_PCCARDDeIn
()

161 
FSMC_Bk4
->
PCR4
 = 0x00000018;

162 
FSMC_Bk4
->
SR4
 = 0x00000000;

163 
FSMC_Bk4
->
PMEM4
 = 0xFCFCFCFC;

164 
FSMC_Bk4
->
PATT4
 = 0xFCFCFCFC;

165 
FSMC_Bk4
->
PIO4
 = 0xFCFCFCFC;

166 
	}
}

176 
	$FSMC_NORSRAMIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
)

179 
	`as_m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_NORSRAMInSu
->
FSMC_Bk
));

180 
	`as_m
(
	`IS_FSMC_MUX
(
FSMC_NORSRAMInSu
->
FSMC_DaAddssMux
));

181 
	`as_m
(
	`IS_FSMC_MEMORY
(
FSMC_NORSRAMInSu
->
FSMC_MemyTy
));

182 
	`as_m
(
	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NORSRAMInSu
->
FSMC_MemyDaWidth
));

183 
	`as_m
(
	`IS_FSMC_BURSTMODE
(
FSMC_NORSRAMInSu
->
FSMC_BurAcssMode
));

184 
	`as_m
(
	`IS_FSMC_ASYNWAIT
(
FSMC_NORSRAMInSu
->
FSMC_AsynchrousWa
));

185 
	`as_m
(
	`IS_FSMC_WAIT_POLARITY
(
FSMC_NORSRAMInSu
->
FSMC_WaSiglPެy
));

186 
	`as_m
(
	`IS_FSMC_WRAP_MODE
(
FSMC_NORSRAMInSu
->
FSMC_WpMode
));

187 
	`as_m
(
	`IS_FSMC_WAIT_SIGNAL_ACTIVE
(
FSMC_NORSRAMInSu
->
FSMC_WaSiglAive
));

188 
	`as_m
(
	`IS_FSMC_WRITE_OPERATION
(
FSMC_NORSRAMInSu
->
FSMC_WreOti
));

189 
	`as_m
(
	`IS_FSMC_WAITE_SIGNAL
(
FSMC_NORSRAMInSu
->
FSMC_WaSigl
));

190 
	`as_m
(
	`IS_FSMC_EXTENDED_MODE
(
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
));

191 
	`as_m
(
	`IS_FSMC_WRITE_BURST
(
FSMC_NORSRAMInSu
->
FSMC_WreBur
));

192 
	`as_m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssSupTime
));

193 
	`as_m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssHdTime
));

194 
	`as_m
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaSupTime
));

195 
	`as_m
(
	`IS_FSMC_TURNAROUND_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_BusTuAroundDuti
));

196 
	`as_m
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_CLKDivisi
));

197 
	`as_m
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaLcy
));

198 
	`as_m
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AcssMode
));

201 
FSMC_Bk1
->
BTCR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] =

202 (
ut32_t
)
FSMC_NORSRAMInSu
->
FSMC_DaAddssMux
 |

203 
FSMC_NORSRAMInSu
->
FSMC_MemyTy
 |

204 
FSMC_NORSRAMInSu
->
FSMC_MemyDaWidth
 |

205 
FSMC_NORSRAMInSu
->
FSMC_BurAcssMode
 |

206 
FSMC_NORSRAMInSu
->
FSMC_AsynchrousWa
 |

207 
FSMC_NORSRAMInSu
->
FSMC_WaSiglPެy
 |

208 
FSMC_NORSRAMInSu
->
FSMC_WpMode
 |

209 
FSMC_NORSRAMInSu
->
FSMC_WaSiglAive
 |

210 
FSMC_NORSRAMInSu
->
FSMC_WreOti
 |

211 
FSMC_NORSRAMInSu
->
FSMC_WaSigl
 |

212 
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
 |

213 
FSMC_NORSRAMInSu
->
FSMC_WreBur
;

215 if(
FSMC_NORSRAMInSu
->
FSMC_MemyTy
 =
FSMC_MemyTy_NOR
)

217 
FSMC_Bk1
->
BTCR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] |(
ut32_t
)
BCR_FACCEN_S
;

221 
FSMC_Bk1
->
BTCR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
+1] =

222 (
ut32_t
)
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssSupTime
 |

223 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssHdTime
 << 4) |

224 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaSupTime
 << 8) |

225 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_BusTuAroundDuti
 << 16) |

226 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_CLKDivisi
 << 20) |

227 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaLcy
 << 24) |

228 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AcssMode
;

232 if(
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
 =
FSMC_ExndedMode_Eb
)

234 
	`as_m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssSupTime
));

235 
	`as_m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssHdTime
));

236 
	`as_m
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaSupTime
));

237 
	`as_m
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_CLKDivisi
));

238 
	`as_m
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaLcy
));

239 
	`as_m
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AcssMode
));

240 
FSMC_Bk1E
->
BWTR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] =

241 (
ut32_t
)
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssSupTime
 |

242 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssHdTime
 << 4 )|

243 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaSupTime
 << 8) |

244 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_CLKDivisi
 << 20) |

245 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaLcy
 << 24) |

246 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AcssMode
;

250 
FSMC_Bk1E
->
BWTR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] = 0x0FFFFFFF;

252 
	}
}

262 
	$FSMC_NANDIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
)

264 
ut32_t
 
tm
 = 0x00000000, 
tmmem
 = 0x00000000, 
tmt
 = 0x00000000;

267 
	`as_m

	`IS_FSMC_NAND_BANK
(
FSMC_NANDInSu
->
FSMC_Bk
));

268 
	`as_m

	`IS_FSMC_WAIT_FEATURE
(
FSMC_NANDInSu
->
FSMC_Wau
));

269 
	`as_m

	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NANDInSu
->
FSMC_MemyDaWidth
));

270 
	`as_m

	`IS_FSMC_ECC_STATE
(
FSMC_NANDInSu
->
FSMC_ECC
));

271 
	`as_m

	`IS_FSMC_ECCPAGE_SIZE
(
FSMC_NANDInSu
->
FSMC_ECCPageSize
));

272 
	`as_m

	`IS_FSMC_TCLR_TIME
(
FSMC_NANDInSu
->
FSMC_TCLRSupTime
));

273 
	`as_m

	`IS_FSMC_TAR_TIME
(
FSMC_NANDInSu
->
FSMC_TARSupTime
));

274 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
));

275 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
));

276 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
));

277 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
));

278 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
));

279 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
));

280 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
));

281 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
));

284 
tm
 = (
ut32_t
)
FSMC_NANDInSu
->
FSMC_Wau
 |

285 
PCR_MemyTy_NAND
 |

286 
FSMC_NANDInSu
->
FSMC_MemyDaWidth
 |

287 
FSMC_NANDInSu
->
FSMC_ECC
 |

288 
FSMC_NANDInSu
->
FSMC_ECCPageSize
 |

289 (
FSMC_NANDInSu
->
FSMC_TCLRSupTime
 << 9 )|

290 (
FSMC_NANDInSu
->
FSMC_TARSupTime
 << 13);

293 
tmmem
 = (
ut32_t
)
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 |

294 (
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 << 8) |

295 (
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 << 16)|

296 (
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 << 24);

299 
tmt
 = (
ut32_t
)
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 |

300 (
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 << 8) |

301 (
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 << 16)|

302 (
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 << 24);

304 if(
FSMC_NANDInSu
->
FSMC_Bk
 =
FSMC_Bk2_NAND
)

307 
FSMC_Bk2
->
PCR2
 = 
tm
;

308 
FSMC_Bk2
->
PMEM2
 = 
tmmem
;

309 
FSMC_Bk2
->
PATT2
 = 
tmt
;

314 
FSMC_Bk3
->
PCR3
 = 
tm
;

315 
FSMC_Bk3
->
PMEM3
 = 
tmmem
;

316 
FSMC_Bk3
->
PATT3
 = 
tmt
;

318 
	}
}

328 
	$FSMC_PCCARDIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
)

331 
	`as_m
(
	`IS_FSMC_WAIT_FEATURE
(
FSMC_PCCARDInSu
->
FSMC_Wau
));

332 
	`as_m
(
	`IS_FSMC_TCLR_TIME
(
FSMC_PCCARDInSu
->
FSMC_TCLRSupTime
));

333 
	`as_m
(
	`IS_FSMC_TAR_TIME
(
FSMC_PCCARDInSu
->
FSMC_TARSupTime
));

335 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
));

336 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
));

337 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
));

338 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
));

340 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
));

341 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
));

342 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
));

343 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
));

344 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_SupTime
));

345 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_WaSupTime
));

346 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HdSupTime
));

347 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HiZSupTime
));

350 
FSMC_Bk4
->
PCR4
 = (
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_Wau
 |

351 
FSMC_MemyDaWidth_16b
 |

352 (
FSMC_PCCARDInSu
->
FSMC_TCLRSupTime
 << 9) |

353 (
FSMC_PCCARDInSu
->
FSMC_TARSupTime
 << 13);

356 
FSMC_Bk4
->
PMEM4
 = (
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 |

357 (
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 << 8) |

358 (
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 << 16)|

359 (
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 << 24);

362 
FSMC_Bk4
->
PATT4
 = (
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 |

363 (
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 << 8) |

364 (
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 << 16)|

365 (
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 << 24);

368 
FSMC_Bk4
->
PIO4
 = (
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_SupTime
 |

369 (
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_WaSupTime
 << 8) |

370 (
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HdSupTime
 << 16)|

371 (
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HiZSupTime
 << 24);

372 
	}
}

380 
	$FSMC_NORSRAMSuIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
)

383 
FSMC_NORSRAMInSu
->
FSMC_Bk
 = 
FSMC_Bk1_NORSRAM1
;

384 
FSMC_NORSRAMInSu
->
FSMC_DaAddssMux
 = 
FSMC_DaAddssMux_Eb
;

385 
FSMC_NORSRAMInSu
->
FSMC_MemyTy
 = 
FSMC_MemyTy_SRAM
;

386 
FSMC_NORSRAMInSu
->
FSMC_MemyDaWidth
 = 
FSMC_MemyDaWidth_8b
;

387 
FSMC_NORSRAMInSu
->
FSMC_BurAcssMode
 = 
FSMC_BurAcssMode_Dib
;

388 
FSMC_NORSRAMInSu
->
FSMC_AsynchrousWa
 = 
FSMC_AsynchrousWa_Dib
;

389 
FSMC_NORSRAMInSu
->
FSMC_WaSiglPެy
 = 
FSMC_WaSiglPެy_Low
;

390 
FSMC_NORSRAMInSu
->
FSMC_WpMode
 = 
FSMC_WpMode_Dib
;

391 
FSMC_NORSRAMInSu
->
FSMC_WaSiglAive
 = 
FSMC_WaSiglAive_BefeWaS
;

392 
FSMC_NORSRAMInSu
->
FSMC_WreOti
 = 
FSMC_WreOti_Eb
;

393 
FSMC_NORSRAMInSu
->
FSMC_WaSigl
 = 
FSMC_WaSigl_Eb
;

394 
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
 = 
FSMC_ExndedMode_Dib
;

395 
FSMC_NORSRAMInSu
->
FSMC_WreBur
 = 
FSMC_WreBur_Dib
;

396 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssSupTime
 = 0xF;

397 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssHdTime
 = 0xF;

398 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaSupTime
 = 0xFF;

399 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_BusTuAroundDuti
 = 0xF;

400 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_CLKDivisi
 = 0xF;

401 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaLcy
 = 0xF;

402 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AcssMode
 = 
FSMC_AcssMode_A
;

403 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssSupTime
 = 0xF;

404 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssHdTime
 = 0xF;

405 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaSupTime
 = 0xFF;

406 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_BusTuAroundDuti
 = 0xF;

407 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_CLKDivisi
 = 0xF;

408 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaLcy
 = 0xF;

409 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AcssMode
 = 
FSMC_AcssMode_A
;

410 
	}
}

418 
	$FSMC_NANDSuIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
)

421 
FSMC_NANDInSu
->
FSMC_Bk
 = 
FSMC_Bk2_NAND
;

422 
FSMC_NANDInSu
->
FSMC_Wau
 = 
FSMC_Wau_Dib
;

423 
FSMC_NANDInSu
->
FSMC_MemyDaWidth
 = 
FSMC_MemyDaWidth_8b
;

424 
FSMC_NANDInSu
->
FSMC_ECC
 = 
FSMC_ECC_Dib
;

425 
FSMC_NANDInSu
->
FSMC_ECCPageSize
 = 
FSMC_ECCPageSize_256Bys
;

426 
FSMC_NANDInSu
->
FSMC_TCLRSupTime
 = 0x0;

427 
FSMC_NANDInSu
->
FSMC_TARSupTime
 = 0x0;

428 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 = 0xFC;

429 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

430 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

431 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

432 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 = 0xFC;

433 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

434 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

435 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

436 
	}
}

444 
	$FSMC_PCCARDSuIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
)

447 
FSMC_PCCARDInSu
->
FSMC_Wau
 = 
FSMC_Wau_Dib
;

448 
FSMC_PCCARDInSu
->
FSMC_TCLRSupTime
 = 0x0;

449 
FSMC_PCCARDInSu
->
FSMC_TARSupTime
 = 0x0;

450 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 = 0xFC;

451 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

452 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

453 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

454 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 = 0xFC;

455 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

456 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

457 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

458 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_SupTime
 = 0xFC;

459 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

460 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

461 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

462 
	}
}

475 
	$FSMC_NORSRAMCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
)

477 
	`as_m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_Bk
));

478 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

480 i(
NewS
 !
DISABLE
)

483 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] |
BCR_MBKEN_S
;

488 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] &
BCR_MBKEN_Ret
;

490 
	}
}

501 
	$FSMC_NANDCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
)

503 
	`as_m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bk
));

504 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

506 i(
NewS
 !
DISABLE
)

509 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

511 
FSMC_Bk2
->
PCR2
 |
PCR_PBKEN_S
;

515 
FSMC_Bk3
->
PCR3
 |
PCR_PBKEN_S
;

521 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

523 
FSMC_Bk2
->
PCR2
 &
PCR_PBKEN_Ret
;

527 
FSMC_Bk3
->
PCR3
 &
PCR_PBKEN_Ret
;

530 
	}
}

538 
	$FSMC_PCCARDCmd
(
FuniڮS
 
NewS
)

540 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

542 i(
NewS
 !
DISABLE
)

545 
FSMC_Bk4
->
PCR4
 |
PCR_PBKEN_S
;

550 
FSMC_Bk4
->
PCR4
 &
PCR_PBKEN_Ret
;

552 
	}
}

564 
	$FSMC_NANDECCCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
)

566 
	`as_m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bk
));

567 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

569 i(
NewS
 !
DISABLE
)

572 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

574 
FSMC_Bk2
->
PCR2
 |
PCR_ECCEN_S
;

578 
FSMC_Bk3
->
PCR3
 |
PCR_ECCEN_S
;

584 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

586 
FSMC_Bk2
->
PCR2
 &
PCR_ECCEN_Ret
;

590 
FSMC_Bk3
->
PCR3
 &
PCR_ECCEN_Ret
;

593 
	}
}

603 
ut32_t
 
	$FSMC_GECC
(
ut32_t
 
FSMC_Bk
)

605 
ut32_t
 
eccv
 = 0x00000000;

607 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

610 
eccv
 = 
FSMC_Bk2
->
ECCR2
;

615 
eccv
 = 
FSMC_Bk3
->
ECCR3
;

618 (
eccv
);

619 
	}
}

637 
	$FSMC_ITCfig
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
, 
FuniڮS
 
NewS
)

639 
	`as_m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bk
));

640 
	`as_m
(
	`IS_FSMC_IT
(
FSMC_IT
));

641 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

643 i(
NewS
 !
DISABLE
)

646 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

648 
FSMC_Bk2
->
SR2
 |
FSMC_IT
;

651 i(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

653 
FSMC_Bk3
->
SR3
 |
FSMC_IT
;

658 
FSMC_Bk4
->
SR4
 |
FSMC_IT
;

664 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

667 
FSMC_Bk2
->
SR2
 &(
ut32_t
)~
FSMC_IT
;

670 i(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

672 
FSMC_Bk3
->
SR3
 &(
ut32_t
)~
FSMC_IT
;

677 
FSMC_Bk4
->
SR4
 &(
ut32_t
)~
FSMC_IT
;

680 
	}
}

697 
FgStus
 
	$FSMC_GFgStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
)

699 
FgStus
 
bus
 = 
RESET
;

700 
ut32_t
 
tmp
 = 0x00000000;

703 
	`as_m
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_Bk
));

704 
	`as_m
(
	`IS_FSMC_GET_FLAG
(
FSMC_FLAG
));

706 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

708 
tmp
 = 
FSMC_Bk2
->
SR2
;

710 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

712 
tmp
 = 
FSMC_Bk3
->
SR3
;

717 
tmp
 = 
FSMC_Bk4
->
SR4
;

721 i((
tmp
 & 
FSMC_FLAG
!(
ut16_t
)
RESET
 )

723 
bus
 = 
SET
;

727 
bus
 = 
RESET
;

730  
bus
;

731 
	}
}

747 
	$FSMC_CˬFg
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
)

750 
	`as_m
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_Bk
));

751 
	`as_m
(
	`IS_FSMC_CLEAR_FLAG
(
FSMC_FLAG
)) ;

753 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

755 
FSMC_Bk2
->
SR2
 &~
FSMC_FLAG
;

757 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

759 
FSMC_Bk3
->
SR3
 &~
FSMC_FLAG
;

764 
FSMC_Bk4
->
SR4
 &~
FSMC_FLAG
;

766 
	}
}

782 
ITStus
 
	$FSMC_GITStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
)

784 
ITStus
 
bus
 = 
RESET
;

785 
ut32_t
 
tmp
 = 0x0, 
us
 = 0x0, 
ab
 = 0x0;

788 
	`as_m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bk
));

789 
	`as_m
(
	`IS_FSMC_GET_IT
(
FSMC_IT
));

791 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

793 
tmp
 = 
FSMC_Bk2
->
SR2
;

795 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

797 
tmp
 = 
FSMC_Bk3
->
SR3
;

802 
tmp
 = 
FSMC_Bk4
->
SR4
;

805 
us
 = 
tmp
 & 
FSMC_IT
;

807 
ab
 = 
tmp
 & (
FSMC_IT
 >> 3);

808 i((
us
 !(
ut32_t
)
RESET
&& (
ab
 != (uint32_t)RESET))

810 
bus
 = 
SET
;

814 
bus
 = 
RESET
;

816  
bus
;

817 
	}
}

833 
	$FSMC_CˬITPdgB
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
)

836 
	`as_m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bk
));

837 
	`as_m
(
	`IS_FSMC_IT
(
FSMC_IT
));

839 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

841 
FSMC_Bk2
->
SR2
 &~(
FSMC_IT
 >> 3);

843 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

845 
FSMC_Bk3
->
SR3
 &~(
FSMC_IT
 >> 3);

850 
FSMC_Bk4
->
SR4
 &~(
FSMC_IT
 >> 3);

852 
	}
}

	@stm32f10x_fsmc.h

24 #ide
__STM32F10x_FSMC_H


25 
	#__STM32F10x_FSMC_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

52 
ut32_t
 
FSMC_AddssSupTime
;

57 
ut32_t
 
FSMC_AddssHdTime
;

62 
ut32_t
 
FSMC_DaSupTime
;

67 
ut32_t
 
FSMC_BusTuAroundDuti
;

72 
ut32_t
 
FSMC_CLKDivisi
;

76 
ut32_t
 
FSMC_DaLcy
;

84 
ut32_t
 
FSMC_AcssMode
;

86 }
	tFSMC_NORSRAMTimgInTyDef
;

94 
ut32_t
 
FSMC_Bk
;

97 
ut32_t
 
FSMC_DaAddssMux
;

101 
ut32_t
 
FSMC_MemyTy
;

105 
ut32_t
 
FSMC_MemyDaWidth
;

108 
ut32_t
 
FSMC_BurAcssMode
;

112 
ut32_t
 
FSMC_AsynchrousWa
;

116 
ut32_t
 
FSMC_WaSiglPެy
;

120 
ut32_t
 
FSMC_WpMode
;

124 
ut32_t
 
FSMC_WaSiglAive
;

129 
ut32_t
 
FSMC_WreOti
;

132 
ut32_t
 
FSMC_WaSigl
;

136 
ut32_t
 
FSMC_ExndedMode
;

139 
ut32_t
 
FSMC_WreBur
;

142 
FSMC_NORSRAMTimgInTyDef
* 
FSMC_RdWreTimgSu
;

144 
FSMC_NORSRAMTimgInTyDef
* 
FSMC_WreTimgSu
;

145 }
	tFSMC_NORSRAMInTyDef
;

153 
ut32_t
 
FSMC_SupTime
;

159 
ut32_t
 
FSMC_WaSupTime
;

165 
ut32_t
 
FSMC_HdSupTime
;

172 
ut32_t
 
FSMC_HiZSupTime
;

177 }
	tFSMC_NAND_PCCARDTimgInTyDef
;

185 
ut32_t
 
FSMC_Bk
;

188 
ut32_t
 
FSMC_Wau
;

191 
ut32_t
 
FSMC_MemyDaWidth
;

194 
ut32_t
 
FSMC_ECC
;

197 
ut32_t
 
FSMC_ECCPageSize
;

200 
ut32_t
 
FSMC_TCLRSupTime
;

204 
ut32_t
 
FSMC_TARSupTime
;

208 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_CommSTimgSu
;

210 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_AribuSTimgSu
;

211 }
	tFSMC_NANDInTyDef
;

219 
ut32_t
 
FSMC_Wau
;

222 
ut32_t
 
FSMC_TCLRSupTime
;

226 
ut32_t
 
FSMC_TARSupTime
;

231 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_CommSTimgSu
;

233 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_AribuSTimgSu
;

235 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_IOSTimgSu
;

236 }
	tFSMC_PCCARDInTyDef
;

249 
	#FSMC_Bk1_NORSRAM1
 ((
ut32_t
)0x00000000)

	)

250 
	#FSMC_Bk1_NORSRAM2
 ((
ut32_t
)0x00000002)

	)

251 
	#FSMC_Bk1_NORSRAM3
 ((
ut32_t
)0x00000004)

	)

252 
	#FSMC_Bk1_NORSRAM4
 ((
ut32_t
)0x00000006)

	)

260 
	#FSMC_Bk2_NAND
 ((
ut32_t
)0x00000010)

	)

261 
	#FSMC_Bk3_NAND
 ((
ut32_t
)0x00000100)

	)

269 
	#FSMC_Bk4_PCCARD
 ((
ut32_t
)0x00001000)

	)

274 
	#IS_FSMC_NORSRAM_BANK
(
BANK
(((BANK=
FSMC_Bk1_NORSRAM1
) || \

275 ((
BANK
=
FSMC_Bk1_NORSRAM2
) || \

276 ((
BANK
=
FSMC_Bk1_NORSRAM3
) || \

277 ((
BANK
=
FSMC_Bk1_NORSRAM4
))

	)

279 
	#IS_FSMC_NAND_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
) || \

280 ((
BANK
=
FSMC_Bk3_NAND
))

	)

282 
	#IS_FSMC_GETFLAG_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
) || \

283 ((
BANK
=
FSMC_Bk3_NAND
) || \

284 ((
BANK
=
FSMC_Bk4_PCCARD
))

	)

286 
	#IS_FSMC_IT_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
) || \

287 ((
BANK
=
FSMC_Bk3_NAND
) || \

288 ((
BANK
=
FSMC_Bk4_PCCARD
))

	)

298 
	#FSMC_DaAddssMux_Dib
 ((
ut32_t
)0x00000000)

	)

299 
	#FSMC_DaAddssMux_Eb
 ((
ut32_t
)0x00000002)

	)

300 
	#IS_FSMC_MUX
(
MUX
(((MUX=
FSMC_DaAddssMux_Dib
) || \

301 ((
MUX
=
FSMC_DaAddssMux_Eb
))

	)

311 
	#FSMC_MemyTy_SRAM
 ((
ut32_t
)0x00000000)

	)

312 
	#FSMC_MemyTy_PSRAM
 ((
ut32_t
)0x00000004)

	)

313 
	#FSMC_MemyTy_NOR
 ((
ut32_t
)0x00000008)

	)

314 
	#IS_FSMC_MEMORY
(
MEMORY
(((MEMORY=
FSMC_MemyTy_SRAM
) || \

315 ((
MEMORY
=
FSMC_MemyTy_PSRAM
)|| \

316 ((
MEMORY
=
FSMC_MemyTy_NOR
))

	)

326 
	#FSMC_MemyDaWidth_8b
 ((
ut32_t
)0x00000000)

	)

327 
	#FSMC_MemyDaWidth_16b
 ((
ut32_t
)0x00000010)

	)

328 
	#IS_FSMC_MEMORY_WIDTH
(
WIDTH
(((WIDTH=
FSMC_MemyDaWidth_8b
) || \

329 ((
WIDTH
=
FSMC_MemyDaWidth_16b
))

	)

339 
	#FSMC_BurAcssMode_Dib
 ((
ut32_t
)0x00000000)

	)

340 
	#FSMC_BurAcssMode_Eb
 ((
ut32_t
)0x00000100)

	)

341 
	#IS_FSMC_BURSTMODE
(
STATE
(((STATE=
FSMC_BurAcssMode_Dib
) || \

342 ((
STATE
=
FSMC_BurAcssMode_Eb
))

	)

350 
	#FSMC_AsynchrousWa_Dib
 ((
ut32_t
)0x00000000)

	)

351 
	#FSMC_AsynchrousWa_Eb
 ((
ut32_t
)0x00008000)

	)

352 
	#IS_FSMC_ASYNWAIT
(
STATE
(((STATE=
FSMC_AsynchrousWa_Dib
) || \

353 ((
STATE
=
FSMC_AsynchrousWa_Eb
))

	)

363 
	#FSMC_WaSiglPެy_Low
 ((
ut32_t
)0x00000000)

	)

364 
	#FSMC_WaSiglPެy_High
 ((
ut32_t
)0x00000200)

	)

365 
	#IS_FSMC_WAIT_POLARITY
(
POLARITY
(((POLARITY=
FSMC_WaSiglPެy_Low
) || \

366 ((
POLARITY
=
FSMC_WaSiglPެy_High
))

	)

376 
	#FSMC_WpMode_Dib
 ((
ut32_t
)0x00000000)

	)

377 
	#FSMC_WpMode_Eb
 ((
ut32_t
)0x00000400)

	)

378 
	#IS_FSMC_WRAP_MODE
(
MODE
(((MODE=
FSMC_WpMode_Dib
) || \

379 ((
MODE
=
FSMC_WpMode_Eb
))

	)

389 
	#FSMC_WaSiglAive_BefeWaS
 ((
ut32_t
)0x00000000)

	)

390 
	#FSMC_WaSiglAive_DurgWaS
 ((
ut32_t
)0x00000800)

	)

391 
	#IS_FSMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
(((ACTIVE=
FSMC_WaSiglAive_BefeWaS
) || \

392 ((
ACTIVE
=
FSMC_WaSiglAive_DurgWaS
))

	)

402 
	#FSMC_WreOti_Dib
 ((
ut32_t
)0x00000000)

	)

403 
	#FSMC_WreOti_Eb
 ((
ut32_t
)0x00001000)

	)

404 
	#IS_FSMC_WRITE_OPERATION
(
OPERATION
(((OPERATION=
FSMC_WreOti_Dib
) || \

405 ((
OPERATION
=
FSMC_WreOti_Eb
))

	)

415 
	#FSMC_WaSigl_Dib
 ((
ut32_t
)0x00000000)

	)

416 
	#FSMC_WaSigl_Eb
 ((
ut32_t
)0x00002000)

	)

417 
	#IS_FSMC_WAITE_SIGNAL
(
SIGNAL
(((SIGNAL=
FSMC_WaSigl_Dib
) || \

418 ((
SIGNAL
=
FSMC_WaSigl_Eb
))

	)

427 
	#FSMC_ExndedMode_Dib
 ((
ut32_t
)0x00000000)

	)

428 
	#FSMC_ExndedMode_Eb
 ((
ut32_t
)0x00004000)

	)

430 
	#IS_FSMC_EXTENDED_MODE
(
MODE
(((MODE=
FSMC_ExndedMode_Dib
) || \

431 ((
MODE
=
FSMC_ExndedMode_Eb
))

	)

441 
	#FSMC_WreBur_Dib
 ((
ut32_t
)0x00000000)

	)

442 
	#FSMC_WreBur_Eb
 ((
ut32_t
)0x00080000)

	)

443 
	#IS_FSMC_WRITE_BURST
(
BURST
(((BURST=
FSMC_WreBur_Dib
) || \

444 ((
BURST
=
FSMC_WreBur_Eb
))

	)

453 
	#IS_FSMC_ADDRESS_SETUP_TIME
(
TIME
((TIME<0xF)

	)

463 
	#IS_FSMC_ADDRESS_HOLD_TIME
(
TIME
((TIME<0xF)

	)

473 
	#IS_FSMC_DATASETUP_TIME
(
TIME
(((TIME> 0&& ((TIME<0xFF))

	)

483 
	#IS_FSMC_TURNAROUND_TIME
(
TIME
((TIME<0xF)

	)

493 
	#IS_FSMC_CLK_DIV
(
DIV
((DIV<0xF)

	)

503 
	#IS_FSMC_DATA_LATENCY
(
LATENCY
((LATENCY<0xF)

	)

513 
	#FSMC_AcssMode_A
 ((
ut32_t
)0x00000000)

	)

514 
	#FSMC_AcssMode_B
 ((
ut32_t
)0x10000000)

	)

515 
	#FSMC_AcssMode_C
 ((
ut32_t
)0x20000000)

	)

516 
	#FSMC_AcssMode_D
 ((
ut32_t
)0x30000000)

	)

517 
	#IS_FSMC_ACCESS_MODE
(
MODE
(((MODE=
FSMC_AcssMode_A
) || \

518 ((
MODE
=
FSMC_AcssMode_B
) || \

519 ((
MODE
=
FSMC_AcssMode_C
) || \

520 ((
MODE
=
FSMC_AcssMode_D
))

	)

538 
	#FSMC_Wau_Dib
 ((
ut32_t
)0x00000000)

	)

539 
	#FSMC_Wau_Eb
 ((
ut32_t
)0x00000002)

	)

540 
	#IS_FSMC_WAIT_FEATURE
(
FEATURE
(((FEATURE=
FSMC_Wau_Dib
) || \

541 ((
FEATURE
=
FSMC_Wau_Eb
))

	)

552 
	#FSMC_ECC_Dib
 ((
ut32_t
)0x00000000)

	)

553 
	#FSMC_ECC_Eb
 ((
ut32_t
)0x00000040)

	)

554 
	#IS_FSMC_ECC_STATE
(
STATE
(((STATE=
FSMC_ECC_Dib
) || \

555 ((
STATE
=
FSMC_ECC_Eb
))

	)

565 
	#FSMC_ECCPageSize_256Bys
 ((
ut32_t
)0x00000000)

	)

566 
	#FSMC_ECCPageSize_512Bys
 ((
ut32_t
)0x00020000)

	)

567 
	#FSMC_ECCPageSize_1024Bys
 ((
ut32_t
)0x00040000)

	)

568 
	#FSMC_ECCPageSize_2048Bys
 ((
ut32_t
)0x00060000)

	)

569 
	#FSMC_ECCPageSize_4096Bys
 ((
ut32_t
)0x00080000)

	)

570 
	#FSMC_ECCPageSize_8192Bys
 ((
ut32_t
)0x000A0000)

	)

571 
	#IS_FSMC_ECCPAGE_SIZE
(
SIZE
(((SIZE=
FSMC_ECCPageSize_256Bys
) || \

572 ((
SIZE
=
FSMC_ECCPageSize_512Bys
) || \

573 ((
SIZE
=
FSMC_ECCPageSize_1024Bys
) || \

574 ((
SIZE
=
FSMC_ECCPageSize_2048Bys
) || \

575 ((
SIZE
=
FSMC_ECCPageSize_4096Bys
) || \

576 ((
SIZE
=
FSMC_ECCPageSize_8192Bys
))

	)

586 
	#IS_FSMC_TCLR_TIME
(
TIME
((TIME<0xFF)

	)

596 
	#IS_FSMC_TAR_TIME
(
TIME
((TIME<0xFF)

	)

606 
	#IS_FSMC_SETUP_TIME
(
TIME
((TIME<0xFF)

	)

616 
	#IS_FSMC_WAIT_TIME
(
TIME
((TIME<0xFF)

	)

626 
	#IS_FSMC_HOLD_TIME
(
TIME
((TIME<0xFF)

	)

636 
	#IS_FSMC_HIZ_TIME
(
TIME
((TIME<0xFF)

	)

646 
	#FSMC_IT_RisgEdge
 ((
ut32_t
)0x00000008)

	)

647 
	#FSMC_IT_Lev
 ((
ut32_t
)0x00000010)

	)

648 
	#FSMC_IT_FlgEdge
 ((
ut32_t
)0x00000020)

	)

649 
	#IS_FSMC_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFFC7=0x00000000&& ((IT!0x00000000))

	)

650 
	#IS_FSMC_GET_IT
(
IT
(((IT=
FSMC_IT_RisgEdge
) || \

651 ((
IT
=
FSMC_IT_Lev
) || \

652 ((
IT
=
FSMC_IT_FlgEdge
))

	)

661 
	#FSMC_FLAG_RisgEdge
 ((
ut32_t
)0x00000001)

	)

662 
	#FSMC_FLAG_Lev
 ((
ut32_t
)0x00000002)

	)

663 
	#FSMC_FLAG_FlgEdge
 ((
ut32_t
)0x00000004)

	)

664 
	#FSMC_FLAG_FEMPT
 ((
ut32_t
)0x00000040)

	)

665 
	#IS_FSMC_GET_FLAG
(
FLAG
(((FLAG=
FSMC_FLAG_RisgEdge
) || \

666 ((
FLAG
=
FSMC_FLAG_Lev
) || \

667 ((
FLAG
=
FSMC_FLAG_FlgEdge
) || \

668 ((
FLAG
=
FSMC_FLAG_FEMPT
))

	)

670 
	#IS_FSMC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFFF8=0x00000000&& ((FLAG!0x00000000))

	)

696 
FSMC_NORSRAMDeIn
(
ut32_t
 
FSMC_Bk
);

697 
FSMC_NANDDeIn
(
ut32_t
 
FSMC_Bk
);

698 
FSMC_PCCARDDeIn
();

699 
FSMC_NORSRAMIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
);

700 
FSMC_NANDIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
);

701 
FSMC_PCCARDIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
);

702 
FSMC_NORSRAMSuIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
);

703 
FSMC_NANDSuIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
);

704 
FSMC_PCCARDSuIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
);

705 
FSMC_NORSRAMCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

706 
FSMC_NANDCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

707 
FSMC_PCCARDCmd
(
FuniڮS
 
NewS
);

708 
FSMC_NANDECCCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

709 
ut32_t
 
FSMC_GECC
(ut32_
FSMC_Bk
);

710 
FSMC_ITCfig
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
, 
FuniڮS
 
NewS
);

711 
FgStus
 
FSMC_GFgStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
);

712 
FSMC_CˬFg
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
);

713 
ITStus
 
FSMC_GITStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
);

714 
FSMC_CˬITPdgB
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
);

716 #ifde
__lulus


	@stm32f10x_gpio.c

23 
	~"m32f10x_gpio.h
"

24 
	~"m32f10x_rcc.h
"

48 
	#AFIO_OFFSET
 (
AFIO_BASE
 - 
PERIPH_BASE
)

	)

53 
	#EVCR_OFFSET
 (
AFIO_OFFSET
 + 0x00)

	)

54 
	#EVOE_BNumb
 ((
ut8_t
)0x07)

	)

55 
	#EVCR_EVOE_BB
 (
PERIPH_BB_BASE
 + (
EVCR_OFFSET
 * 32+ (
EVOE_BNumb
 * 4))

	)

60 
	#MAPR_OFFSET
 (
AFIO_OFFSET
 + 0x04)

	)

61 
	#MII_RMII_SEL_BNumb
 ((
u8
)0x17)

	)

62 
	#MAPR_MII_RMII_SEL_BB
 (
PERIPH_BB_BASE
 + (
MAPR_OFFSET
 * 32+ (
MII_RMII_SEL_BNumb
 * 4))

	)

65 
	#EVCR_PORTPINCONFIG_MASK
 ((
ut16_t
)0xFF80)

	)

66 
	#LSB_MASK
 ((
ut16_t
)0xFFFF)

	)

67 
	#DBGAFR_POSITION_MASK
 ((
ut32_t
)0x000F0000)

	)

68 
	#DBGAFR_SWJCFG_MASK
 ((
ut32_t
)0xF0FFFFFF)

	)

69 
	#DBGAFR_LOCATION_MASK
 ((
ut32_t
)0x00200000)

	)

70 
	#DBGAFR_NUMBITS_MASK
 ((
ut32_t
)0x00100000)

	)

108 
	$GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
)

111 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

113 i(
GPIOx
 =
GPIOA
)

115 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOA
, 
ENABLE
);

116 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOA
, 
DISABLE
);

118 i(
GPIOx
 =
GPIOB
)

120 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOB
, 
ENABLE
);

121 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOB
, 
DISABLE
);

123 i(
GPIOx
 =
GPIOC
)

125 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOC
, 
ENABLE
);

126 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOC
, 
DISABLE
);

128 i(
GPIOx
 =
GPIOD
)

130 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOD
, 
ENABLE
);

131 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOD
, 
DISABLE
);

133 i(
GPIOx
 =
GPIOE
)

135 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOE
, 
ENABLE
);

136 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOE
, 
DISABLE
);

138 i(
GPIOx
 =
GPIOF
)

140 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOF
, 
ENABLE
);

141 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOF
, 
DISABLE
);

145 i(
GPIOx
 =
GPIOG
)

147 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOG
, 
ENABLE
);

148 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOG
, 
DISABLE
);

151 
	}
}

159 
	$GPIO_AFIODeIn
()

161 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_AFIO
, 
ENABLE
);

162 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_AFIO
, 
DISABLE
);

163 
	}
}

173 
	$GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
)

175 
ut32_t
 
cutmode
 = 0x00, 
cu
 = 0x00, 
ppos
 = 0x00, 
pos
 = 0x00;

176 
ut32_t
 
tmeg
 = 0x00, 
pmask
 = 0x00;

178 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

179 
	`as_m
(
	`IS_GPIO_MODE
(
GPIO_InSu
->
GPIO_Mode
));

180 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_InSu
->
GPIO_P
));

183 
cutmode
 = ((
ut32_t
)
GPIO_InSu
->
GPIO_Mode
) & ((uint32_t)0x0F);

184 i((((
ut32_t
)
GPIO_InSu
->
GPIO_Mode
) & ((uint32_t)0x10)) != 0x00)

187 
	`as_m
(
	`IS_GPIO_SPEED
(
GPIO_InSu
->
GPIO_Sed
));

189 
cutmode
 |(
ut32_t
)
GPIO_InSu
->
GPIO_Sed
;

193 i(((
ut32_t
)
GPIO_InSu
->
GPIO_P
 & ((uint32_t)0x00FF)) != 0x00)

195 
tmeg
 = 
GPIOx
->
CRL
;

196 
ppos
 = 0x00;inpos < 0x08;inpos++)

198 
pos
 = ((
ut32_t
)0x01<< 
ppos
;

200 
cu
 = (
GPIO_InSu
->
GPIO_P
& 
pos
;

201 i(
cu
 =
pos
)

203 
pos
 = 
ppos
 << 2;

205 
pmask
 = ((
ut32_t
)0x0F<< 
pos
;

206 
tmeg
 &~
pmask
;

208 
tmeg
 |(
cutmode
 << 
pos
);

210 i(
GPIO_InSu
->
GPIO_Mode
 =
GPIO_Mode_IPD
)

212 
GPIOx
->
BRR
 = (((
ut32_t
)0x01<< 
ppos
);

217 i(
GPIO_InSu
->
GPIO_Mode
 =
GPIO_Mode_IPU
)

219 
GPIOx
->
BSRR
 = (((
ut32_t
)0x01<< 
ppos
);

224 
GPIOx
->
CRL
 = 
tmeg
;

228 i(
GPIO_InSu
->
GPIO_P
 > 0x00FF)

230 
tmeg
 = 
GPIOx
->
CRH
;

231 
ppos
 = 0x00;inpos < 0x08;inpos++)

233 
pos
 = (((
ut32_t
)0x01<< (
ppos
 + 0x08));

235 
cu
 = ((
GPIO_InSu
->
GPIO_P
& 
pos
);

236 i(
cu
 =
pos
)

238 
pos
 = 
ppos
 << 2;

240 
pmask
 = ((
ut32_t
)0x0F<< 
pos
;

241 
tmeg
 &~
pmask
;

243 
tmeg
 |(
cutmode
 << 
pos
);

245 i(
GPIO_InSu
->
GPIO_Mode
 =
GPIO_Mode_IPD
)

247 
GPIOx
->
BRR
 = (((
ut32_t
)0x01<< (
ppos
 + 0x08));

250 i(
GPIO_InSu
->
GPIO_Mode
 =
GPIO_Mode_IPU
)

252 
GPIOx
->
BSRR
 = (((
ut32_t
)0x01<< (
ppos
 + 0x08));

256 
GPIOx
->
CRH
 = 
tmeg
;

258 
	}
}

266 
	$GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
)

269 
GPIO_InSu
->
GPIO_P
 = 
GPIO_P_A
;

270 
GPIO_InSu
->
GPIO_Sed
 = 
GPIO_Sed_2MHz
;

271 
GPIO_InSu
->
GPIO_Mode
 = 
GPIO_Mode_IN_FLOATING
;

272 
	}
}

281 
ut8_t
 
	$GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

283 
ut8_t
 
bus
 = 0x00;

286 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

287 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

289 i((
GPIOx
->
IDR
 & 
GPIO_P
!(
ut32_t
)
B_RESET
)

291 
bus
 = (
ut8_t
)
B_SET
;

295 
bus
 = (
ut8_t
)
B_RESET
;

297  
bus
;

298 
	}
}

305 
ut16_t
 
	$GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
)

308 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

310  ((
ut16_t
)
GPIOx
->
IDR
);

311 
	}
}

320 
ut8_t
 
	$GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

322 
ut8_t
 
bus
 = 0x00;

324 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

325 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

327 i((
GPIOx
->
ODR
 & 
GPIO_P
!(
ut32_t
)
B_RESET
)

329 
bus
 = (
ut8_t
)
B_SET
;

333 
bus
 = (
ut8_t
)
B_RESET
;

335  
bus
;

336 
	}
}

343 
ut16_t
 
	$GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
)

346 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

348  ((
ut16_t
)
GPIOx
->
ODR
);

349 
	}
}

358 
	$GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

361 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

362 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

364 
GPIOx
->
BSRR
 = 
GPIO_P
;

365 
	}
}

374 
	$GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

377 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

378 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

380 
GPIOx
->
BRR
 = 
GPIO_P
;

381 
	}
}

394 
	$GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
)

397 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

398 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

399 
	`as_m
(
	`IS_GPIO_BIT_ACTION
(
BV
));

401 i(
BV
 !
B_RESET
)

403 
GPIOx
->
BSRR
 = 
GPIO_P
;

407 
GPIOx
->
BRR
 = 
GPIO_P
;

409 
	}
}

417 
	$GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
)

420 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

422 
GPIOx
->
ODR
 = 
PtV
;

423 
	}
}

432 
	$GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

434 
ut32_t
 
tmp
 = 0x00010000;

437 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

438 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

440 
tmp
 |
GPIO_P
;

442 
GPIOx
->
LCKR
 = 
tmp
;

444 
GPIOx
->
LCKR
 = 
GPIO_P
;

446 
GPIOx
->
LCKR
 = 
tmp
;

448 
tmp
 = 
GPIOx
->
LCKR
;

450 
tmp
 = 
GPIOx
->
LCKR
;

451 
	}
}

462 
	$GPIO_EvtOuutCfig
(
ut8_t
 
GPIO_PtSour
, ut8_
GPIO_PSour
)

464 
ut32_t
 
tmeg
 = 0x00;

466 
	`as_m
(
	`IS_GPIO_EVENTOUT_PORT_SOURCE
(
GPIO_PtSour
));

467 
	`as_m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PSour
));

469 
tmeg
 = 
AFIO
->
EVCR
;

471 
tmeg
 &
EVCR_PORTPINCONFIG_MASK
;

472 
tmeg
 |(
ut32_t
)
GPIO_PtSour
 << 0x04;

473 
tmeg
 |
GPIO_PSour
;

474 
AFIO
->
EVCR
 = 
tmeg
;

475 
	}
}

483 
	$GPIO_EvtOuutCmd
(
FuniڮS
 
NewS
)

486 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

488 *(
__IO
 
ut32_t
 *
EVCR_EVOE_BB
 = (ut32_t)
NewS
;

489 
	}
}

549 
	$GPIO_PRemCfig
(
ut32_t
 
GPIO_Rem
, 
FuniڮS
 
NewS
)

551 
ut32_t
 
tmp
 = 0x00, 
tmp1
 = 0x00, 
tmeg
 = 0x00, 
tmpmask
 = 0x00;

554 
	`as_m
(
	`IS_GPIO_REMAP
(
GPIO_Rem
));

555 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

557 if((
GPIO_Rem
 & 0x80000000) == 0x80000000)

559 
tmeg
 = 
AFIO
->
MAPR2
;

563 
tmeg
 = 
AFIO
->
MAPR
;

566 
tmpmask
 = (
GPIO_Rem
 & 
DBGAFR_POSITION_MASK
) >> 0x10;

567 
tmp
 = 
GPIO_Rem
 & 
LSB_MASK
;

569 i((
GPIO_Rem
 & (
DBGAFR_LOCATION_MASK
 | 
DBGAFR_NUMBITS_MASK
)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))

571 
tmeg
 &
DBGAFR_SWJCFG_MASK
;

572 
AFIO
->
MAPR
 &
DBGAFR_SWJCFG_MASK
;

574 i((
GPIO_Rem
 & 
DBGAFR_NUMBITS_MASK
) == DBGAFR_NUMBITS_MASK)

576 
tmp1
 = ((
ut32_t
)0x03<< 
tmpmask
;

577 
tmeg
 &~
tmp1
;

578 
tmeg
 |~
DBGAFR_SWJCFG_MASK
;

582 
tmeg
 &~(
tmp
 << ((
GPIO_Rem
 >> 0x15)*0x10));

583 
tmeg
 |~
DBGAFR_SWJCFG_MASK
;

586 i(
NewS
 !
DISABLE
)

588 
tmeg
 |(
tmp
 << ((
GPIO_Rem
 >> 0x15)*0x10));

591 if((
GPIO_Rem
 & 0x80000000) == 0x80000000)

593 
AFIO
->
MAPR2
 = 
tmeg
;

597 
AFIO
->
MAPR
 = 
tmeg
;

599 
	}
}

609 
	$GPIO_EXTILeCfig
(
ut8_t
 
GPIO_PtSour
, ut8_
GPIO_PSour
)

611 
ut32_t
 
tmp
 = 0x00;

613 
	`as_m
(
	`IS_GPIO_EXTI_PORT_SOURCE
(
GPIO_PtSour
));

614 
	`as_m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PSour
));

616 
tmp
 = ((
ut32_t
)0x0F<< (0x04 * (
GPIO_PSour
 & (
ut8_t
)0x03));

617 
AFIO
->
EXTICR
[
GPIO_PSour
 >> 0x02] &~
tmp
;

618 
AFIO
->
EXTICR
[
GPIO_PSour
 >> 0x02] |(((
ut32_t
)
GPIO_PtSour
<< (0x04 * (GPIO_PSour & (
ut8_t
)0x03)));

619 
	}
}

630 
	$GPIO_ETH_MedICfig
(
ut32_t
 
GPIO_ETH_MedI
)

632 
	`as_m
(
	`IS_GPIO_ETH_MEDIA_INTERFACE
(
GPIO_ETH_MedI
));

635 *(
__IO
 
ut32_t
 *
MAPR_MII_RMII_SEL_BB
 = 
GPIO_ETH_MedI
;

636 
	}
}

	@stm32f10x_gpio.h

24 #ide
__STM32F10x_GPIO_H


25 
	#__STM32F10x_GPIO_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

46 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
(((PERIPH=
GPIOA
) || \

47 ((
PERIPH
=
GPIOB
) || \

48 ((
PERIPH
=
GPIOC
) || \

49 ((
PERIPH
=
GPIOD
) || \

50 ((
PERIPH
=
GPIOE
) || \

51 ((
PERIPH
=
GPIOF
) || \

52 ((
PERIPH
=
GPIOG
))

	)

60 
GPIO_Sed_10MHz
 = 1,

61 
GPIO_Sed_2MHz
,

62 
GPIO_Sed_50MHz


63 }
	tGPIOSed_TyDef
;

64 
	#IS_GPIO_SPEED
(
SPEED
(((SPEED=
GPIO_Sed_10MHz
|| ((SPEED=
GPIO_Sed_2MHz
) || \

65 ((
SPEED
=
GPIO_Sed_50MHz
))

	)

72 { 
GPIO_Mode_AIN
 = 0x0,

73 
GPIO_Mode_IN_FLOATING
 = 0x04,

74 
GPIO_Mode_IPD
 = 0x28,

75 
GPIO_Mode_IPU
 = 0x48,

76 
GPIO_Mode_Out_OD
 = 0x14,

77 
GPIO_Mode_Out_PP
 = 0x10,

78 
GPIO_Mode_AF_OD
 = 0x1C,

79 
GPIO_Mode_AF_PP
 = 0x18

80 }
	tGPIOMode_TyDef
;

82 
	#IS_GPIO_MODE
(
MODE
(((MODE=
GPIO_Mode_AIN
|| ((MODE=
GPIO_Mode_IN_FLOATING
) || \

83 ((
MODE
=
GPIO_Mode_IPD
|| ((MODE=
GPIO_Mode_IPU
) || \

84 ((
MODE
=
GPIO_Mode_Out_OD
|| ((MODE=
GPIO_Mode_Out_PP
) || \

85 ((
MODE
=
GPIO_Mode_AF_OD
|| ((MODE=
GPIO_Mode_AF_PP
))

	)

93 
ut16_t
 
GPIO_P
;

96 
GPIOSed_TyDef
 
GPIO_Sed
;

99 
GPIOMode_TyDef
 
GPIO_Mode
;

101 }
	tGPIO_InTyDef
;

109 { 
B_RESET
 = 0,

110 
B_SET


111 }
	tBAi
;

113 
	#IS_GPIO_BIT_ACTION
(
ACTION
(((ACTION=
B_RESET
|| ((ACTION=
B_SET
))

	)

127 
	#GPIO_P_0
 ((
ut16_t
)0x0001

	)

128 
	#GPIO_P_1
 ((
ut16_t
)0x0002

	)

129 
	#GPIO_P_2
 ((
ut16_t
)0x0004

	)

130 
	#GPIO_P_3
 ((
ut16_t
)0x0008

	)

131 
	#GPIO_P_4
 ((
ut16_t
)0x0010

	)

132 
	#GPIO_P_5
 ((
ut16_t
)0x0020

	)

133 
	#GPIO_P_6
 ((
ut16_t
)0x0040

	)

134 
	#GPIO_P_7
 ((
ut16_t
)0x0080

	)

135 
	#GPIO_P_8
 ((
ut16_t
)0x0100

	)

136 
	#GPIO_P_9
 ((
ut16_t
)0x0200

	)

137 
	#GPIO_P_10
 ((
ut16_t
)0x0400

	)

138 
	#GPIO_P_11
 ((
ut16_t
)0x0800

	)

139 
	#GPIO_P_12
 ((
ut16_t
)0x1000

	)

140 
	#GPIO_P_13
 ((
ut16_t
)0x2000

	)

141 
	#GPIO_P_14
 ((
ut16_t
)0x4000

	)

142 
	#GPIO_P_15
 ((
ut16_t
)0x8000

	)

143 
	#GPIO_P_A
 ((
ut16_t
)0xFFFF

	)

145 
	#IS_GPIO_PIN
(
PIN
((((PIN& (
ut16_t
)0x00=0x00&& ((PIN!(ut16_t)0x00))

	)

147 
	#IS_GET_GPIO_PIN
(
PIN
(((PIN=
GPIO_P_0
) || \

148 ((
PIN
=
GPIO_P_1
) || \

149 ((
PIN
=
GPIO_P_2
) || \

150 ((
PIN
=
GPIO_P_3
) || \

151 ((
PIN
=
GPIO_P_4
) || \

152 ((
PIN
=
GPIO_P_5
) || \

153 ((
PIN
=
GPIO_P_6
) || \

154 ((
PIN
=
GPIO_P_7
) || \

155 ((
PIN
=
GPIO_P_8
) || \

156 ((
PIN
=
GPIO_P_9
) || \

157 ((
PIN
=
GPIO_P_10
) || \

158 ((
PIN
=
GPIO_P_11
) || \

159 ((
PIN
=
GPIO_P_12
) || \

160 ((
PIN
=
GPIO_P_13
) || \

161 ((
PIN
=
GPIO_P_14
) || \

162 ((
PIN
=
GPIO_P_15
))

	)

172 
	#GPIO_Rem_SPI1
 ((
ut32_t
)0x00000001

	)

173 
	#GPIO_Rem_I2C1
 ((
ut32_t
)0x00000002

	)

174 
	#GPIO_Rem_USART1
 ((
ut32_t
)0x00000004

	)

175 
	#GPIO_Rem_USART2
 ((
ut32_t
)0x00000008

	)

176 
	#GPIO_PtlRem_USART3
 ((
ut32_t
)0x00140010

	)

177 
	#GPIO_FuRem_USART3
 ((
ut32_t
)0x00140030

	)

178 
	#GPIO_PtlRem_TIM1
 ((
ut32_t
)0x00160040

	)

179 
	#GPIO_FuRem_TIM1
 ((
ut32_t
)0x001600C0

	)

180 
	#GPIO_PtlRem1_TIM2
 ((
ut32_t
)0x00180100

	)

181 
	#GPIO_PtlRem2_TIM2
 ((
ut32_t
)0x00180200

	)

182 
	#GPIO_FuRem_TIM2
 ((
ut32_t
)0x00180300

	)

183 
	#GPIO_PtlRem_TIM3
 ((
ut32_t
)0x001A0800

	)

184 
	#GPIO_FuRem_TIM3
 ((
ut32_t
)0x001A0C00

	)

185 
	#GPIO_Rem_TIM4
 ((
ut32_t
)0x00001000

	)

186 
	#GPIO_Rem1_CAN1
 ((
ut32_t
)0x001D4000

	)

187 
	#GPIO_Rem2_CAN1
 ((
ut32_t
)0x001D6000

	)

188 
	#GPIO_Rem_PD01
 ((
ut32_t
)0x00008000

	)

189 
	#GPIO_Rem_TIM5CH4_LSI
 ((
ut32_t
)0x00200001

	)

190 
	#GPIO_Rem_ADC1_ETRGINJ
 ((
ut32_t
)0x00200002

	)

191 
	#GPIO_Rem_ADC1_ETRGREG
 ((
ut32_t
)0x00200004

	)

192 
	#GPIO_Rem_ADC2_ETRGINJ
 ((
ut32_t
)0x00200008

	)

193 
	#GPIO_Rem_ADC2_ETRGREG
 ((
ut32_t
)0x00200010

	)

194 
	#GPIO_Rem_ETH
 ((
ut32_t
)0x00200020

	)

195 
	#GPIO_Rem_CAN2
 ((
ut32_t
)0x00200040

	)

196 
	#GPIO_Rem_SWJ_NoJTRST
 ((
ut32_t
)0x00300100

	)

197 
	#GPIO_Rem_SWJ_JTAGDib
 ((
ut32_t
)0x00300200

	)

198 
	#GPIO_Rem_SWJ_Dib
 ((
ut32_t
)0x00300400

	)

199 
	#GPIO_Rem_SPI3
 ((
ut32_t
)0x00201100

	)

200 
	#GPIO_Rem_TIM2ITR1_PTP_SOF
 ((
ut32_t
)0x00202000

	)

203 
	#GPIO_Rem_PTP_PPS
 ((
ut32_t
)0x00204000

	)

205 
	#GPIO_Rem_TIM15
 ((
ut32_t
)0x80000001

	)

206 
	#GPIO_Rem_TIM16
 ((
ut32_t
)0x80000002

	)

207 
	#GPIO_Rem_TIM17
 ((
ut32_t
)0x80000004

	)

208 
	#GPIO_Rem_CEC
 ((
ut32_t
)0x80000008

	)

209 
	#GPIO_Rem_TIM1_DMA
 ((
ut32_t
)0x80000010

	)

211 
	#GPIO_Rem_TIM9
 ((
ut32_t
)0x80000020

	)

212 
	#GPIO_Rem_TIM10
 ((
ut32_t
)0x80000040

	)

213 
	#GPIO_Rem_TIM11
 ((
ut32_t
)0x80000080

	)

214 
	#GPIO_Rem_TIM13
 ((
ut32_t
)0x80000100

	)

215 
	#GPIO_Rem_TIM14
 ((
ut32_t
)0x80000200

	)

216 
	#GPIO_Rem_FSMC_NADV
 ((
ut32_t
)0x80000400

	)

218 
	#GPIO_Rem_TIM67_DAC_DMA
 ((
ut32_t
)0x80000800

	)

219 
	#GPIO_Rem_TIM12
 ((
ut32_t
)0x80001000

	)

220 
	#GPIO_Rem_MISC
 ((
ut32_t
)0x80002000

	)

223 
	#IS_GPIO_REMAP
(
REMAP
(((REMAP=
GPIO_Rem_SPI1
|| ((REMAP=
GPIO_Rem_I2C1
) || \

224 ((
REMAP
=
GPIO_Rem_USART1
|| ((REMAP=
GPIO_Rem_USART2
) || \

225 ((
REMAP
=
GPIO_PtlRem_USART3
|| ((REMAP=
GPIO_FuRem_USART3
) || \

226 ((
REMAP
=
GPIO_PtlRem_TIM1
|| ((REMAP=
GPIO_FuRem_TIM1
) || \

227 ((
REMAP
=
GPIO_PtlRem1_TIM2
|| ((REMAP=
GPIO_PtlRem2_TIM2
) || \

228 ((
REMAP
=
GPIO_FuRem_TIM2
|| ((REMAP=
GPIO_PtlRem_TIM3
) || \

229 ((
REMAP
=
GPIO_FuRem_TIM3
|| ((REMAP=
GPIO_Rem_TIM4
) || \

230 ((
REMAP
=
GPIO_Rem1_CAN1
|| ((REMAP=
GPIO_Rem2_CAN1
) || \

231 ((
REMAP
=
GPIO_Rem_PD01
|| ((REMAP=
GPIO_Rem_TIM5CH4_LSI
) || \

232 ((
REMAP
=
GPIO_Rem_ADC1_ETRGINJ
||((REMAP=
GPIO_Rem_ADC1_ETRGREG
) || \

233 ((
REMAP
=
GPIO_Rem_ADC2_ETRGINJ
||((REMAP=
GPIO_Rem_ADC2_ETRGREG
) || \

234 ((
REMAP
=
GPIO_Rem_ETH
||((REMAP=
GPIO_Rem_CAN2
) || \

235 ((
REMAP
=
GPIO_Rem_SWJ_NoJTRST
|| ((REMAP=
GPIO_Rem_SWJ_JTAGDib
) || \

236 ((
REMAP
=
GPIO_Rem_SWJ_Dib
)|| ((REMAP=
GPIO_Rem_SPI3
) || \

237 ((
REMAP
=
GPIO_Rem_TIM2ITR1_PTP_SOF
|| ((REMAP=
GPIO_Rem_PTP_PPS
) || \

238 ((
REMAP
=
GPIO_Rem_TIM15
|| ((REMAP=
GPIO_Rem_TIM16
) || \

239 ((
REMAP
=
GPIO_Rem_TIM17
|| ((REMAP=
GPIO_Rem_CEC
) || \

240 ((
REMAP
=
GPIO_Rem_TIM1_DMA
|| ((REMAP=
GPIO_Rem_TIM9
) || \

241 ((
REMAP
=
GPIO_Rem_TIM10
|| ((REMAP=
GPIO_Rem_TIM11
) || \

242 ((
REMAP
=
GPIO_Rem_TIM13
|| ((REMAP=
GPIO_Rem_TIM14
) || \

243 ((
REMAP
=
GPIO_Rem_FSMC_NADV
|| ((REMAP=
GPIO_Rem_TIM67_DAC_DMA
) || \

244 ((
REMAP
=
GPIO_Rem_TIM12
|| ((REMAP=
GPIO_Rem_MISC
))

	)

254 
	#GPIO_PtSourGPIOA
 ((
ut8_t
)0x00)

	)

255 
	#GPIO_PtSourGPIOB
 ((
ut8_t
)0x01)

	)

256 
	#GPIO_PtSourGPIOC
 ((
ut8_t
)0x02)

	)

257 
	#GPIO_PtSourGPIOD
 ((
ut8_t
)0x03)

	)

258 
	#GPIO_PtSourGPIOE
 ((
ut8_t
)0x04)

	)

259 
	#GPIO_PtSourGPIOF
 ((
ut8_t
)0x05)

	)

260 
	#GPIO_PtSourGPIOG
 ((
ut8_t
)0x06)

	)

261 
	#IS_GPIO_EVENTOUT_PORT_SOURCE
(
PORTSOURCE
(((PORTSOURCE=
GPIO_PtSourGPIOA
) || \

262 ((
PORTSOURCE
=
GPIO_PtSourGPIOB
) || \

263 ((
PORTSOURCE
=
GPIO_PtSourGPIOC
) || \

264 ((
PORTSOURCE
=
GPIO_PtSourGPIOD
) || \

265 ((
PORTSOURCE
=
GPIO_PtSourGPIOE
))

	)

267 
	#IS_GPIO_EXTI_PORT_SOURCE
(
PORTSOURCE
(((PORTSOURCE=
GPIO_PtSourGPIOA
) || \

268 ((
PORTSOURCE
=
GPIO_PtSourGPIOB
) || \

269 ((
PORTSOURCE
=
GPIO_PtSourGPIOC
) || \

270 ((
PORTSOURCE
=
GPIO_PtSourGPIOD
) || \

271 ((
PORTSOURCE
=
GPIO_PtSourGPIOE
) || \

272 ((
PORTSOURCE
=
GPIO_PtSourGPIOF
) || \

273 ((
PORTSOURCE
=
GPIO_PtSourGPIOG
))

	)

283 
	#GPIO_PSour0
 ((
ut8_t
)0x00)

	)

284 
	#GPIO_PSour1
 ((
ut8_t
)0x01)

	)

285 
	#GPIO_PSour2
 ((
ut8_t
)0x02)

	)

286 
	#GPIO_PSour3
 ((
ut8_t
)0x03)

	)

287 
	#GPIO_PSour4
 ((
ut8_t
)0x04)

	)

288 
	#GPIO_PSour5
 ((
ut8_t
)0x05)

	)

289 
	#GPIO_PSour6
 ((
ut8_t
)0x06)

	)

290 
	#GPIO_PSour7
 ((
ut8_t
)0x07)

	)

291 
	#GPIO_PSour8
 ((
ut8_t
)0x08)

	)

292 
	#GPIO_PSour9
 ((
ut8_t
)0x09)

	)

293 
	#GPIO_PSour10
 ((
ut8_t
)0x0A)

	)

294 
	#GPIO_PSour11
 ((
ut8_t
)0x0B)

	)

295 
	#GPIO_PSour12
 ((
ut8_t
)0x0C)

	)

296 
	#GPIO_PSour13
 ((
ut8_t
)0x0D)

	)

297 
	#GPIO_PSour14
 ((
ut8_t
)0x0E)

	)

298 
	#GPIO_PSour15
 ((
ut8_t
)0x0F)

	)

300 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
GPIO_PSour0
) || \

301 ((
PINSOURCE
=
GPIO_PSour1
) || \

302 ((
PINSOURCE
=
GPIO_PSour2
) || \

303 ((
PINSOURCE
=
GPIO_PSour3
) || \

304 ((
PINSOURCE
=
GPIO_PSour4
) || \

305 ((
PINSOURCE
=
GPIO_PSour5
) || \

306 ((
PINSOURCE
=
GPIO_PSour6
) || \

307 ((
PINSOURCE
=
GPIO_PSour7
) || \

308 ((
PINSOURCE
=
GPIO_PSour8
) || \

309 ((
PINSOURCE
=
GPIO_PSour9
) || \

310 ((
PINSOURCE
=
GPIO_PSour10
) || \

311 ((
PINSOURCE
=
GPIO_PSour11
) || \

312 ((
PINSOURCE
=
GPIO_PSour12
) || \

313 ((
PINSOURCE
=
GPIO_PSour13
) || \

314 ((
PINSOURCE
=
GPIO_PSour14
) || \

315 ((
PINSOURCE
=
GPIO_PSour15
))

	)

324 
	#GPIO_ETH_MedI_MII
 ((
u32
)0x00000000)

	)

325 
	#GPIO_ETH_MedI_RMII
 ((
u32
)0x00000001)

	)

327 
	#IS_GPIO_ETH_MEDIA_INTERFACE
(
INTERFACE
(((INTERFACE=
GPIO_ETH_MedI_MII
) || \

328 ((
INTERFACE
=
GPIO_ETH_MedI_RMII
))

	)

349 
GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
);

350 
GPIO_AFIODeIn
();

351 
GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
);

352 
GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
);

353 
ut8_t
 
GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

354 
ut16_t
 
GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
);

355 
ut8_t
 
GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

356 
ut16_t
 
GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
);

357 
GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

358 
GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

359 
GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
);

360 
GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
);

361 
GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

362 
GPIO_EvtOuutCfig
(
ut8_t
 
GPIO_PtSour
, ut8_
GPIO_PSour
);

363 
GPIO_EvtOuutCmd
(
FuniڮS
 
NewS
);

364 
GPIO_PRemCfig
(
ut32_t
 
GPIO_Rem
, 
FuniڮS
 
NewS
);

365 
GPIO_EXTILeCfig
(
ut8_t
 
GPIO_PtSour
, ut8_
GPIO_PSour
);

366 
GPIO_ETH_MedICfig
(
ut32_t
 
GPIO_ETH_MedI
);

368 #ifde
__lulus


	@stm32f10x_i2c.c

23 
	~"m32f10x_i2c.h
"

24 
	~"m32f10x_rcc.h
"

49 
	#CR1_PE_S
 ((
ut16_t
)0x0001)

	)

50 
	#CR1_PE_Ret
 ((
ut16_t
)0xFFFE)

	)

53 
	#CR1_START_S
 ((
ut16_t
)0x0100)

	)

54 
	#CR1_START_Ret
 ((
ut16_t
)0xFEFF)

	)

57 
	#CR1_STOP_S
 ((
ut16_t
)0x0200)

	)

58 
	#CR1_STOP_Ret
 ((
ut16_t
)0xFDFF)

	)

61 
	#CR1_ACK_S
 ((
ut16_t
)0x0400)

	)

62 
	#CR1_ACK_Ret
 ((
ut16_t
)0xFBFF)

	)

65 
	#CR1_ENGC_S
 ((
ut16_t
)0x0040)

	)

66 
	#CR1_ENGC_Ret
 ((
ut16_t
)0xFFBF)

	)

69 
	#CR1_SWRST_S
 ((
ut16_t
)0x8000)

	)

70 
	#CR1_SWRST_Ret
 ((
ut16_t
)0x7FFF)

	)

73 
	#CR1_PEC_S
 ((
ut16_t
)0x1000)

	)

74 
	#CR1_PEC_Ret
 ((
ut16_t
)0xEFFF)

	)

77 
	#CR1_ENPEC_S
 ((
ut16_t
)0x0020)

	)

78 
	#CR1_ENPEC_Ret
 ((
ut16_t
)0xFFDF)

	)

81 
	#CR1_ENARP_S
 ((
ut16_t
)0x0010)

	)

82 
	#CR1_ENARP_Ret
 ((
ut16_t
)0xFFEF)

	)

85 
	#CR1_NOSTRETCH_S
 ((
ut16_t
)0x0080)

	)

86 
	#CR1_NOSTRETCH_Ret
 ((
ut16_t
)0xFF7F)

	)

89 
	#CR1_CLEAR_Mask
 ((
ut16_t
)0xFBF5)

	)

92 
	#CR2_DMAEN_S
 ((
ut16_t
)0x0800)

	)

93 
	#CR2_DMAEN_Ret
 ((
ut16_t
)0xF7FF)

	)

96 
	#CR2_LAST_S
 ((
ut16_t
)0x1000)

	)

97 
	#CR2_LAST_Ret
 ((
ut16_t
)0xEFFF)

	)

100 
	#CR2_FREQ_Ret
 ((
ut16_t
)0xFFC0)

	)

103 
	#OAR1_ADD0_S
 ((
ut16_t
)0x0001)

	)

104 
	#OAR1_ADD0_Ret
 ((
ut16_t
)0xFFFE)

	)

107 
	#OAR2_ENDUAL_S
 ((
ut16_t
)0x0001)

	)

108 
	#OAR2_ENDUAL_Ret
 ((
ut16_t
)0xFFFE)

	)

111 
	#OAR2_ADD2_Ret
 ((
ut16_t
)0xFF01)

	)

114 
	#CCR_FS_S
 ((
ut16_t
)0x8000)

	)

117 
	#CCR_CCR_S
 ((
ut16_t
)0x0FFF)

	)

120 
	#FLAG_Mask
 ((
ut32_t
)0x00FFFFFF)

	)

123 
	#ITEN_Mask
 ((
ut32_t
)0x07000000)

	)

162 
	$I2C_DeIn
(
I2C_TyDef
* 
I2Cx
)

165 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

167 i(
I2Cx
 =
I2C1
)

170 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
ENABLE
);

172 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
DISABLE
);

177 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
ENABLE
);

179 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
DISABLE
);

181 
	}
}

191 
	$I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
)

193 
ut16_t
 
tmeg
 = 0, 
eqnge
 = 0;

194 
ut16_t
 
su
 = 0x04;

195 
ut32_t
 
pk1
 = 8000000;

196 
RCC_ClocksTyDef
 
rcc_ocks
;

198 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

199 
	`as_m
(
	`IS_I2C_CLOCK_SPEED
(
I2C_InSu
->
I2C_ClockSed
));

200 
	`as_m
(
	`IS_I2C_MODE
(
I2C_InSu
->
I2C_Mode
));

201 
	`as_m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_InSu
->
I2C_DutyCye
));

202 
	`as_m
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_InSu
->
I2C_OwnAddss1
));

203 
	`as_m
(
	`IS_I2C_ACK_STATE
(
I2C_InSu
->
I2C_Ack
));

204 
	`as_m
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_InSu
->
I2C_AcknowdgedAddss
));

208 
tmeg
 = 
I2Cx
->
CR2
;

210 
tmeg
 &
CR2_FREQ_Ret
;

212 
	`RCC_GClocksFq
(&
rcc_ocks
);

213 
pk1
 = 
rcc_ocks
.
PCLK1_Fqucy
;

215 
eqnge
 = (
ut16_t
)(
pk1
 / 1000000);

216 
tmeg
 |
eqnge
;

218 
I2Cx
->
CR2
 = 
tmeg
;

222 
I2Cx
->
CR1
 &
CR1_PE_Ret
;

225 
tmeg
 = 0;

228 i(
I2C_InSu
->
I2C_ClockSed
 <= 100000)

231 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 << 1));

233 i(
su
 < 0x04)

236 
su
 = 0x04;

239 
tmeg
 |
su
;

241 
I2Cx
->
TRISE
 = 
eqnge
 + 1;

246 i(
I2C_InSu
->
I2C_DutyCye
 =
I2C_DutyCye_2
)

249 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 * 3));

254 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 * 25));

256 
su
 |
I2C_DutyCye_16_9
;

260 i((
su
 & 
CCR_CCR_S
) == 0)

263 
su
 |(
ut16_t
)0x0001;

266 
tmeg
 |(
ut16_t
)(
su
 | 
CCR_FS_S
);

268 
I2Cx
->
TRISE
 = (
ut16_t
)(((
eqnge
 * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);

272 
I2Cx
->
CCR
 = 
tmeg
;

274 
I2Cx
->
CR1
 |
CR1_PE_S
;

278 
tmeg
 = 
I2Cx
->
CR1
;

280 
tmeg
 &
CR1_CLEAR_Mask
;

284 
tmeg
 |(
ut16_t
)((
ut32_t
)
I2C_InSu
->
I2C_Mode
 | I2C_InSu->
I2C_Ack
);

286 
I2Cx
->
CR1
 = 
tmeg
;

290 
I2Cx
->
OAR1
 = (
I2C_InSu
->
I2C_AcknowdgedAddss
 | I2C_InSu->
I2C_OwnAddss1
);

291 
	}
}

298 
	$I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
)

302 
I2C_InSu
->
I2C_ClockSed
 = 5000;

304 
I2C_InSu
->
I2C_Mode
 = 
I2C_Mode_I2C
;

306 
I2C_InSu
->
I2C_DutyCye
 = 
I2C_DutyCye_2
;

308 
I2C_InSu
->
I2C_OwnAddss1
 = 0;

310 
I2C_InSu
->
I2C_Ack
 = 
I2C_Ack_Dib
;

312 
I2C_InSu
->
I2C_AcknowdgedAddss
 = 
I2C_AcknowdgedAddss_7b
;

313 
	}
}

322 
	$I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

325 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

326 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

327 i(
NewS
 !
DISABLE
)

330 
I2Cx
->
CR1
 |
CR1_PE_S
;

335 
I2Cx
->
CR1
 &
CR1_PE_Ret
;

337 
	}
}

346 
	$I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

349 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

350 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

351 i(
NewS
 !
DISABLE
)

354 
I2Cx
->
CR2
 |
CR2_DMAEN_S
;

359 
I2Cx
->
CR2
 &
CR2_DMAEN_Ret
;

361 
	}
}

370 
	$I2C_DMALaTnsrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

373 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

374 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

375 i(
NewS
 !
DISABLE
)

378 
I2Cx
->
CR2
 |
CR2_LAST_S
;

383 
I2Cx
->
CR2
 &
CR2_LAST_Ret
;

385 
	}
}

394 
	$I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

397 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

398 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

399 i(
NewS
 !
DISABLE
)

402 
I2Cx
->
CR1
 |
CR1_START_S
;

407 
I2Cx
->
CR1
 &
CR1_START_Ret
;

409 
	}
}

418 
	$I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

421 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

422 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

423 i(
NewS
 !
DISABLE
)

426 
I2Cx
->
CR1
 |
CR1_STOP_S
;

431 
I2Cx
->
CR1
 &
CR1_STOP_Ret
;

433 
	}
}

442 
	$I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

445 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

446 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

447 i(
NewS
 !
DISABLE
)

450 
I2Cx
->
CR1
 |
CR1_ACK_S
;

455 
I2Cx
->
CR1
 &
CR1_ACK_Ret
;

457 
	}
}

465 
	$I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
)

467 
ut16_t
 
tmeg
 = 0;

470 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

473 
tmeg
 = 
I2Cx
->
OAR2
;

476 
tmeg
 &
OAR2_ADD2_Ret
;

479 
tmeg
 |(
ut16_t
)((ut16_t)
Addss
 & (uint16_t)0x00FE);

482 
I2Cx
->
OAR2
 = 
tmeg
;

483 
	}
}

492 
	$I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

495 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

496 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

497 i(
NewS
 !
DISABLE
)

500 
I2Cx
->
OAR2
 |
OAR2_ENDUAL_S
;

505 
I2Cx
->
OAR2
 &
OAR2_ENDUAL_Ret
;

507 
	}
}

516 
	$I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

519 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

520 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

521 i(
NewS
 !
DISABLE
)

524 
I2Cx
->
CR1
 |
CR1_ENGC_S
;

529 
I2Cx
->
CR1
 &
CR1_ENGC_Ret
;

531 
	}
}

545 
	$I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_IT
, 
FuniڮS
 
NewS
)

548 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

549 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

550 
	`as_m
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

552 i(
NewS
 !
DISABLE
)

555 
I2Cx
->
CR2
 |
I2C_IT
;

560 
I2Cx
->
CR2
 &(
ut16_t
)~
I2C_IT
;

562 
	}
}

570 
	$I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
)

573 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

575 
I2Cx
->
DR
 = 
Da
;

576 
	}
}

583 
ut8_t
 
	$I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
)

586 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

588  (
ut8_t
)
I2Cx
->
DR
;

589 
	}
}

601 
	$I2C_Sd7bAddss
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
, ut8_
I2C_Dei
)

604 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

605 
	`as_m
(
	`IS_I2C_DIRECTION
(
I2C_Dei
));

607 i(
I2C_Dei
 !
I2C_Dei_Tnsmr
)

610 
Addss
 |
OAR1_ADD0_S
;

615 
Addss
 &
OAR1_ADD0_Ret
;

618 
I2Cx
->
DR
 = 
Addss
;

619 
	}
}

636 
ut16_t
 
	$I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
)

638 
__IO
 
ut32_t
 
tmp
 = 0;

641 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

642 
	`as_m
(
	`IS_I2C_REGISTER
(
I2C_Regi
));

644 
tmp
 = (
ut32_t

I2Cx
;

645 
tmp
 +
I2C_Regi
;

648  (*(
__IO
 
ut16_t
 *
tmp
);

649 
	}
}

658 
	$I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

661 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

662 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

663 i(
NewS
 !
DISABLE
)

666 
I2Cx
->
CR1
 |
CR1_SWRST_S
;

671 
I2Cx
->
CR1
 &
CR1_SWRST_Ret
;

673 
	}
}

696 
	$I2C_NACKPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_NACKPosi
)

699 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

700 
	`as_m
(
	`IS_I2C_NACK_POSITION
(
I2C_NACKPosi
));

703 i(
I2C_NACKPosi
 =
I2C_NACKPosi_Next
)

706 
I2Cx
->
CR1
 |
I2C_NACKPosi_Next
;

711 
I2Cx
->
CR1
 &
I2C_NACKPosi_Cut
;

713 
	}
}

724 
	$I2C_SMBusA˹Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_SMBusA˹
)

727 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

728 
	`as_m
(
	`IS_I2C_SMBUS_ALERT
(
I2C_SMBusA˹
));

729 i(
I2C_SMBusA˹
 =
I2C_SMBusA˹_Low
)

732 
I2Cx
->
CR1
 |
I2C_SMBusA˹_Low
;

737 
I2Cx
->
CR1
 &
I2C_SMBusA˹_High
;

739 
	}
}

748 
	$I2C_TnsmPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

751 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

752 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

753 i(
NewS
 !
DISABLE
)

756 
I2Cx
->
CR1
 |
CR1_PEC_S
;

761 
I2Cx
->
CR1
 &
CR1_PEC_Ret
;

763 
	}
}

779 
	$I2C_PECPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_PECPosi
)

782 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

783 
	`as_m
(
	`IS_I2C_PEC_POSITION
(
I2C_PECPosi
));

784 i(
I2C_PECPosi
 =
I2C_PECPosi_Next
)

787 
I2Cx
->
CR1
 |
I2C_PECPosi_Next
;

792 
I2Cx
->
CR1
 &
I2C_PECPosi_Cut
;

794 
	}
}

803 
	$I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

806 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

807 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

808 i(
NewS
 !
DISABLE
)

811 
I2Cx
->
CR1
 |
CR1_ENPEC_S
;

816 
I2Cx
->
CR1
 &
CR1_ENPEC_Ret
;

818 
	}
}

825 
ut8_t
 
	$I2C_GPEC
(
I2C_TyDef
* 
I2Cx
)

828 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

830  ((
I2Cx
->
SR2
) >> 8);

831 
	}
}

840 
	$I2C_ARPCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

843 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

844 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

845 i(
NewS
 !
DISABLE
)

848 
I2Cx
->
CR1
 |
CR1_ENARP_S
;

853 
I2Cx
->
CR1
 &
CR1_ENARP_Ret
;

855 
	}
}

864 
	$I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

867 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

868 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

869 i(
NewS
 =
DISABLE
)

872 
I2Cx
->
CR1
 |
CR1_NOSTRETCH_S
;

877 
I2Cx
->
CR1
 &
CR1_NOSTRETCH_Ret
;

879 
	}
}

890 
	$I2C_FaModeDutyCyeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DutyCye
)

893 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

894 
	`as_m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_DutyCye
));

895 i(
I2C_DutyCye
 !
I2C_DutyCye_16_9
)

898 
I2Cx
->
CCR
 &
I2C_DutyCye_2
;

903 
I2Cx
->
CCR
 |
I2C_DutyCye_16_9
;

905 
	}
}

1030 
EStus
 
	$I2C_CheckEvt
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_EVENT
)

1032 
ut32_t
 
ϡevt
 = 0;

1033 
ut32_t
 
ag1
 = 0, 
ag2
 = 0;

1034 
EStus
 
us
 = 
ERROR
;

1037 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1038 
	`as_m
(
	`IS_I2C_EVENT
(
I2C_EVENT
));

1041 
ag1
 = 
I2Cx
->
SR1
;

1042 
ag2
 = 
I2Cx
->
SR2
;

1043 
ag2
 = flag2 << 16;

1046 
ϡevt
 = (
ag1
 | 
ag2
& 
FLAG_Mask
;

1049 i((
ϡevt
 & 
I2C_EVENT
) == I2C_EVENT)

1052 
us
 = 
SUCCESS
;

1057 
us
 = 
ERROR
;

1060  
us
;

1061 
	}
}

1078 
ut32_t
 
	$I2C_GLaEvt
(
I2C_TyDef
* 
I2Cx
)

1080 
ut32_t
 
ϡevt
 = 0;

1081 
ut32_t
 
ag1
 = 0, 
ag2
 = 0;

1084 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1087 
ag1
 = 
I2Cx
->
SR1
;

1088 
ag2
 = 
I2Cx
->
SR2
;

1089 
ag2
 = flag2 << 16;

1092 
ϡevt
 = (
ag1
 | 
ag2
& 
FLAG_Mask
;

1095  
ϡevt
;

1096 
	}
}

1133 
FgStus
 
	$I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1135 
FgStus
 
bus
 = 
RESET
;

1136 
__IO
 
ut32_t
 
i2eg
 = 0, 
i2cxba
 = 0;

1139 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1140 
	`as_m
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

1143 
i2cxba
 = (
ut32_t
)
I2Cx
;

1146 
i2eg
 = 
I2C_FLAG
 >> 28;

1149 
I2C_FLAG
 &
FLAG_Mask
;

1151 if(
i2eg
 != 0)

1154 
i2cxba
 += 0x14;

1159 
I2C_FLAG
 = (
ut32_t
)(I2C_FLAG >> 16);

1161 
i2cxba
 += 0x18;

1164 if(((*(
__IO
 
ut32_t
 *)
i2cxba
& 
I2C_FLAG
!(ut32_t)
RESET
)

1167 
bus
 = 
SET
;

1172 
bus
 = 
RESET
;

1176  
bus
;

1177 
	}
}

1212 
	$I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1214 
ut32_t
 
agpos
 = 0;

1216 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1217 
	`as_m
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1219 
agpos
 = 
I2C_FLAG
 & 
FLAG_Mask
;

1221 
I2Cx
->
SR1
 = (
ut16_t
)~
agpos
;

1222 
	}
}

1246 
ITStus
 
	$I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1248 
ITStus
 
bus
 = 
RESET
;

1249 
ut32_t
 
abˡus
 = 0;

1252 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1253 
	`as_m
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1256 
abˡus
 = (
ut32_t
)(((
I2C_IT
 & 
ITEN_Mask
>> 16& (
I2Cx
->
CR2
)) ;

1259 
I2C_IT
 &
FLAG_Mask
;

1262 i(((
I2Cx
->
SR1
 & 
I2C_IT
!(
ut32_t
)
RESET
&& 
abˡus
)

1265 
bus
 = 
SET
;

1270 
bus
 = 
RESET
;

1273  
bus
;

1274 
	}
}

1307 
	$I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1309 
ut32_t
 
agpos
 = 0;

1311 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1312 
	`as_m
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1314 
agpos
 = 
I2C_IT
 & 
FLAG_Mask
;

1316 
I2Cx
->
SR1
 = (
ut16_t
)~
agpos
;

1317 
	}
}

	@stm32f10x_i2c.h

24 #ide
__STM32F10x_I2C_H


25 
	#__STM32F10x_I2C_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

52 
ut32_t
 
I2C_ClockSed
;

55 
ut16_t
 
I2C_Mode
;

58 
ut16_t
 
I2C_DutyCye
;

61 
ut16_t
 
I2C_OwnAddss1
;

64 
ut16_t
 
I2C_Ack
;

67 
ut16_t
 
I2C_AcknowdgedAddss
;

69 }
	tI2C_InTyDef
;

80 
	#IS_I2C_ALL_PERIPH
(
PERIPH
(((PERIPH=
I2C1
) || \

81 ((
PERIPH
=
I2C2
))

	)

86 
	#I2C_Mode_I2C
 ((
ut16_t
)0x0000)

	)

87 
	#I2C_Mode_SMBusDevi
 ((
ut16_t
)0x0002)

	)

88 
	#I2C_Mode_SMBusHo
 ((
ut16_t
)0x000A)

	)

89 
	#IS_I2C_MODE
(
MODE
(((MODE=
I2C_Mode_I2C
) || \

90 ((
MODE
=
I2C_Mode_SMBusDevi
) || \

91 ((
MODE
=
I2C_Mode_SMBusHo
))

	)

100 
	#I2C_DutyCye_16_9
 ((
ut16_t
)0x4000

	)

101 
	#I2C_DutyCye_2
 ((
ut16_t
)0xBFFF

	)

102 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
(((CYCLE=
I2C_DutyCye_16_9
) || \

103 ((
CYCLE
=
I2C_DutyCye_2
))

	)

112 
	#I2C_Ack_Eb
 ((
ut16_t
)0x0400)

	)

113 
	#I2C_Ack_Dib
 ((
ut16_t
)0x0000)

	)

114 
	#IS_I2C_ACK_STATE
(
STATE
(((STATE=
I2C_Ack_Eb
) || \

115 ((
STATE
=
I2C_Ack_Dib
))

	)

124 
	#I2C_Dei_Tnsmr
 ((
ut8_t
)0x00)

	)

125 
	#I2C_Dei_Reiv
 ((
ut8_t
)0x01)

	)

126 
	#IS_I2C_DIRECTION
(
DIRECTION
(((DIRECTION=
I2C_Dei_Tnsmr
) || \

127 ((
DIRECTION
=
I2C_Dei_Reiv
))

	)

136 
	#I2C_AcknowdgedAddss_7b
 ((
ut16_t
)0x4000)

	)

137 
	#I2C_AcknowdgedAddss_10b
 ((
ut16_t
)0xC000)

	)

138 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
(((ADDRESS=
I2C_AcknowdgedAddss_7b
) || \

139 ((
ADDRESS
=
I2C_AcknowdgedAddss_10b
))

	)

148 
	#I2C_Regi_CR1
 ((
ut8_t
)0x00)

	)

149 
	#I2C_Regi_CR2
 ((
ut8_t
)0x04)

	)

150 
	#I2C_Regi_OAR1
 ((
ut8_t
)0x08)

	)

151 
	#I2C_Regi_OAR2
 ((
ut8_t
)0x0C)

	)

152 
	#I2C_Regi_DR
 ((
ut8_t
)0x10)

	)

153 
	#I2C_Regi_SR1
 ((
ut8_t
)0x14)

	)

154 
	#I2C_Regi_SR2
 ((
ut8_t
)0x18)

	)

155 
	#I2C_Regi_CCR
 ((
ut8_t
)0x1C)

	)

156 
	#I2C_Regi_TRISE
 ((
ut8_t
)0x20)

	)

157 
	#IS_I2C_REGISTER
(
REGISTER
(((REGISTER=
I2C_Regi_CR1
) || \

158 ((
REGISTER
=
I2C_Regi_CR2
) || \

159 ((
REGISTER
=
I2C_Regi_OAR1
) || \

160 ((
REGISTER
=
I2C_Regi_OAR2
) || \

161 ((
REGISTER
=
I2C_Regi_DR
) || \

162 ((
REGISTER
=
I2C_Regi_SR1
) || \

163 ((
REGISTER
=
I2C_Regi_SR2
) || \

164 ((
REGISTER
=
I2C_Regi_CCR
) || \

165 ((
REGISTER
=
I2C_Regi_TRISE
))

	)

174 
	#I2C_SMBusA˹_Low
 ((
ut16_t
)0x2000)

	)

175 
	#I2C_SMBusA˹_High
 ((
ut16_t
)0xDFFF)

	)

176 
	#IS_I2C_SMBUS_ALERT
(
ALERT
(((ALERT=
I2C_SMBusA˹_Low
) || \

177 ((
ALERT
=
I2C_SMBusA˹_High
))

	)

186 
	#I2C_PECPosi_Next
 ((
ut16_t
)0x0800)

	)

187 
	#I2C_PECPosi_Cut
 ((
ut16_t
)0xF7FF)

	)

188 
	#IS_I2C_PEC_POSITION
(
POSITION
(((POSITION=
I2C_PECPosi_Next
) || \

189 ((
POSITION
=
I2C_PECPosi_Cut
))

	)

198 
	#I2C_NACKPosi_Next
 ((
ut16_t
)0x0800)

	)

199 
	#I2C_NACKPosi_Cut
 ((
ut16_t
)0xF7FF)

	)

200 
	#IS_I2C_NACK_POSITION
(
POSITION
(((POSITION=
I2C_NACKPosi_Next
) || \

201 ((
POSITION
=
I2C_NACKPosi_Cut
))

	)

210 
	#I2C_IT_BUF
 ((
ut16_t
)0x0400)

	)

211 
	#I2C_IT_EVT
 ((
ut16_t
)0x0200)

	)

212 
	#I2C_IT_ERR
 ((
ut16_t
)0x0100)

	)

213 
	#IS_I2C_CONFIG_IT
(
IT
((((IT& (
ut16_t
)0xF8FF=0x00&& ((IT!0x00))

	)

222 
	#I2C_IT_SMBALERT
 ((
ut32_t
)0x01008000)

	)

223 
	#I2C_IT_TIMEOUT
 ((
ut32_t
)0x01004000)

	)

224 
	#I2C_IT_PECERR
 ((
ut32_t
)0x01001000)

	)

225 
	#I2C_IT_OVR
 ((
ut32_t
)0x01000800)

	)

226 
	#I2C_IT_AF
 ((
ut32_t
)0x01000400)

	)

227 
	#I2C_IT_ARLO
 ((
ut32_t
)0x01000200)

	)

228 
	#I2C_IT_BERR
 ((
ut32_t
)0x01000100)

	)

229 
	#I2C_IT_TXE
 ((
ut32_t
)0x06000080)

	)

230 
	#I2C_IT_RXNE
 ((
ut32_t
)0x06000040)

	)

231 
	#I2C_IT_STOPF
 ((
ut32_t
)0x02000010)

	)

232 
	#I2C_IT_ADD10
 ((
ut32_t
)0x02000008)

	)

233 
	#I2C_IT_BTF
 ((
ut32_t
)0x02000004)

	)

234 
	#I2C_IT_ADDR
 ((
ut32_t
)0x02000002)

	)

235 
	#I2C_IT_SB
 ((
ut32_t
)0x02000001)

	)

237 
	#IS_I2C_CLEAR_IT
(
IT
((((IT& (
ut16_t
)0x20FF=0x00&& ((IT!(ut16_t)0x00))

	)

239 
	#IS_I2C_GET_IT
(
IT
(((IT=
I2C_IT_SMBALERT
|| ((IT=
I2C_IT_TIMEOUT
) || \

240 ((
IT
=
I2C_IT_PECERR
|| ((IT=
I2C_IT_OVR
) || \

241 ((
IT
=
I2C_IT_AF
|| ((IT=
I2C_IT_ARLO
) || \

242 ((
IT
=
I2C_IT_BERR
|| ((IT=
I2C_IT_TXE
) || \

243 ((
IT
=
I2C_IT_RXNE
|| ((IT=
I2C_IT_STOPF
) || \

244 ((
IT
=
I2C_IT_ADD10
|| ((IT=
I2C_IT_BTF
) || \

245 ((
IT
=
I2C_IT_ADDR
|| ((IT=
I2C_IT_SB
))

	)

258 
	#I2C_FLAG_DUALF
 ((
ut32_t
)0x00800000)

	)

259 
	#I2C_FLAG_SMBHOST
 ((
ut32_t
)0x00400000)

	)

260 
	#I2C_FLAG_SMBDEFAULT
 ((
ut32_t
)0x00200000)

	)

261 
	#I2C_FLAG_GENCALL
 ((
ut32_t
)0x00100000)

	)

262 
	#I2C_FLAG_TRA
 ((
ut32_t
)0x00040000)

	)

263 
	#I2C_FLAG_BUSY
 ((
ut32_t
)0x00020000)

	)

264 
	#I2C_FLAG_MSL
 ((
ut32_t
)0x00010000)

	)

270 
	#I2C_FLAG_SMBALERT
 ((
ut32_t
)0x10008000)

	)

271 
	#I2C_FLAG_TIMEOUT
 ((
ut32_t
)0x10004000)

	)

272 
	#I2C_FLAG_PECERR
 ((
ut32_t
)0x10001000)

	)

273 
	#I2C_FLAG_OVR
 ((
ut32_t
)0x10000800)

	)

274 
	#I2C_FLAG_AF
 ((
ut32_t
)0x10000400)

	)

275 
	#I2C_FLAG_ARLO
 ((
ut32_t
)0x10000200)

	)

276 
	#I2C_FLAG_BERR
 ((
ut32_t
)0x10000100)

	)

277 
	#I2C_FLAG_TXE
 ((
ut32_t
)0x10000080)

	)

278 
	#I2C_FLAG_RXNE
 ((
ut32_t
)0x10000040)

	)

279 
	#I2C_FLAG_STOPF
 ((
ut32_t
)0x10000010)

	)

280 
	#I2C_FLAG_ADD10
 ((
ut32_t
)0x10000008)

	)

281 
	#I2C_FLAG_BTF
 ((
ut32_t
)0x10000004)

	)

282 
	#I2C_FLAG_ADDR
 ((
ut32_t
)0x10000002)

	)

283 
	#I2C_FLAG_SB
 ((
ut32_t
)0x10000001)

	)

285 
	#IS_I2C_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0x20FF=0x00&& ((FLAG!(ut16_t)0x00))

	)

287 
	#IS_I2C_GET_FLAG
(
FLAG
(((FLAG=
I2C_FLAG_DUALF
|| ((FLAG=
I2C_FLAG_SMBHOST
) || \

288 ((
FLAG
=
I2C_FLAG_SMBDEFAULT
|| ((FLAG=
I2C_FLAG_GENCALL
) || \

289 ((
FLAG
=
I2C_FLAG_TRA
|| ((FLAG=
I2C_FLAG_BUSY
) || \

290 ((
FLAG
=
I2C_FLAG_MSL
|| ((FLAG=
I2C_FLAG_SMBALERT
) || \

291 ((
FLAG
=
I2C_FLAG_TIMEOUT
|| ((FLAG=
I2C_FLAG_PECERR
) || \

292 ((
FLAG
=
I2C_FLAG_OVR
|| ((FLAG=
I2C_FLAG_AF
) || \

293 ((
FLAG
=
I2C_FLAG_ARLO
|| ((FLAG=
I2C_FLAG_BERR
) || \

294 ((
FLAG
=
I2C_FLAG_TXE
|| ((FLAG=
I2C_FLAG_RXNE
) || \

295 ((
FLAG
=
I2C_FLAG_STOPF
|| ((FLAG=
I2C_FLAG_ADD10
) || \

296 ((
FLAG
=
I2C_FLAG_BTF
|| ((FLAG=
I2C_FLAG_ADDR
) || \

297 ((
FLAG
=
I2C_FLAG_SB
))

	)

319 
	#I2C_EVENT_MASTER_MODE_SELECT
 ((
ut32_t
)0x00030001

	)

347 
	#I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
 ((
ut32_t
)0x00070082

	)

348 
	#I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
 ((
ut32_t
)0x00030002

	)

350 
	#I2C_EVENT_MASTER_MODE_ADDRESS10
 ((
ut32_t
)0x00030008

	)

383 
	#I2C_EVENT_MASTER_BYTE_RECEIVED
 ((
ut32_t
)0x00030040

	)

387 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTING
 ((
ut32_t
)0x00070080

	)

389 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTED
 ((
ut32_t
)0x00070084

	)

424 
	#I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
 ((
ut32_t
)0x00020002

	)

425 
	#I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
 ((
ut32_t
)0x00060082

	)

428 
	#I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
 ((
ut32_t
)0x00820000

	)

429 
	#I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
 ((
ut32_t
)0x00860080

	)

432 
	#I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
 ((
ut32_t
)0x00120000

	)

463 
	#I2C_EVENT_SLAVE_BYTE_RECEIVED
 ((
ut32_t
)0x00020040

	)

465 
	#I2C_EVENT_SLAVE_STOP_DETECTED
 ((
ut32_t
)0x00000010

	)

469 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 ((
ut32_t
)0x00060084

	)

470 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTING
 ((
ut32_t
)0x00060080

	)

472 
	#I2C_EVENT_SLAVE_ACK_FAILURE
 ((
ut32_t
)0x00000400

	)

476 
	#IS_I2C_EVENT
(
EVENT
(((EVENT=
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
) || \

477 ((
EVENT
=
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
) || \

478 ((
EVENT
=
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
) || \

479 ((
EVENT
=
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
) || \

480 ((
EVENT
=
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
) || \

481 ((
EVENT
=
I2C_EVENT_SLAVE_BYTE_RECEIVED
) || \

482 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_DUALF
)) || \

483 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_GENCALL
)) || \

484 ((
EVENT
=
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
) || \

485 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_DUALF
)) || \

486 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_GENCALL
)) || \

487 ((
EVENT
=
I2C_EVENT_SLAVE_STOP_DETECTED
) || \

488 ((
EVENT
=
I2C_EVENT_MASTER_MODE_SELECT
) || \

489 ((
EVENT
=
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
) || \

490 ((
EVENT
=
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
) || \

491 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_RECEIVED
) || \

492 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_TRANSMITTED
) || \

493 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_TRANSMITTING
) || \

494 ((
EVENT
=
I2C_EVENT_MASTER_MODE_ADDRESS10
) || \

495 ((
EVENT
=
I2C_EVENT_SLAVE_ACK_FAILURE
))

	)

504 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
((ADDRESS1<0x3FF)

	)

513 
	#IS_I2C_CLOCK_SPEED
(
SPEED
(((SPEED>0x1&& ((SPEED<400000))

	)

534 
I2C_DeIn
(
I2C_TyDef
* 
I2Cx
);

535 
I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
);

536 
I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
);

537 
I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

538 
I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

539 
I2C_DMALaTnsrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

540 
I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

541 
I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

542 
I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

543 
I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
);

544 
I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

545 
I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

546 
I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_IT
, 
FuniڮS
 
NewS
);

547 
I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
);

548 
ut8_t
 
I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
);

549 
I2C_Sd7bAddss
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
, ut8_
I2C_Dei
);

550 
ut16_t
 
I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
);

551 
I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

552 
I2C_NACKPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_NACKPosi
);

553 
I2C_SMBusA˹Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_SMBusA˹
);

554 
I2C_TnsmPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

555 
I2C_PECPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_PECPosi
);

556 
I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

557 
ut8_t
 
I2C_GPEC
(
I2C_TyDef
* 
I2Cx
);

558 
I2C_ARPCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

559 
I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

560 
I2C_FaModeDutyCyeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DutyCye
);

645 
EStus
 
I2C_CheckEvt
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_EVENT
);

651 
ut32_t
 
I2C_GLaEvt
(
I2C_TyDef
* 
I2Cx
);

657 
FgStus
 
I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

663 
I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

664 
ITStus
 
I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

665 
I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

667 #ifde
__lulus


	@stm32f10x_iwdg.c

23 
	~"m32f10x_iwdg.h
"

49 
	#KR_KEY_Rd
 ((
ut16_t
)0xAAAA)

	)

50 
	#KR_KEY_Eb
 ((
ut16_t
)0xCCCC)

	)

92 
	$IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
)

95 
	`as_m
(
	`IS_IWDG_WRITE_ACCESS
(
IWDG_WreAcss
));

96 
IWDG
->
KR
 = 
IWDG_WreAcss
;

97 
	}
}

112 
	$IWDG_SPsr
(
ut8_t
 
IWDG_Psr
)

115 
	`as_m
(
	`IS_IWDG_PRESCALER
(
IWDG_Psr
));

116 
IWDG
->
PR
 = 
IWDG_Psr
;

117 
	}
}

125 
	$IWDG_SRd
(
ut16_t
 
Rd
)

128 
	`as_m
(
	`IS_IWDG_RELOAD
(
Rd
));

129 
IWDG
->
RLR
 = 
Rd
;

130 
	}
}

138 
	$IWDG_RdCou
()

140 
IWDG
->
KR
 = 
KR_KEY_Rd
;

141 
	}
}

148 
	$IWDG_Eb
()

150 
IWDG
->
KR
 = 
KR_KEY_Eb
;

151 
	}
}

161 
FgStus
 
	$IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
)

163 
FgStus
 
bus
 = 
RESET
;

165 
	`as_m
(
	`IS_IWDG_FLAG
(
IWDG_FLAG
));

166 i((
IWDG
->
SR
 & 
IWDG_FLAG
!(
ut32_t
)
RESET
)

168 
bus
 = 
SET
;

172 
bus
 = 
RESET
;

175  
bus
;

176 
	}
}

	@stm32f10x_iwdg.h

24 #ide
__STM32F10x_IWDG_H


25 
	#__STM32F10x_IWDG_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

58 
	#IWDG_WreAcss_Eb
 ((
ut16_t
)0x5555)

	)

59 
	#IWDG_WreAcss_Dib
 ((
ut16_t
)0x0000)

	)

60 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
(((ACCESS=
IWDG_WreAcss_Eb
) || \

61 ((
ACCESS
=
IWDG_WreAcss_Dib
))

	)

70 
	#IWDG_Psr_4
 ((
ut8_t
)0x00)

	)

71 
	#IWDG_Psr_8
 ((
ut8_t
)0x01)

	)

72 
	#IWDG_Psr_16
 ((
ut8_t
)0x02)

	)

73 
	#IWDG_Psr_32
 ((
ut8_t
)0x03)

	)

74 
	#IWDG_Psr_64
 ((
ut8_t
)0x04)

	)

75 
	#IWDG_Psr_128
 ((
ut8_t
)0x05)

	)

76 
	#IWDG_Psr_256
 ((
ut8_t
)0x06)

	)

77 
	#IS_IWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
IWDG_Psr_4
) || \

78 ((
PRESCALER
=
IWDG_Psr_8
) || \

79 ((
PRESCALER
=
IWDG_Psr_16
) || \

80 ((
PRESCALER
=
IWDG_Psr_32
) || \

81 ((
PRESCALER
=
IWDG_Psr_64
) || \

82 ((
PRESCALER
=
IWDG_Psr_128
)|| \

83 ((
PRESCALER
=
IWDG_Psr_256
))

	)

92 
	#IWDG_FLAG_PVU
 ((
ut16_t
)0x0001)

	)

93 
	#IWDG_FLAG_RVU
 ((
ut16_t
)0x0002)

	)

94 
	#IS_IWDG_FLAG
(
FLAG
(((FLAG=
IWDG_FLAG_PVU
|| ((FLAG=
IWDG_FLAG_RVU
))

	)

95 
	#IS_IWDG_RELOAD
(
RELOAD
((RELOAD<0xFFF)

	)

116 
IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
);

117 
IWDG_SPsr
(
ut8_t
 
IWDG_Psr
);

118 
IWDG_SRd
(
ut16_t
 
Rd
);

119 
IWDG_RdCou
();

120 
IWDG_Eb
();

121 
FgStus
 
IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
);

123 #ifde
__lulus


	@stm32f10x_pwr.c

23 
	~"m32f10x_pwr.h
"

24 
	~"m32f10x_rcc.h
"

48 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

53 
	#CR_OFFSET
 (
PWR_OFFSET
 + 0x00)

	)

54 
	#DBP_BNumb
 0x08

	)

55 
	#CR_DBP_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
DBP_BNumb
 * 4))

	)

58 
	#PVDE_BNumb
 0x04

	)

59 
	#CR_PVDE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PVDE_BNumb
 * 4))

	)

64 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

65 
	#EWUP_BNumb
 0x08

	)

66 
	#CSR_EWUP_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
EWUP_BNumb
 * 4))

	)

71 
	#CR_DS_MASK
 ((
ut32_t
)0xFFFFFFFC)

	)

72 
	#CR_PLS_MASK
 ((
ut32_t
)0xFFFFFF1F)

	)

112 
	$PWR_DeIn
()

114 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
ENABLE
);

115 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
DISABLE
);

116 
	}
}

124 
	$PWR_BackupAcssCmd
(
FuniڮS
 
NewS
)

127 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

128 *(
__IO
 
ut32_t
 *
CR_DBP_BB
 = (ut32_t)
NewS
;

129 
	}
}

137 
	$PWR_PVDCmd
(
FuniڮS
 
NewS
)

140 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

141 *(
__IO
 
ut32_t
 *
CR_PVDE_BB
 = (ut32_t)
NewS
;

142 
	}
}

158 
	$PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
)

160 
ut32_t
 
tmeg
 = 0;

162 
	`as_m
(
	`IS_PWR_PVD_LEVEL
(
PWR_PVDLev
));

163 
tmeg
 = 
PWR
->
CR
;

165 
tmeg
 &
CR_PLS_MASK
;

167 
tmeg
 |
PWR_PVDLev
;

169 
PWR
->
CR
 = 
tmeg
;

170 
	}
}

178 
	$PWR_WakeUpPCmd
(
FuniڮS
 
NewS
)

181 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

182 *(
__IO
 
ut32_t
 *
CSR_EWUP_BB
 = (ut32_t)
NewS
;

183 
	}
}

197 
	$PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
)

199 
ut32_t
 
tmeg
 = 0;

201 
	`as_m
(
	`IS_PWR_REGULATOR
(
PWR_Regut
));

202 
	`as_m
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPEry
));

205 
tmeg
 = 
PWR
->
CR
;

207 
tmeg
 &
CR_DS_MASK
;

209 
tmeg
 |
PWR_Regut
;

211 
PWR
->
CR
 = 
tmeg
;

213 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP
;

216 if(
PWR_STOPEry
 =
PWR_STOPEry_WFI
)

219 
	`__WFI
();

224 
	`__WFE
();

228 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP
);

229 
	}
}

236 
	$PWR_ESTANDBYMode
()

239 
PWR
->
CR
 |
PWR_CR_CWUF
;

241 
PWR
->
CR
 |
PWR_CR_PDDS
;

243 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP
;

245 #i
	`defed
 ( 
__CC_ARM
 )

246 
	`__f_es
();

249 
	`__WFI
();

250 
	}
}

261 
FgStus
 
	$PWR_GFgStus
(
ut32_t
 
PWR_FLAG
)

263 
FgStus
 
bus
 = 
RESET
;

265 
	`as_m
(
	`IS_PWR_GET_FLAG
(
PWR_FLAG
));

267 i((
PWR
->
CSR
 & 
PWR_FLAG
!(
ut32_t
)
RESET
)

269 
bus
 = 
SET
;

273 
bus
 = 
RESET
;

276  
bus
;

277 
	}
}

287 
	$PWR_CˬFg
(
ut32_t
 
PWR_FLAG
)

290 
	`as_m
(
	`IS_PWR_CLEAR_FLAG
(
PWR_FLAG
));

292 
PWR
->
CR
 |
PWR_FLAG
 << 2;

293 
	}
}

	@stm32f10x_pwr.h

24 #ide
__STM32F10x_PWR_H


25 
	#__STM32F10x_PWR_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

58 
	#PWR_PVDLev_2V2
 ((
ut32_t
)0x00000000)

	)

59 
	#PWR_PVDLev_2V3
 ((
ut32_t
)0x00000020)

	)

60 
	#PWR_PVDLev_2V4
 ((
ut32_t
)0x00000040)

	)

61 
	#PWR_PVDLev_2V5
 ((
ut32_t
)0x00000060)

	)

62 
	#PWR_PVDLev_2V6
 ((
ut32_t
)0x00000080)

	)

63 
	#PWR_PVDLev_2V7
 ((
ut32_t
)0x000000A0)

	)

64 
	#PWR_PVDLev_2V8
 ((
ut32_t
)0x000000C0)

	)

65 
	#PWR_PVDLev_2V9
 ((
ut32_t
)0x000000E0)

	)

66 
	#IS_PWR_PVD_LEVEL
(
LEVEL
(((LEVEL=
PWR_PVDLev_2V2
|| ((LEVEL=
PWR_PVDLev_2V3
)|| \

67 ((
LEVEL
=
PWR_PVDLev_2V4
|| ((LEVEL=
PWR_PVDLev_2V5
)|| \

68 ((
LEVEL
=
PWR_PVDLev_2V6
|| ((LEVEL=
PWR_PVDLev_2V7
)|| \

69 ((
LEVEL
=
PWR_PVDLev_2V8
|| ((LEVEL=
PWR_PVDLev_2V9
))

	)

78 
	#PWR_Regut_ON
 ((
ut32_t
)0x00000000)

	)

79 
	#PWR_Regut_LowPow
 ((
ut32_t
)0x00000001)

	)

80 
	#IS_PWR_REGULATOR
(
REGULATOR
(((REGULATOR=
PWR_Regut_ON
) || \

81 ((
REGULATOR
=
PWR_Regut_LowPow
))

	)

90 
	#PWR_STOPEry_WFI
 ((
ut8_t
)0x01)

	)

91 
	#PWR_STOPEry_WFE
 ((
ut8_t
)0x02)

	)

92 
	#IS_PWR_STOP_ENTRY
(
ENTRY
(((ENTRY=
PWR_STOPEry_WFI
|| ((ENTRY=
PWR_STOPEry_WFE
))

	)

102 
	#PWR_FLAG_WU
 ((
ut32_t
)0x00000001)

	)

103 
	#PWR_FLAG_SB
 ((
ut32_t
)0x00000002)

	)

104 
	#PWR_FLAG_PVDO
 ((
ut32_t
)0x00000004)

	)

105 
	#IS_PWR_GET_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
) || \

106 ((
FLAG
=
PWR_FLAG_PVDO
))

	)

108 
	#IS_PWR_CLEAR_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
))

	)

129 
PWR_DeIn
();

130 
PWR_BackupAcssCmd
(
FuniڮS
 
NewS
);

131 
PWR_PVDCmd
(
FuniڮS
 
NewS
);

132 
PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
);

133 
PWR_WakeUpPCmd
(
FuniڮS
 
NewS
);

134 
PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
);

135 
PWR_ESTANDBYMode
();

136 
FgStus
 
PWR_GFgStus
(
ut32_t
 
PWR_FLAG
);

137 
PWR_CˬFg
(
ut32_t
 
PWR_FLAG
);

139 #ifde
__lulus


	@stm32f10x_rcc.c

23 
	~"m32f10x_rcc.h
"

47 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

52 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

53 
	#HSION_BNumb
 0x00

	)

54 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
HSION_BNumb
 * 4))

	)

57 
	#PLLON_BNumb
 0x18

	)

58 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLON_BNumb
 * 4))

	)

60 #ifde
STM32F10X_CL


62 
	#PLL2ON_BNumb
 0x1A

	)

63 
	#CR_PLL2ON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLL2ON_BNumb
 * 4))

	)

66 
	#PLL3ON_BNumb
 0x1C

	)

67 
	#CR_PLL3ON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLL3ON_BNumb
 * 4))

	)

71 
	#CSSON_BNumb
 0x13

	)

72 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
CSSON_BNumb
 * 4))

	)

77 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x04)

	)

79 #ide
STM32F10X_CL


80 
	#USBPRE_BNumb
 0x16

	)

81 
	#CFGR_USBPRE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32+ (
USBPRE_BNumb
 * 4))

	)

83 
	#OTGFSPRE_BNumb
 0x16

	)

84 
	#CFGR_OTGFSPRE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32+ (
OTGFSPRE_BNumb
 * 4))

	)

90 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x20)

	)

91 
	#RTCEN_BNumb
 0x0F

	)

92 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
RTCEN_BNumb
 * 4))

	)

95 
	#BDRST_BNumb
 0x10

	)

96 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
BDRST_BNumb
 * 4))

	)

101 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x24)

	)

102 
	#LSION_BNumb
 0x00

	)

103 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
LSION_BNumb
 * 4))

	)

105 #ifde
STM32F10X_CL


109 
	#CFGR2_OFFSET
 (
RCC_OFFSET
 + 0x2C)

	)

110 
	#I2S2SRC_BNumb
 0x11

	)

111 
	#CFGR2_I2S2SRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR2_OFFSET
 * 32+ (
I2S2SRC_BNumb
 * 4))

	)

114 
	#I2S3SRC_BNumb
 0x12

	)

115 
	#CFGR2_I2S3SRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR2_OFFSET
 * 32+ (
I2S3SRC_BNumb
 * 4))

	)

121 
	#CR_HSEBYP_Ret
 ((
ut32_t
)0xFFFBFFFF)

	)

122 
	#CR_HSEBYP_S
 ((
ut32_t
)0x00040000)

	)

123 
	#CR_HSEON_Ret
 ((
ut32_t
)0xFFFEFFFF)

	)

124 
	#CR_HSEON_S
 ((
ut32_t
)0x00010000)

	)

125 
	#CR_HSITRIM_Mask
 ((
ut32_t
)0xFFFFFF07)

	)

128 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
|| defed (
STM32F10X_CL
)

129 
	#CFGR_PLL_Mask
 ((
ut32_t
)0xFFC2FFFF)

	)

131 
	#CFGR_PLL_Mask
 ((
ut32_t
)0xFFC0FFFF)

	)

134 
	#CFGR_PLLMu_Mask
 ((
ut32_t
)0x003C0000)

	)

135 
	#CFGR_PLLSRC_Mask
 ((
ut32_t
)0x00010000)

	)

136 
	#CFGR_PLLXTPRE_Mask
 ((
ut32_t
)0x00020000)

	)

137 
	#CFGR_SWS_Mask
 ((
ut32_t
)0x0000000C)

	)

138 
	#CFGR_SW_Mask
 ((
ut32_t
)0xFFFFFFFC)

	)

139 
	#CFGR_HPRE_Ret_Mask
 ((
ut32_t
)0xFFFFFF0F)

	)

140 
	#CFGR_HPRE_S_Mask
 ((
ut32_t
)0x000000F0)

	)

141 
	#CFGR_PPRE1_Ret_Mask
 ((
ut32_t
)0xFFFFF8FF)

	)

142 
	#CFGR_PPRE1_S_Mask
 ((
ut32_t
)0x00000700)

	)

143 
	#CFGR_PPRE2_Ret_Mask
 ((
ut32_t
)0xFFFFC7FF)

	)

144 
	#CFGR_PPRE2_S_Mask
 ((
ut32_t
)0x00003800)

	)

145 
	#CFGR_ADCPRE_Ret_Mask
 ((
ut32_t
)0xFFFF3FFF)

	)

146 
	#CFGR_ADCPRE_S_Mask
 ((
ut32_t
)0x0000C000)

	)

149 
	#CSR_RMVF_S
 ((
ut32_t
)0x01000000)

	)

151 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
|| defed (
STM32F10X_CL
)

153 
	#CFGR2_PREDIV1SRC
 ((
ut32_t
)0x00010000)

	)

154 
	#CFGR2_PREDIV1
 ((
ut32_t
)0x0000000F)

	)

156 #ifde
STM32F10X_CL


157 
	#CFGR2_PREDIV2
 ((
ut32_t
)0x000000F0)

	)

158 
	#CFGR2_PLL2MUL
 ((
ut32_t
)0x00000F00)

	)

159 
	#CFGR2_PLL3MUL
 ((
ut32_t
)0x0000F000)

	)

163 
	#FLAG_Mask
 ((
ut8_t
)0x1F)

	)

166 
	#CIR_BYTE2_ADDRESS
 ((
ut32_t
)0x40021009)

	)

169 
	#CIR_BYTE3_ADDRESS
 ((
ut32_t
)0x4002100A)

	)

172 
	#CFGR_BYTE4_ADDRESS
 ((
ut32_t
)0x40021007)

	)

175 
	#BDCR_ADDRESS
 (
PERIPH_BASE
 + 
BDCR_OFFSET
)

	)

193 
__I
 
ut8_t
 
	gAPBAHBPscTab
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

194 
__I
 
ut8_t
 
	gADCPscTab
[4] = {2, 4, 6, 8};

217 
	$RCC_DeIn
()

220 
RCC
->
CR
 |(
ut32_t
)0x00000001;

223 #ide
STM32F10X_CL


224 
RCC
->
CFGR
 &(
ut32_t
)0xF8FF0000;

226 
RCC
->
CFGR
 &(
ut32_t
)0xF0FF0000;

230 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

233 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

236 
RCC
->
CFGR
 &(
ut32_t
)0xFF80FFFF;

238 #ifde
STM32F10X_CL


240 
RCC
->
CR
 &(
ut32_t
)0xEBFFFFFF;

243 
RCC
->
CIR
 = 0x00FF0000;

246 
RCC
->
CFGR2
 = 0x00000000;

247 #i
	`defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

249 
RCC
->
CIR
 = 0x009F0000;

252 
RCC
->
CFGR2
 = 0x00000000;

255 
RCC
->
CIR
 = 0x009F0000;

258 
	}
}

270 
	$RCC_HSECfig
(
ut32_t
 
RCC_HSE
)

273 
	`as_m
(
	`IS_RCC_HSE
(
RCC_HSE
));

276 
RCC
->
CR
 &
CR_HSEON_Ret
;

278 
RCC
->
CR
 &
CR_HSEBYP_Ret
;

280 
RCC_HSE
)

282 
RCC_HSE_ON
:

284 
RCC
->
CR
 |
CR_HSEON_S
;

287 
RCC_HSE_Byss
:

289 
RCC
->
CR
 |
CR_HSEBYP_S
 | 
CR_HSEON_S
;

295 
	}
}

304 
EStus
 
	$RCC_WaFHSESUp
()

306 
__IO
 
ut32_t
 
SUpCou
 = 0;

307 
EStus
 
us
 = 
ERROR
;

308 
FgStus
 
HSEStus
 = 
RESET
;

313 
HSEStus
 = 
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
);

314 
SUpCou
++;

315 } (
SUpCou
 !
HSE_STARTUP_TIMEOUT
&& (
HSEStus
 =
RESET
));

317 i(
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
!
RESET
)

319 
us
 = 
SUCCESS
;

323 
us
 = 
ERROR
;

325  (
us
);

326 
	}
}

334 
	$RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
)

336 
ut32_t
 
tmeg
 = 0;

338 
	`as_m
(
	`IS_RCC_CALIBRATION_VALUE
(
HSICibtiVue
));

339 
tmeg
 = 
RCC
->
CR
;

341 
tmeg
 &
CR_HSITRIM_Mask
;

343 
tmeg
 |(
ut32_t
)
HSICibtiVue
 << 3;

345 
RCC
->
CR
 = 
tmeg
;

346 
	}
}

354 
	$RCC_HSICmd
(
FuniڮS
 
NewS
)

357 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

358 *(
__IO
 
ut32_t
 *
CR_HSION_BB
 = (ut32_t)
NewS
;

359 
	}
}

378 
	$RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
RCC_PLLMul
)

380 
ut32_t
 
tmeg
 = 0;

383 
	`as_m
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour
));

384 
	`as_m
(
	`IS_RCC_PLL_MUL
(
RCC_PLLMul
));

386 
tmeg
 = 
RCC
->
CFGR
;

388 
tmeg
 &
CFGR_PLL_Mask
;

390 
tmeg
 |
RCC_PLLSour
 | 
RCC_PLLMul
;

392 
RCC
->
CFGR
 = 
tmeg
;

393 
	}
}

401 
	$RCC_PLLCmd
(
FuniڮS
 
NewS
)

404 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

406 *(
__IO
 
ut32_t
 *
CR_PLLON_BB
 = (ut32_t)
NewS
;

407 
	}
}

409 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
|| defed (
STM32F10X_CL
)

426 
	$RCC_PREDIV1Cfig
(
ut32_t
 
RCC_PREDIV1_Sour
, ut32_
RCC_PREDIV1_Div
)

428 
ut32_t
 
tmeg
 = 0;

431 
	`as_m
(
	`IS_RCC_PREDIV1_SOURCE
(
RCC_PREDIV1_Sour
));

432 
	`as_m
(
	`IS_RCC_PREDIV1
(
RCC_PREDIV1_Div
));

434 
tmeg
 = 
RCC
->
CFGR2
;

436 
tmeg
 &~(
CFGR2_PREDIV1
 | 
CFGR2_PREDIV1SRC
);

438 
tmeg
 |
RCC_PREDIV1_Sour
 | 
RCC_PREDIV1_Div
 ;

440 
RCC
->
CFGR2
 = 
tmeg
;

441 
	}
}

444 #ifde
STM32F10X_CL


454 
	$RCC_PREDIV2Cfig
(
ut32_t
 
RCC_PREDIV2_Div
)

456 
ut32_t
 
tmeg
 = 0;

459 
	`as_m
(
	`IS_RCC_PREDIV2
(
RCC_PREDIV2_Div
));

461 
tmeg
 = 
RCC
->
CFGR2
;

463 
tmeg
 &~
CFGR2_PREDIV2
;

465 
tmeg
 |
RCC_PREDIV2_Div
;

467 
RCC
->
CFGR2
 = 
tmeg
;

468 
	}
}

479 
	$RCC_PLL2Cfig
(
ut32_t
 
RCC_PLL2Mul
)

481 
ut32_t
 
tmeg
 = 0;

484 
	`as_m
(
	`IS_RCC_PLL2_MUL
(
RCC_PLL2Mul
));

486 
tmeg
 = 
RCC
->
CFGR2
;

488 
tmeg
 &~
CFGR2_PLL2MUL
;

490 
tmeg
 |
RCC_PLL2Mul
;

492 
RCC
->
CFGR2
 = 
tmeg
;

493 
	}
}

505 
	$RCC_PLL2Cmd
(
FuniڮS
 
NewS
)

508 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

510 *(
__IO
 
ut32_t
 *
CR_PLL2ON_BB
 = (ut32_t)
NewS
;

511 
	}
}

523 
	$RCC_PLL3Cfig
(
ut32_t
 
RCC_PLL3Mul
)

525 
ut32_t
 
tmeg
 = 0;

528 
	`as_m
(
	`IS_RCC_PLL3_MUL
(
RCC_PLL3Mul
));

530 
tmeg
 = 
RCC
->
CFGR2
;

532 
tmeg
 &~
CFGR2_PLL3MUL
;

534 
tmeg
 |
RCC_PLL3Mul
;

536 
RCC
->
CFGR2
 = 
tmeg
;

537 
	}
}

546 
	$RCC_PLL3Cmd
(
FuniڮS
 
NewS
)

550 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

551 *(
__IO
 
ut32_t
 *
CR_PLL3ON_BB
 = (ut32_t)
NewS
;

552 
	}
}

564 
	$RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
)

566 
ut32_t
 
tmeg
 = 0;

568 
	`as_m
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSour
));

569 
tmeg
 = 
RCC
->
CFGR
;

571 
tmeg
 &
CFGR_SW_Mask
;

573 
tmeg
 |
RCC_SYSCLKSour
;

575 
RCC
->
CFGR
 = 
tmeg
;

576 
	}
}

587 
ut8_t
 
	$RCC_GSYSCLKSour
()

589  ((
ut8_t
)(
RCC
->
CFGR
 & 
CFGR_SWS_Mask
));

590 
	}
}

608 
	$RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
)

610 
ut32_t
 
tmeg
 = 0;

612 
	`as_m
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

613 
tmeg
 = 
RCC
->
CFGR
;

615 
tmeg
 &
CFGR_HPRE_Ret_Mask
;

617 
tmeg
 |
RCC_SYSCLK
;

619 
RCC
->
CFGR
 = 
tmeg
;

620 
	}
}

634 
	$RCC_PCLK1Cfig
(
ut32_t
 
RCC_HCLK
)

636 
ut32_t
 
tmeg
 = 0;

638 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

639 
tmeg
 = 
RCC
->
CFGR
;

641 
tmeg
 &
CFGR_PPRE1_Ret_Mask
;

643 
tmeg
 |
RCC_HCLK
;

645 
RCC
->
CFGR
 = 
tmeg
;

646 
	}
}

660 
	$RCC_PCLK2Cfig
(
ut32_t
 
RCC_HCLK
)

662 
ut32_t
 
tmeg
 = 0;

664 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

665 
tmeg
 = 
RCC
->
CFGR
;

667 
tmeg
 &
CFGR_PPRE2_Ret_Mask
;

669 
tmeg
 |
RCC_HCLK
 << 3;

671 
RCC
->
CFGR
 = 
tmeg
;

672 
	}
}

700 
	$RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
)

703 
	`as_m
(
	`IS_RCC_IT
(
RCC_IT
));

704 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

705 i(
NewS
 !
DISABLE
)

708 *(
__IO
 
ut8_t
 *
CIR_BYTE2_ADDRESS
 |
RCC_IT
;

713 *(
__IO
 
ut8_t
 *
CIR_BYTE2_ADDRESS
 &(ut8_t)~
RCC_IT
;

715 
	}
}

717 #ide
STM32F10X_CL


728 
	$RCC_USBCLKCfig
(
ut32_t
 
RCC_USBCLKSour
)

731 
	`as_m
(
	`IS_RCC_USBCLK_SOURCE
(
RCC_USBCLKSour
));

733 *(
__IO
 
ut32_t
 *
CFGR_USBPRE_BB
 = 
RCC_USBCLKSour
;

734 
	}
}

746 
	$RCC_OTGFSCLKCfig
(
ut32_t
 
RCC_OTGFSCLKSour
)

749 
	`as_m
(
	`IS_RCC_OTGFSCLK_SOURCE
(
RCC_OTGFSCLKSour
));

751 *(
__IO
 
ut32_t
 *
CFGR_OTGFSPRE_BB
 = 
RCC_OTGFSCLKSour
;

752 
	}
}

766 
	$RCC_ADCCLKCfig
(
ut32_t
 
RCC_PCLK2
)

768 
ut32_t
 
tmeg
 = 0;

770 
	`as_m
(
	`IS_RCC_ADCCLK
(
RCC_PCLK2
));

771 
tmeg
 = 
RCC
->
CFGR
;

773 
tmeg
 &
CFGR_ADCPRE_Ret_Mask
;

775 
tmeg
 |
RCC_PCLK2
;

777 
RCC
->
CFGR
 = 
tmeg
;

778 
	}
}

780 #ifde
STM32F10X_CL


792 
	$RCC_I2S2CLKCfig
(
ut32_t
 
RCC_I2S2CLKSour
)

795 
	`as_m
(
	`IS_RCC_I2S2CLK_SOURCE
(
RCC_I2S2CLKSour
));

797 *(
__IO
 
ut32_t
 *
CFGR2_I2S2SRC_BB
 = 
RCC_I2S2CLKSour
;

798 
	}
}

811 
	$RCC_I2S3CLKCfig
(
ut32_t
 
RCC_I2S3CLKSour
)

814 
	`as_m
(
	`IS_RCC_I2S3CLK_SOURCE
(
RCC_I2S3CLKSour
));

816 *(
__IO
 
ut32_t
 *
CFGR2_I2S3SRC_BB
 = 
RCC_I2S3CLKSour
;

817 
	}
}

829 
	$RCC_LSECfig
(
ut8_t
 
RCC_LSE
)

832 
	`as_m
(
	`IS_RCC_LSE
(
RCC_LSE
));

835 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

837 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

839 
RCC_LSE
)

841 
RCC_LSE_ON
:

843 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_ON
;

846 
RCC_LSE_Byss
:

848 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_Byss
 | 
RCC_LSE_ON
;

854 
	}
}

862 
	$RCC_LSICmd
(
FuniڮS
 
NewS
)

865 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

866 *(
__IO
 
ut32_t
 *
CSR_LSION_BB
 = (ut32_t)
NewS
;

867 
	}
}

879 
	$RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
)

882 
	`as_m
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSour
));

884 
RCC
->
BDCR
 |
RCC_RTCCLKSour
;

885 
	}
}

893 
	$RCC_RTCCLKCmd
(
FuniڮS
 
NewS
)

896 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

897 *(
__IO
 
ut32_t
 *
BDCR_RTCEN_BB
 = (ut32_t)
NewS
;

898 
	}
}

908 
	$RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
)

910 
ut32_t
 
tmp
 = 0, 
lmu
 = 0, 
lsour
 = 0, 
esc
 = 0;

912 #ifde 
STM32F10X_CL


913 
ut32_t
 
ediv1sour
 = 0, 
ediv1
 = 0, 
ediv2
 = 0, 
l2mu
 = 0;

916 #i
	`defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

917 
ut32_t
 
ediv1
 = 0;

921 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_SWS_Mask
;

923 
tmp
)

926 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

929 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSE_VALUE
;

934 
lmu
 = 
RCC
->
CFGR
 & 
CFGR_PLLMu_Mask
;

935 
lsour
 = 
RCC
->
CFGR
 & 
CFGR_PLLSRC_Mask
;

937 #ide
STM32F10X_CL


938 
lmu
 = (llmull >> 18) + 2;

940 i(
lsour
 == 0x00)

942 
RCC_Clocks
->
SYSCLK_Fqucy
 = (
HSI_VALUE
 >> 1* 
lmu
;

946 #i
	`defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

947 
ediv1
 = (
RCC
->
CFGR2
 & 
CFGR2_PREDIV1
) + 1;

949 
RCC_Clocks
->
SYSCLK_Fqucy
 = (
HSE_VALUE
 / 
ediv1
* 
lmu
;

952 i((
RCC
->
CFGR
 & 
CFGR_PLLXTPRE_Mask
!(
ut32_t
)
RESET
)

954 
RCC_Clocks
->
SYSCLK_Fqucy
 = (
HSE_VALUE
 >> 1* 
lmu
;

958 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSE_VALUE
 * 
lmu
;

963 
lmu
 =llmull >> 18;

965 i(
lmu
 != 0x0D)

967 
lmu
 += 2;

971 
lmu
 = 13 / 2;

974 i(
lsour
 == 0x00)

976 
RCC_Clocks
->
SYSCLK_Fqucy
 = (
HSI_VALUE
 >> 1* 
lmu
;

982 
ediv1sour
 = 
RCC
->
CFGR2
 & 
CFGR2_PREDIV1SRC
;

983 
ediv1
 = (
RCC
->
CFGR2
 & 
CFGR2_PREDIV1
) + 1;

985 i(
ediv1sour
 == 0)

987 
RCC_Clocks
->
SYSCLK_Fqucy
 = (
HSE_VALUE
 / 
ediv1
* 
lmu
;

993 
ediv2
 = ((
RCC
->
CFGR2
 & 
CFGR2_PREDIV2
) >> 4) + 1;

994 
l2mu
 = ((
RCC
->
CFGR2
 & 
CFGR2_PLL2MUL
) >> 8 ) + 2;

995 
RCC_Clocks
->
SYSCLK_Fqucy
 = (((
HSE_VALUE
 / 
ediv2
* 
l2mu
/ 
ediv1
* 
lmu
;

1002 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

1008 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_HPRE_S_Mask
;

1009 
tmp
 =mp >> 4;

1010 
esc
 = 
APBAHBPscTab
[
tmp
];

1012 
RCC_Clocks
->
HCLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
 >> 
esc
;

1014 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_PPRE1_S_Mask
;

1015 
tmp
 =mp >> 8;

1016 
esc
 = 
APBAHBPscTab
[
tmp
];

1018 
RCC_Clocks
->
PCLK1_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

1020 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_PPRE2_S_Mask
;

1021 
tmp
 =mp >> 11;

1022 
esc
 = 
APBAHBPscTab
[
tmp
];

1024 
RCC_Clocks
->
PCLK2_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

1026 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_ADCPRE_S_Mask
;

1027 
tmp
 =mp >> 14;

1028 
esc
 = 
ADCPscTab
[
tmp
];

1030 
RCC_Clocks
->
ADCCLK_Fqucy
 = RCC_Clocks->
PCLK2_Fqucy
 / 
esc
;

1031 
	}
}

1064 
	$RCC_AHBPhClockCmd
(
ut32_t
 
RCC_AHBPh
, 
FuniڮS
 
NewS
)

1067 
	`as_m
(
	`IS_RCC_AHB_PERIPH
(
RCC_AHBPh
));

1068 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1070 i(
NewS
 !
DISABLE
)

1072 
RCC
->
AHBENR
 |
RCC_AHBPh
;

1076 
RCC
->
AHBENR
 &~
RCC_AHBPh
;

1078 
	}
}

1095 
	$RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

1098 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

1099 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1100 i(
NewS
 !
DISABLE
)

1102 
RCC
->
APB2ENR
 |
RCC_APB2Ph
;

1106 
RCC
->
APB2ENR
 &~
RCC_APB2Ph
;

1108 
	}
}

1126 
	$RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

1129 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

1130 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1131 i(
NewS
 !
DISABLE
)

1133 
RCC
->
APB1ENR
 |
RCC_APB1Ph
;

1137 
RCC
->
APB1ENR
 &~
RCC_APB1Ph
;

1139 
	}
}

1141 #ifde
STM32F10X_CL


1153 
	$RCC_AHBPhRetCmd
(
ut32_t
 
RCC_AHBPh
, 
FuniڮS
 
NewS
)

1156 
	`as_m
(
	`IS_RCC_AHB_PERIPH_RESET
(
RCC_AHBPh
));

1157 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1159 i(
NewS
 !
DISABLE
)

1161 
RCC
->
AHBRSTR
 |
RCC_AHBPh
;

1165 
RCC
->
AHBRSTR
 &~
RCC_AHBPh
;

1167 
	}
}

1185 
	$RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

1188 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

1189 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1190 i(
NewS
 !
DISABLE
)

1192 
RCC
->
APB2RSTR
 |
RCC_APB2Ph
;

1196 
RCC
->
APB2RSTR
 &~
RCC_APB2Ph
;

1198 
	}
}

1216 
	$RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

1219 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

1220 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1221 i(
NewS
 !
DISABLE
)

1223 
RCC
->
APB1RSTR
 |
RCC_APB1Ph
;

1227 
RCC
->
APB1RSTR
 &~
RCC_APB1Ph
;

1229 
	}
}

1237 
	$RCC_BackupRetCmd
(
FuniڮS
 
NewS
)

1240 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1241 *(
__IO
 
ut32_t
 *
BDCR_BDRST_BB
 = (ut32_t)
NewS
;

1242 
	}
}

1250 
	$RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
)

1253 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1254 *(
__IO
 
ut32_t
 *
CR_CSSON_BB
 = (ut32_t)
NewS
;

1255 
	}
}

1282 
	$RCC_MCOCfig
(
ut8_t
 
RCC_MCO
)

1285 
	`as_m
(
	`IS_RCC_MCO
(
RCC_MCO
));

1288 *(
__IO
 
ut8_t
 *
CFGR_BYTE4_ADDRESS
 = 
RCC_MCO
;

1289 
	}
}

1326 
FgStus
 
	$RCC_GFgStus
(
ut8_t
 
RCC_FLAG
)

1328 
ut32_t
 
tmp
 = 0;

1329 
ut32_t
 
ueg
 = 0;

1330 
FgStus
 
bus
 = 
RESET
;

1332 
	`as_m
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

1335 
tmp
 = 
RCC_FLAG
 >> 5;

1336 i(
tmp
 == 1)

1338 
ueg
 = 
RCC
->
CR
;

1340 i(
tmp
 == 2)

1342 
ueg
 = 
RCC
->
BDCR
;

1346 
ueg
 = 
RCC
->
CSR
;

1350 
tmp
 = 
RCC_FLAG
 & 
FLAG_Mask
;

1351 i((
ueg
 & ((
ut32_t
)1 << 
tmp
)!(ut32_t)
RESET
)

1353 
bus
 = 
SET
;

1357 
bus
 = 
RESET
;

1361  
bus
;

1362 
	}
}

1371 
	$RCC_CˬFg
()

1374 
RCC
->
CSR
 |
CSR_RMVF_S
;

1375 
	}
}

1402 
ITStus
 
	$RCC_GITStus
(
ut8_t
 
RCC_IT
)

1404 
ITStus
 
bus
 = 
RESET
;

1406 
	`as_m
(
	`IS_RCC_GET_IT
(
RCC_IT
));

1409 i((
RCC
->
CIR
 & 
RCC_IT
!(
ut32_t
)
RESET
)

1411 
bus
 = 
SET
;

1415 
bus
 = 
RESET
;

1419  
bus
;

1420 
	}
}

1448 
	$RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
)

1451 
	`as_m
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

1455 *(
__IO
 
ut8_t
 *
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

1456 
	}
}

	@stm32f10x_rcc.h

24 #ide
__STM32F10x_RCC_H


25 
	#__STM32F10x_RCC_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

48 
ut32_t
 
SYSCLK_Fqucy
;

49 
ut32_t
 
HCLK_Fqucy
;

50 
ut32_t
 
PCLK1_Fqucy
;

51 
ut32_t
 
PCLK2_Fqucy
;

52 
ut32_t
 
ADCCLK_Fqucy
;

53 }
	tRCC_ClocksTyDef
;

67 
	#RCC_HSE_OFF
 ((
ut32_t
)0x00000000)

	)

68 
	#RCC_HSE_ON
 ((
ut32_t
)0x00010000)

	)

69 
	#RCC_HSE_Byss
 ((
ut32_t
)0x00040000)

	)

70 
	#IS_RCC_HSE
(
HSE
(((HSE=
RCC_HSE_OFF
|| ((HSE=
RCC_HSE_ON
) || \

71 ((
HSE
=
RCC_HSE_Byss
))

	)

81 
	#RCC_PLLSour_HSI_Div2
 ((
ut32_t
)0x00000000)

	)

83 #i!
defed
 (
STM32F10X_LD_VL
&& !defed (
STM32F10X_MD_VL
&& !defed (
STM32F10X_HD_VL
&& !defed (
STM32F10X_CL
)

84 
	#RCC_PLLSour_HSE_Div1
 ((
ut32_t
)0x00010000)

	)

85 
	#RCC_PLLSour_HSE_Div2
 ((
ut32_t
)0x00030000)

	)

86 
	#IS_RCC_PLL_SOURCE
(
SOURCE
(((SOURCE=
RCC_PLLSour_HSI_Div2
) || \

87 ((
SOURCE
=
RCC_PLLSour_HSE_Div1
) || \

88 ((
SOURCE
=
RCC_PLLSour_HSE_Div2
))

	)

90 
	#RCC_PLLSour_PREDIV1
 ((
ut32_t
)0x00010000)

	)

91 
	#IS_RCC_PLL_SOURCE
(
SOURCE
(((SOURCE=
RCC_PLLSour_HSI_Div2
) || \

92 ((
SOURCE
=
RCC_PLLSour_PREDIV1
))

	)

102 #ide
STM32F10X_CL


103 
	#RCC_PLLMul_2
 ((
ut32_t
)0x00000000)

	)

104 
	#RCC_PLLMul_3
 ((
ut32_t
)0x00040000)

	)

105 
	#RCC_PLLMul_4
 ((
ut32_t
)0x00080000)

	)

106 
	#RCC_PLLMul_5
 ((
ut32_t
)0x000C0000)

	)

107 
	#RCC_PLLMul_6
 ((
ut32_t
)0x00100000)

	)

108 
	#RCC_PLLMul_7
 ((
ut32_t
)0x00140000)

	)

109 
	#RCC_PLLMul_8
 ((
ut32_t
)0x00180000)

	)

110 
	#RCC_PLLMul_9
 ((
ut32_t
)0x001C0000)

	)

111 
	#RCC_PLLMul_10
 ((
ut32_t
)0x00200000)

	)

112 
	#RCC_PLLMul_11
 ((
ut32_t
)0x00240000)

	)

113 
	#RCC_PLLMul_12
 ((
ut32_t
)0x00280000)

	)

114 
	#RCC_PLLMul_13
 ((
ut32_t
)0x002C0000)

	)

115 
	#RCC_PLLMul_14
 ((
ut32_t
)0x00300000)

	)

116 
	#RCC_PLLMul_15
 ((
ut32_t
)0x00340000)

	)

117 
	#RCC_PLLMul_16
 ((
ut32_t
)0x00380000)

	)

118 
	#IS_RCC_PLL_MUL
(
MUL
(((MUL=
RCC_PLLMul_2
|| ((MUL=
RCC_PLLMul_3
) || \

119 ((
MUL
=
RCC_PLLMul_4
|| ((MUL=
RCC_PLLMul_5
) || \

120 ((
MUL
=
RCC_PLLMul_6
|| ((MUL=
RCC_PLLMul_7
) || \

121 ((
MUL
=
RCC_PLLMul_8
|| ((MUL=
RCC_PLLMul_9
) || \

122 ((
MUL
=
RCC_PLLMul_10
|| ((MUL=
RCC_PLLMul_11
) || \

123 ((
MUL
=
RCC_PLLMul_12
|| ((MUL=
RCC_PLLMul_13
) || \

124 ((
MUL
=
RCC_PLLMul_14
|| ((MUL=
RCC_PLLMul_15
) || \

125 ((
MUL
=
RCC_PLLMul_16
))

	)

128 
	#RCC_PLLMul_4
 ((
ut32_t
)0x00080000)

	)

129 
	#RCC_PLLMul_5
 ((
ut32_t
)0x000C0000)

	)

130 
	#RCC_PLLMul_6
 ((
ut32_t
)0x00100000)

	)

131 
	#RCC_PLLMul_7
 ((
ut32_t
)0x00140000)

	)

132 
	#RCC_PLLMul_8
 ((
ut32_t
)0x00180000)

	)

133 
	#RCC_PLLMul_9
 ((
ut32_t
)0x001C0000)

	)

134 
	#RCC_PLLMul_6_5
 ((
ut32_t
)0x00340000)

	)

136 
	#IS_RCC_PLL_MUL
(
MUL
(((MUL=
RCC_PLLMul_4
|| ((MUL=
RCC_PLLMul_5
) || \

137 ((
MUL
=
RCC_PLLMul_6
|| ((MUL=
RCC_PLLMul_7
) || \

138 ((
MUL
=
RCC_PLLMul_8
|| ((MUL=
RCC_PLLMul_9
) || \

139 ((
MUL
=
RCC_PLLMul_6_5
))

	)

148 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
|| defed (
STM32F10X_CL
)

149 
	#RCC_PREDIV1_Div1
 ((
ut32_t
)0x00000000)

	)

150 
	#RCC_PREDIV1_Div2
 ((
ut32_t
)0x00000001)

	)

151 
	#RCC_PREDIV1_Div3
 ((
ut32_t
)0x00000002)

	)

152 
	#RCC_PREDIV1_Div4
 ((
ut32_t
)0x00000003)

	)

153 
	#RCC_PREDIV1_Div5
 ((
ut32_t
)0x00000004)

	)

154 
	#RCC_PREDIV1_Div6
 ((
ut32_t
)0x00000005)

	)

155 
	#RCC_PREDIV1_Div7
 ((
ut32_t
)0x00000006)

	)

156 
	#RCC_PREDIV1_Div8
 ((
ut32_t
)0x00000007)

	)

157 
	#RCC_PREDIV1_Div9
 ((
ut32_t
)0x00000008)

	)

158 
	#RCC_PREDIV1_Div10
 ((
ut32_t
)0x00000009)

	)

159 
	#RCC_PREDIV1_Div11
 ((
ut32_t
)0x0000000A)

	)

160 
	#RCC_PREDIV1_Div12
 ((
ut32_t
)0x0000000B)

	)

161 
	#RCC_PREDIV1_Div13
 ((
ut32_t
)0x0000000C)

	)

162 
	#RCC_PREDIV1_Div14
 ((
ut32_t
)0x0000000D)

	)

163 
	#RCC_PREDIV1_Div15
 ((
ut32_t
)0x0000000E)

	)

164 
	#RCC_PREDIV1_Div16
 ((
ut32_t
)0x0000000F)

	)

166 
	#IS_RCC_PREDIV1
(
PREDIV1
(((PREDIV1=
RCC_PREDIV1_Div1
|| ((PREDIV1=
RCC_PREDIV1_Div2
) || \

167 ((
PREDIV1
=
RCC_PREDIV1_Div3
|| ((PREDIV1=
RCC_PREDIV1_Div4
) || \

168 ((
PREDIV1
=
RCC_PREDIV1_Div5
|| ((PREDIV1=
RCC_PREDIV1_Div6
) || \

169 ((
PREDIV1
=
RCC_PREDIV1_Div7
|| ((PREDIV1=
RCC_PREDIV1_Div8
) || \

170 ((
PREDIV1
=
RCC_PREDIV1_Div9
|| ((PREDIV1=
RCC_PREDIV1_Div10
) || \

171 ((
PREDIV1
=
RCC_PREDIV1_Div11
|| ((PREDIV1=
RCC_PREDIV1_Div12
) || \

172 ((
PREDIV1
=
RCC_PREDIV1_Div13
|| ((PREDIV1=
RCC_PREDIV1_Div14
) || \

173 ((
PREDIV1
=
RCC_PREDIV1_Div15
|| ((PREDIV1=
RCC_PREDIV1_Div16
))

	)

183 #ifde
STM32F10X_CL


185 
	#RCC_PREDIV1_Sour_HSE
 ((
ut32_t
)0x00000000)

	)

186 
	#RCC_PREDIV1_Sour_PLL2
 ((
ut32_t
)0x00010000)

	)

188 
	#IS_RCC_PREDIV1_SOURCE
(
SOURCE
(((SOURCE=
RCC_PREDIV1_Sour_HSE
) || \

189 ((
SOURCE
=
RCC_PREDIV1_Sour_PLL2
))

	)

190 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

192 
	#RCC_PREDIV1_Sour_HSE
 ((
ut32_t
)0x00000000)

	)

194 
	#IS_RCC_PREDIV1_SOURCE
(
SOURCE
(((SOURCE=
RCC_PREDIV1_Sour_HSE
))

	)

200 #ifde
STM32F10X_CL


205 
	#RCC_PREDIV2_Div1
 ((
ut32_t
)0x00000000)

	)

206 
	#RCC_PREDIV2_Div2
 ((
ut32_t
)0x00000010)

	)

207 
	#RCC_PREDIV2_Div3
 ((
ut32_t
)0x00000020)

	)

208 
	#RCC_PREDIV2_Div4
 ((
ut32_t
)0x00000030)

	)

209 
	#RCC_PREDIV2_Div5
 ((
ut32_t
)0x00000040)

	)

210 
	#RCC_PREDIV2_Div6
 ((
ut32_t
)0x00000050)

	)

211 
	#RCC_PREDIV2_Div7
 ((
ut32_t
)0x00000060)

	)

212 
	#RCC_PREDIV2_Div8
 ((
ut32_t
)0x00000070)

	)

213 
	#RCC_PREDIV2_Div9
 ((
ut32_t
)0x00000080)

	)

214 
	#RCC_PREDIV2_Div10
 ((
ut32_t
)0x00000090)

	)

215 
	#RCC_PREDIV2_Div11
 ((
ut32_t
)0x000000A0)

	)

216 
	#RCC_PREDIV2_Div12
 ((
ut32_t
)0x000000B0)

	)

217 
	#RCC_PREDIV2_Div13
 ((
ut32_t
)0x000000C0)

	)

218 
	#RCC_PREDIV2_Div14
 ((
ut32_t
)0x000000D0)

	)

219 
	#RCC_PREDIV2_Div15
 ((
ut32_t
)0x000000E0)

	)

220 
	#RCC_PREDIV2_Div16
 ((
ut32_t
)0x000000F0)

	)

222 
	#IS_RCC_PREDIV2
(
PREDIV2
(((PREDIV2=
RCC_PREDIV2_Div1
|| ((PREDIV2=
RCC_PREDIV2_Div2
) || \

223 ((
PREDIV2
=
RCC_PREDIV2_Div3
|| ((PREDIV2=
RCC_PREDIV2_Div4
) || \

224 ((
PREDIV2
=
RCC_PREDIV2_Div5
|| ((PREDIV2=
RCC_PREDIV2_Div6
) || \

225 ((
PREDIV2
=
RCC_PREDIV2_Div7
|| ((PREDIV2=
RCC_PREDIV2_Div8
) || \

226 ((
PREDIV2
=
RCC_PREDIV2_Div9
|| ((PREDIV2=
RCC_PREDIV2_Div10
) || \

227 ((
PREDIV2
=
RCC_PREDIV2_Div11
|| ((PREDIV2=
RCC_PREDIV2_Div12
) || \

228 ((
PREDIV2
=
RCC_PREDIV2_Div13
|| ((PREDIV2=
RCC_PREDIV2_Div14
) || \

229 ((
PREDIV2
=
RCC_PREDIV2_Div15
|| ((PREDIV2=
RCC_PREDIV2_Div16
))

	)

239 
	#RCC_PLL2Mul_8
 ((
ut32_t
)0x00000600)

	)

240 
	#RCC_PLL2Mul_9
 ((
ut32_t
)0x00000700)

	)

241 
	#RCC_PLL2Mul_10
 ((
ut32_t
)0x00000800)

	)

242 
	#RCC_PLL2Mul_11
 ((
ut32_t
)0x00000900)

	)

243 
	#RCC_PLL2Mul_12
 ((
ut32_t
)0x00000A00)

	)

244 
	#RCC_PLL2Mul_13
 ((
ut32_t
)0x00000B00)

	)

245 
	#RCC_PLL2Mul_14
 ((
ut32_t
)0x00000C00)

	)

246 
	#RCC_PLL2Mul_16
 ((
ut32_t
)0x00000E00)

	)

247 
	#RCC_PLL2Mul_20
 ((
ut32_t
)0x00000F00)

	)

249 
	#IS_RCC_PLL2_MUL
(
MUL
(((MUL=
RCC_PLL2Mul_8
|| ((MUL=
RCC_PLL2Mul_9
) || \

250 ((
MUL
=
RCC_PLL2Mul_10
|| ((MUL=
RCC_PLL2Mul_11
) || \

251 ((
MUL
=
RCC_PLL2Mul_12
|| ((MUL=
RCC_PLL2Mul_13
) || \

252 ((
MUL
=
RCC_PLL2Mul_14
|| ((MUL=
RCC_PLL2Mul_16
) || \

253 ((
MUL
=
RCC_PLL2Mul_20
))

	)

263 
	#RCC_PLL3Mul_8
 ((
ut32_t
)0x00006000)

	)

264 
	#RCC_PLL3Mul_9
 ((
ut32_t
)0x00007000)

	)

265 
	#RCC_PLL3Mul_10
 ((
ut32_t
)0x00008000)

	)

266 
	#RCC_PLL3Mul_11
 ((
ut32_t
)0x00009000)

	)

267 
	#RCC_PLL3Mul_12
 ((
ut32_t
)0x0000A000)

	)

268 
	#RCC_PLL3Mul_13
 ((
ut32_t
)0x0000B000)

	)

269 
	#RCC_PLL3Mul_14
 ((
ut32_t
)0x0000C000)

	)

270 
	#RCC_PLL3Mul_16
 ((
ut32_t
)0x0000E000)

	)

271 
	#RCC_PLL3Mul_20
 ((
ut32_t
)0x0000F000)

	)

273 
	#IS_RCC_PLL3_MUL
(
MUL
(((MUL=
RCC_PLL3Mul_8
|| ((MUL=
RCC_PLL3Mul_9
) || \

274 ((
MUL
=
RCC_PLL3Mul_10
|| ((MUL=
RCC_PLL3Mul_11
) || \

275 ((
MUL
=
RCC_PLL3Mul_12
|| ((MUL=
RCC_PLL3Mul_13
) || \

276 ((
MUL
=
RCC_PLL3Mul_14
|| ((MUL=
RCC_PLL3Mul_16
) || \

277 ((
MUL
=
RCC_PLL3Mul_20
))

	)

289 
	#RCC_SYSCLKSour_HSI
 ((
ut32_t
)0x00000000)

	)

290 
	#RCC_SYSCLKSour_HSE
 ((
ut32_t
)0x00000001)

	)

291 
	#RCC_SYSCLKSour_PLLCLK
 ((
ut32_t
)0x00000002)

	)

292 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SYSCLKSour_HSI
) || \

293 ((
SOURCE
=
RCC_SYSCLKSour_HSE
) || \

294 ((
SOURCE
=
RCC_SYSCLKSour_PLLCLK
))

	)

303 
	#RCC_SYSCLK_Div1
 ((
ut32_t
)0x00000000)

	)

304 
	#RCC_SYSCLK_Div2
 ((
ut32_t
)0x00000080)

	)

305 
	#RCC_SYSCLK_Div4
 ((
ut32_t
)0x00000090)

	)

306 
	#RCC_SYSCLK_Div8
 ((
ut32_t
)0x000000A0)

	)

307 
	#RCC_SYSCLK_Div16
 ((
ut32_t
)0x000000B0)

	)

308 
	#RCC_SYSCLK_Div64
 ((
ut32_t
)0x000000C0)

	)

309 
	#RCC_SYSCLK_Div128
 ((
ut32_t
)0x000000D0)

	)

310 
	#RCC_SYSCLK_Div256
 ((
ut32_t
)0x000000E0)

	)

311 
	#RCC_SYSCLK_Div512
 ((
ut32_t
)0x000000F0)

	)

312 
	#IS_RCC_HCLK
(
HCLK
(((HCLK=
RCC_SYSCLK_Div1
|| ((HCLK=
RCC_SYSCLK_Div2
) || \

313 ((
HCLK
=
RCC_SYSCLK_Div4
|| ((HCLK=
RCC_SYSCLK_Div8
) || \

314 ((
HCLK
=
RCC_SYSCLK_Div16
|| ((HCLK=
RCC_SYSCLK_Div64
) || \

315 ((
HCLK
=
RCC_SYSCLK_Div128
|| ((HCLK=
RCC_SYSCLK_Div256
) || \

316 ((
HCLK
=
RCC_SYSCLK_Div512
))

	)

325 
	#RCC_HCLK_Div1
 ((
ut32_t
)0x00000000)

	)

326 
	#RCC_HCLK_Div2
 ((
ut32_t
)0x00000400)

	)

327 
	#RCC_HCLK_Div4
 ((
ut32_t
)0x00000500)

	)

328 
	#RCC_HCLK_Div8
 ((
ut32_t
)0x00000600)

	)

329 
	#RCC_HCLK_Div16
 ((
ut32_t
)0x00000700)

	)

330 
	#IS_RCC_PCLK
(
PCLK
(((PCLK=
RCC_HCLK_Div1
|| ((PCLK=
RCC_HCLK_Div2
) || \

331 ((
PCLK
=
RCC_HCLK_Div4
|| ((PCLK=
RCC_HCLK_Div8
) || \

332 ((
PCLK
=
RCC_HCLK_Div16
))

	)

341 
	#RCC_IT_LSIRDY
 ((
ut8_t
)0x01)

	)

342 
	#RCC_IT_LSERDY
 ((
ut8_t
)0x02)

	)

343 
	#RCC_IT_HSIRDY
 ((
ut8_t
)0x04)

	)

344 
	#RCC_IT_HSERDY
 ((
ut8_t
)0x08)

	)

345 
	#RCC_IT_PLLRDY
 ((
ut8_t
)0x10)

	)

346 
	#RCC_IT_CSS
 ((
ut8_t
)0x80)

	)

348 #ide
STM32F10X_CL


349 
	#IS_RCC_IT
(
IT
((((IT& (
ut8_t
)0xE0=0x00&& ((IT!0x00))

	)

350 
	#IS_RCC_GET_IT
(
IT
(((IT=
RCC_IT_LSIRDY
|| ((IT=
RCC_IT_LSERDY
) || \

351 ((
IT
=
RCC_IT_HSIRDY
|| ((IT=
RCC_IT_HSERDY
) || \

352 ((
IT
=
RCC_IT_PLLRDY
|| ((IT=
RCC_IT_CSS
))

	)

353 
	#IS_RCC_CLEAR_IT
(
IT
((((IT& (
ut8_t
)0x60=0x00&& ((IT!0x00))

	)

355 
	#RCC_IT_PLL2RDY
 ((
ut8_t
)0x20)

	)

356 
	#RCC_IT_PLL3RDY
 ((
ut8_t
)0x40)

	)

357 
	#IS_RCC_IT
(
IT
((((IT& (
ut8_t
)0x80=0x00&& ((IT!0x00))

	)

358 
	#IS_RCC_GET_IT
(
IT
(((IT=
RCC_IT_LSIRDY
|| ((IT=
RCC_IT_LSERDY
) || \

359 ((
IT
=
RCC_IT_HSIRDY
|| ((IT=
RCC_IT_HSERDY
) || \

360 ((
IT
=
RCC_IT_PLLRDY
|| ((IT=
RCC_IT_CSS
) || \

361 ((
IT
=
RCC_IT_PLL2RDY
|| ((IT=
RCC_IT_PLL3RDY
))

	)

362 
	#IS_RCC_CLEAR_IT
(
IT
((IT!0x00)

	)

370 #ide
STM32F10X_CL


375 
	#RCC_USBCLKSour_PLLCLK_1Div5
 ((
ut8_t
)0x00)

	)

376 
	#RCC_USBCLKSour_PLLCLK_Div1
 ((
ut8_t
)0x01)

	)

378 
	#IS_RCC_USBCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_USBCLKSour_PLLCLK_1Div5
) || \

379 ((
SOURCE
=
RCC_USBCLKSour_PLLCLK_Div1
))

	)

387 
	#RCC_OTGFSCLKSour_PLLVCO_Div3
 ((
ut8_t
)0x00)

	)

388 
	#RCC_OTGFSCLKSour_PLLVCO_Div2
 ((
ut8_t
)0x01)

	)

390 
	#IS_RCC_OTGFSCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_OTGFSCLKSour_PLLVCO_Div3
) || \

391 ((
SOURCE
=
RCC_OTGFSCLKSour_PLLVCO_Div2
))

	)

398 #ifde
STM32F10X_CL


402 
	#RCC_I2S2CLKSour_SYSCLK
 ((
ut8_t
)0x00)

	)

403 
	#RCC_I2S2CLKSour_PLL3_VCO
 ((
ut8_t
)0x01)

	)

405 
	#IS_RCC_I2S2CLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_I2S2CLKSour_SYSCLK
) || \

406 ((
SOURCE
=
RCC_I2S2CLKSour_PLL3_VCO
))

	)

414 
	#RCC_I2S3CLKSour_SYSCLK
 ((
ut8_t
)0x00)

	)

415 
	#RCC_I2S3CLKSour_PLL3_VCO
 ((
ut8_t
)0x01)

	)

417 
	#IS_RCC_I2S3CLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_I2S3CLKSour_SYSCLK
) || \

418 ((
SOURCE
=
RCC_I2S3CLKSour_PLL3_VCO
))

	)

429 
	#RCC_PCLK2_Div2
 ((
ut32_t
)0x00000000)

	)

430 
	#RCC_PCLK2_Div4
 ((
ut32_t
)0x00004000)

	)

431 
	#RCC_PCLK2_Div6
 ((
ut32_t
)0x00008000)

	)

432 
	#RCC_PCLK2_Div8
 ((
ut32_t
)0x0000C000)

	)

433 
	#IS_RCC_ADCCLK
(
ADCCLK
(((ADCCLK=
RCC_PCLK2_Div2
|| ((ADCCLK=
RCC_PCLK2_Div4
) || \

434 ((
ADCCLK
=
RCC_PCLK2_Div6
|| ((ADCCLK=
RCC_PCLK2_Div8
))

	)

443 
	#RCC_LSE_OFF
 ((
ut8_t
)0x00)

	)

444 
	#RCC_LSE_ON
 ((
ut8_t
)0x01)

	)

445 
	#RCC_LSE_Byss
 ((
ut8_t
)0x04)

	)

446 
	#IS_RCC_LSE
(
LSE
(((LSE=
RCC_LSE_OFF
|| ((LSE=
RCC_LSE_ON
) || \

447 ((
LSE
=
RCC_LSE_Byss
))

	)

456 
	#RCC_RTCCLKSour_LSE
 ((
ut32_t
)0x00000100)

	)

457 
	#RCC_RTCCLKSour_LSI
 ((
ut32_t
)0x00000200)

	)

458 
	#RCC_RTCCLKSour_HSE_Div128
 ((
ut32_t
)0x00000300)

	)

459 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_RTCCLKSour_LSE
) || \

460 ((
SOURCE
=
RCC_RTCCLKSour_LSI
) || \

461 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div128
))

	)

470 
	#RCC_AHBPh_DMA1
 ((
ut32_t
)0x00000001)

	)

471 
	#RCC_AHBPh_DMA2
 ((
ut32_t
)0x00000002)

	)

472 
	#RCC_AHBPh_SRAM
 ((
ut32_t
)0x00000004)

	)

473 
	#RCC_AHBPh_FLITF
 ((
ut32_t
)0x00000010)

	)

474 
	#RCC_AHBPh_CRC
 ((
ut32_t
)0x00000040)

	)

476 #ide
STM32F10X_CL


477 
	#RCC_AHBPh_FSMC
 ((
ut32_t
)0x00000100)

	)

478 
	#RCC_AHBPh_SDIO
 ((
ut32_t
)0x00000400)

	)

479 
	#IS_RCC_AHB_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFAA8=0x00&& ((PERIPH!0x00))

	)

481 
	#RCC_AHBPh_OTG_FS
 ((
ut32_t
)0x00001000)

	)

482 
	#RCC_AHBPh_ETH_MAC
 ((
ut32_t
)0x00004000)

	)

483 
	#RCC_AHBPh_ETH_MAC_Tx
 ((
ut32_t
)0x00008000)

	)

484 
	#RCC_AHBPh_ETH_MAC_Rx
 ((
ut32_t
)0x00010000)

	)

486 
	#IS_RCC_AHB_PERIPH
(
PERIPH
((((PERIPH& 0xFFFE2FA8=0x00&& ((PERIPH!0x00))

	)

487 
	#IS_RCC_AHB_PERIPH_RESET
(
PERIPH
((((PERIPH& 0xFFFFAFFF=0x00&& ((PERIPH!0x00))

	)

497 
	#RCC_APB2Ph_AFIO
 ((
ut32_t
)0x00000001)

	)

498 
	#RCC_APB2Ph_GPIOA
 ((
ut32_t
)0x00000004)

	)

499 
	#RCC_APB2Ph_GPIOB
 ((
ut32_t
)0x00000008)

	)

500 
	#RCC_APB2Ph_GPIOC
 ((
ut32_t
)0x00000010)

	)

501 
	#RCC_APB2Ph_GPIOD
 ((
ut32_t
)0x00000020)

	)

502 
	#RCC_APB2Ph_GPIOE
 ((
ut32_t
)0x00000040)

	)

503 
	#RCC_APB2Ph_GPIOF
 ((
ut32_t
)0x00000080)

	)

504 
	#RCC_APB2Ph_GPIOG
 ((
ut32_t
)0x00000100)

	)

505 
	#RCC_APB2Ph_ADC1
 ((
ut32_t
)0x00000200)

	)

506 
	#RCC_APB2Ph_ADC2
 ((
ut32_t
)0x00000400)

	)

507 
	#RCC_APB2Ph_TIM1
 ((
ut32_t
)0x00000800)

	)

508 
	#RCC_APB2Ph_SPI1
 ((
ut32_t
)0x00001000)

	)

509 
	#RCC_APB2Ph_TIM8
 ((
ut32_t
)0x00002000)

	)

510 
	#RCC_APB2Ph_USART1
 ((
ut32_t
)0x00004000)

	)

511 
	#RCC_APB2Ph_ADC3
 ((
ut32_t
)0x00008000)

	)

512 
	#RCC_APB2Ph_TIM15
 ((
ut32_t
)0x00010000)

	)

513 
	#RCC_APB2Ph_TIM16
 ((
ut32_t
)0x00020000)

	)

514 
	#RCC_APB2Ph_TIM17
 ((
ut32_t
)0x00040000)

	)

515 
	#RCC_APB2Ph_TIM9
 ((
ut32_t
)0x00080000)

	)

516 
	#RCC_APB2Ph_TIM10
 ((
ut32_t
)0x00100000)

	)

517 
	#RCC_APB2Ph_TIM11
 ((
ut32_t
)0x00200000)

	)

519 
	#IS_RCC_APB2_PERIPH
(
PERIPH
((((PERIPH& 0xFFC00002=0x00&& ((PERIPH!0x00))

	)

528 
	#RCC_APB1Ph_TIM2
 ((
ut32_t
)0x00000001)

	)

529 
	#RCC_APB1Ph_TIM3
 ((
ut32_t
)0x00000002)

	)

530 
	#RCC_APB1Ph_TIM4
 ((
ut32_t
)0x00000004)

	)

531 
	#RCC_APB1Ph_TIM5
 ((
ut32_t
)0x00000008)

	)

532 
	#RCC_APB1Ph_TIM6
 ((
ut32_t
)0x00000010)

	)

533 
	#RCC_APB1Ph_TIM7
 ((
ut32_t
)0x00000020)

	)

534 
	#RCC_APB1Ph_TIM12
 ((
ut32_t
)0x00000040)

	)

535 
	#RCC_APB1Ph_TIM13
 ((
ut32_t
)0x00000080)

	)

536 
	#RCC_APB1Ph_TIM14
 ((
ut32_t
)0x00000100)

	)

537 
	#RCC_APB1Ph_WWDG
 ((
ut32_t
)0x00000800)

	)

538 
	#RCC_APB1Ph_SPI2
 ((
ut32_t
)0x00004000)

	)

539 
	#RCC_APB1Ph_SPI3
 ((
ut32_t
)0x00008000)

	)

540 
	#RCC_APB1Ph_USART2
 ((
ut32_t
)0x00020000)

	)

541 
	#RCC_APB1Ph_USART3
 ((
ut32_t
)0x00040000)

	)

542 
	#RCC_APB1Ph_UART4
 ((
ut32_t
)0x00080000)

	)

543 
	#RCC_APB1Ph_UART5
 ((
ut32_t
)0x00100000)

	)

544 
	#RCC_APB1Ph_I2C1
 ((
ut32_t
)0x00200000)

	)

545 
	#RCC_APB1Ph_I2C2
 ((
ut32_t
)0x00400000)

	)

546 
	#RCC_APB1Ph_USB
 ((
ut32_t
)0x00800000)

	)

547 
	#RCC_APB1Ph_CAN1
 ((
ut32_t
)0x02000000)

	)

548 
	#RCC_APB1Ph_CAN2
 ((
ut32_t
)0x04000000)

	)

549 
	#RCC_APB1Ph_BKP
 ((
ut32_t
)0x08000000)

	)

550 
	#RCC_APB1Ph_PWR
 ((
ut32_t
)0x10000000)

	)

551 
	#RCC_APB1Ph_DAC
 ((
ut32_t
)0x20000000)

	)

552 
	#RCC_APB1Ph_CEC
 ((
ut32_t
)0x40000000)

	)

554 
	#IS_RCC_APB1_PERIPH
(
PERIPH
((((PERIPH& 0x81013600=0x00&& ((PERIPH!0x00))

	)

564 
	#RCC_MCO_NoClock
 ((
ut8_t
)0x00)

	)

565 
	#RCC_MCO_SYSCLK
 ((
ut8_t
)0x04)

	)

566 
	#RCC_MCO_HSI
 ((
ut8_t
)0x05)

	)

567 
	#RCC_MCO_HSE
 ((
ut8_t
)0x06)

	)

568 
	#RCC_MCO_PLLCLK_Div2
 ((
ut8_t
)0x07)

	)

570 #ide
STM32F10X_CL


571 
	#IS_RCC_MCO
(
MCO
(((MCO=
RCC_MCO_NoClock
|| ((MCO=
RCC_MCO_HSI
) || \

572 ((
MCO
=
RCC_MCO_SYSCLK
|| ((MCO=
RCC_MCO_HSE
) || \

573 ((
MCO
=
RCC_MCO_PLLCLK_Div2
))

	)

575 
	#RCC_MCO_PLL2CLK
 ((
ut8_t
)0x08)

	)

576 
	#RCC_MCO_PLL3CLK_Div2
 ((
ut8_t
)0x09)

	)

577 
	#RCC_MCO_XT1
 ((
ut8_t
)0x0A)

	)

578 
	#RCC_MCO_PLL3CLK
 ((
ut8_t
)0x0B)

	)

580 
	#IS_RCC_MCO
(
MCO
(((MCO=
RCC_MCO_NoClock
|| ((MCO=
RCC_MCO_HSI
) || \

581 ((
MCO
=
RCC_MCO_SYSCLK
|| ((MCO=
RCC_MCO_HSE
) || \

582 ((
MCO
=
RCC_MCO_PLLCLK_Div2
|| ((MCO=
RCC_MCO_PLL2CLK
) || \

583 ((
MCO
=
RCC_MCO_PLL3CLK_Div2
|| ((MCO=
RCC_MCO_XT1
) || \

584 ((
MCO
=
RCC_MCO_PLL3CLK
))

	)

595 
	#RCC_FLAG_HSIRDY
 ((
ut8_t
)0x21)

	)

596 
	#RCC_FLAG_HSERDY
 ((
ut8_t
)0x31)

	)

597 
	#RCC_FLAG_PLLRDY
 ((
ut8_t
)0x39)

	)

598 
	#RCC_FLAG_LSERDY
 ((
ut8_t
)0x41)

	)

599 
	#RCC_FLAG_LSIRDY
 ((
ut8_t
)0x61)

	)

600 
	#RCC_FLAG_PINRST
 ((
ut8_t
)0x7A)

	)

601 
	#RCC_FLAG_PORRST
 ((
ut8_t
)0x7B)

	)

602 
	#RCC_FLAG_SFTRST
 ((
ut8_t
)0x7C)

	)

603 
	#RCC_FLAG_IWDGRST
 ((
ut8_t
)0x7D)

	)

604 
	#RCC_FLAG_WWDGRST
 ((
ut8_t
)0x7E)

	)

605 
	#RCC_FLAG_LPWRRST
 ((
ut8_t
)0x7F)

	)

607 #ide
STM32F10X_CL


608 
	#IS_RCC_FLAG
(
FLAG
(((FLAG=
RCC_FLAG_HSIRDY
|| ((FLAG=
RCC_FLAG_HSERDY
) || \

609 ((
FLAG
=
RCC_FLAG_PLLRDY
|| ((FLAG=
RCC_FLAG_LSERDY
) || \

610 ((
FLAG
=
RCC_FLAG_LSIRDY
|| ((FLAG=
RCC_FLAG_PINRST
) || \

611 ((
FLAG
=
RCC_FLAG_PORRST
|| ((FLAG=
RCC_FLAG_SFTRST
) || \

612 ((
FLAG
=
RCC_FLAG_IWDGRST
)|| ((FLAG=
RCC_FLAG_WWDGRST
)|| \

613 ((
FLAG
=
RCC_FLAG_LPWRRST
))

	)

615 
	#RCC_FLAG_PLL2RDY
 ((
ut8_t
)0x3B)

	)

616 
	#RCC_FLAG_PLL3RDY
 ((
ut8_t
)0x3D)

	)

617 
	#IS_RCC_FLAG
(
FLAG
(((FLAG=
RCC_FLAG_HSIRDY
|| ((FLAG=
RCC_FLAG_HSERDY
) || \

618 ((
FLAG
=
RCC_FLAG_PLLRDY
|| ((FLAG=
RCC_FLAG_LSERDY
) || \

619 ((
FLAG
=
RCC_FLAG_PLL2RDY
|| ((FLAG=
RCC_FLAG_PLL3RDY
) || \

620 ((
FLAG
=
RCC_FLAG_LSIRDY
|| ((FLAG=
RCC_FLAG_PINRST
) || \

621 ((
FLAG
=
RCC_FLAG_PORRST
|| ((FLAG=
RCC_FLAG_SFTRST
) || \

622 ((
FLAG
=
RCC_FLAG_IWDGRST
)|| ((FLAG=
RCC_FLAG_WWDGRST
)|| \

623 ((
FLAG
=
RCC_FLAG_LPWRRST
))

	)

626 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
((VALUE<0x1F)

	)

647 
RCC_DeIn
();

648 
RCC_HSECfig
(
ut32_t
 
RCC_HSE
);

649 
EStus
 
RCC_WaFHSESUp
();

650 
RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
);

651 
RCC_HSICmd
(
FuniڮS
 
NewS
);

652 
RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
RCC_PLLMul
);

653 
RCC_PLLCmd
(
FuniڮS
 
NewS
);

655 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
|| defed (
STM32F10X_CL
)

656 
RCC_PREDIV1Cfig
(
ut32_t
 
RCC_PREDIV1_Sour
, ut32_
RCC_PREDIV1_Div
);

659 #ifde 
STM32F10X_CL


660 
RCC_PREDIV2Cfig
(
ut32_t
 
RCC_PREDIV2_Div
);

661 
RCC_PLL2Cfig
(
ut32_t
 
RCC_PLL2Mul
);

662 
RCC_PLL2Cmd
(
FuniڮS
 
NewS
);

663 
RCC_PLL3Cfig
(
ut32_t
 
RCC_PLL3Mul
);

664 
RCC_PLL3Cmd
(
FuniڮS
 
NewS
);

667 
RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
);

668 
ut8_t
 
RCC_GSYSCLKSour
();

669 
RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
);

670 
RCC_PCLK1Cfig
(
ut32_t
 
RCC_HCLK
);

671 
RCC_PCLK2Cfig
(
ut32_t
 
RCC_HCLK
);

672 
RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
);

674 #ide
STM32F10X_CL


675 
RCC_USBCLKCfig
(
ut32_t
 
RCC_USBCLKSour
);

677 
RCC_OTGFSCLKCfig
(
ut32_t
 
RCC_OTGFSCLKSour
);

680 
RCC_ADCCLKCfig
(
ut32_t
 
RCC_PCLK2
);

682 #ifde
STM32F10X_CL


683 
RCC_I2S2CLKCfig
(
ut32_t
 
RCC_I2S2CLKSour
);

684 
RCC_I2S3CLKCfig
(
ut32_t
 
RCC_I2S3CLKSour
);

687 
RCC_LSECfig
(
ut8_t
 
RCC_LSE
);

688 
RCC_LSICmd
(
FuniڮS
 
NewS
);

689 
RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
);

690 
RCC_RTCCLKCmd
(
FuniڮS
 
NewS
);

691 
RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
);

692 
RCC_AHBPhClockCmd
(
ut32_t
 
RCC_AHBPh
, 
FuniڮS
 
NewS
);

693 
RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

694 
RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

696 #ifde
STM32F10X_CL


697 
RCC_AHBPhRetCmd
(
ut32_t
 
RCC_AHBPh
, 
FuniڮS
 
NewS
);

700 
RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

701 
RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

702 
RCC_BackupRetCmd
(
FuniڮS
 
NewS
);

703 
RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
);

704 
RCC_MCOCfig
(
ut8_t
 
RCC_MCO
);

705 
FgStus
 
RCC_GFgStus
(
ut8_t
 
RCC_FLAG
);

706 
RCC_CˬFg
();

707 
ITStus
 
RCC_GITStus
(
ut8_t
 
RCC_IT
);

708 
RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
);

710 #ifde
__lulus


	@stm32f10x_rtc.c

23 
	~"m32f10x_c.h
"

44 
	#RTC_LSB_MASK
 ((
ut32_t
)0x0000FFFF

	)

45 
	#PRLH_MSB_MASK
 ((
ut32_t
)0x000F0000

	)

90 
	$RTC_ITCfig
(
ut16_t
 
RTC_IT
, 
FuniڮS
 
NewS
)

93 
	`as_m
(
	`IS_RTC_IT
(
RTC_IT
));

94 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

96 i(
NewS
 !
DISABLE
)

98 
RTC
->
CRH
 |
RTC_IT
;

102 
RTC
->
CRH
 &(
ut16_t
)~
RTC_IT
;

104 
	}
}

111 
	$RTC_ECfigMode
()

114 
RTC
->
CRL
 |
RTC_CRL_CNF
;

115 
	}
}

122 
	$RTC_ExCfigMode
()

125 
RTC
->
CRL
 &(
ut16_t
)~((ut16_t)
RTC_CRL_CNF
);

126 
	}
}

133 
ut32_t
 
	$RTC_GCou
()

135 
ut16_t
 
tmp
 = 0;

136 
tmp
 = 
RTC
->
CNTL
;

137  (((
ut32_t
)
RTC
->
CNTH
 << 16 ) | 
tmp
) ;

138 
	}
}

145 
	$RTC_SCou
(
ut32_t
 
CouVue
)

147 
	`RTC_ECfigMode
();

149 
RTC
->
CNTH
 = 
CouVue
 >> 16;

151 
RTC
->
CNTL
 = (
CouVue
 & 
RTC_LSB_MASK
);

152 
	`RTC_ExCfigMode
();

153 
	}
}

160 
	$RTC_SPsr
(
ut32_t
 
PsrVue
)

163 
	`as_m
(
	`IS_RTC_PRESCALER
(
PsrVue
));

165 
	`RTC_ECfigMode
();

167 
RTC
->
PRLH
 = (
PsrVue
 & 
PRLH_MSB_MASK
) >> 16;

169 
RTC
->
PRLL
 = (
PsrVue
 & 
RTC_LSB_MASK
);

170 
	`RTC_ExCfigMode
();

171 
	}
}

178 
	$RTC_SArm
(
ut32_t
 
ArmVue
)

180 
	`RTC_ECfigMode
();

182 
RTC
->
ALRH
 = 
ArmVue
 >> 16;

184 
RTC
->
ALRL
 = (
ArmVue
 & 
RTC_LSB_MASK
);

185 
	`RTC_ExCfigMode
();

186 
	}
}

193 
ut32_t
 
	$RTC_GDivid
()

195 
ut32_t
 
tmp
 = 0x00;

196 
tmp
 = ((
ut32_t
)
RTC
->
DIVH
 & (uint32_t)0x000F) << 16;

197 
tmp
 |
RTC
->
DIVL
;

198  
tmp
;

199 
	}
}

207 
	$RTC_WaFLaTask
()

210 (
RTC
->
CRL
 & 
RTC_FLAG_RTOFF
=(
ut16_t
)
RESET
)

213 
	}
}

223 
	$RTC_WaFSynchro
()

226 
RTC
->
CRL
 &(
ut16_t
)~
RTC_FLAG_RSF
;

228 (
RTC
->
CRL
 & 
RTC_FLAG_RSF
=(
ut16_t
)
RESET
)

231 
	}
}

244 
FgStus
 
	$RTC_GFgStus
(
ut16_t
 
RTC_FLAG
)

246 
FgStus
 
bus
 = 
RESET
;

249 
	`as_m
(
	`IS_RTC_GET_FLAG
(
RTC_FLAG
));

251 i((
RTC
->
CRL
 & 
RTC_FLAG
!(
ut16_t
)
RESET
)

253 
bus
 = 
SET
;

257 
bus
 = 
RESET
;

259  
bus
;

260 
	}
}

273 
	$RTC_CˬFg
(
ut16_t
 
RTC_FLAG
)

276 
	`as_m
(
	`IS_RTC_CLEAR_FLAG
(
RTC_FLAG
));

279 
RTC
->
CRL
 &(
ut16_t
)~
RTC_FLAG
;

280 
	}
}

291 
ITStus
 
	$RTC_GITStus
(
ut16_t
 
RTC_IT
)

293 
ITStus
 
bus
 = 
RESET
;

295 
	`as_m
(
	`IS_RTC_GET_IT
(
RTC_IT
));

297 
bus
 = (
ITStus
)(
RTC
->
CRL
 & 
RTC_IT
);

298 i(((
RTC
->
CRH
 & 
RTC_IT
!(
ut16_t
)
RESET
&& (
bus
 != (uint16_t)RESET))

300 
bus
 = 
SET
;

304 
bus
 = 
RESET
;

306  
bus
;

307 
	}
}

318 
	$RTC_CˬITPdgB
(
ut16_t
 
RTC_IT
)

321 
	`as_m
(
	`IS_RTC_IT
(
RTC_IT
));

324 
RTC
->
CRL
 &(
ut16_t
)~
RTC_IT
;

325 
	}
}

	@stm32f10x_rtc.h

24 #ide
__STM32F10x_RTC_H


25 
	#__STM32F10x_RTC_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

58 
	#RTC_IT_OW
 ((
ut16_t
)0x0004

	)

59 
	#RTC_IT_ALR
 ((
ut16_t
)0x0002

	)

60 
	#RTC_IT_SEC
 ((
ut16_t
)0x0001

	)

61 
	#IS_RTC_IT
(
IT
((((IT& (
ut16_t
)0xFFF8=0x00&& ((IT!0x00))

	)

62 
	#IS_RTC_GET_IT
(
IT
(((IT=
RTC_IT_OW
|| ((IT=
RTC_IT_ALR
) || \

63 ((
IT
=
RTC_IT_SEC
))

	)

72 
	#RTC_FLAG_RTOFF
 ((
ut16_t
)0x0020

	)

73 
	#RTC_FLAG_RSF
 ((
ut16_t
)0x0008

	)

74 
	#RTC_FLAG_OW
 ((
ut16_t
)0x0004

	)

75 
	#RTC_FLAG_ALR
 ((
ut16_t
)0x0002

	)

76 
	#RTC_FLAG_SEC
 ((
ut16_t
)0x0001

	)

77 
	#IS_RTC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0xFFF0=0x00&& ((FLAG!0x00))

	)

78 
	#IS_RTC_GET_FLAG
(
FLAG
(((FLAG=
RTC_FLAG_RTOFF
|| ((FLAG=
RTC_FLAG_RSF
) || \

79 ((
FLAG
=
RTC_FLAG_OW
|| ((FLAG=
RTC_FLAG_ALR
) || \

80 ((
FLAG
=
RTC_FLAG_SEC
))

	)

81 
	#IS_RTC_PRESCALER
(
PRESCALER
((PRESCALER<0xFFFFF)

	)

103 
RTC_ITCfig
(
ut16_t
 
RTC_IT
, 
FuniڮS
 
NewS
);

104 
RTC_ECfigMode
();

105 
RTC_ExCfigMode
();

106 
ut32_t
 
RTC_GCou
();

107 
RTC_SCou
(
ut32_t
 
CouVue
);

108 
RTC_SPsr
(
ut32_t
 
PsrVue
);

109 
RTC_SArm
(
ut32_t
 
ArmVue
);

110 
ut32_t
 
RTC_GDivid
();

111 
RTC_WaFLaTask
();

112 
RTC_WaFSynchro
();

113 
FgStus
 
RTC_GFgStus
(
ut16_t
 
RTC_FLAG
);

114 
RTC_CˬFg
(
ut16_t
 
RTC_FLAG
);

115 
ITStus
 
RTC_GITStus
(
ut16_t
 
RTC_IT
);

116 
RTC_CˬITPdgB
(
ut16_t
 
RTC_IT
);

118 #ifde
__lulus


	@stm32f10x_sdio.c

23 
	~"m32f10x_sdio.h
"

24 
	~"m32f10x_rcc.h
"

40 
	#SDIO_OFFSET
 (
SDIO_BASE
 - 
PERIPH_BASE
)

	)

45 
	#CLKCR_OFFSET
 (
SDIO_OFFSET
 + 0x04)

	)

46 
	#CLKEN_BNumb
 0x08

	)

47 
	#CLKCR_CLKEN_BB
 (
PERIPH_BB_BASE
 + (
CLKCR_OFFSET
 * 32+ (
CLKEN_BNumb
 * 4))

	)

52 
	#CMD_OFFSET
 (
SDIO_OFFSET
 + 0x0C)

	)

53 
	#SDIOSUSPEND_BNumb
 0x0B

	)

54 
	#CMD_SDIOSUSPEND_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
SDIOSUSPEND_BNumb
 * 4))

	)

57 
	#ENCMDCOMPL_BNumb
 0x0C

	)

58 
	#CMD_ENCMDCOMPL_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
ENCMDCOMPL_BNumb
 * 4))

	)

61 
	#NIEN_BNumb
 0x0D

	)

62 
	#CMD_NIEN_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
NIEN_BNumb
 * 4))

	)

65 
	#ATACMD_BNumb
 0x0E

	)

66 
	#CMD_ATACMD_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
ATACMD_BNumb
 * 4))

	)

71 
	#DCTRL_OFFSET
 (
SDIO_OFFSET
 + 0x2C)

	)

72 
	#DMAEN_BNumb
 0x03

	)

73 
	#DCTRL_DMAEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
DMAEN_BNumb
 * 4))

	)

76 
	#RWSTART_BNumb
 0x08

	)

77 
	#DCTRL_RWSTART_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWSTART_BNumb
 * 4))

	)

80 
	#RWSTOP_BNumb
 0x09

	)

81 
	#DCTRL_RWSTOP_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWSTOP_BNumb
 * 4))

	)

84 
	#RWMOD_BNumb
 0x0A

	)

85 
	#DCTRL_RWMOD_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWMOD_BNumb
 * 4))

	)

88 
	#SDIOEN_BNumb
 0x0B

	)

89 
	#DCTRL_SDIOEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
SDIOEN_BNumb
 * 4))

	)

96 
	#CLKCR_CLEAR_MASK
 ((
ut32_t
)0xFFFF8100)

	)

101 
	#PWR_PWRCTRL_MASK
 ((
ut32_t
)0xFFFFFFFC)

	)

106 
	#DCTRL_CLEAR_MASK
 ((
ut32_t
)0xFFFFFF08)

	)

111 
	#CMD_CLEAR_MASK
 ((
ut32_t
)0xFFFFF800)

	)

114 
	#SDIO_RESP_ADDR
 ((
ut32_t
)(
SDIO_BASE
 + 0x14))

	)

161 
	$SDIO_DeIn
()

163 
SDIO
->
POWER
 = 0x00000000;

164 
SDIO
->
CLKCR
 = 0x00000000;

165 
SDIO
->
ARG
 = 0x00000000;

166 
SDIO
->
CMD
 = 0x00000000;

167 
SDIO
->
DTIMER
 = 0x00000000;

168 
SDIO
->
DLEN
 = 0x00000000;

169 
SDIO
->
DCTRL
 = 0x00000000;

170 
SDIO
->
ICR
 = 0x00C007FF;

171 
SDIO
->
MASK
 = 0x00000000;

172 
	}
}

181 
	$SDIO_In
(
SDIO_InTyDef
* 
SDIO_InSu
)

183 
ut32_t
 
tmeg
 = 0;

186 
	`as_m
(
	`IS_SDIO_CLOCK_EDGE
(
SDIO_InSu
->
SDIO_ClockEdge
));

187 
	`as_m
(
	`IS_SDIO_CLOCK_BYPASS
(
SDIO_InSu
->
SDIO_ClockByss
));

188 
	`as_m
(
	`IS_SDIO_CLOCK_POWER_SAVE
(
SDIO_InSu
->
SDIO_ClockPowSave
));

189 
	`as_m
(
	`IS_SDIO_BUS_WIDE
(
SDIO_InSu
->
SDIO_BusWide
));

190 
	`as_m
(
	`IS_SDIO_HARDWARE_FLOW_CONTROL
(
SDIO_InSu
->
SDIO_HdweFlowCڌ
));

194 
tmeg
 = 
SDIO
->
CLKCR
;

197 
tmeg
 &
CLKCR_CLEAR_MASK
;

205 
tmeg
 |(
SDIO_InSu
->
SDIO_ClockDiv
 | SDIO_InSu->
SDIO_ClockPowSave
 |

206 
SDIO_InSu
->
SDIO_ClockByss
 | SDIO_InSu->
SDIO_BusWide
 |

207 
SDIO_InSu
->
SDIO_ClockEdge
 | SDIO_InSu->
SDIO_HdweFlowCڌ
);

210 
SDIO
->
CLKCR
 = 
tmeg
;

211 
	}
}

219 
	$SDIO_SuIn
(
SDIO_InTyDef
* 
SDIO_InSu
)

222 
SDIO_InSu
->
SDIO_ClockDiv
 = 0x00;

223 
SDIO_InSu
->
SDIO_ClockEdge
 = 
SDIO_ClockEdge_Risg
;

224 
SDIO_InSu
->
SDIO_ClockByss
 = 
SDIO_ClockByss_Dib
;

225 
SDIO_InSu
->
SDIO_ClockPowSave
 = 
SDIO_ClockPowSave_Dib
;

226 
SDIO_InSu
->
SDIO_BusWide
 = 
SDIO_BusWide_1b
;

227 
SDIO_InSu
->
SDIO_HdweFlowCڌ
 = 
SDIO_HdweFlowCڌ_Dib
;

228 
	}
}

235 
	$SDIO_ClockCmd
(
FuniڮS
 
NewS
)

238 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

240 *(
__IO
 
ut32_t
 *
CLKCR_CLKEN_BB
 = (ut32_t)
NewS
;

241 
	}
}

251 
	$SDIO_SPowS
(
ut32_t
 
SDIO_PowS
)

254 
	`as_m
(
	`IS_SDIO_POWER_STATE
(
SDIO_PowS
));

256 
SDIO
->
POWER
 &
PWR_PWRCTRL_MASK
;

257 
SDIO
->
POWER
 |
SDIO_PowS
;

258 
	}
}

269 
ut32_t
 
	$SDIO_GPowS
()

271  (
SDIO
->
POWER
 & (~
PWR_PWRCTRL_MASK
));

272 
	}
}

307 
	$SDIO_ITCfig
(
ut32_t
 
SDIO_IT
, 
FuniڮS
 
NewS
)

310 
	`as_m
(
	`IS_SDIO_IT
(
SDIO_IT
));

311 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

313 i(
NewS
 !
DISABLE
)

316 
SDIO
->
MASK
 |
SDIO_IT
;

321 
SDIO
->
MASK
 &~
SDIO_IT
;

323 
	}
}

331 
	$SDIO_DMACmd
(
FuniڮS
 
NewS
)

334 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

336 *(
__IO
 
ut32_t
 *
DCTRL_DMAEN_BB
 = (ut32_t)
NewS
;

337 
	}
}

346 
	$SDIO_SdCommd
(
SDIO_CmdInTyDef
 *
SDIO_CmdInSu
)

348 
ut32_t
 
tmeg
 = 0;

351 
	`as_m
(
	`IS_SDIO_CMD_INDEX
(
SDIO_CmdInSu
->
SDIO_CmdIndex
));

352 
	`as_m
(
	`IS_SDIO_RESPONSE
(
SDIO_CmdInSu
->
SDIO_Reڣ
));

353 
	`as_m
(
	`IS_SDIO_WAIT
(
SDIO_CmdInSu
->
SDIO_Wa
));

354 
	`as_m
(
	`IS_SDIO_CPSM
(
SDIO_CmdInSu
->
SDIO_CPSM
));

358 
SDIO
->
ARG
 = 
SDIO_CmdInSu
->
SDIO_Argumt
;

362 
tmeg
 = 
SDIO
->
CMD
;

364 
tmeg
 &
CMD_CLEAR_MASK
;

369 
tmeg
 |(
ut32_t
)
SDIO_CmdInSu
->
SDIO_CmdIndex
 | SDIO_CmdInSu->
SDIO_Reڣ


370 | 
SDIO_CmdInSu
->
SDIO_Wa
 | SDIO_CmdInSu->
SDIO_CPSM
;

373 
SDIO
->
CMD
 = 
tmeg
;

374 
	}
}

382 
	$SDIO_CmdSuIn
(
SDIO_CmdInTyDef
* 
SDIO_CmdInSu
)

385 
SDIO_CmdInSu
->
SDIO_Argumt
 = 0x00;

386 
SDIO_CmdInSu
->
SDIO_CmdIndex
 = 0x00;

387 
SDIO_CmdInSu
->
SDIO_Reڣ
 = 
SDIO_Reڣ_No
;

388 
SDIO_CmdInSu
->
SDIO_Wa
 = 
SDIO_Wa_No
;

389 
SDIO_CmdInSu
->
SDIO_CPSM
 = 
SDIO_CPSM_Dib
;

390 
	}
}

397 
ut8_t
 
	$SDIO_GCommdReڣ
()

399  (
ut8_t
)(
SDIO
->
RESPCMD
);

400 
	}
}

412 
ut32_t
 
	$SDIO_GReڣ
(
ut32_t
 
SDIO_RESP
)

414 
__IO
 
ut32_t
 
tmp
 = 0;

417 
	`as_m
(
	`IS_SDIO_RESP
(
SDIO_RESP
));

419 
tmp
 = 
SDIO_RESP_ADDR
 + 
SDIO_RESP
;

421  (*(
__IO
 
ut32_t
 *
tmp
);

422 
	}
}

431 
	$SDIO_DaCfig
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
)

433 
ut32_t
 
tmeg
 = 0;

436 
	`as_m
(
	`IS_SDIO_DATA_LENGTH
(
SDIO_DaInSu
->
SDIO_DaLgth
));

437 
	`as_m
(
	`IS_SDIO_BLOCK_SIZE
(
SDIO_DaInSu
->
SDIO_DaBlockSize
));

438 
	`as_m
(
	`IS_SDIO_TRANSFER_DIR
(
SDIO_DaInSu
->
SDIO_TnsrD
));

439 
	`as_m
(
	`IS_SDIO_TRANSFER_MODE
(
SDIO_DaInSu
->
SDIO_TnsrMode
));

440 
	`as_m
(
	`IS_SDIO_DPSM
(
SDIO_DaInSu
->
SDIO_DPSM
));

444 
SDIO
->
DTIMER
 = 
SDIO_DaInSu
->
SDIO_DaTimeOut
;

448 
SDIO
->
DLEN
 = 
SDIO_DaInSu
->
SDIO_DaLgth
;

452 
tmeg
 = 
SDIO
->
DCTRL
;

454 
tmeg
 &
DCTRL_CLEAR_MASK
;

459 
tmeg
 |(
ut32_t
)
SDIO_DaInSu
->
SDIO_DaBlockSize
 | SDIO_DaInSu->
SDIO_TnsrD


460 | 
SDIO_DaInSu
->
SDIO_TnsrMode
 | SDIO_DaInSu->
SDIO_DPSM
;

463 
SDIO
->
DCTRL
 = 
tmeg
;

464 
	}
}

472 
	$SDIO_DaSuIn
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
)

475 
SDIO_DaInSu
->
SDIO_DaTimeOut
 = 0xFFFFFFFF;

476 
SDIO_DaInSu
->
SDIO_DaLgth
 = 0x00;

477 
SDIO_DaInSu
->
SDIO_DaBlockSize
 = 
SDIO_DaBlockSize_1b
;

478 
SDIO_DaInSu
->
SDIO_TnsrD
 = 
SDIO_TnsrD_ToCd
;

479 
SDIO_DaInSu
->
SDIO_TnsrMode
 = 
SDIO_TnsrMode_Block
;

480 
SDIO_DaInSu
->
SDIO_DPSM
 = 
SDIO_DPSM_Dib
;

481 
	}
}

488 
ut32_t
 
	$SDIO_GDaCou
()

490  
SDIO
->
DCOUNT
;

491 
	}
}

498 
ut32_t
 
	$SDIO_RdDa
()

500  
SDIO
->
FIFO
;

501 
	}
}

508 
	$SDIO_WreDa
(
ut32_t
 
Da
)

510 
SDIO
->
FIFO
 = 
Da
;

511 
	}
}

518 
ut32_t
 
	$SDIO_GFIFOCou
()

520  
SDIO
->
FIFOCNT
;

521 
	}
}

529 
	$SDIO_SSDIORdWa
(
FuniڮS
 
NewS
)

532 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

534 *(
__IO
 
ut32_t
 *
DCTRL_RWSTART_BB
 = (ut32_t
NewS
;

535 
	}
}

543 
	$SDIO_StSDIORdWa
(
FuniڮS
 
NewS
)

546 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

548 *(
__IO
 
ut32_t
 *
DCTRL_RWSTOP_BB
 = (ut32_t
NewS
;

549 
	}
}

559 
	$SDIO_SSDIORdWaMode
(
ut32_t
 
SDIO_RdWaMode
)

562 
	`as_m
(
	`IS_SDIO_READWAIT_MODE
(
SDIO_RdWaMode
));

564 *(
__IO
 
ut32_t
 *
DCTRL_RWMOD_BB
 = 
SDIO_RdWaMode
;

565 
	}
}

573 
	$SDIO_SSDIOOti
(
FuniڮS
 
NewS
)

576 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

578 *(
__IO
 
ut32_t
 *
DCTRL_SDIOEN_BB
 = (ut32_t)
NewS
;

579 
	}
}

587 
	$SDIO_SdSDIOSudCmd
(
FuniڮS
 
NewS
)

590 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

592 *(
__IO
 
ut32_t
 *
CMD_SDIOSUSPEND_BB
 = (ut32_t)
NewS
;

593 
	}
}

601 
	$SDIO_CommdComiCmd
(
FuniڮS
 
NewS
)

604 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

606 *(
__IO
 
ut32_t
 *
CMD_ENCMDCOMPL_BB
 = (ut32_t)
NewS
;

607 
	}
}

614 
	$SDIO_CEATAITCmd
(
FuniڮS
 
NewS
)

617 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

619 *(
__IO
 
ut32_t
 *
CMD_NIEN_BB
 = (ut32_t)((~((ut32_t)
NewS
)) & ((uint32_t)0x1));

620 
	}
}

627 
	$SDIO_SdCEATACmd
(
FuniڮS
 
NewS
)

630 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

632 *(
__IO
 
ut32_t
 *
CMD_ATACMD_BB
 = (ut32_t)
NewS
;

633 
	}
}

666 
FgStus
 
	$SDIO_GFgStus
(
ut32_t
 
SDIO_FLAG
)

668 
FgStus
 
bus
 = 
RESET
;

671 
	`as_m
(
	`IS_SDIO_FLAG
(
SDIO_FLAG
));

673 i((
SDIO
->
STA
 & 
SDIO_FLAG
!(
ut32_t
)
RESET
)

675 
bus
 = 
SET
;

679 
bus
 = 
RESET
;

681  
bus
;

682 
	}
}

704 
	$SDIO_CˬFg
(
ut32_t
 
SDIO_FLAG
)

707 
	`as_m
(
	`IS_SDIO_CLEAR_FLAG
(
SDIO_FLAG
));

709 
SDIO
->
ICR
 = 
SDIO_FLAG
;

710 
	}
}

743 
ITStus
 
	$SDIO_GITStus
(
ut32_t
 
SDIO_IT
)

745 
ITStus
 
bus
 = 
RESET
;

748 
	`as_m
(
	`IS_SDIO_GET_IT
(
SDIO_IT
));

749 i((
SDIO
->
STA
 & 
SDIO_IT
!(
ut32_t
)
RESET
)

751 
bus
 = 
SET
;

755 
bus
 = 
RESET
;

757  
bus
;

758 
	}
}

779 
	$SDIO_CˬITPdgB
(
ut32_t
 
SDIO_IT
)

782 
	`as_m
(
	`IS_SDIO_CLEAR_IT
(
SDIO_IT
));

784 
SDIO
->
ICR
 = 
SDIO_IT
;

785 
	}
}

	@stm32f10x_sdio.h

24 #ide
__STM32F10x_SDIO_H


25 
	#__STM32F10x_SDIO_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

48 
ut32_t
 
SDIO_ClockEdge
;

51 
ut32_t
 
SDIO_ClockByss
;

55 
ut32_t
 
SDIO_ClockPowSave
;

59 
ut32_t
 
SDIO_BusWide
;

62 
ut32_t
 
SDIO_HdweFlowCڌ
;

65 
ut8_t
 
SDIO_ClockDiv
;

68 } 
	tSDIO_InTyDef
;

72 
ut32_t
 
SDIO_Argumt
;

77 
ut32_t
 
SDIO_CmdIndex
;

79 
ut32_t
 
SDIO_Reڣ
;

82 
ut32_t
 
SDIO_Wa
;

85 
ut32_t
 
SDIO_CPSM
;

88 } 
	tSDIO_CmdInTyDef
;

92 
ut32_t
 
SDIO_DaTimeOut
;

94 
ut32_t
 
SDIO_DaLgth
;

96 
ut32_t
 
SDIO_DaBlockSize
;

99 
ut32_t
 
SDIO_TnsrD
;

103 
ut32_t
 
SDIO_TnsrMode
;

106 
ut32_t
 
SDIO_DPSM
;

109 } 
	tSDIO_DaInTyDef
;

123 
	#SDIO_ClockEdge_Risg
 ((
ut32_t
)0x00000000)

	)

124 
	#SDIO_ClockEdge_Flg
 ((
ut32_t
)0x00002000)

	)

125 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
(((EDGE=
SDIO_ClockEdge_Risg
) || \

126 ((
EDGE
=
SDIO_ClockEdge_Flg
))

	)

135 
	#SDIO_ClockByss_Dib
 ((
ut32_t
)0x00000000)

	)

136 
	#SDIO_ClockByss_Eb
 ((
ut32_t
)0x00000400)

	)

137 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
(((BYPASS=
SDIO_ClockByss_Dib
) || \

138 ((
BYPASS
=
SDIO_ClockByss_Eb
))

	)

147 
	#SDIO_ClockPowSave_Dib
 ((
ut32_t
)0x00000000)

	)

148 
	#SDIO_ClockPowSave_Eb
 ((
ut32_t
)0x00000200)

	)

149 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
(((SAVE=
SDIO_ClockPowSave_Dib
) || \

150 ((
SAVE
=
SDIO_ClockPowSave_Eb
))

	)

159 
	#SDIO_BusWide_1b
 ((
ut32_t
)0x00000000)

	)

160 
	#SDIO_BusWide_4b
 ((
ut32_t
)0x00000800)

	)

161 
	#SDIO_BusWide_8b
 ((
ut32_t
)0x00001000)

	)

162 
	#IS_SDIO_BUS_WIDE
(
WIDE
(((WIDE=
SDIO_BusWide_1b
|| ((WIDE=
SDIO_BusWide_4b
) || \

163 ((
WIDE
=
SDIO_BusWide_8b
))

	)

173 
	#SDIO_HdweFlowCڌ_Dib
 ((
ut32_t
)0x00000000)

	)

174 
	#SDIO_HdweFlowCڌ_Eb
 ((
ut32_t
)0x00004000)

	)

175 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
(((CONTROL=
SDIO_HdweFlowCڌ_Dib
) || \

176 ((
CONTROL
=
SDIO_HdweFlowCڌ_Eb
))

	)

185 
	#SDIO_PowS_OFF
 ((
ut32_t
)0x00000000)

	)

186 
	#SDIO_PowS_ON
 ((
ut32_t
)0x00000003)

	)

187 
	#IS_SDIO_POWER_STATE
(
STATE
(((STATE=
SDIO_PowS_OFF
|| ((STATE=
SDIO_PowS_ON
))

	)

197 
	#SDIO_IT_CCRCFAIL
 ((
ut32_t
)0x00000001)

	)

198 
	#SDIO_IT_DCRCFAIL
 ((
ut32_t
)0x00000002)

	)

199 
	#SDIO_IT_CTIMEOUT
 ((
ut32_t
)0x00000004)

	)

200 
	#SDIO_IT_DTIMEOUT
 ((
ut32_t
)0x00000008)

	)

201 
	#SDIO_IT_TXUNDERR
 ((
ut32_t
)0x00000010)

	)

202 
	#SDIO_IT_RXOVERR
 ((
ut32_t
)0x00000020)

	)

203 
	#SDIO_IT_CMDREND
 ((
ut32_t
)0x00000040)

	)

204 
	#SDIO_IT_CMDSENT
 ((
ut32_t
)0x00000080)

	)

205 
	#SDIO_IT_DATAEND
 ((
ut32_t
)0x00000100)

	)

206 
	#SDIO_IT_STBITERR
 ((
ut32_t
)0x00000200)

	)

207 
	#SDIO_IT_DBCKEND
 ((
ut32_t
)0x00000400)

	)

208 
	#SDIO_IT_CMDACT
 ((
ut32_t
)0x00000800)

	)

209 
	#SDIO_IT_TXACT
 ((
ut32_t
)0x00001000)

	)

210 
	#SDIO_IT_RXACT
 ((
ut32_t
)0x00002000)

	)

211 
	#SDIO_IT_TXFIFOHE
 ((
ut32_t
)0x00004000)

	)

212 
	#SDIO_IT_RXFIFOHF
 ((
ut32_t
)0x00008000)

	)

213 
	#SDIO_IT_TXFIFOF
 ((
ut32_t
)0x00010000)

	)

214 
	#SDIO_IT_RXFIFOF
 ((
ut32_t
)0x00020000)

	)

215 
	#SDIO_IT_TXFIFOE
 ((
ut32_t
)0x00040000)

	)

216 
	#SDIO_IT_RXFIFOE
 ((
ut32_t
)0x00080000)

	)

217 
	#SDIO_IT_TXDAVL
 ((
ut32_t
)0x00100000)

	)

218 
	#SDIO_IT_RXDAVL
 ((
ut32_t
)0x00200000)

	)

219 
	#SDIO_IT_SDIOIT
 ((
ut32_t
)0x00400000)

	)

220 
	#SDIO_IT_CEATAEND
 ((
ut32_t
)0x00800000)

	)

221 
	#IS_SDIO_IT
(
IT
((((IT& (
ut32_t
)0xFF000000=0x00&& ((IT!(ut32_t)0x00))

	)

230 
	#IS_SDIO_CMD_INDEX
(
INDEX
((INDEX< 0x40)

	)

239 
	#SDIO_Reڣ_No
 ((
ut32_t
)0x00000000)

	)

240 
	#SDIO_Reڣ_Sht
 ((
ut32_t
)0x00000040)

	)

241 
	#SDIO_Reڣ_Lg
 ((
ut32_t
)0x000000C0)

	)

242 
	#IS_SDIO_RESPONSE
(
RESPONSE
(((RESPONSE=
SDIO_Reڣ_No
) || \

243 ((
RESPONSE
=
SDIO_Reڣ_Sht
) || \

244 ((
RESPONSE
=
SDIO_Reڣ_Lg
))

	)

253 
	#SDIO_Wa_No
 ((
ut32_t
)0x00000000

	)

254 
	#SDIO_Wa_IT
 ((
ut32_t
)0x00000100

	)

255 
	#SDIO_Wa_Pd
 ((
ut32_t
)0x00000200

	)

256 
	#IS_SDIO_WAIT
(
WAIT
(((WAIT=
SDIO_Wa_No
|| ((WAIT=
SDIO_Wa_IT
) || \

257 ((
WAIT
=
SDIO_Wa_Pd
))

	)

266 
	#SDIO_CPSM_Dib
 ((
ut32_t
)0x00000000)

	)

267 
	#SDIO_CPSM_Eb
 ((
ut32_t
)0x00000400)

	)

268 
	#IS_SDIO_CPSM
(
CPSM
(((CPSM=
SDIO_CPSM_Eb
|| ((CPSM=
SDIO_CPSM_Dib
))

	)

277 
	#SDIO_RESP1
 ((
ut32_t
)0x00000000)

	)

278 
	#SDIO_RESP2
 ((
ut32_t
)0x00000004)

	)

279 
	#SDIO_RESP3
 ((
ut32_t
)0x00000008)

	)

280 
	#SDIO_RESP4
 ((
ut32_t
)0x0000000C)

	)

281 
	#IS_SDIO_RESP
(
RESP
(((RESP=
SDIO_RESP1
|| ((RESP=
SDIO_RESP2
) || \

282 ((
RESP
=
SDIO_RESP3
|| ((RESP=
SDIO_RESP4
))

	)

291 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
((LENGTH<0x01FFFFFF)

	)

300 
	#SDIO_DaBlockSize_1b
 ((
ut32_t
)0x00000000)

	)

301 
	#SDIO_DaBlockSize_2b
 ((
ut32_t
)0x00000010)

	)

302 
	#SDIO_DaBlockSize_4b
 ((
ut32_t
)0x00000020)

	)

303 
	#SDIO_DaBlockSize_8b
 ((
ut32_t
)0x00000030)

	)

304 
	#SDIO_DaBlockSize_16b
 ((
ut32_t
)0x00000040)

	)

305 
	#SDIO_DaBlockSize_32b
 ((
ut32_t
)0x00000050)

	)

306 
	#SDIO_DaBlockSize_64b
 ((
ut32_t
)0x00000060)

	)

307 
	#SDIO_DaBlockSize_128b
 ((
ut32_t
)0x00000070)

	)

308 
	#SDIO_DaBlockSize_256b
 ((
ut32_t
)0x00000080)

	)

309 
	#SDIO_DaBlockSize_512b
 ((
ut32_t
)0x00000090)

	)

310 
	#SDIO_DaBlockSize_1024b
 ((
ut32_t
)0x000000A0)

	)

311 
	#SDIO_DaBlockSize_2048b
 ((
ut32_t
)0x000000B0)

	)

312 
	#SDIO_DaBlockSize_4096b
 ((
ut32_t
)0x000000C0)

	)

313 
	#SDIO_DaBlockSize_8192b
 ((
ut32_t
)0x000000D0)

	)

314 
	#SDIO_DaBlockSize_16384b
 ((
ut32_t
)0x000000E0)

	)

315 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
(((SIZE=
SDIO_DaBlockSize_1b
) || \

316 ((
SIZE
=
SDIO_DaBlockSize_2b
) || \

317 ((
SIZE
=
SDIO_DaBlockSize_4b
) || \

318 ((
SIZE
=
SDIO_DaBlockSize_8b
) || \

319 ((
SIZE
=
SDIO_DaBlockSize_16b
) || \

320 ((
SIZE
=
SDIO_DaBlockSize_32b
) || \

321 ((
SIZE
=
SDIO_DaBlockSize_64b
) || \

322 ((
SIZE
=
SDIO_DaBlockSize_128b
) || \

323 ((
SIZE
=
SDIO_DaBlockSize_256b
) || \

324 ((
SIZE
=
SDIO_DaBlockSize_512b
) || \

325 ((
SIZE
=
SDIO_DaBlockSize_1024b
) || \

326 ((
SIZE
=
SDIO_DaBlockSize_2048b
) || \

327 ((
SIZE
=
SDIO_DaBlockSize_4096b
) || \

328 ((
SIZE
=
SDIO_DaBlockSize_8192b
) || \

329 ((
SIZE
=
SDIO_DaBlockSize_16384b
))

	)

338 
	#SDIO_TnsrD_ToCd
 ((
ut32_t
)0x00000000)

	)

339 
	#SDIO_TnsrD_ToSDIO
 ((
ut32_t
)0x00000002)

	)

340 
	#IS_SDIO_TRANSFER_DIR
(
DIR
(((DIR=
SDIO_TnsrD_ToCd
) || \

341 ((
DIR
=
SDIO_TnsrD_ToSDIO
))

	)

350 
	#SDIO_TnsrMode_Block
 ((
ut32_t
)0x00000000)

	)

351 
	#SDIO_TnsrMode_Sm
 ((
ut32_t
)0x00000004)

	)

352 
	#IS_SDIO_TRANSFER_MODE
(
MODE
(((MODE=
SDIO_TnsrMode_Sm
) || \

353 ((
MODE
=
SDIO_TnsrMode_Block
))

	)

362 
	#SDIO_DPSM_Dib
 ((
ut32_t
)0x00000000)

	)

363 
	#SDIO_DPSM_Eb
 ((
ut32_t
)0x00000001)

	)

364 
	#IS_SDIO_DPSM
(
DPSM
(((DPSM=
SDIO_DPSM_Eb
|| ((DPSM=
SDIO_DPSM_Dib
))

	)

373 
	#SDIO_FLAG_CCRCFAIL
 ((
ut32_t
)0x00000001)

	)

374 
	#SDIO_FLAG_DCRCFAIL
 ((
ut32_t
)0x00000002)

	)

375 
	#SDIO_FLAG_CTIMEOUT
 ((
ut32_t
)0x00000004)

	)

376 
	#SDIO_FLAG_DTIMEOUT
 ((
ut32_t
)0x00000008)

	)

377 
	#SDIO_FLAG_TXUNDERR
 ((
ut32_t
)0x00000010)

	)

378 
	#SDIO_FLAG_RXOVERR
 ((
ut32_t
)0x00000020)

	)

379 
	#SDIO_FLAG_CMDREND
 ((
ut32_t
)0x00000040)

	)

380 
	#SDIO_FLAG_CMDSENT
 ((
ut32_t
)0x00000080)

	)

381 
	#SDIO_FLAG_DATAEND
 ((
ut32_t
)0x00000100)

	)

382 
	#SDIO_FLAG_STBITERR
 ((
ut32_t
)0x00000200)

	)

383 
	#SDIO_FLAG_DBCKEND
 ((
ut32_t
)0x00000400)

	)

384 
	#SDIO_FLAG_CMDACT
 ((
ut32_t
)0x00000800)

	)

385 
	#SDIO_FLAG_TXACT
 ((
ut32_t
)0x00001000)

	)

386 
	#SDIO_FLAG_RXACT
 ((
ut32_t
)0x00002000)

	)

387 
	#SDIO_FLAG_TXFIFOHE
 ((
ut32_t
)0x00004000)

	)

388 
	#SDIO_FLAG_RXFIFOHF
 ((
ut32_t
)0x00008000)

	)

389 
	#SDIO_FLAG_TXFIFOF
 ((
ut32_t
)0x00010000)

	)

390 
	#SDIO_FLAG_RXFIFOF
 ((
ut32_t
)0x00020000)

	)

391 
	#SDIO_FLAG_TXFIFOE
 ((
ut32_t
)0x00040000)

	)

392 
	#SDIO_FLAG_RXFIFOE
 ((
ut32_t
)0x00080000)

	)

393 
	#SDIO_FLAG_TXDAVL
 ((
ut32_t
)0x00100000)

	)

394 
	#SDIO_FLAG_RXDAVL
 ((
ut32_t
)0x00200000)

	)

395 
	#SDIO_FLAG_SDIOIT
 ((
ut32_t
)0x00400000)

	)

396 
	#SDIO_FLAG_CEATAEND
 ((
ut32_t
)0x00800000)

	)

397 
	#IS_SDIO_FLAG
(
FLAG
(((FLAG=
SDIO_FLAG_CCRCFAIL
) || \

398 ((
FLAG
=
SDIO_FLAG_DCRCFAIL
) || \

399 ((
FLAG
=
SDIO_FLAG_CTIMEOUT
) || \

400 ((
FLAG
=
SDIO_FLAG_DTIMEOUT
) || \

401 ((
FLAG
=
SDIO_FLAG_TXUNDERR
) || \

402 ((
FLAG
=
SDIO_FLAG_RXOVERR
) || \

403 ((
FLAG
=
SDIO_FLAG_CMDREND
) || \

404 ((
FLAG
=
SDIO_FLAG_CMDSENT
) || \

405 ((
FLAG
=
SDIO_FLAG_DATAEND
) || \

406 ((
FLAG
=
SDIO_FLAG_STBITERR
) || \

407 ((
FLAG
=
SDIO_FLAG_DBCKEND
) || \

408 ((
FLAG
=
SDIO_FLAG_CMDACT
) || \

409 ((
FLAG
=
SDIO_FLAG_TXACT
) || \

410 ((
FLAG
=
SDIO_FLAG_RXACT
) || \

411 ((
FLAG
=
SDIO_FLAG_TXFIFOHE
) || \

412 ((
FLAG
=
SDIO_FLAG_RXFIFOHF
) || \

413 ((
FLAG
=
SDIO_FLAG_TXFIFOF
) || \

414 ((
FLAG
=
SDIO_FLAG_RXFIFOF
) || \

415 ((
FLAG
=
SDIO_FLAG_TXFIFOE
) || \

416 ((
FLAG
=
SDIO_FLAG_RXFIFOE
) || \

417 ((
FLAG
=
SDIO_FLAG_TXDAVL
) || \

418 ((
FLAG
=
SDIO_FLAG_RXDAVL
) || \

419 ((
FLAG
=
SDIO_FLAG_SDIOIT
) || \

420 ((
FLAG
=
SDIO_FLAG_CEATAEND
))

	)

422 
	#IS_SDIO_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFF3FF800=0x00&& ((FLAG!(ut32_t)0x00))

	)

424 
	#IS_SDIO_GET_IT
(
IT
(((IT=
SDIO_IT_CCRCFAIL
) || \

425 ((
IT
=
SDIO_IT_DCRCFAIL
) || \

426 ((
IT
=
SDIO_IT_CTIMEOUT
) || \

427 ((
IT
=
SDIO_IT_DTIMEOUT
) || \

428 ((
IT
=
SDIO_IT_TXUNDERR
) || \

429 ((
IT
=
SDIO_IT_RXOVERR
) || \

430 ((
IT
=
SDIO_IT_CMDREND
) || \

431 ((
IT
=
SDIO_IT_CMDSENT
) || \

432 ((
IT
=
SDIO_IT_DATAEND
) || \

433 ((
IT
=
SDIO_IT_STBITERR
) || \

434 ((
IT
=
SDIO_IT_DBCKEND
) || \

435 ((
IT
=
SDIO_IT_CMDACT
) || \

436 ((
IT
=
SDIO_IT_TXACT
) || \

437 ((
IT
=
SDIO_IT_RXACT
) || \

438 ((
IT
=
SDIO_IT_TXFIFOHE
) || \

439 ((
IT
=
SDIO_IT_RXFIFOHF
) || \

440 ((
IT
=
SDIO_IT_TXFIFOF
) || \

441 ((
IT
=
SDIO_IT_RXFIFOF
) || \

442 ((
IT
=
SDIO_IT_TXFIFOE
) || \

443 ((
IT
=
SDIO_IT_RXFIFOE
) || \

444 ((
IT
=
SDIO_IT_TXDAVL
) || \

445 ((
IT
=
SDIO_IT_RXDAVL
) || \

446 ((
IT
=
SDIO_IT_SDIOIT
) || \

447 ((
IT
=
SDIO_IT_CEATAEND
))

	)

449 
	#IS_SDIO_CLEAR_IT
(
IT
((((IT& (
ut32_t
)0xFF3FF800=0x00&& ((IT!(ut32_t)0x00))

	)

459 
	#SDIO_RdWaMode_CLK
 ((
ut32_t
)0x00000001)

	)

460 
	#SDIO_RdWaMode_DATA2
 ((
ut32_t
)0x00000000)

	)

461 
	#IS_SDIO_READWAIT_MODE
(
MODE
(((MODE=
SDIO_RdWaMode_CLK
) || \

462 ((
MODE
=
SDIO_RdWaMode_DATA2
))

	)

483 
SDIO_DeIn
();

484 
SDIO_In
(
SDIO_InTyDef
* 
SDIO_InSu
);

485 
SDIO_SuIn
(
SDIO_InTyDef
* 
SDIO_InSu
);

486 
SDIO_ClockCmd
(
FuniڮS
 
NewS
);

487 
SDIO_SPowS
(
ut32_t
 
SDIO_PowS
);

488 
ut32_t
 
SDIO_GPowS
();

489 
SDIO_ITCfig
(
ut32_t
 
SDIO_IT
, 
FuniڮS
 
NewS
);

490 
SDIO_DMACmd
(
FuniڮS
 
NewS
);

491 
SDIO_SdCommd
(
SDIO_CmdInTyDef
 *
SDIO_CmdInSu
);

492 
SDIO_CmdSuIn
(
SDIO_CmdInTyDef
* 
SDIO_CmdInSu
);

493 
ut8_t
 
SDIO_GCommdReڣ
();

494 
ut32_t
 
SDIO_GReڣ
(ut32_
SDIO_RESP
);

495 
SDIO_DaCfig
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
);

496 
SDIO_DaSuIn
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
);

497 
ut32_t
 
SDIO_GDaCou
();

498 
ut32_t
 
SDIO_RdDa
();

499 
SDIO_WreDa
(
ut32_t
 
Da
);

500 
ut32_t
 
SDIO_GFIFOCou
();

501 
SDIO_SSDIORdWa
(
FuniڮS
 
NewS
);

502 
SDIO_StSDIORdWa
(
FuniڮS
 
NewS
);

503 
SDIO_SSDIORdWaMode
(
ut32_t
 
SDIO_RdWaMode
);

504 
SDIO_SSDIOOti
(
FuniڮS
 
NewS
);

505 
SDIO_SdSDIOSudCmd
(
FuniڮS
 
NewS
);

506 
SDIO_CommdComiCmd
(
FuniڮS
 
NewS
);

507 
SDIO_CEATAITCmd
(
FuniڮS
 
NewS
);

508 
SDIO_SdCEATACmd
(
FuniڮS
 
NewS
);

509 
FgStus
 
SDIO_GFgStus
(
ut32_t
 
SDIO_FLAG
);

510 
SDIO_CˬFg
(
ut32_t
 
SDIO_FLAG
);

511 
ITStus
 
SDIO_GITStus
(
ut32_t
 
SDIO_IT
);

512 
SDIO_CˬITPdgB
(
ut32_t
 
SDIO_IT
);

514 #ifde
__lulus


	@stm32f10x_spi.c

23 
	~"m32f10x_i.h
"

24 
	~"m32f10x_rcc.h
"

49 
	#CR1_SPE_S
 ((
ut16_t
)0x0040)

	)

50 
	#CR1_SPE_Ret
 ((
ut16_t
)0xFFBF)

	)

53 
	#I2SCFGR_I2SE_S
 ((
ut16_t
)0x0400)

	)

54 
	#I2SCFGR_I2SE_Ret
 ((
ut16_t
)0xFBFF)

	)

57 
	#CR1_CRCNext_S
 ((
ut16_t
)0x1000)

	)

60 
	#CR1_CRCEN_S
 ((
ut16_t
)0x2000)

	)

61 
	#CR1_CRCEN_Ret
 ((
ut16_t
)0xDFFF)

	)

64 
	#CR2_SSOE_S
 ((
ut16_t
)0x0004)

	)

65 
	#CR2_SSOE_Ret
 ((
ut16_t
)0xFFFB)

	)

68 
	#CR1_CLEAR_Mask
 ((
ut16_t
)0x3040)

	)

69 
	#I2SCFGR_CLEAR_Mask
 ((
ut16_t
)0xF040)

	)

72 
	#SPI_Mode_Se
 ((
ut16_t
)0xF7FF)

	)

73 
	#I2S_Mode_Se
 ((
ut16_t
)0x0800)

	)

76 
	#I2S2_CLOCK_SRC
 ((
ut32_t
)(0x00020000))

	)

77 
	#I2S3_CLOCK_SRC
 ((
ut32_t
)(0x00040000))

	)

78 
	#I2S_MUL_MASK
 ((
ut32_t
)(0x0000F000))

	)

79 
	#I2S_DIV_MASK
 ((
ut32_t
)(0x000000F0))

	)

119 
	$SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
)

122 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

124 i(
SPIx
 =
SPI1
)

127 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
ENABLE
);

129 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
DISABLE
);

131 i(
SPIx
 =
SPI2
)

134 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
ENABLE
);

136 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
DISABLE
);

140 i(
SPIx
 =
SPI3
)

143 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
ENABLE
);

145 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
DISABLE
);

148 
	}
}

158 
	$SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
)

160 
ut16_t
 
tmeg
 = 0;

163 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

166 
	`as_m
(
	`IS_SPI_DIRECTION_MODE
(
SPI_InSu
->
SPI_Dei
));

167 
	`as_m
(
	`IS_SPI_MODE
(
SPI_InSu
->
SPI_Mode
));

168 
	`as_m
(
	`IS_SPI_DATASIZE
(
SPI_InSu
->
SPI_DaSize
));

169 
	`as_m
(
	`IS_SPI_CPOL
(
SPI_InSu
->
SPI_CPOL
));

170 
	`as_m
(
	`IS_SPI_CPHA
(
SPI_InSu
->
SPI_CPHA
));

171 
	`as_m
(
	`IS_SPI_NSS
(
SPI_InSu
->
SPI_NSS
));

172 
	`as_m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_InSu
->
SPI_BaudRePsr
));

173 
	`as_m
(
	`IS_SPI_FIRST_BIT
(
SPI_InSu
->
SPI_FB
));

174 
	`as_m
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_InSu
->
SPI_CRCPynoml
));

178 
tmeg
 = 
SPIx
->
CR1
;

180 
tmeg
 &
CR1_CLEAR_Mask
;

189 
tmeg
 |(
ut16_t
)((
ut32_t
)
SPI_InSu
->
SPI_Dei
 | SPI_InSu->
SPI_Mode
 |

190 
SPI_InSu
->
SPI_DaSize
 | SPI_InSu->
SPI_CPOL
 |

191 
SPI_InSu
->
SPI_CPHA
 | SPI_InSu->
SPI_NSS
 |

192 
SPI_InSu
->
SPI_BaudRePsr
 | SPI_InSu->
SPI_FB
);

194 
SPIx
->
CR1
 = 
tmeg
;

197 
SPIx
->
I2SCFGR
 &
SPI_Mode_Se
;

201 
SPIx
->
CRCPR
 = 
SPI_InSu
->
SPI_CRCPynoml
;

202 
	}
}

219 
	$I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
)

221 
ut16_t
 
tmeg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
ckngth
 = 1;

222 
ut32_t
 
tmp
 = 0;

223 
RCC_ClocksTyDef
 
RCC_Clocks
;

224 
ut32_t
 
sourock
 = 0;

227 
	`as_m
(
	`IS_SPI_23_PERIPH
(
SPIx
));

228 
	`as_m
(
	`IS_I2S_MODE
(
I2S_InSu
->
I2S_Mode
));

229 
	`as_m
(
	`IS_I2S_STANDARD
(
I2S_InSu
->
I2S_Sndd
));

230 
	`as_m
(
	`IS_I2S_DATA_FORMAT
(
I2S_InSu
->
I2S_DaFm
));

231 
	`as_m
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_InSu
->
I2S_MCLKOuut
));

232 
	`as_m
(
	`IS_I2S_AUDIO_FREQ
(
I2S_InSu
->
I2S_AudioFq
));

233 
	`as_m
(
	`IS_I2S_CPOL
(
I2S_InSu
->
I2S_CPOL
));

237 
SPIx
->
I2SCFGR
 &
I2SCFGR_CLEAR_Mask
;

238 
SPIx
->
I2SPR
 = 0x0002;

241 
tmeg
 = 
SPIx
->
I2SCFGR
;

244 if(
I2S_InSu
->
I2S_AudioFq
 =
I2S_AudioFq_Deu
)

246 
i2sodd
 = (
ut16_t
)0;

247 
i2sdiv
 = (
ut16_t
)2;

253 if(
I2S_InSu
->
I2S_DaFm
 =
I2S_DaFm_16b
)

256 
ckngth
 = 1;

261 
ckngth
 = 2;

265 if(((
ut32_t
)
SPIx
=
SPI2_BASE
)

268 
tmp
 = 
I2S2_CLOCK_SRC
;

273 
tmp
 = 
I2S3_CLOCK_SRC
;

278 #ifde
STM32F10X_CL


279 if((
RCC
->
CFGR2
 & 
tmp
) != 0)

282 
tmp
 = (
ut32_t
)((
RCC
->
CFGR2
 & 
I2S_MUL_MASK
) >> 12);

285 if((
tmp
 > 5) && (tmp < 15))

288 
tmp
 += 2;

292 i(
tmp
 == 15)

295 
tmp
 = 20;

299 
sourock
 = (
ut32_t
)(((
RCC
->
CFGR2
 & 
I2S_DIV_MASK
) >> 4) + 1);

302 
sourock
 = (
ut32_t
((
HSE_Vue
 / sourock* 
tmp
 * 2);

307 
	`RCC_GClocksFq
(&
RCC_Clocks
);

310 
sourock
 = 
RCC_Clocks
.
SYSCLK_Fqucy
;

314 
	`RCC_GClocksFq
(&
RCC_Clocks
);

317 
sourock
 = 
RCC_Clocks
.
SYSCLK_Fqucy
;

321 if(
I2S_InSu
->
I2S_MCLKOuut
 =
I2S_MCLKOuut_Eb
)

324 
tmp
 = (
ut16_t
)(((((
sourock
 / 256* 10/ 
I2S_InSu
->
I2S_AudioFq
)) + 5);

329 
tmp
 = (
ut16_t
)(((((
sourock
 / (32 * 
ckngth
)*10 ) / 
I2S_InSu
->
I2S_AudioFq
)) + 5);

333 
tmp
 =mp / 10;

336 
i2sodd
 = (
ut16_t
)(
tmp
 & (uint16_t)0x0001);

339 
i2sdiv
 = (
ut16_t
)((
tmp
 - 
i2sodd
) / 2);

342 
i2sodd
 = (
ut16_t
) (i2sodd << 8);

346 i((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

349 
i2sdiv
 = 2;

350 
i2sodd
 = 0;

354 
SPIx
->
I2SPR
 = (
ut16_t
)(
i2sdiv
 | (ut16_t)(
i2sodd
 | (ut16_t)
I2S_InSu
->
I2S_MCLKOuut
));

357 
tmeg
 |(
ut16_t
)(
I2S_Mode_Se
 | (ut16_t)(
I2S_InSu
->
I2S_Mode
 | \

358 (
ut16_t
)(
I2S_InSu
->
I2S_Sndd
 | (ut16_t)(I2S_InSu->
I2S_DaFm
 | \

359 (
ut16_t
)
I2S_InSu
->
I2S_CPOL
))));

362 
SPIx
->
I2SCFGR
 = 
tmeg
;

363 
	}
}

370 
	$SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
)

374 
SPI_InSu
->
SPI_Dei
 = 
SPI_Dei_2Les_FuDuex
;

376 
SPI_InSu
->
SPI_Mode
 = 
SPI_Mode_Sve
;

378 
SPI_InSu
->
SPI_DaSize
 = 
SPI_DaSize_8b
;

380 
SPI_InSu
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

382 
SPI_InSu
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

384 
SPI_InSu
->
SPI_NSS
 = 
SPI_NSS_Hd
;

386 
SPI_InSu
->
SPI_BaudRePsr
 = 
SPI_BaudRePsr_2
;

388 
SPI_InSu
->
SPI_FB
 = 
SPI_FB_MSB
;

390 
SPI_InSu
->
SPI_CRCPynoml
 = 7;

391 
	}
}

398 
	$I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
)

402 
I2S_InSu
->
I2S_Mode
 = 
I2S_Mode_SveTx
;

405 
I2S_InSu
->
I2S_Sndd
 = 
I2S_Sndd_Phls
;

408 
I2S_InSu
->
I2S_DaFm
 = 
I2S_DaFm_16b
;

411 
I2S_InSu
->
I2S_MCLKOuut
 = 
I2S_MCLKOuut_Dib
;

414 
I2S_InSu
->
I2S_AudioFq
 = 
I2S_AudioFq_Deu
;

417 
I2S_InSu
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

418 
	}
}

427 
	$SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

430 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

431 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

432 i(
NewS
 !
DISABLE
)

435 
SPIx
->
CR1
 |
CR1_SPE_S
;

440 
SPIx
->
CR1
 &
CR1_SPE_Ret
;

442 
	}
}

451 
	$I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

454 
	`as_m
(
	`IS_SPI_23_PERIPH
(
SPIx
));

455 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

456 i(
NewS
 !
DISABLE
)

459 
SPIx
->
I2SCFGR
 |
I2SCFGR_I2SE_S
;

464 
SPIx
->
I2SCFGR
 &
I2SCFGR_I2SE_Ret
;

466 
	}
}

482 
	$SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
)

484 
ut16_t
 
pos
 = 0, 
mask
 = 0 ;

486 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

487 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

488 
	`as_m
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

491 
pos
 = 
SPI_I2S_IT
 >> 4;

494 
mask
 = (
ut16_t
)1 << (ut16_t)
pos
;

496 i(
NewS
 !
DISABLE
)

499 
SPIx
->
CR2
 |
mask
;

504 
SPIx
->
CR2
 &(
ut16_t
)~
mask
;

506 
	}
}

521 
	$SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
)

524 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

525 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

526 
	`as_m
(
	`IS_SPI_I2S_DMAREQ
(
SPI_I2S_DMAReq
));

527 i(
NewS
 !
DISABLE
)

530 
SPIx
->
CR2
 |
SPI_I2S_DMAReq
;

535 
SPIx
->
CR2
 &(
ut16_t
)~
SPI_I2S_DMAReq
;

537 
	}
}

547 
	$SPI_I2S_SdDa
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
)

550 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

553 
SPIx
->
DR
 = 
Da
;

554 
	}
}

563 
ut16_t
 
	$SPI_I2S_ReiveDa
(
SPI_TyDef
* 
SPIx
)

566 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

569  
SPIx
->
DR
;

570 
	}
}

581 
	$SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
)

584 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

585 
	`as_m
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSIlSo
));

586 i(
SPI_NSSIlSo
 !
SPI_NSSIlSo_Ret
)

589 
SPIx
->
CR1
 |
SPI_NSSIlSo_S
;

594 
SPIx
->
CR1
 &
SPI_NSSIlSo_Ret
;

596 
	}
}

605 
	$SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

608 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

609 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

610 i(
NewS
 !
DISABLE
)

613 
SPIx
->
CR2
 |
CR2_SSOE_S
;

618 
SPIx
->
CR2
 &
CR2_SSOE_Ret
;

620 
	}
}

631 
	$SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
)

634 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

635 
	`as_m
(
	`IS_SPI_DATASIZE
(
SPI_DaSize
));

637 
SPIx
->
CR1
 &(
ut16_t
)~
SPI_DaSize_16b
;

639 
SPIx
->
CR1
 |
SPI_DaSize
;

640 
	}
}

647 
	$SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
)

650 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

653 
SPIx
->
CR1
 |
CR1_CRCNext_S
;

654 
	}
}

663 
	$SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

666 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

667 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

668 i(
NewS
 !
DISABLE
)

671 
SPIx
->
CR1
 |
CR1_CRCEN_S
;

676 
SPIx
->
CR1
 &
CR1_CRCEN_Ret
;

678 
	}
}

689 
ut16_t
 
	$SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
)

691 
ut16_t
 
eg
 = 0;

693 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

694 
	`as_m
(
	`IS_SPI_CRC
(
SPI_CRC
));

695 i(
SPI_CRC
 !
SPI_CRC_Rx
)

698 
eg
 = 
SPIx
->
TXCRCR
;

703 
eg
 = 
SPIx
->
RXCRCR
;

706  
eg
;

707 
	}
}

714 
ut16_t
 
	$SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
)

717 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

720  
SPIx
->
CRCPR
;

721 
	}
}

732 
	$SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
)

735 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

736 
	`as_m
(
	`IS_SPI_DIRECTION
(
SPI_Dei
));

737 i(
SPI_Dei
 =
SPI_Dei_Tx
)

740 
SPIx
->
CR1
 |
SPI_Dei_Tx
;

745 
SPIx
->
CR1
 &
SPI_Dei_Rx
;

747 
	}
}

766 
FgStus
 
	$SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

768 
FgStus
 
bus
 = 
RESET
;

770 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

771 
	`as_m
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

773 i((
SPIx
->
SR
 & 
SPI_I2S_FLAG
!(
ut16_t
)
RESET
)

776 
bus
 = 
SET
;

781 
bus
 = 
RESET
;

784  
bus
;

785 
	}
}

804 
	$SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

807 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

808 
	`as_m
(
	`IS_SPI_I2S_CLEAR_FLAG
(
SPI_I2S_FLAG
));

811 
SPIx
->
SR
 = (
ut16_t
)~
SPI_I2S_FLAG
;

812 
	}
}

829 
ITStus
 
	$SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
)

831 
ITStus
 
bus
 = 
RESET
;

832 
ut16_t
 
pos
 = 0, 
mask
 = 0, 
abˡus
 = 0;

835 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

836 
	`as_m
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

839 
pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

842 
mask
 = 
SPI_I2S_IT
 >> 4;

845 
mask
 = 0x01 << itmask;

848 
abˡus
 = (
SPIx
->
CR2
 & 
mask
) ;

851 i(((
SPIx
->
SR
 & 
pos
!(
ut16_t
)
RESET
&& 
abˡus
)

854 
bus
 = 
SET
;

859 
bus
 = 
RESET
;

862  
bus
;

863 
	}
}

883 
	$SPI_I2S_CˬITPdgB
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
)

885 
ut16_t
 
pos
 = 0;

887 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

888 
	`as_m
(
	`IS_SPI_I2S_CLEAR_IT
(
SPI_I2S_IT
));

891 
pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

894 
SPIx
->
SR
 = (
ut16_t
)~
pos
;

895 
	}
}

	@stm32f10x_spi.h

24 #ide
__STM32F10x_SPI_H


25 
	#__STM32F10x_SPI_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

52 
ut16_t
 
SPI_Dei
;

55 
ut16_t
 
SPI_Mode
;

58 
ut16_t
 
SPI_DaSize
;

61 
ut16_t
 
SPI_CPOL
;

64 
ut16_t
 
SPI_CPHA
;

67 
ut16_t
 
SPI_NSS
;

71 
ut16_t
 
SPI_BaudRePsr
;

77 
ut16_t
 
SPI_FB
;

80 
ut16_t
 
SPI_CRCPynoml
;

81 }
	tSPI_InTyDef
;

90 
ut16_t
 
I2S_Mode
;

93 
ut16_t
 
I2S_Sndd
;

96 
ut16_t
 
I2S_DaFm
;

99 
ut16_t
 
I2S_MCLKOuut
;

102 
ut32_t
 
I2S_AudioFq
;

105 
ut16_t
 
I2S_CPOL
;

107 }
	tI2S_InTyDef
;

117 
	#IS_SPI_ALL_PERIPH
(
PERIPH
(((PERIPH=
SPI1
) || \

118 ((
PERIPH
=
SPI2
) || \

119 ((
PERIPH
=
SPI3
))

	)

121 
	#IS_SPI_23_PERIPH
(
PERIPH
(((PERIPH=
SPI2
) || \

122 ((
PERIPH
=
SPI3
))

	)

128 
	#SPI_Dei_2Les_FuDuex
 ((
ut16_t
)0x0000)

	)

129 
	#SPI_Dei_2Les_RxOy
 ((
ut16_t
)0x0400)

	)

130 
	#SPI_Dei_1Le_Rx
 ((
ut16_t
)0x8000)

	)

131 
	#SPI_Dei_1Le_Tx
 ((
ut16_t
)0xC000)

	)

132 
	#IS_SPI_DIRECTION_MODE
(
MODE
(((MODE=
SPI_Dei_2Les_FuDuex
) || \

133 ((
MODE
=
SPI_Dei_2Les_RxOy
) || \

134 ((
MODE
=
SPI_Dei_1Le_Rx
) || \

135 ((
MODE
=
SPI_Dei_1Le_Tx
))

	)

144 
	#SPI_Mode_Ma
 ((
ut16_t
)0x0104)

	)

145 
	#SPI_Mode_Sve
 ((
ut16_t
)0x0000)

	)

146 
	#IS_SPI_MODE
(
MODE
(((MODE=
SPI_Mode_Ma
) || \

147 ((
MODE
=
SPI_Mode_Sve
))

	)

156 
	#SPI_DaSize_16b
 ((
ut16_t
)0x0800)

	)

157 
	#SPI_DaSize_8b
 ((
ut16_t
)0x0000)

	)

158 
	#IS_SPI_DATASIZE
(
DATASIZE
(((DATASIZE=
SPI_DaSize_16b
) || \

159 ((
DATASIZE
=
SPI_DaSize_8b
))

	)

168 
	#SPI_CPOL_Low
 ((
ut16_t
)0x0000)

	)

169 
	#SPI_CPOL_High
 ((
ut16_t
)0x0002)

	)

170 
	#IS_SPI_CPOL
(
CPOL
(((CPOL=
SPI_CPOL_Low
) || \

171 ((
CPOL
=
SPI_CPOL_High
))

	)

180 
	#SPI_CPHA_1Edge
 ((
ut16_t
)0x0000)

	)

181 
	#SPI_CPHA_2Edge
 ((
ut16_t
)0x0001)

	)

182 
	#IS_SPI_CPHA
(
CPHA
(((CPHA=
SPI_CPHA_1Edge
) || \

183 ((
CPHA
=
SPI_CPHA_2Edge
))

	)

192 
	#SPI_NSS_So
 ((
ut16_t
)0x0200)

	)

193 
	#SPI_NSS_Hd
 ((
ut16_t
)0x0000)

	)

194 
	#IS_SPI_NSS
(
NSS
(((NSS=
SPI_NSS_So
) || \

195 ((
NSS
=
SPI_NSS_Hd
))

	)

204 
	#SPI_BaudRePsr_2
 ((
ut16_t
)0x0000)

	)

205 
	#SPI_BaudRePsr_4
 ((
ut16_t
)0x0008)

	)

206 
	#SPI_BaudRePsr_8
 ((
ut16_t
)0x0010)

	)

207 
	#SPI_BaudRePsr_16
 ((
ut16_t
)0x0018)

	)

208 
	#SPI_BaudRePsr_32
 ((
ut16_t
)0x0020)

	)

209 
	#SPI_BaudRePsr_64
 ((
ut16_t
)0x0028)

	)

210 
	#SPI_BaudRePsr_128
 ((
ut16_t
)0x0030)

	)

211 
	#SPI_BaudRePsr_256
 ((
ut16_t
)0x0038)

	)

212 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
(((PRESCALER=
SPI_BaudRePsr_2
) || \

213 ((
PRESCALER
=
SPI_BaudRePsr_4
) || \

214 ((
PRESCALER
=
SPI_BaudRePsr_8
) || \

215 ((
PRESCALER
=
SPI_BaudRePsr_16
) || \

216 ((
PRESCALER
=
SPI_BaudRePsr_32
) || \

217 ((
PRESCALER
=
SPI_BaudRePsr_64
) || \

218 ((
PRESCALER
=
SPI_BaudRePsr_128
) || \

219 ((
PRESCALER
=
SPI_BaudRePsr_256
))

	)

228 
	#SPI_FB_MSB
 ((
ut16_t
)0x0000)

	)

229 
	#SPI_FB_LSB
 ((
ut16_t
)0x0080)

	)

230 
	#IS_SPI_FIRST_BIT
(
BIT
(((BIT=
SPI_FB_MSB
) || \

231 ((
BIT
=
SPI_FB_LSB
))

	)

240 
	#I2S_Mode_SveTx
 ((
ut16_t
)0x0000)

	)

241 
	#I2S_Mode_SveRx
 ((
ut16_t
)0x0100)

	)

242 
	#I2S_Mode_MaTx
 ((
ut16_t
)0x0200)

	)

243 
	#I2S_Mode_MaRx
 ((
ut16_t
)0x0300)

	)

244 
	#IS_I2S_MODE
(
MODE
(((MODE=
I2S_Mode_SveTx
) || \

245 ((
MODE
=
I2S_Mode_SveRx
) || \

246 ((
MODE
=
I2S_Mode_MaTx
) || \

247 ((
MODE
=
I2S_Mode_MaRx
)

	)

256 
	#I2S_Sndd_Phls
 ((
ut16_t
)0x0000)

	)

257 
	#I2S_Sndd_MSB
 ((
ut16_t
)0x0010)

	)

258 
	#I2S_Sndd_LSB
 ((
ut16_t
)0x0020)

	)

259 
	#I2S_Sndd_PCMSht
 ((
ut16_t
)0x0030)

	)

260 
	#I2S_Sndd_PCMLg
 ((
ut16_t
)0x00B0)

	)

261 
	#IS_I2S_STANDARD
(
STANDARD
(((STANDARD=
I2S_Sndd_Phls
) || \

262 ((
STANDARD
=
I2S_Sndd_MSB
) || \

263 ((
STANDARD
=
I2S_Sndd_LSB
) || \

264 ((
STANDARD
=
I2S_Sndd_PCMSht
) || \

265 ((
STANDARD
=
I2S_Sndd_PCMLg
))

	)

274 
	#I2S_DaFm_16b
 ((
ut16_t
)0x0000)

	)

275 
	#I2S_DaFm_16bexnded
 ((
ut16_t
)0x0001)

	)

276 
	#I2S_DaFm_24b
 ((
ut16_t
)0x0003)

	)

277 
	#I2S_DaFm_32b
 ((
ut16_t
)0x0005)

	)

278 
	#IS_I2S_DATA_FORMAT
(
FORMAT
(((FORMAT=
I2S_DaFm_16b
) || \

279 ((
FORMAT
=
I2S_DaFm_16bexnded
) || \

280 ((
FORMAT
=
I2S_DaFm_24b
) || \

281 ((
FORMAT
=
I2S_DaFm_32b
))

	)

290 
	#I2S_MCLKOuut_Eb
 ((
ut16_t
)0x0200)

	)

291 
	#I2S_MCLKOuut_Dib
 ((
ut16_t
)0x0000)

	)

292 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
(((OUTPUT=
I2S_MCLKOuut_Eb
) || \

293 ((
OUTPUT
=
I2S_MCLKOuut_Dib
))

	)

302 
	#I2S_AudioFq_192k
 ((
ut32_t
)192000)

	)

303 
	#I2S_AudioFq_96k
 ((
ut32_t
)96000)

	)

304 
	#I2S_AudioFq_48k
 ((
ut32_t
)48000)

	)

305 
	#I2S_AudioFq_44k
 ((
ut32_t
)44100)

	)

306 
	#I2S_AudioFq_32k
 ((
ut32_t
)32000)

	)

307 
	#I2S_AudioFq_22k
 ((
ut32_t
)22050)

	)

308 
	#I2S_AudioFq_16k
 ((
ut32_t
)16000)

	)

309 
	#I2S_AudioFq_11k
 ((
ut32_t
)11025)

	)

310 
	#I2S_AudioFq_8k
 ((
ut32_t
)8000)

	)

311 
	#I2S_AudioFq_Deu
 ((
ut32_t
)2)

	)

313 
	#IS_I2S_AUDIO_FREQ
(
FREQ
((((FREQ>
I2S_AudioFq_8k
) && \

314 ((
FREQ
<
I2S_AudioFq_192k
)) || \

315 ((
FREQ
=
I2S_AudioFq_Deu
))

	)

324 
	#I2S_CPOL_Low
 ((
ut16_t
)0x0000)

	)

325 
	#I2S_CPOL_High
 ((
ut16_t
)0x0008)

	)

326 
	#IS_I2S_CPOL
(
CPOL
(((CPOL=
I2S_CPOL_Low
) || \

327 ((
CPOL
=
I2S_CPOL_High
))

	)

336 
	#SPI_I2S_DMAReq_Tx
 ((
ut16_t
)0x0002)

	)

337 
	#SPI_I2S_DMAReq_Rx
 ((
ut16_t
)0x0001)

	)

338 
	#IS_SPI_I2S_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut16_t
)0xFFFC=0x00&& ((DMAREQ!0x00))

	)

347 
	#SPI_NSSIlSo_S
 ((
ut16_t
)0x0100)

	)

348 
	#SPI_NSSIlSo_Ret
 ((
ut16_t
)0xFEFF)

	)

349 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
(((INTERNAL=
SPI_NSSIlSo_S
) || \

350 ((
INTERNAL
=
SPI_NSSIlSo_Ret
))

	)

359 
	#SPI_CRC_Tx
 ((
ut8_t
)0x00)

	)

360 
	#SPI_CRC_Rx
 ((
ut8_t
)0x01)

	)

361 
	#IS_SPI_CRC
(
CRC
(((CRC=
SPI_CRC_Tx
|| ((CRC=
SPI_CRC_Rx
))

	)

370 
	#SPI_Dei_Rx
 ((
ut16_t
)0xBFFF)

	)

371 
	#SPI_Dei_Tx
 ((
ut16_t
)0x4000)

	)

372 
	#IS_SPI_DIRECTION
(
DIRECTION
(((DIRECTION=
SPI_Dei_Rx
) || \

373 ((
DIRECTION
=
SPI_Dei_Tx
))

	)

382 
	#SPI_I2S_IT_TXE
 ((
ut8_t
)0x71)

	)

383 
	#SPI_I2S_IT_RXNE
 ((
ut8_t
)0x60)

	)

384 
	#SPI_I2S_IT_ERR
 ((
ut8_t
)0x50)

	)

385 
	#IS_SPI_I2S_CONFIG_IT
(
IT
(((IT=
SPI_I2S_IT_TXE
) || \

386 ((
IT
=
SPI_I2S_IT_RXNE
) || \

387 ((
IT
=
SPI_I2S_IT_ERR
))

	)

388 
	#SPI_I2S_IT_OVR
 ((
ut8_t
)0x56)

	)

389 
	#SPI_IT_MODF
 ((
ut8_t
)0x55)

	)

390 
	#SPI_IT_CRCERR
 ((
ut8_t
)0x54)

	)

391 
	#I2S_IT_UDR
 ((
ut8_t
)0x53)

	)

392 
	#IS_SPI_I2S_CLEAR_IT
(
IT
(((IT=
SPI_IT_CRCERR
))

	)

393 
	#IS_SPI_I2S_GET_IT
(
IT
(((IT=
SPI_I2S_IT_RXNE
|| ((IT=
SPI_I2S_IT_TXE
) || \

394 ((
IT
=
I2S_IT_UDR
|| ((IT=
SPI_IT_CRCERR
) || \

395 ((
IT
=
SPI_IT_MODF
|| ((IT=
SPI_I2S_IT_OVR
))

	)

404 
	#SPI_I2S_FLAG_RXNE
 ((
ut16_t
)0x0001)

	)

405 
	#SPI_I2S_FLAG_TXE
 ((
ut16_t
)0x0002)

	)

406 
	#I2S_FLAG_CHSIDE
 ((
ut16_t
)0x0004)

	)

407 
	#I2S_FLAG_UDR
 ((
ut16_t
)0x0008)

	)

408 
	#SPI_FLAG_CRCERR
 ((
ut16_t
)0x0010)

	)

409 
	#SPI_FLAG_MODF
 ((
ut16_t
)0x0020)

	)

410 
	#SPI_I2S_FLAG_OVR
 ((
ut16_t
)0x0040)

	)

411 
	#SPI_I2S_FLAG_BSY
 ((
ut16_t
)0x0080)

	)

412 
	#IS_SPI_I2S_CLEAR_FLAG
(
FLAG
(((FLAG=
SPI_FLAG_CRCERR
))

	)

413 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
(((FLAG=
SPI_I2S_FLAG_BSY
|| ((FLAG=
SPI_I2S_FLAG_OVR
) || \

414 ((
FLAG
=
SPI_FLAG_MODF
|| ((FLAG=
SPI_FLAG_CRCERR
) || \

415 ((
FLAG
=
I2S_FLAG_UDR
|| ((FLAG=
I2S_FLAG_CHSIDE
) || \

416 ((
FLAG
=
SPI_I2S_FLAG_TXE
|| ((FLAG=
SPI_I2S_FLAG_RXNE
))

	)

425 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
((POLYNOMIAL>0x1)

	)

446 
SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
);

447 
SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
);

448 
I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
);

449 
SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
);

450 
I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
);

451 
SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

452 
I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

453 
SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
);

454 
SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
);

455 
SPI_I2S_SdDa
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
);

456 
ut16_t
 
SPI_I2S_ReiveDa
(
SPI_TyDef
* 
SPIx
);

457 
SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
);

458 
SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

459 
SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
);

460 
SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
);

461 
SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

462 
ut16_t
 
SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
);

463 
ut16_t
 
SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
);

464 
SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
);

465 
FgStus
 
SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

466 
SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

467 
ITStus
 
SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
);

468 
SPI_I2S_CˬITPdgB
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
);

470 #ifde
__lulus


	@stm32f10x_tim.c

23 
	~"m32f10x_tim.h
"

24 
	~"m32f10x_rcc.h
"

48 
	#SMCR_ETR_Mask
 ((
ut16_t
)0x00FF)

	)

49 
	#CCMR_Offt
 ((
ut16_t
)0x0018)

	)

50 
	#CCER_CCE_S
 ((
ut16_t
)0x0001)

	)

51 
	#CCER_CCNE_S
 ((
ut16_t
)0x0004)

	)

77 
TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

78 
ut16_t
 
TIM_ICFr
);

79 
TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

80 
ut16_t
 
TIM_ICFr
);

81 
TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

82 
ut16_t
 
TIM_ICFr
);

83 
TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

84 
ut16_t
 
TIM_ICFr
);

122 
	$TIM_DeIn
(
TIM_TyDef
* 
TIMx
)

125 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

127 i(
TIMx
 =
TIM1
)

129 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
ENABLE
);

130 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
DISABLE
);

132 i(
TIMx
 =
TIM2
)

134 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
ENABLE
);

135 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
DISABLE
);

137 i(
TIMx
 =
TIM3
)

139 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
ENABLE
);

140 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
DISABLE
);

142 i(
TIMx
 =
TIM4
)

144 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
ENABLE
);

145 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
DISABLE
);

147 i(
TIMx
 =
TIM5
)

149 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM5
, 
ENABLE
);

150 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM5
, 
DISABLE
);

152 i(
TIMx
 =
TIM6
)

154 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
ENABLE
);

155 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
DISABLE
);

157 i(
TIMx
 =
TIM7
)

159 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
ENABLE
);

160 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
DISABLE
);

162 i(
TIMx
 =
TIM8
)

164 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM8
, 
ENABLE
);

165 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM8
, 
DISABLE
);

167 i(
TIMx
 =
TIM9
)

169 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM9
, 
ENABLE
);

170 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM9
, 
DISABLE
);

172 i(
TIMx
 =
TIM10
)

174 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM10
, 
ENABLE
);

175 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM10
, 
DISABLE
);

177 i(
TIMx
 =
TIM11
)

179 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM11
, 
ENABLE
);

180 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM11
, 
DISABLE
);

182 i(
TIMx
 =
TIM12
)

184 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM12
, 
ENABLE
);

185 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM12
, 
DISABLE
);

187 i(
TIMx
 =
TIM13
)

189 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM13
, 
ENABLE
);

190 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM13
, 
DISABLE
);

192 i(
TIMx
 =
TIM14
)

194 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM14
, 
ENABLE
);

195 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM14
, 
DISABLE
);

197 i(
TIMx
 =
TIM15
)

199 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM15
, 
ENABLE
);

200 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM15
, 
DISABLE
);

202 i(
TIMx
 =
TIM16
)

204 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM16
, 
ENABLE
);

205 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM16
, 
DISABLE
);

209 i(
TIMx
 =
TIM17
)

211 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM17
, 
ENABLE
);

212 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM17
, 
DISABLE
);

215 
	}
}

226 
	$TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

228 
ut16_t
 
tmp1
 = 0;

231 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

232 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBaInSu
->
TIM_CouMode
));

233 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBaInSu
->
TIM_ClockDivisi
));

235 
tmp1
 = 
TIMx
->
CR1
;

237 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
)|| (TIMx =
TIM2
|| (TIMx =
TIM3
)||

238 (
TIMx
 =
TIM4
|| (TIMx =
TIM5
))

241 
tmp1
 &(
ut16_t
)(~((ut16_t)(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
)));

242 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_CouMode
;

245 if((
TIMx
 !
TIM6
&& (TIMx !
TIM7
))

248 
tmp1
 &(
ut16_t
)(~((ut16_t)
TIM_CR1_CKD
));

249 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_ClockDivisi
;

252 
TIMx
->
CR1
 = 
tmp1
;

255 
TIMx
->
ARR
 = 
TIM_TimeBaInSu
->
TIM_Piod
 ;

258 
TIMx
->
PSC
 = 
TIM_TimeBaInSu
->
TIM_Psr
;

260 i((
TIMx
 =
TIM1
|| (TIMx =
TIM8
)|| (TIMx =
TIM15
)|| (TIMx =
TIM16
|| (TIMx =
TIM17
))

263 
TIMx
->
RCR
 = 
TIM_TimeBaInSu
->
TIM_RiCou
;

268 
TIMx
->
EGR
 = 
TIM_PSCRdMode_Immed
;

269 
	}
}

279 
	$TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

281 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

284 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

285 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

286 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

287 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

289 
TIMx
->
CCER
 &(
ut16_t
)(~(ut16_t)
TIM_CCER_CC1E
);

291 
tmpcr
 = 
TIMx
->
CCER
;

293 
tmp2
 = 
TIMx
->
CR2
;

296 
tmpccmrx
 = 
TIMx
->
CCMR1
;

299 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR1_OC1M
));

300 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR1_CC1S
));

303 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

306 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC1P
));

308 
tmpcr
 |
TIM_OCInSu
->
TIM_OCPެy
;

311 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutS
;

313 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
)|| (TIMx =
TIM15
)||

314 (
TIMx
 =
TIM16
)|| (TIMx =
TIM17
))

316 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

317 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

318 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

319 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

322 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC1NP
));

324 
tmpcr
 |
TIM_OCInSu
->
TIM_OCNPެy
;

327 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC1NE
));

329 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutNS
;

332 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS1
));

333 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS1N
));

336 
tmp2
 |
TIM_OCInSu
->
TIM_OCIdS
;

338 
tmp2
 |
TIM_OCInSu
->
TIM_OCNIdS
;

341 
TIMx
->
CR2
 = 
tmp2
;

344 
TIMx
->
CCMR1
 = 
tmpccmrx
;

347 
TIMx
->
CCR1
 = 
TIM_OCInSu
->
TIM_Pul
;

350 
TIMx
->
CCER
 = 
tmpcr
;

351 
	}
}

362 
	$TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

364 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

367 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

368 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

369 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

370 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

372 
TIMx
->
CCER
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC2E
));

375 
tmpcr
 = 
TIMx
->
CCER
;

377 
tmp2
 = 
TIMx
->
CR2
;

380 
tmpccmrx
 = 
TIMx
->
CCMR1
;

383 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR1_OC2M
));

384 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR1_CC2S
));

387 
tmpccmrx
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

390 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC2P
));

392 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 4);

395 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 4);

397 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

399 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

400 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

401 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

402 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

405 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC2NP
));

407 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNPެy
 << 4);

410 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC2NE
));

412 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutNS
 << 4);

415 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS2
));

416 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS2N
));

419 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 2);

421 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNIdS
 << 2);

424 
TIMx
->
CR2
 = 
tmp2
;

427 
TIMx
->
CCMR1
 = 
tmpccmrx
;

430 
TIMx
->
CCR2
 = 
TIM_OCInSu
->
TIM_Pul
;

433 
TIMx
->
CCER
 = 
tmpcr
;

434 
	}
}

444 
	$TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

446 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

449 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

450 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

451 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

452 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

454 
TIMx
->
CCER
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC3E
));

457 
tmpcr
 = 
TIMx
->
CCER
;

459 
tmp2
 = 
TIMx
->
CR2
;

462 
tmpccmrx
 = 
TIMx
->
CCMR2
;

465 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR2_OC3M
));

466 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR2_CC3S
));

468 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

471 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC3P
));

473 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 8);

476 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 8);

478 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

480 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

481 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

482 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

483 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

486 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC3NP
));

488 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNPެy
 << 8);

490 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC3NE
));

493 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutNS
 << 8);

495 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS3
));

496 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS3N
));

498 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 4);

500 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNIdS
 << 4);

503 
TIMx
->
CR2
 = 
tmp2
;

506 
TIMx
->
CCMR2
 = 
tmpccmrx
;

509 
TIMx
->
CCR3
 = 
TIM_OCInSu
->
TIM_Pul
;

512 
TIMx
->
CCER
 = 
tmpcr
;

513 
	}
}

523 
	$TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

525 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

528 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

529 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

530 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

531 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

533 
TIMx
->
CCER
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC4E
));

536 
tmpcr
 = 
TIMx
->
CCER
;

538 
tmp2
 = 
TIMx
->
CR2
;

541 
tmpccmrx
 = 
TIMx
->
CCMR2
;

544 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR2_OC4M
));

545 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR2_CC4S
));

548 
tmpccmrx
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

551 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC4P
));

553 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 12);

556 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 12);

558 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

560 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

562 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS4
));

564 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 6);

567 
TIMx
->
CR2
 = 
tmp2
;

570 
TIMx
->
CCMR2
 = 
tmpccmrx
;

573 
TIMx
->
CCR4
 = 
TIM_OCInSu
->
TIM_Pul
;

576 
TIMx
->
CCER
 = 
tmpcr
;

577 
	}
}

587 
	$TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

590 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_ICInSu
->
TIM_Chl
));

591 
	`as_m
(
	`IS_TIM_IC_SELECTION
(
TIM_ICInSu
->
TIM_ICSei
));

592 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICInSu
->
TIM_ICPsr
));

593 
	`as_m
(
	`IS_TIM_IC_FILTER
(
TIM_ICInSu
->
TIM_ICFr
));

595 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
|| (TIMx =
TIM2
|| (TIMx =
TIM3
) ||

596 (
TIMx
 =
TIM4
||(TIMx =
TIM5
))

598 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICInSu
->
TIM_ICPެy
));

602 
	`as_m
(
	`IS_TIM_IC_POLARITY_LITE
(
TIM_ICInSu
->
TIM_ICPެy
));

604 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

606 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

608 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

609 
TIM_ICInSu
->
TIM_ICSei
,

610 
TIM_ICInSu
->
TIM_ICFr
);

612 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

614 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_2
)

616 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

618 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

619 
TIM_ICInSu
->
TIM_ICSei
,

620 
TIM_ICInSu
->
TIM_ICFr
);

622 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

624 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_3
)

626 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

628 
	`TI3_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

629 
TIM_ICInSu
->
TIM_ICSei
,

630 
TIM_ICInSu
->
TIM_ICFr
);

632 
	`TIM_SIC3Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

636 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

638 
	`TI4_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

639 
TIM_ICInSu
->
TIM_ICSei
,

640 
TIM_ICInSu
->
TIM_ICFr
);

642 
	`TIM_SIC4Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

644 
	}
}

654 
	$TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

656 
ut16_t
 
icposެy
 = 
TIM_ICPެy_Risg
;

657 
ut16_t
 
icposei
 = 
TIM_ICSei_DeTI
;

659 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

661 i(
TIM_ICInSu
->
TIM_ICPެy
 =
TIM_ICPެy_Risg
)

663 
icposެy
 = 
TIM_ICPެy_Flg
;

667 
icposެy
 = 
TIM_ICPެy_Risg
;

670 i(
TIM_ICInSu
->
TIM_ICSei
 =
TIM_ICSei_DeTI
)

672 
icposei
 = 
TIM_ICSei_IndeTI
;

676 
icposei
 = 
TIM_ICSei_DeTI
;

678 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

681 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

682 
TIM_ICInSu
->
TIM_ICFr
);

684 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

686 
	`TI2_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

688 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

693 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

694 
TIM_ICInSu
->
TIM_ICFr
);

696 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

698 
	`TI1_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

700 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

702 
	}
}

712 
	$TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
)

715 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

716 
	`as_m
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRInSu
->
TIM_OSSRS
));

717 
	`as_m
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRInSu
->
TIM_OSSIS
));

718 
	`as_m
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRInSu
->
TIM_LOCKLev
));

719 
	`as_m
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRInSu
->
TIM_Bak
));

720 
	`as_m
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRInSu
->
TIM_BakPެy
));

721 
	`as_m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRInSu
->
TIM_AutomicOuut
));

724 
TIMx
->
BDTR
 = (
ut32_t
)
TIM_BDTRInSu
->
TIM_OSSRS
 | TIM_BDTRInSu->
TIM_OSSIS
 |

725 
TIM_BDTRInSu
->
TIM_LOCKLev
 | TIM_BDTRInSu->
TIM_DdTime
 |

726 
TIM_BDTRInSu
->
TIM_Bak
 | TIM_BDTRInSu->
TIM_BakPެy
 |

727 
TIM_BDTRInSu
->
TIM_AutomicOuut
;

728 
	}
}

736 
	$TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

739 
TIM_TimeBaInSu
->
TIM_Piod
 = 0xFFFF;

740 
TIM_TimeBaInSu
->
TIM_Psr
 = 0x0000;

741 
TIM_TimeBaInSu
->
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

742 
TIM_TimeBaInSu
->
TIM_CouMode
 = 
TIM_CouMode_Up
;

743 
TIM_TimeBaInSu
->
TIM_RiCou
 = 0x0000;

744 
	}
}

752 
	$TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
)

755 
TIM_OCInSu
->
TIM_OCMode
 = 
TIM_OCMode_Timg
;

756 
TIM_OCInSu
->
TIM_OuutS
 = 
TIM_OuutS_Dib
;

757 
TIM_OCInSu
->
TIM_OuutNS
 = 
TIM_OuutNS_Dib
;

758 
TIM_OCInSu
->
TIM_Pul
 = 0x0000;

759 
TIM_OCInSu
->
TIM_OCPެy
 = 
TIM_OCPެy_High
;

760 
TIM_OCInSu
->
TIM_OCNPެy
 = 
TIM_OCPެy_High
;

761 
TIM_OCInSu
->
TIM_OCIdS
 = 
TIM_OCIdS_Ret
;

762 
TIM_OCInSu
->
TIM_OCNIdS
 = 
TIM_OCNIdS_Ret
;

763 
	}
}

771 
	$TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
)

774 
TIM_ICInSu
->
TIM_Chl
 = 
TIM_Chl_1
;

775 
TIM_ICInSu
->
TIM_ICPެy
 = 
TIM_ICPެy_Risg
;

776 
TIM_ICInSu
->
TIM_ICSei
 = 
TIM_ICSei_DeTI
;

777 
TIM_ICInSu
->
TIM_ICPsr
 = 
TIM_ICPSC_DIV1
;

778 
TIM_ICInSu
->
TIM_ICFr
 = 0x00;

779 
	}
}

787 
	$TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
)

790 
TIM_BDTRInSu
->
TIM_OSSRS
 = 
TIM_OSSRS_Dib
;

791 
TIM_BDTRInSu
->
TIM_OSSIS
 = 
TIM_OSSIS_Dib
;

792 
TIM_BDTRInSu
->
TIM_LOCKLev
 = 
TIM_LOCKLev_OFF
;

793 
TIM_BDTRInSu
->
TIM_DdTime
 = 0x00;

794 
TIM_BDTRInSu
->
TIM_Bak
 = 
TIM_Bak_Dib
;

795 
TIM_BDTRInSu
->
TIM_BakPެy
 = 
TIM_BakPެy_Low
;

796 
TIM_BDTRInSu
->
TIM_AutomicOuut
 = 
TIM_AutomicOuut_Dib
;

797 
	}
}

806 
	$TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

809 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

810 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

812 i(
NewS
 !
DISABLE
)

815 
TIMx
->
CR1
 |
TIM_CR1_CEN
;

820 
TIMx
->
CR1
 &(
ut16_t
)(~((ut16_t)
TIM_CR1_CEN
));

822 
	}
}

831 
	$TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

834 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

835 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

836 i(
NewS
 !
DISABLE
)

839 
TIMx
->
BDTR
 |
TIM_BDTR_MOE
;

844 
TIMx
->
BDTR
 &(
ut16_t
)(~((ut16_t)
TIM_BDTR_MOE
));

846 
	}
}

872 
	$TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
)

875 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

876 
	`as_m
(
	`IS_TIM_IT
(
TIM_IT
));

877 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

879 i(
NewS
 !
DISABLE
)

882 
TIMx
->
DIER
 |
TIM_IT
;

887 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_IT
;

889 
	}
}

909 
	$TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
)

912 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

913 
	`as_m
(
	`IS_TIM_EVENT_SOURCE
(
TIM_EvtSour
));

916 
TIMx
->
EGR
 = 
TIM_EvtSour
;

917 
	}
}

937 
	$TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
)

940 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

941 
	`as_m
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa
));

942 
	`as_m
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABurLgth
));

944 
TIMx
->
DCR
 = 
TIM_DMABa
 | 
TIM_DMABurLgth
;

945 
	}
}

964 
	$TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
)

967 
	`as_m
(
	`IS_TIM_LIST9_PERIPH
(
TIMx
));

968 
	`as_m
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASour
));

969 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

971 i(
NewS
 !
DISABLE
)

974 
TIMx
->
DIER
 |
TIM_DMASour
;

979 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_DMASour
;

981 
	}
}

989 
	$TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
)

992 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

994 
TIMx
->
SMCR
 &(
ut16_t
)(~((ut16_t)
TIM_SMCR_SMS
));

995 
	}
}

1008 
	$TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

1011 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1012 
	`as_m
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

1014 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_IutTriggSour
);

1016 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

1017 
	}
}

1035 
	$TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

1036 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
)

1039 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1040 
	`as_m
(
	`IS_TIM_TIXCLK_SOURCE
(
TIM_TIxExCLKSour
));

1041 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPެy
));

1042 
	`as_m
(
	`IS_TIM_IC_FILTER
(
ICFr
));

1044 i(
TIM_TIxExCLKSour
 =
TIM_TIxExCLK1Sour_TI2
)

1046 
	`TI2_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

1050 
	`TI1_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

1053 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_TIxExCLKSour
);

1055 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

1056 
	}
}

1075 
	$TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1076 
ut16_t
 
ExtTRGFr
)

1078 
ut16_t
 
tmpsm
 = 0;

1080 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1081 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

1082 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

1083 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

1085 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

1088 
tmpsm
 = 
TIMx
->
SMCR
;

1090 
tmpsm
 &(
ut16_t
)(~((ut16_t)
TIM_SMCR_SMS
));

1092 
tmpsm
 |
TIM_SveMode_Ex1
;

1094 
tmpsm
 &(
ut16_t
)(~((ut16_t)
TIM_SMCR_TS
));

1095 
tmpsm
 |
TIM_TS_ETRF
;

1097 
TIMx
->
SMCR
 = 
tmpsm
;

1098 
	}
}

1117 
	$TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

1118 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

1121 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1122 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

1123 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

1124 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

1126 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

1128 
TIMx
->
SMCR
 |
TIM_SMCR_ECE
;

1129 
	}
}

1148 
	$TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1149 
ut16_t
 
ExtTRGFr
)

1151 
ut16_t
 
tmpsm
 = 0;

1153 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1154 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

1155 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

1156 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

1157 
tmpsm
 = 
TIMx
->
SMCR
;

1159 
tmpsm
 &
SMCR_ETR_Mask
;

1161 
tmpsm
 |(
ut16_t
)(
TIM_ExtTRGPsr
 | (ut16_t)(
TIM_ExtTRGPެy
 | (ut16_t)(
ExtTRGFr
 << (uint16_t)8)));

1163 
TIMx
->
SMCR
 = 
tmpsm
;

1164 
	}
}

1176 
	$TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
)

1179 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

1180 
	`as_m
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCRdMode
));

1182 
TIMx
->
PSC
 = 
Psr
;

1184 
TIMx
->
EGR
 = 
TIM_PSCRdMode
;

1185 
	}
}

1199 
	$TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
)

1201 
ut16_t
 
tmp1
 = 0;

1203 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1204 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_CouMode
));

1205 
tmp1
 = 
TIMx
->
CR1
;

1207 
tmp1
 &(
ut16_t
)(~((ut16_t)(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
)));

1209 
tmp1
 |
TIM_CouMode
;

1211 
TIMx
->
CR1
 = 
tmp1
;

1212 
	}
}

1229 
	$TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

1231 
ut16_t
 
tmpsm
 = 0;

1233 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1234 
	`as_m
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

1236 
tmpsm
 = 
TIMx
->
SMCR
;

1238 
tmpsm
 &(
ut16_t
)(~((ut16_t)
TIM_SMCR_TS
));

1240 
tmpsm
 |
TIM_IutTriggSour
;

1242 
TIMx
->
SMCR
 = 
tmpsm
;

1243 
	}
}

1264 
	$TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

1265 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
)

1267 
ut16_t
 
tmpsm
 = 0;

1268 
ut16_t
 
tmpccmr1
 = 0;

1269 
ut16_t
 
tmpcr
 = 0;

1272 
	`as_m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

1273 
	`as_m
(
	`IS_TIM_ENCODER_MODE
(
TIM_EncodMode
));

1274 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1Pެy
));

1275 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2Pެy
));

1278 
tmpsm
 = 
TIMx
->
SMCR
;

1281 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1284 
tmpcr
 = 
TIMx
->
CCER
;

1287 
tmpsm
 &(
ut16_t
)(~((ut16_t)
TIM_SMCR_SMS
));

1288 
tmpsm
 |
TIM_EncodMode
;

1291 
tmpccmr1
 &(
ut16_t
)(((ut16_t)~((ut16_t)
TIM_CCMR1_CC1S
)& (ut16_t)(~((ut16_t)
TIM_CCMR1_CC2S
)));

1292 
tmpccmr1
 |
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

1295 
tmpcr
 &(
ut16_t
)(((ut16_t)~((ut16_t)
TIM_CCER_CC1P
)& ((ut16_t)~((ut16_t)
TIM_CCER_CC2P
)));

1296 
tmpcr
 |(
ut16_t
)(
TIM_IC1Pެy
 | (ut16_t)(
TIM_IC2Pެy
 << (uint16_t)4));

1299 
TIMx
->
SMCR
 = 
tmpsm
;

1301 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1303 
TIMx
->
CCER
 = 
tmpcr
;

1304 
	}
}

1315 
	$TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1317 
ut16_t
 
tmpccmr1
 = 0;

1319 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1320 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1321 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1323 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC1M
);

1325 
tmpccmr1
 |
TIM_FdAi
;

1327 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1328 
	}
}

1339 
	$TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1341 
ut16_t
 
tmpccmr1
 = 0;

1343 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1344 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1345 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1347 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC2M
);

1349 
tmpccmr1
 |(
ut16_t
)(
TIM_FdAi
 << 8);

1351 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1352 
	}
}

1363 
	$TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1365 
ut16_t
 
tmpccmr2
 = 0;

1367 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1368 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1369 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1371 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC3M
);

1373 
tmpccmr2
 |
TIM_FdAi
;

1375 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1376 
	}
}

1387 
	$TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1389 
ut16_t
 
tmpccmr2
 = 0;

1391 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1392 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1393 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1395 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC4M
);

1397 
tmpccmr2
 |(
ut16_t
)(
TIM_FdAi
 << 8);

1399 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1400 
	}
}

1409 
	$TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

1412 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

1413 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1414 i(
NewS
 !
DISABLE
)

1417 
TIMx
->
CR1
 |
TIM_CR1_ARPE
;

1422 
TIMx
->
CR1
 &(
ut16_t
)~((ut16_t)
TIM_CR1_ARPE
);

1424 
	}
}

1433 
	$TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

1436 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1437 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1438 i(
NewS
 !
DISABLE
)

1441 
TIMx
->
CR2
 |
TIM_CR2_CCUS
;

1446 
TIMx
->
CR2
 &(
ut16_t
)~((ut16_t)
TIM_CR2_CCUS
);

1448 
	}
}

1458 
	$TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

1461 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1462 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1463 i(
NewS
 !
DISABLE
)

1466 
TIMx
->
CR2
 |
TIM_CR2_CCDS
;

1471 
TIMx
->
CR2
 &(
ut16_t
)~((ut16_t)
TIM_CR2_CCDS
);

1473 
	}
}

1483 
	$TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

1486 
	`as_m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

1487 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1488 i(
NewS
 !
DISABLE
)

1491 
TIMx
->
CR2
 |
TIM_CR2_CCPC
;

1496 
TIMx
->
CR2
 &(
ut16_t
)~((ut16_t)
TIM_CR2_CCPC
);

1498 
	}
}

1509 
	$TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1511 
ut16_t
 
tmpccmr1
 = 0;

1513 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1514 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1515 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1517 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC1PE
);

1519 
tmpccmr1
 |
TIM_OCPld
;

1521 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1522 
	}
}

1534 
	$TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1536 
ut16_t
 
tmpccmr1
 = 0;

1538 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1539 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1540 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1542 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC2PE
);

1544 
tmpccmr1
 |(
ut16_t
)(
TIM_OCPld
 << 8);

1546 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1547 
	}
}

1558 
	$TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1560 
ut16_t
 
tmpccmr2
 = 0;

1562 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1563 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1564 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1566 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC3PE
);

1568 
tmpccmr2
 |
TIM_OCPld
;

1570 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1571 
	}
}

1582 
	$TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1584 
ut16_t
 
tmpccmr2
 = 0;

1586 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1587 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1588 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1590 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC4PE
);

1592 
tmpccmr2
 |(
ut16_t
)(
TIM_OCPld
 << 8);

1594 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1595 
	}
}

1606 
	$TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1608 
ut16_t
 
tmpccmr1
 = 0;

1610 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1611 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1613 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1615 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC1FE
);

1617 
tmpccmr1
 |
TIM_OCFa
;

1619 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1620 
	}
}

1632 
	$TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1634 
ut16_t
 
tmpccmr1
 = 0;

1636 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1637 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1639 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1641 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC2FE
);

1643 
tmpccmr1
 |(
ut16_t
)(
TIM_OCFa
 << 8);

1645 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1646 
	}
}

1657 
	$TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1659 
ut16_t
 
tmpccmr2
 = 0;

1661 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1662 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1664 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1666 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC3FE
);

1668 
tmpccmr2
 |
TIM_OCFa
;

1670 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1671 
	}
}

1682 
	$TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1684 
ut16_t
 
tmpccmr2
 = 0;

1686 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1687 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1689 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1691 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC4FE
);

1693 
tmpccmr2
 |(
ut16_t
)(
TIM_OCFa
 << 8);

1695 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1696 
	}
}

1707 
	$TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1709 
ut16_t
 
tmpccmr1
 = 0;

1711 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1712 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1714 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1717 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC1CE
);

1719 
tmpccmr1
 |
TIM_OCCˬ
;

1721 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1722 
	}
}

1733 
	$TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1735 
ut16_t
 
tmpccmr1
 = 0;

1737 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1738 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1739 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1741 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC2CE
);

1743 
tmpccmr1
 |(
ut16_t
)(
TIM_OCCˬ
 << 8);

1745 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1746 
	}
}

1757 
	$TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1759 
ut16_t
 
tmpccmr2
 = 0;

1761 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1762 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1763 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1765 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC3CE
);

1767 
tmpccmr2
 |
TIM_OCCˬ
;

1769 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1770 
	}
}

1781 
	$TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1783 
ut16_t
 
tmpccmr2
 = 0;

1785 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1786 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1787 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1789 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC4CE
);

1791 
tmpccmr2
 |(
ut16_t
)(
TIM_OCCˬ
 << 8);

1793 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1794 
	}
}

1805 
	$TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1807 
ut16_t
 
tmpcr
 = 0;

1809 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1810 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1811 
tmpcr
 = 
TIMx
->
CCER
;

1813 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC1P
);

1814 
tmpcr
 |
TIM_OCPެy
;

1816 
TIMx
->
CCER
 = 
tmpcr
;

1817 
	}
}

1828 
	$TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1830 
ut16_t
 
tmpcr
 = 0;

1832 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1833 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1835 
tmpcr
 = 
TIMx
->
CCER
;

1837 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC1NP
);

1838 
tmpcr
 |
TIM_OCNPެy
;

1840 
TIMx
->
CCER
 = 
tmpcr
;

1841 
	}
}

1852 
	$TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1854 
ut16_t
 
tmpcr
 = 0;

1856 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1857 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1858 
tmpcr
 = 
TIMx
->
CCER
;

1860 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC2P
);

1861 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 4);

1863 
TIMx
->
CCER
 = 
tmpcr
;

1864 
	}
}

1875 
	$TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1877 
ut16_t
 
tmpcr
 = 0;

1879 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1880 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1882 
tmpcr
 = 
TIMx
->
CCER
;

1884 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC2NP
);

1885 
tmpcr
 |(
ut16_t
)(
TIM_OCNPެy
 << 4);

1887 
TIMx
->
CCER
 = 
tmpcr
;

1888 
	}
}

1899 
	$TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1901 
ut16_t
 
tmpcr
 = 0;

1903 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1904 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1905 
tmpcr
 = 
TIMx
->
CCER
;

1907 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC3P
);

1908 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 8);

1910 
TIMx
->
CCER
 = 
tmpcr
;

1911 
	}
}

1922 
	$TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1924 
ut16_t
 
tmpcr
 = 0;

1927 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1928 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1930 
tmpcr
 = 
TIMx
->
CCER
;

1932 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC3NP
);

1933 
tmpcr
 |(
ut16_t
)(
TIM_OCNPެy
 << 8);

1935 
TIMx
->
CCER
 = 
tmpcr
;

1936 
	}
}

1947 
	$TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1949 
ut16_t
 
tmpcr
 = 0;

1951 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1952 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1953 
tmpcr
 = 
TIMx
->
CCER
;

1955 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC4P
);

1956 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 12);

1958 
TIMx
->
CCER
 = 
tmpcr
;

1959 
	}
}

1974 
	$TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
)

1976 
ut16_t
 
tmp
 = 0;

1979 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1980 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_Chl
));

1981 
	`as_m
(
	`IS_TIM_CCX
(
TIM_CCx
));

1983 
tmp
 = 
CCER_CCE_S
 << 
TIM_Chl
;

1986 
TIMx
->
CCER
 &(
ut16_t
)~ 
tmp
;

1989 
TIMx
->
CCER
 |(
ut16_t
)(
TIM_CCx
 << 
TIM_Chl
);

1990 
	}
}

2004 
	$TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
)

2006 
ut16_t
 
tmp
 = 0;

2009 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2010 
	`as_m
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_Chl
));

2011 
	`as_m
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

2013 
tmp
 = 
CCER_CCNE_S
 << 
TIM_Chl
;

2016 
TIMx
->
CCER
 &(
ut16_t
~
tmp
;

2019 
TIMx
->
CCER
 |(
ut16_t
)(
TIM_CCxN
 << 
TIM_Chl
);

2020 
	}
}

2045 
	$TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_OCMode
)

2047 
ut32_t
 
tmp
 = 0;

2048 
ut16_t
 
tmp1
 = 0;

2051 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2052 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_Chl
));

2053 
	`as_m
(
	`IS_TIM_OCM
(
TIM_OCMode
));

2055 
tmp
 = (
ut32_t

TIMx
;

2056 
tmp
 +
CCMR_Offt
;

2058 
tmp1
 = 
CCER_CCE_S
 << (
ut16_t
)
TIM_Chl
;

2061 
TIMx
->
CCER
 &(
ut16_t
~
tmp1
;

2063 if((
TIM_Chl
 =
TIM_Chl_1
||(TIM_Ch=
TIM_Chl_3
))

2065 
tmp
 +(
TIM_Chl
>>1);

2068 *(
__IO
 
ut32_t
 *
tmp
 &(ut32_t)~((ut32_t)
TIM_CCMR1_OC1M
);

2071 *(
__IO
 
ut32_t
 *
tmp
 |
TIM_OCMode
;

2075 
tmp
 +(
ut16_t
)(
TIM_Chl
 - (uint16_t)4)>> (uint16_t)1;

2078 *(
__IO
 
ut32_t
 *
tmp
 &(ut32_t)~((ut32_t)
TIM_CCMR1_OC2M
);

2081 *(
__IO
 
ut32_t
 *
tmp
 |(
ut16_t
)(
TIM_OCMode
 << 8);

2083 
	}
}

2092 
	$TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2095 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2096 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2097 i(
NewS
 !
DISABLE
)

2100 
TIMx
->
CR1
 |
TIM_CR1_UDIS
;

2105 
TIMx
->
CR1
 &(
ut16_t
)~((ut16_t)
TIM_CR1_UDIS
);

2107 
	}
}

2120 
	$TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
)

2123 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2124 
	`as_m
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_UpdeSour
));

2125 i(
TIM_UpdeSour
 !
TIM_UpdeSour_Glob
)

2128 
TIMx
->
CR1
 |
TIM_CR1_URS
;

2133 
TIMx
->
CR1
 &(
ut16_t
)~((ut16_t)
TIM_CR1_URS
);

2135 
	}
}

2144 
	$TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2147 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2148 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2149 i(
NewS
 !
DISABLE
)

2152 
TIMx
->
CR2
 |
TIM_CR2_TI1S
;

2157 
TIMx
->
CR2
 &(
ut16_t
)~((ut16_t)
TIM_CR2_TI1S
);

2159 
	}
}

2170 
	$TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
)

2173 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2174 
	`as_m
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

2176 
TIMx
->
CR1
 &(
ut16_t
)~((ut16_t)
TIM_CR1_OPM
);

2178 
TIMx
->
CR1
 |
TIM_OPMode
;

2179 
	}
}

2202 
	$TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
)

2205 
	`as_m
(
	`IS_TIM_LIST7_PERIPH
(
TIMx
));

2206 
	`as_m
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSour
));

2208 
TIMx
->
CR2
 &(
ut16_t
)~((ut16_t)
TIM_CR2_MMS
);

2210 
TIMx
->
CR2
 |
TIM_TRGOSour
;

2211 
	}
}

2225 
	$TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_SveMode
)

2228 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2229 
	`as_m
(
	`IS_TIM_SLAVE_MODE
(
TIM_SveMode
));

2231 
TIMx
->
SMCR
 &(
ut16_t
)~((ut16_t)
TIM_SMCR_SMS
);

2233 
TIMx
->
SMCR
 |
TIM_SveMode
;

2234 
	}
}

2246 
	$TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
)

2249 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2250 
	`as_m
(
	`IS_TIM_MSM_STATE
(
TIM_MaSveMode
));

2252 
TIMx
->
SMCR
 &(
ut16_t
)~((ut16_t)
TIM_SMCR_MSM
);

2255 
TIMx
->
SMCR
 |
TIM_MaSveMode
;

2256 
	}
}

2264 
	$TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Cou
)

2267 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2269 
TIMx
->
CNT
 = 
Cou
;

2270 
	}
}

2278 
	$TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Autܖd
)

2281 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2283 
TIMx
->
ARR
 = 
Autܖd
;

2284 
	}
}

2292 
	$TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Com1
)

2295 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2297 
TIMx
->
CCR1
 = 
Com1
;

2298 
	}
}

2306 
	$TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Com2
)

2309 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2311 
TIMx
->
CCR2
 = 
Com2
;

2312 
	}
}

2320 
	$TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Com3
)

2323 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2325 
TIMx
->
CCR3
 = 
Com3
;

2326 
	}
}

2334 
	$TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Com4
)

2337 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2339 
TIMx
->
CCR4
 = 
Com4
;

2340 
	}
}

2353 
	$TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2356 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2357 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2359 
TIMx
->
CCMR1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_IC1PSC
);

2361 
TIMx
->
CCMR1
 |
TIM_ICPSC
;

2362 
	}
}

2375 
	$TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2378 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2379 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2381 
TIMx
->
CCMR1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_IC2PSC
);

2383 
TIMx
->
CCMR1
 |(
ut16_t
)(
TIM_ICPSC
 << 8);

2384 
	}
}

2397 
	$TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2400 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2401 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2403 
TIMx
->
CCMR2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_IC3PSC
);

2405 
TIMx
->
CCMR2
 |
TIM_ICPSC
;

2406 
	}
}

2419 
	$TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2422 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2423 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2425 
TIMx
->
CCMR2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_IC4PSC
);

2427 
TIMx
->
CCMR2
 |(
ut16_t
)(
TIM_ICPSC
 << 8);

2428 
	}
}

2441 
	$TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
)

2444 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2445 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

2447 
TIMx
->
CR1
 &(
ut16_t
)~((ut16_t)
TIM_CR1_CKD
);

2449 
TIMx
->
CR1
 |
TIM_CKD
;

2450 
	}
}

2457 
ut16_t
 
	$TIM_GCtu1
(
TIM_TyDef
* 
TIMx
)

2460 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2462  
TIMx
->
CCR1
;

2463 
	}
}

2470 
ut16_t
 
	$TIM_GCtu2
(
TIM_TyDef
* 
TIMx
)

2473 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2475  
TIMx
->
CCR2
;

2476 
	}
}

2483 
ut16_t
 
	$TIM_GCtu3
(
TIM_TyDef
* 
TIMx
)

2486 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2488  
TIMx
->
CCR3
;

2489 
	}
}

2496 
ut16_t
 
	$TIM_GCtu4
(
TIM_TyDef
* 
TIMx
)

2499 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2501  
TIMx
->
CCR4
;

2502 
	}
}

2509 
ut16_t
 
	$TIM_GCou
(
TIM_TyDef
* 
TIMx
)

2512 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2514  
TIMx
->
CNT
;

2515 
	}
}

2522 
ut16_t
 
	$TIM_GPsr
(
TIM_TyDef
* 
TIMx
)

2525 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2527  
TIMx
->
PSC
;

2528 
	}
}

2556 
FgStus
 
	$TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
)

2558 
ITStus
 
bus
 = 
RESET
;

2560 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2561 
	`as_m
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

2563 i((
TIMx
->
SR
 & 
TIM_FLAG
!(
ut16_t
)
RESET
)

2565 
bus
 = 
SET
;

2569 
bus
 = 
RESET
;

2571  
bus
;

2572 
	}
}

2600 
	$TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
)

2603 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2604 
	`as_m
(
	`IS_TIM_CLEAR_FLAG
(
TIM_FLAG
));

2607 
TIMx
->
SR
 = (
ut16_t
)~
TIM_FLAG
;

2608 
	}
}

2632 
ITStus
 
	$TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

2634 
ITStus
 
bus
 = 
RESET
;

2635 
ut16_t
 
us
 = 0x0, 
ab
 = 0x0;

2637 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2638 
	`as_m
(
	`IS_TIM_GET_IT
(
TIM_IT
));

2640 
us
 = 
TIMx
->
SR
 & 
TIM_IT
;

2642 
ab
 = 
TIMx
->
DIER
 & 
TIM_IT
;

2643 i((
us
 !(
ut16_t
)
RESET
&& (
ab
 != (uint16_t)RESET))

2645 
bus
 = 
SET
;

2649 
bus
 = 
RESET
;

2651  
bus
;

2652 
	}
}

2676 
	$TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

2679 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2680 
	`as_m
(
	`IS_TIM_IT
(
TIM_IT
));

2682 
TIMx
->
SR
 = (
ut16_t
)~
TIM_IT
;

2683 
	}
}

2701 
	$TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

2702 
ut16_t
 
TIM_ICFr
)

2704 
ut16_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0;

2706 
TIMx
->
CCER
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC1E
);

2707 
tmpccmr1
 = 
TIMx
->
CCMR1
;

2708 
tmpcr
 = 
TIMx
->
CCER
;

2710 
tmpccmr1
 &(
ut16_t
)(((ut16_t)~((ut16_t)
TIM_CCMR1_CC1S
)& ((ut16_t)~((ut16_t)
TIM_CCMR1_IC1F
)));

2711 
tmpccmr1
 |(
ut16_t
)(
TIM_ICSei
 | (ut16_t)(
TIM_ICFr
 << (uint16_t)4));

2713 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
|| (TIMx =
TIM2
|| (TIMx =
TIM3
) ||

2714 (
TIMx
 =
TIM4
||(TIMx =
TIM5
))

2717 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC1P
));

2718 
tmpcr
 |(
ut16_t
)(
TIM_ICPެy
 | (ut16_t)
TIM_CCER_CC1E
);

2723 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
));

2724 
tmpcr
 |(
ut16_t
)(
TIM_ICPެy
 | (ut16_t)
TIM_CCER_CC1E
);

2728 
TIMx
->
CCMR1
 = 
tmpccmr1
;

2729 
TIMx
->
CCER
 = 
tmpcr
;

2730 
	}
}

2748 
	$TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

2749 
ut16_t
 
TIM_ICFr
)

2751 
ut16_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

2753 
TIMx
->
CCER
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC2E
);

2754 
tmpccmr1
 = 
TIMx
->
CCMR1
;

2755 
tmpcr
 = 
TIMx
->
CCER
;

2756 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 4);

2758 
tmpccmr1
 &(
ut16_t
)(((ut16_t)~((ut16_t)
TIM_CCMR1_CC2S
)& ((ut16_t)~((ut16_t)
TIM_CCMR1_IC2F
)));

2759 
tmpccmr1
 |(
ut16_t
)(
TIM_ICFr
 << 12);

2760 
tmpccmr1
 |(
ut16_t
)(
TIM_ICSei
 << 8);

2762 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
|| (TIMx =
TIM2
|| (TIMx =
TIM3
) ||

2763 (
TIMx
 =
TIM4
||(TIMx =
TIM5
))

2766 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC2P
));

2767 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC2E
);

2772 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
));

2773 
tmpcr
 |(
ut16_t
)(
TIM_ICPެy
 | (ut16_t)
TIM_CCER_CC2E
);

2777 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

2778 
TIMx
->
CCER
 = 
tmpcr
;

2779 
	}
}

2797 
	$TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

2798 
ut16_t
 
TIM_ICFr
)

2800 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

2802 
TIMx
->
CCER
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC3E
);

2803 
tmpccmr2
 = 
TIMx
->
CCMR2
;

2804 
tmpcr
 = 
TIMx
->
CCER
;

2805 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 8);

2807 
tmpccmr2
 &(
ut16_t
)(((ut16_t)~((ut16_t)
TIM_CCMR2_CC3S
)& ((ut16_t)~((ut16_t)
TIM_CCMR2_IC3F
)));

2808 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 | (ut16_t)(
TIM_ICFr
 << (uint16_t)4));

2810 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
|| (TIMx =
TIM2
|| (TIMx =
TIM3
) ||

2811 (
TIMx
 =
TIM4
||(TIMx =
TIM5
))

2814 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC3P
));

2815 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC3E
);

2820 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
));

2821 
tmpcr
 |(
ut16_t
)(
TIM_ICPެy
 | (ut16_t)
TIM_CCER_CC3E
);

2825 
TIMx
->
CCMR2
 = 
tmpccmr2
;

2826 
TIMx
->
CCER
 = 
tmpcr
;

2827 
	}
}

2845 
	$TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

2846 
ut16_t
 
TIM_ICFr
)

2848 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

2851 
TIMx
->
CCER
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC4E
);

2852 
tmpccmr2
 = 
TIMx
->
CCMR2
;

2853 
tmpcr
 = 
TIMx
->
CCER
;

2854 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 12);

2856 
tmpccmr2
 &(
ut16_t
)((ut16_t)(~(ut16_t)
TIM_CCMR2_CC4S
& ((ut16_t)~((ut16_t)
TIM_CCMR2_IC4F
)));

2857 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 << 8);

2858 
tmpccmr2
 |(
ut16_t
)(
TIM_ICFr
 << 12);

2860 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
|| (TIMx =
TIM2
|| (TIMx =
TIM3
) ||

2861 (
TIMx
 =
TIM4
||(TIMx =
TIM5
))

2864 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC4P
));

2865 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC4E
);

2870 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC3P
 | 
TIM_CCER_CC4NP
));

2871 
tmpcr
 |(
ut16_t
)(
TIM_ICPެy
 | (ut16_t)
TIM_CCER_CC4E
);

2874 
TIMx
->
CCMR2
 = 
tmpccmr2
;

2875 
TIMx
->
CCER
 = 
tmpcr
;

2876 
	}
}

	@stm32f10x_tim.h

24 #ide
__STM32F10x_TIM_H


25 
	#__STM32F10x_TIM_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

53 
ut16_t
 
TIM_Psr
;

56 
ut16_t
 
TIM_CouMode
;

59 
ut16_t
 
TIM_Piod
;

63 
ut16_t
 
TIM_ClockDivisi
;

66 
ut8_t
 
TIM_RiCou
;

74 } 
	tTIM_TimeBaInTyDef
;

82 
ut16_t
 
TIM_OCMode
;

85 
ut16_t
 
TIM_OuutS
;

88 
ut16_t
 
TIM_OuutNS
;

92 
ut16_t
 
TIM_Pul
;

95 
ut16_t
 
TIM_OCPެy
;

98 
ut16_t
 
TIM_OCNPެy
;

102 
ut16_t
 
TIM_OCIdS
;

106 
ut16_t
 
TIM_OCNIdS
;

109 } 
	tTIM_OCInTyDef
;

118 
ut16_t
 
TIM_Chl
;

121 
ut16_t
 
TIM_ICPެy
;

124 
ut16_t
 
TIM_ICSei
;

127 
ut16_t
 
TIM_ICPsr
;

130 
ut16_t
 
TIM_ICFr
;

132 } 
	tTIM_ICInTyDef
;

142 
ut16_t
 
TIM_OSSRS
;

145 
ut16_t
 
TIM_OSSIS
;

148 
ut16_t
 
TIM_LOCKLev
;

151 
ut16_t
 
TIM_DdTime
;

155 
ut16_t
 
TIM_Bak
;

158 
ut16_t
 
TIM_BakPެy
;

161 
ut16_t
 
TIM_AutomicOuut
;

163 } 
	tTIM_BDTRInTyDef
;

169 
	#IS_TIM_ALL_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

170 ((
PERIPH
=
TIM2
) || \

171 ((
PERIPH
=
TIM3
) || \

172 ((
PERIPH
=
TIM4
) || \

173 ((
PERIPH
=
TIM5
) || \

174 ((
PERIPH
=
TIM6
) || \

175 ((
PERIPH
=
TIM7
) || \

176 ((
PERIPH
=
TIM8
) || \

177 ((
PERIPH
=
TIM9
) || \

178 ((
PERIPH
=
TIM10
)|| \

179 ((
PERIPH
=
TIM11
)|| \

180 ((
PERIPH
=
TIM12
)|| \

181 ((
PERIPH
=
TIM13
)|| \

182 ((
PERIPH
=
TIM14
)|| \

183 ((
PERIPH
=
TIM15
)|| \

184 ((
PERIPH
=
TIM16
)|| \

185 ((
PERIPH
=
TIM17
))

	)

188 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

189 ((
PERIPH
=
TIM8
))

	)

192 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

193 ((
PERIPH
=
TIM8
) || \

194 ((
PERIPH
=
TIM15
)|| \

195 ((
PERIPH
=
TIM16
)|| \

196 ((
PERIPH
=
TIM17
))

	)

199 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

200 ((
PERIPH
=
TIM2
) || \

201 ((
PERIPH
=
TIM3
) || \

202 ((
PERIPH
=
TIM4
) || \

203 ((
PERIPH
=
TIM5
) || \

204 ((
PERIPH
=
TIM8
))

	)

207 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

208 ((
PERIPH
=
TIM2
) || \

209 ((
PERIPH
=
TIM3
) || \

210 ((
PERIPH
=
TIM4
) || \

211 ((
PERIPH
=
TIM5
) || \

212 ((
PERIPH
=
TIM8
) || \

213 ((
PERIPH
=
TIM15
)|| \

214 ((
PERIPH
=
TIM16
)|| \

215 ((
PERIPH
=
TIM17
))

	)

218 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

219 ((
PERIPH
=
TIM2
) || \

220 ((
PERIPH
=
TIM3
) || \

221 ((
PERIPH
=
TIM4
) || \

222 ((
PERIPH
=
TIM5
) || \

223 ((
PERIPH
=
TIM8
) || \

224 ((
PERIPH
=
TIM15
))

	)

227 
	#IS_TIM_LIST6_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

228 ((
PERIPH
=
TIM2
) || \

229 ((
PERIPH
=
TIM3
) || \

230 ((
PERIPH
=
TIM4
) || \

231 ((
PERIPH
=
TIM5
) || \

232 ((
PERIPH
=
TIM8
) || \

233 ((
PERIPH
=
TIM9
) || \

234 ((
PERIPH
=
TIM12
)|| \

235 ((
PERIPH
=
TIM15
))

	)

238 
	#IS_TIM_LIST7_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

239 ((
PERIPH
=
TIM2
) || \

240 ((
PERIPH
=
TIM3
) || \

241 ((
PERIPH
=
TIM4
) || \

242 ((
PERIPH
=
TIM5
) || \

243 ((
PERIPH
=
TIM6
) || \

244 ((
PERIPH
=
TIM7
) || \

245 ((
PERIPH
=
TIM8
) || \

246 ((
PERIPH
=
TIM9
) || \

247 ((
PERIPH
=
TIM12
)|| \

248 ((
PERIPH
=
TIM15
))

	)

251 
	#IS_TIM_LIST8_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

252 ((
PERIPH
=
TIM2
) || \

253 ((
PERIPH
=
TIM3
) || \

254 ((
PERIPH
=
TIM4
) || \

255 ((
PERIPH
=
TIM5
) || \

256 ((
PERIPH
=
TIM8
) || \

257 ((
PERIPH
=
TIM9
) || \

258 ((
PERIPH
=
TIM10
)|| \

259 ((
PERIPH
=
TIM11
)|| \

260 ((
PERIPH
=
TIM12
)|| \

261 ((
PERIPH
=
TIM13
)|| \

262 ((
PERIPH
=
TIM14
)|| \

263 ((
PERIPH
=
TIM15
)|| \

264 ((
PERIPH
=
TIM16
)|| \

265 ((
PERIPH
=
TIM17
))

	)

268 
	#IS_TIM_LIST9_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

269 ((
PERIPH
=
TIM2
) || \

270 ((
PERIPH
=
TIM3
) || \

271 ((
PERIPH
=
TIM4
) || \

272 ((
PERIPH
=
TIM5
) || \

273 ((
PERIPH
=
TIM6
) || \

274 ((
PERIPH
=
TIM7
) || \

275 ((
PERIPH
=
TIM8
) || \

276 ((
PERIPH
=
TIM15
)|| \

277 ((
PERIPH
=
TIM16
)|| \

278 ((
PERIPH
=
TIM17
))

	)

288 
	#TIM_OCMode_Timg
 ((
ut16_t
)0x0000)

	)

289 
	#TIM_OCMode_Aive
 ((
ut16_t
)0x0010)

	)

290 
	#TIM_OCMode_Iive
 ((
ut16_t
)0x0020)

	)

291 
	#TIM_OCMode_Togg
 ((
ut16_t
)0x0030)

	)

292 
	#TIM_OCMode_PWM1
 ((
ut16_t
)0x0060)

	)

293 
	#TIM_OCMode_PWM2
 ((
ut16_t
)0x0070)

	)

294 
	#IS_TIM_OC_MODE
(
MODE
(((MODE=
TIM_OCMode_Timg
) || \

295 ((
MODE
=
TIM_OCMode_Aive
) || \

296 ((
MODE
=
TIM_OCMode_Iive
) || \

297 ((
MODE
=
TIM_OCMode_Togg
)|| \

298 ((
MODE
=
TIM_OCMode_PWM1
) || \

299 ((
MODE
=
TIM_OCMode_PWM2
))

	)

300 
	#IS_TIM_OCM
(
MODE
(((MODE=
TIM_OCMode_Timg
) || \

301 ((
MODE
=
TIM_OCMode_Aive
) || \

302 ((
MODE
=
TIM_OCMode_Iive
) || \

303 ((
MODE
=
TIM_OCMode_Togg
)|| \

304 ((
MODE
=
TIM_OCMode_PWM1
) || \

305 ((
MODE
=
TIM_OCMode_PWM2
) || \

306 ((
MODE
=
TIM_FdAi_Aive
) || \

307 ((
MODE
=
TIM_FdAi_InAive
))

	)

316 
	#TIM_OPMode_Sg
 ((
ut16_t
)0x0008)

	)

317 
	#TIM_OPMode_Rive
 ((
ut16_t
)0x0000)

	)

318 
	#IS_TIM_OPM_MODE
(
MODE
(((MODE=
TIM_OPMode_Sg
) || \

319 ((
MODE
=
TIM_OPMode_Rive
))

	)

328 
	#TIM_Chl_1
 ((
ut16_t
)0x0000)

	)

329 
	#TIM_Chl_2
 ((
ut16_t
)0x0004)

	)

330 
	#TIM_Chl_3
 ((
ut16_t
)0x0008)

	)

331 
	#TIM_Chl_4
 ((
ut16_t
)0x000C)

	)

332 
	#IS_TIM_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

333 ((
CHANNEL
=
TIM_Chl_2
) || \

334 ((
CHANNEL
=
TIM_Chl_3
) || \

335 ((
CHANNEL
=
TIM_Chl_4
))

	)

336 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

337 ((
CHANNEL
=
TIM_Chl_2
))

	)

338 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

339 ((
CHANNEL
=
TIM_Chl_2
) || \

340 ((
CHANNEL
=
TIM_Chl_3
))

	)

349 
	#TIM_CKD_DIV1
 ((
ut16_t
)0x0000)

	)

350 
	#TIM_CKD_DIV2
 ((
ut16_t
)0x0100)

	)

351 
	#TIM_CKD_DIV4
 ((
ut16_t
)0x0200)

	)

352 
	#IS_TIM_CKD_DIV
(
DIV
(((DIV=
TIM_CKD_DIV1
) || \

353 ((
DIV
=
TIM_CKD_DIV2
) || \

354 ((
DIV
=
TIM_CKD_DIV4
))

	)

363 
	#TIM_CouMode_Up
 ((
ut16_t
)0x0000)

	)

364 
	#TIM_CouMode_Down
 ((
ut16_t
)0x0010)

	)

365 
	#TIM_CouMode_CrAligd1
 ((
ut16_t
)0x0020)

	)

366 
	#TIM_CouMode_CrAligd2
 ((
ut16_t
)0x0040)

	)

367 
	#TIM_CouMode_CrAligd3
 ((
ut16_t
)0x0060)

	)

368 
	#IS_TIM_COUNTER_MODE
(
MODE
(((MODE=
TIM_CouMode_Up
) || \

369 ((
MODE
=
TIM_CouMode_Down
) || \

370 ((
MODE
=
TIM_CouMode_CrAligd1
) || \

371 ((
MODE
=
TIM_CouMode_CrAligd2
) || \

372 ((
MODE
=
TIM_CouMode_CrAligd3
))

	)

381 
	#TIM_OCPެy_High
 ((
ut16_t
)0x0000)

	)

382 
	#TIM_OCPެy_Low
 ((
ut16_t
)0x0002)

	)

383 
	#IS_TIM_OC_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCPެy_High
) || \

384 ((
POLARITY
=
TIM_OCPެy_Low
))

	)

393 
	#TIM_OCNPެy_High
 ((
ut16_t
)0x0000)

	)

394 
	#TIM_OCNPެy_Low
 ((
ut16_t
)0x0008)

	)

395 
	#IS_TIM_OCN_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCNPެy_High
) || \

396 ((
POLARITY
=
TIM_OCNPެy_Low
))

	)

405 
	#TIM_OuutS_Dib
 ((
ut16_t
)0x0000)

	)

406 
	#TIM_OuutS_Eb
 ((
ut16_t
)0x0001)

	)

407 
	#IS_TIM_OUTPUT_STATE
(
STATE
(((STATE=
TIM_OuutS_Dib
) || \

408 ((
STATE
=
TIM_OuutS_Eb
))

	)

417 
	#TIM_OuutNS_Dib
 ((
ut16_t
)0x0000)

	)

418 
	#TIM_OuutNS_Eb
 ((
ut16_t
)0x0004)

	)

419 
	#IS_TIM_OUTPUTN_STATE
(
STATE
(((STATE=
TIM_OuutNS_Dib
) || \

420 ((
STATE
=
TIM_OuutNS_Eb
))

	)

429 
	#TIM_CCx_Eb
 ((
ut16_t
)0x0001)

	)

430 
	#TIM_CCx_Dib
 ((
ut16_t
)0x0000)

	)

431 
	#IS_TIM_CCX
(
CCX
(((CCX=
TIM_CCx_Eb
) || \

432 ((
CCX
=
TIM_CCx_Dib
))

	)

441 
	#TIM_CCxN_Eb
 ((
ut16_t
)0x0004)

	)

442 
	#TIM_CCxN_Dib
 ((
ut16_t
)0x0000)

	)

443 
	#IS_TIM_CCXN
(
CCXN
(((CCXN=
TIM_CCxN_Eb
) || \

444 ((
CCXN
=
TIM_CCxN_Dib
))

	)

453 
	#TIM_Bak_Eb
 ((
ut16_t
)0x1000)

	)

454 
	#TIM_Bak_Dib
 ((
ut16_t
)0x0000)

	)

455 
	#IS_TIM_BREAK_STATE
(
STATE
(((STATE=
TIM_Bak_Eb
) || \

456 ((
STATE
=
TIM_Bak_Dib
))

	)

465 
	#TIM_BakPެy_Low
 ((
ut16_t
)0x0000)

	)

466 
	#TIM_BakPެy_High
 ((
ut16_t
)0x2000)

	)

467 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
(((POLARITY=
TIM_BakPެy_Low
) || \

468 ((
POLARITY
=
TIM_BakPެy_High
))

	)

477 
	#TIM_AutomicOuut_Eb
 ((
ut16_t
)0x4000)

	)

478 
	#TIM_AutomicOuut_Dib
 ((
ut16_t
)0x0000)

	)

479 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
(((STATE=
TIM_AutomicOuut_Eb
) || \

480 ((
STATE
=
TIM_AutomicOuut_Dib
))

	)

489 
	#TIM_LOCKLev_OFF
 ((
ut16_t
)0x0000)

	)

490 
	#TIM_LOCKLev_1
 ((
ut16_t
)0x0100)

	)

491 
	#TIM_LOCKLev_2
 ((
ut16_t
)0x0200)

	)

492 
	#TIM_LOCKLev_3
 ((
ut16_t
)0x0300)

	)

493 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
(((LEVEL=
TIM_LOCKLev_OFF
) || \

494 ((
LEVEL
=
TIM_LOCKLev_1
) || \

495 ((
LEVEL
=
TIM_LOCKLev_2
) || \

496 ((
LEVEL
=
TIM_LOCKLev_3
))

	)

505 
	#TIM_OSSIS_Eb
 ((
ut16_t
)0x0400)

	)

506 
	#TIM_OSSIS_Dib
 ((
ut16_t
)0x0000)

	)

507 
	#IS_TIM_OSSI_STATE
(
STATE
(((STATE=
TIM_OSSIS_Eb
) || \

508 ((
STATE
=
TIM_OSSIS_Dib
))

	)

517 
	#TIM_OSSRS_Eb
 ((
ut16_t
)0x0800)

	)

518 
	#TIM_OSSRS_Dib
 ((
ut16_t
)0x0000)

	)

519 
	#IS_TIM_OSSR_STATE
(
STATE
(((STATE=
TIM_OSSRS_Eb
) || \

520 ((
STATE
=
TIM_OSSRS_Dib
))

	)

529 
	#TIM_OCIdS_S
 ((
ut16_t
)0x0100)

	)

530 
	#TIM_OCIdS_Ret
 ((
ut16_t
)0x0000)

	)

531 
	#IS_TIM_OCIDLE_STATE
(
STATE
(((STATE=
TIM_OCIdS_S
) || \

532 ((
STATE
=
TIM_OCIdS_Ret
))

	)

541 
	#TIM_OCNIdS_S
 ((
ut16_t
)0x0200)

	)

542 
	#TIM_OCNIdS_Ret
 ((
ut16_t
)0x0000)

	)

543 
	#IS_TIM_OCNIDLE_STATE
(
STATE
(((STATE=
TIM_OCNIdS_S
) || \

544 ((
STATE
=
TIM_OCNIdS_Ret
))

	)

553 
	#TIM_ICPެy_Risg
 ((
ut16_t
)0x0000)

	)

554 
	#TIM_ICPެy_Flg
 ((
ut16_t
)0x0002)

	)

555 
	#TIM_ICPެy_BhEdge
 ((
ut16_t
)0x000A)

	)

556 
	#IS_TIM_IC_POLARITY
(
POLARITY
(((POLARITY=
TIM_ICPެy_Risg
) || \

557 ((
POLARITY
=
TIM_ICPެy_Flg
))

	)

558 
	#IS_TIM_IC_POLARITY_LITE
(
POLARITY
(((POLARITY=
TIM_ICPެy_Risg
) || \

559 ((
POLARITY
=
TIM_ICPެy_Flg
)|| \

560 ((
POLARITY
=
TIM_ICPެy_BhEdge
))

	)

569 
	#TIM_ICSei_DeTI
 ((
ut16_t
)0x0001

	)

571 
	#TIM_ICSei_IndeTI
 ((
ut16_t
)0x0002

	)

573 
	#TIM_ICSei_TRC
 ((
ut16_t
)0x0003

	)

574 
	#IS_TIM_IC_SELECTION
(
SELECTION
(((SELECTION=
TIM_ICSei_DeTI
) || \

575 ((
SELECTION
=
TIM_ICSei_IndeTI
) || \

576 ((
SELECTION
=
TIM_ICSei_TRC
))

	)

585 
	#TIM_ICPSC_DIV1
 ((
ut16_t
)0x0000

	)

586 
	#TIM_ICPSC_DIV2
 ((
ut16_t
)0x0004

	)

587 
	#TIM_ICPSC_DIV4
 ((
ut16_t
)0x0008

	)

588 
	#TIM_ICPSC_DIV8
 ((
ut16_t
)0x000C

	)

589 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ICPSC_DIV1
) || \

590 ((
PRESCALER
=
TIM_ICPSC_DIV2
) || \

591 ((
PRESCALER
=
TIM_ICPSC_DIV4
) || \

592 ((
PRESCALER
=
TIM_ICPSC_DIV8
))

	)

601 
	#TIM_IT_Upde
 ((
ut16_t
)0x0001)

	)

602 
	#TIM_IT_CC1
 ((
ut16_t
)0x0002)

	)

603 
	#TIM_IT_CC2
 ((
ut16_t
)0x0004)

	)

604 
	#TIM_IT_CC3
 ((
ut16_t
)0x0008)

	)

605 
	#TIM_IT_CC4
 ((
ut16_t
)0x0010)

	)

606 
	#TIM_IT_COM
 ((
ut16_t
)0x0020)

	)

607 
	#TIM_IT_Trigg
 ((
ut16_t
)0x0040)

	)

608 
	#TIM_IT_Bak
 ((
ut16_t
)0x0080)

	)

609 
	#IS_TIM_IT
(
IT
((((IT& (
ut16_t
)0xFF00=0x0000&& ((IT!0x0000))

	)

611 
	#IS_TIM_GET_IT
(
IT
(((IT=
TIM_IT_Upde
) || \

612 ((
IT
=
TIM_IT_CC1
) || \

613 ((
IT
=
TIM_IT_CC2
) || \

614 ((
IT
=
TIM_IT_CC3
) || \

615 ((
IT
=
TIM_IT_CC4
) || \

616 ((
IT
=
TIM_IT_COM
) || \

617 ((
IT
=
TIM_IT_Trigg
) || \

618 ((
IT
=
TIM_IT_Bak
))

	)

627 
	#TIM_DMABa_CR1
 ((
ut16_t
)0x0000)

	)

628 
	#TIM_DMABa_CR2
 ((
ut16_t
)0x0001)

	)

629 
	#TIM_DMABa_SMCR
 ((
ut16_t
)0x0002)

	)

630 
	#TIM_DMABa_DIER
 ((
ut16_t
)0x0003)

	)

631 
	#TIM_DMABa_SR
 ((
ut16_t
)0x0004)

	)

632 
	#TIM_DMABa_EGR
 ((
ut16_t
)0x0005)

	)

633 
	#TIM_DMABa_CCMR1
 ((
ut16_t
)0x0006)

	)

634 
	#TIM_DMABa_CCMR2
 ((
ut16_t
)0x0007)

	)

635 
	#TIM_DMABa_CCER
 ((
ut16_t
)0x0008)

	)

636 
	#TIM_DMABa_CNT
 ((
ut16_t
)0x0009)

	)

637 
	#TIM_DMABa_PSC
 ((
ut16_t
)0x000A)

	)

638 
	#TIM_DMABa_ARR
 ((
ut16_t
)0x000B)

	)

639 
	#TIM_DMABa_RCR
 ((
ut16_t
)0x000C)

	)

640 
	#TIM_DMABa_CCR1
 ((
ut16_t
)0x000D)

	)

641 
	#TIM_DMABa_CCR2
 ((
ut16_t
)0x000E)

	)

642 
	#TIM_DMABa_CCR3
 ((
ut16_t
)0x000F)

	)

643 
	#TIM_DMABa_CCR4
 ((
ut16_t
)0x0010)

	)

644 
	#TIM_DMABa_BDTR
 ((
ut16_t
)0x0011)

	)

645 
	#TIM_DMABa_DCR
 ((
ut16_t
)0x0012)

	)

646 
	#IS_TIM_DMA_BASE
(
BASE
(((BASE=
TIM_DMABa_CR1
) || \

647 ((
BASE
=
TIM_DMABa_CR2
) || \

648 ((
BASE
=
TIM_DMABa_SMCR
) || \

649 ((
BASE
=
TIM_DMABa_DIER
) || \

650 ((
BASE
=
TIM_DMABa_SR
) || \

651 ((
BASE
=
TIM_DMABa_EGR
) || \

652 ((
BASE
=
TIM_DMABa_CCMR1
) || \

653 ((
BASE
=
TIM_DMABa_CCMR2
) || \

654 ((
BASE
=
TIM_DMABa_CCER
) || \

655 ((
BASE
=
TIM_DMABa_CNT
) || \

656 ((
BASE
=
TIM_DMABa_PSC
) || \

657 ((
BASE
=
TIM_DMABa_ARR
) || \

658 ((
BASE
=
TIM_DMABa_RCR
) || \

659 ((
BASE
=
TIM_DMABa_CCR1
) || \

660 ((
BASE
=
TIM_DMABa_CCR2
) || \

661 ((
BASE
=
TIM_DMABa_CCR3
) || \

662 ((
BASE
=
TIM_DMABa_CCR4
) || \

663 ((
BASE
=
TIM_DMABa_BDTR
) || \

664 ((
BASE
=
TIM_DMABa_DCR
))

	)

673 
	#TIM_DMABurLgth_1Tnsr
 ((
ut16_t
)0x0000)

	)

674 
	#TIM_DMABurLgth_2Tnsrs
 ((
ut16_t
)0x0100)

	)

675 
	#TIM_DMABurLgth_3Tnsrs
 ((
ut16_t
)0x0200)

	)

676 
	#TIM_DMABurLgth_4Tnsrs
 ((
ut16_t
)0x0300)

	)

677 
	#TIM_DMABurLgth_5Tnsrs
 ((
ut16_t
)0x0400)

	)

678 
	#TIM_DMABurLgth_6Tnsrs
 ((
ut16_t
)0x0500)

	)

679 
	#TIM_DMABurLgth_7Tnsrs
 ((
ut16_t
)0x0600)

	)

680 
	#TIM_DMABurLgth_8Tnsrs
 ((
ut16_t
)0x0700)

	)

681 
	#TIM_DMABurLgth_9Tnsrs
 ((
ut16_t
)0x0800)

	)

682 
	#TIM_DMABurLgth_10Tnsrs
 ((
ut16_t
)0x0900)

	)

683 
	#TIM_DMABurLgth_11Tnsrs
 ((
ut16_t
)0x0A00)

	)

684 
	#TIM_DMABurLgth_12Tnsrs
 ((
ut16_t
)0x0B00)

	)

685 
	#TIM_DMABurLgth_13Tnsrs
 ((
ut16_t
)0x0C00)

	)

686 
	#TIM_DMABurLgth_14Tnsrs
 ((
ut16_t
)0x0D00)

	)

687 
	#TIM_DMABurLgth_15Tnsrs
 ((
ut16_t
)0x0E00)

	)

688 
	#TIM_DMABurLgth_16Tnsrs
 ((
ut16_t
)0x0F00)

	)

689 
	#TIM_DMABurLgth_17Tnsrs
 ((
ut16_t
)0x1000)

	)

690 
	#TIM_DMABurLgth_18Tnsrs
 ((
ut16_t
)0x1100)

	)

691 
	#IS_TIM_DMA_LENGTH
(
LENGTH
(((LENGTH=
TIM_DMABurLgth_1Tnsr
) || \

692 ((
LENGTH
=
TIM_DMABurLgth_2Tnsrs
) || \

693 ((
LENGTH
=
TIM_DMABurLgth_3Tnsrs
) || \

694 ((
LENGTH
=
TIM_DMABurLgth_4Tnsrs
) || \

695 ((
LENGTH
=
TIM_DMABurLgth_5Tnsrs
) || \

696 ((
LENGTH
=
TIM_DMABurLgth_6Tnsrs
) || \

697 ((
LENGTH
=
TIM_DMABurLgth_7Tnsrs
) || \

698 ((
LENGTH
=
TIM_DMABurLgth_8Tnsrs
) || \

699 ((
LENGTH
=
TIM_DMABurLgth_9Tnsrs
) || \

700 ((
LENGTH
=
TIM_DMABurLgth_10Tnsrs
) || \

701 ((
LENGTH
=
TIM_DMABurLgth_11Tnsrs
) || \

702 ((
LENGTH
=
TIM_DMABurLgth_12Tnsrs
) || \

703 ((
LENGTH
=
TIM_DMABurLgth_13Tnsrs
) || \

704 ((
LENGTH
=
TIM_DMABurLgth_14Tnsrs
) || \

705 ((
LENGTH
=
TIM_DMABurLgth_15Tnsrs
) || \

706 ((
LENGTH
=
TIM_DMABurLgth_16Tnsrs
) || \

707 ((
LENGTH
=
TIM_DMABurLgth_17Tnsrs
) || \

708 ((
LENGTH
=
TIM_DMABurLgth_18Tnsrs
))

	)

717 
	#TIM_DMA_Upde
 ((
ut16_t
)0x0100)

	)

718 
	#TIM_DMA_CC1
 ((
ut16_t
)0x0200)

	)

719 
	#TIM_DMA_CC2
 ((
ut16_t
)0x0400)

	)

720 
	#TIM_DMA_CC3
 ((
ut16_t
)0x0800)

	)

721 
	#TIM_DMA_CC4
 ((
ut16_t
)0x1000)

	)

722 
	#TIM_DMA_COM
 ((
ut16_t
)0x2000)

	)

723 
	#TIM_DMA_Trigg
 ((
ut16_t
)0x4000)

	)

724 
	#IS_TIM_DMA_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0x80FF=0x0000&& ((SOURCE!0x0000))

	)

734 
	#TIM_ExtTRGPSC_OFF
 ((
ut16_t
)0x0000)

	)

735 
	#TIM_ExtTRGPSC_DIV2
 ((
ut16_t
)0x1000)

	)

736 
	#TIM_ExtTRGPSC_DIV4
 ((
ut16_t
)0x2000)

	)

737 
	#TIM_ExtTRGPSC_DIV8
 ((
ut16_t
)0x3000)

	)

738 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ExtTRGPSC_OFF
) || \

739 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV2
) || \

740 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV4
) || \

741 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV8
))

	)

750 
	#TIM_TS_ITR0
 ((
ut16_t
)0x0000)

	)

751 
	#TIM_TS_ITR1
 ((
ut16_t
)0x0010)

	)

752 
	#TIM_TS_ITR2
 ((
ut16_t
)0x0020)

	)

753 
	#TIM_TS_ITR3
 ((
ut16_t
)0x0030)

	)

754 
	#TIM_TS_TI1F_ED
 ((
ut16_t
)0x0040)

	)

755 
	#TIM_TS_TI1FP1
 ((
ut16_t
)0x0050)

	)

756 
	#TIM_TS_TI2FP2
 ((
ut16_t
)0x0060)

	)

757 
	#TIM_TS_ETRF
 ((
ut16_t
)0x0070)

	)

758 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
) || \

759 ((
SELECTION
=
TIM_TS_ITR1
) || \

760 ((
SELECTION
=
TIM_TS_ITR2
) || \

761 ((
SELECTION
=
TIM_TS_ITR3
) || \

762 ((
SELECTION
=
TIM_TS_TI1F_ED
) || \

763 ((
SELECTION
=
TIM_TS_TI1FP1
) || \

764 ((
SELECTION
=
TIM_TS_TI2FP2
) || \

765 ((
SELECTION
=
TIM_TS_ETRF
))

	)

766 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
) || \

767 ((
SELECTION
=
TIM_TS_ITR1
) || \

768 ((
SELECTION
=
TIM_TS_ITR2
) || \

769 ((
SELECTION
=
TIM_TS_ITR3
))

	)

778 
	#TIM_TIxExCLK1Sour_TI1
 ((
ut16_t
)0x0050)

	)

779 
	#TIM_TIxExCLK1Sour_TI2
 ((
ut16_t
)0x0060)

	)

780 
	#TIM_TIxExCLK1Sour_TI1ED
 ((
ut16_t
)0x0040)

	)

781 
	#IS_TIM_TIXCLK_SOURCE
(
SOURCE
(((SOURCE=
TIM_TIxExCLK1Sour_TI1
) || \

782 ((
SOURCE
=
TIM_TIxExCLK1Sour_TI2
) || \

783 ((
SOURCE
=
TIM_TIxExCLK1Sour_TI1ED
))

	)

791 
	#TIM_ExtTRGPެy_Invd
 ((
ut16_t
)0x8000)

	)

792 
	#TIM_ExtTRGPެy_NInvd
 ((
ut16_t
)0x0000)

	)

793 
	#IS_TIM_EXT_POLARITY
(
POLARITY
(((POLARITY=
TIM_ExtTRGPެy_Invd
) || \

794 ((
POLARITY
=
TIM_ExtTRGPެy_NInvd
))

	)

803 
	#TIM_PSCRdMode_Upde
 ((
ut16_t
)0x0000)

	)

804 
	#TIM_PSCRdMode_Immed
 ((
ut16_t
)0x0001)

	)

805 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
(((RELOAD=
TIM_PSCRdMode_Upde
) || \

806 ((
RELOAD
=
TIM_PSCRdMode_Immed
))

	)

815 
	#TIM_FdAi_Aive
 ((
ut16_t
)0x0050)

	)

816 
	#TIM_FdAi_InAive
 ((
ut16_t
)0x0040)

	)

817 
	#IS_TIM_FORCED_ACTION
(
ACTION
(((ACTION=
TIM_FdAi_Aive
) || \

818 ((
ACTION
=
TIM_FdAi_InAive
))

	)

827 
	#TIM_EncodMode_TI1
 ((
ut16_t
)0x0001)

	)

828 
	#TIM_EncodMode_TI2
 ((
ut16_t
)0x0002)

	)

829 
	#TIM_EncodMode_TI12
 ((
ut16_t
)0x0003)

	)

830 
	#IS_TIM_ENCODER_MODE
(
MODE
(((MODE=
TIM_EncodMode_TI1
) || \

831 ((
MODE
=
TIM_EncodMode_TI2
) || \

832 ((
MODE
=
TIM_EncodMode_TI12
))

	)

842 
	#TIM_EvtSour_Upde
 ((
ut16_t
)0x0001)

	)

843 
	#TIM_EvtSour_CC1
 ((
ut16_t
)0x0002)

	)

844 
	#TIM_EvtSour_CC2
 ((
ut16_t
)0x0004)

	)

845 
	#TIM_EvtSour_CC3
 ((
ut16_t
)0x0008)

	)

846 
	#TIM_EvtSour_CC4
 ((
ut16_t
)0x0010)

	)

847 
	#TIM_EvtSour_COM
 ((
ut16_t
)0x0020)

	)

848 
	#TIM_EvtSour_Trigg
 ((
ut16_t
)0x0040)

	)

849 
	#TIM_EvtSour_Bak
 ((
ut16_t
)0x0080)

	)

850 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0xFF00=0x0000&& ((SOURCE!0x0000))

	)

860 
	#TIM_UpdeSour_Glob
 ((
ut16_t
)0x0000

	)

863 
	#TIM_UpdeSour_Regur
 ((
ut16_t
)0x0001

	)

864 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
(((SOURCE=
TIM_UpdeSour_Glob
) || \

865 ((
SOURCE
=
TIM_UpdeSour_Regur
))

	)

874 
	#TIM_OCPld_Eb
 ((
ut16_t
)0x0008)

	)

875 
	#TIM_OCPld_Dib
 ((
ut16_t
)0x0000)

	)

876 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
(((STATE=
TIM_OCPld_Eb
) || \

877 ((
STATE
=
TIM_OCPld_Dib
))

	)

886 
	#TIM_OCFa_Eb
 ((
ut16_t
)0x0004)

	)

887 
	#TIM_OCFa_Dib
 ((
ut16_t
)0x0000)

	)

888 
	#IS_TIM_OCFAST_STATE
(
STATE
(((STATE=
TIM_OCFa_Eb
) || \

889 ((
STATE
=
TIM_OCFa_Dib
))

	)

899 
	#TIM_OCCˬ_Eb
 ((
ut16_t
)0x0080)

	)

900 
	#TIM_OCCˬ_Dib
 ((
ut16_t
)0x0000)

	)

901 
	#IS_TIM_OCCLEAR_STATE
(
STATE
(((STATE=
TIM_OCCˬ_Eb
) || \

902 ((
STATE
=
TIM_OCCˬ_Dib
))

	)

911 
	#TIM_TRGOSour_Ret
 ((
ut16_t
)0x0000)

	)

912 
	#TIM_TRGOSour_Eb
 ((
ut16_t
)0x0010)

	)

913 
	#TIM_TRGOSour_Upde
 ((
ut16_t
)0x0020)

	)

914 
	#TIM_TRGOSour_OC1
 ((
ut16_t
)0x0030)

	)

915 
	#TIM_TRGOSour_OC1Ref
 ((
ut16_t
)0x0040)

	)

916 
	#TIM_TRGOSour_OC2Ref
 ((
ut16_t
)0x0050)

	)

917 
	#TIM_TRGOSour_OC3Ref
 ((
ut16_t
)0x0060)

	)

918 
	#TIM_TRGOSour_OC4Ref
 ((
ut16_t
)0x0070)

	)

919 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
(((SOURCE=
TIM_TRGOSour_Ret
) || \

920 ((
SOURCE
=
TIM_TRGOSour_Eb
) || \

921 ((
SOURCE
=
TIM_TRGOSour_Upde
) || \

922 ((
SOURCE
=
TIM_TRGOSour_OC1
) || \

923 ((
SOURCE
=
TIM_TRGOSour_OC1Ref
) || \

924 ((
SOURCE
=
TIM_TRGOSour_OC2Ref
) || \

925 ((
SOURCE
=
TIM_TRGOSour_OC3Ref
) || \

926 ((
SOURCE
=
TIM_TRGOSour_OC4Ref
))

	)

935 
	#TIM_SveMode_Ret
 ((
ut16_t
)0x0004)

	)

936 
	#TIM_SveMode_Ged
 ((
ut16_t
)0x0005)

	)

937 
	#TIM_SveMode_Trigg
 ((
ut16_t
)0x0006)

	)

938 
	#TIM_SveMode_Ex1
 ((
ut16_t
)0x0007)

	)

939 
	#IS_TIM_SLAVE_MODE
(
MODE
(((MODE=
TIM_SveMode_Ret
) || \

940 ((
MODE
=
TIM_SveMode_Ged
) || \

941 ((
MODE
=
TIM_SveMode_Trigg
) || \

942 ((
MODE
=
TIM_SveMode_Ex1
))

	)

951 
	#TIM_MaSveMode_Eb
 ((
ut16_t
)0x0080)

	)

952 
	#TIM_MaSveMode_Dib
 ((
ut16_t
)0x0000)

	)

953 
	#IS_TIM_MSM_STATE
(
STATE
(((STATE=
TIM_MaSveMode_Eb
) || \

954 ((
STATE
=
TIM_MaSveMode_Dib
))

	)

963 
	#TIM_FLAG_Upde
 ((
ut16_t
)0x0001)

	)

964 
	#TIM_FLAG_CC1
 ((
ut16_t
)0x0002)

	)

965 
	#TIM_FLAG_CC2
 ((
ut16_t
)0x0004)

	)

966 
	#TIM_FLAG_CC3
 ((
ut16_t
)0x0008)

	)

967 
	#TIM_FLAG_CC4
 ((
ut16_t
)0x0010)

	)

968 
	#TIM_FLAG_COM
 ((
ut16_t
)0x0020)

	)

969 
	#TIM_FLAG_Trigg
 ((
ut16_t
)0x0040)

	)

970 
	#TIM_FLAG_Bak
 ((
ut16_t
)0x0080)

	)

971 
	#TIM_FLAG_CC1OF
 ((
ut16_t
)0x0200)

	)

972 
	#TIM_FLAG_CC2OF
 ((
ut16_t
)0x0400)

	)

973 
	#TIM_FLAG_CC3OF
 ((
ut16_t
)0x0800)

	)

974 
	#TIM_FLAG_CC4OF
 ((
ut16_t
)0x1000)

	)

975 
	#IS_TIM_GET_FLAG
(
FLAG
(((FLAG=
TIM_FLAG_Upde
) || \

976 ((
FLAG
=
TIM_FLAG_CC1
) || \

977 ((
FLAG
=
TIM_FLAG_CC2
) || \

978 ((
FLAG
=
TIM_FLAG_CC3
) || \

979 ((
FLAG
=
TIM_FLAG_CC4
) || \

980 ((
FLAG
=
TIM_FLAG_COM
) || \

981 ((
FLAG
=
TIM_FLAG_Trigg
) || \

982 ((
FLAG
=
TIM_FLAG_Bak
) || \

983 ((
FLAG
=
TIM_FLAG_CC1OF
) || \

984 ((
FLAG
=
TIM_FLAG_CC2OF
) || \

985 ((
FLAG
=
TIM_FLAG_CC3OF
) || \

986 ((
FLAG
=
TIM_FLAG_CC4OF
))

	)

989 
	#IS_TIM_CLEAR_FLAG
(
TIM_FLAG
((((TIM_FLAG& (
ut16_t
)0xE100=0x0000&& ((TIM_FLAG!0x0000))

	)

998 
	#IS_TIM_IC_FILTER
(
ICFILTER
((ICFILTER<0xF)

	)

1007 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
((EXTFILTER<0xF)

	)

1016 
	#TIM_DMABurLgth_1By
 
TIM_DMABurLgth_1Tnsr


	)

1017 
	#TIM_DMABurLgth_2Bys
 
TIM_DMABurLgth_2Tnsrs


	)

1018 
	#TIM_DMABurLgth_3Bys
 
TIM_DMABurLgth_3Tnsrs


	)

1019 
	#TIM_DMABurLgth_4Bys
 
TIM_DMABurLgth_4Tnsrs


	)

1020 
	#TIM_DMABurLgth_5Bys
 
TIM_DMABurLgth_5Tnsrs


	)

1021 
	#TIM_DMABurLgth_6Bys
 
TIM_DMABurLgth_6Tnsrs


	)

1022 
	#TIM_DMABurLgth_7Bys
 
TIM_DMABurLgth_7Tnsrs


	)

1023 
	#TIM_DMABurLgth_8Bys
 
TIM_DMABurLgth_8Tnsrs


	)

1024 
	#TIM_DMABurLgth_9Bys
 
TIM_DMABurLgth_9Tnsrs


	)

1025 
	#TIM_DMABurLgth_10Bys
 
TIM_DMABurLgth_10Tnsrs


	)

1026 
	#TIM_DMABurLgth_11Bys
 
TIM_DMABurLgth_11Tnsrs


	)

1027 
	#TIM_DMABurLgth_12Bys
 
TIM_DMABurLgth_12Tnsrs


	)

1028 
	#TIM_DMABurLgth_13Bys
 
TIM_DMABurLgth_13Tnsrs


	)

1029 
	#TIM_DMABurLgth_14Bys
 
TIM_DMABurLgth_14Tnsrs


	)

1030 
	#TIM_DMABurLgth_15Bys
 
TIM_DMABurLgth_15Tnsrs


	)

1031 
	#TIM_DMABurLgth_16Bys
 
TIM_DMABurLgth_16Tnsrs


	)

1032 
	#TIM_DMABurLgth_17Bys
 
TIM_DMABurLgth_17Tnsrs


	)

1033 
	#TIM_DMABurLgth_18Bys
 
TIM_DMABurLgth_18Tnsrs


	)

1054 
TIM_DeIn
(
TIM_TyDef
* 
TIMx
);

1055 
TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1056 
TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1057 
TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1058 
TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1059 
TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1060 
TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1061 
TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1062 
TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
);

1063 
TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1064 
TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
);

1065 
TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
);

1066 
TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
);

1067 
TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1068 
TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1069 
TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
);

1070 
TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
);

1071 
TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
);

1072 
TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
);

1073 
TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
);

1074 
TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1075 
TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

1076 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
);

1077 
TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1078 
ut16_t
 
ExtTRGFr
);

1079 
TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

1080 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
);

1081 
TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1082 
ut16_t
 
ExtTRGFr
);

1083 
TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
);

1084 
TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
);

1085 
TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1086 
TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

1087 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
);

1088 
TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1089 
TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1090 
TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1091 
TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1092 
TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1093 
TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1094 
TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1095 
TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1096 
TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1097 
TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1098 
TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1099 
TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1100 
TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1101 
TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1102 
TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1103 
TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1104 
TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1105 
TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1106 
TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1107 
TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1108 
TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1109 
TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1110 
TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1111 
TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1112 
TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1113 
TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1114 
TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1115 
TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
);

1116 
TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
);

1117 
TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_OCMode
);

1118 
TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1119 
TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
);

1120 
TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1121 
TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
);

1122 
TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
);

1123 
TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_SveMode
);

1124 
TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
);

1125 
TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Cou
);

1126 
TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Autܖd
);

1127 
TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Com1
);

1128 
TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Com2
);

1129 
TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Com3
);

1130 
TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Com4
);

1131 
TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1132 
TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1133 
TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1134 
TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1135 
TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
);

1136 
ut16_t
 
TIM_GCtu1
(
TIM_TyDef
* 
TIMx
);

1137 
ut16_t
 
TIM_GCtu2
(
TIM_TyDef
* 
TIMx
);

1138 
ut16_t
 
TIM_GCtu3
(
TIM_TyDef
* 
TIMx
);

1139 
ut16_t
 
TIM_GCtu4
(
TIM_TyDef
* 
TIMx
);

1140 
ut16_t
 
TIM_GCou
(
TIM_TyDef
* 
TIMx
);

1141 
ut16_t
 
TIM_GPsr
(
TIM_TyDef
* 
TIMx
);

1142 
FgStus
 
TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1143 
TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1144 
ITStus
 
TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1145 
TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1147 #ifde
__lulus


	@stm32f10x_usart.c

23 
	~"m32f10x_u.h
"

24 
	~"m32f10x_rcc.h
"

47 
	#CR1_UE_S
 ((
ut16_t
)0x2000

	)

48 
	#CR1_UE_Ret
 ((
ut16_t
)0xDFFF

	)

50 
	#CR1_WAKE_Mask
 ((
ut16_t
)0xF7FF

	)

52 
	#CR1_RWU_S
 ((
ut16_t
)0x0002

	)

53 
	#CR1_RWU_Ret
 ((
ut16_t
)0xFFFD

	)

54 
	#CR1_SBK_S
 ((
ut16_t
)0x0001

	)

55 
	#CR1_CLEAR_Mask
 ((
ut16_t
)0xE9F3

	)

56 
	#CR2_Addss_Mask
 ((
ut16_t
)0xFFF0

	)

58 
	#CR2_LINEN_S
 ((
ut16_t
)0x4000

	)

59 
	#CR2_LINEN_Ret
 ((
ut16_t
)0xBFFF

	)

61 
	#CR2_LBDL_Mask
 ((
ut16_t
)0xFFDF

	)

62 
	#CR2_STOP_CLEAR_Mask
 ((
ut16_t
)0xCFFF

	)

63 
	#CR2_CLOCK_CLEAR_Mask
 ((
ut16_t
)0xF0FF

	)

65 
	#CR3_SCEN_S
 ((
ut16_t
)0x0020

	)

66 
	#CR3_SCEN_Ret
 ((
ut16_t
)0xFFDF

	)

68 
	#CR3_NACK_S
 ((
ut16_t
)0x0010

	)

69 
	#CR3_NACK_Ret
 ((
ut16_t
)0xFFEF

	)

71 
	#CR3_HDSEL_S
 ((
ut16_t
)0x0008

	)

72 
	#CR3_HDSEL_Ret
 ((
ut16_t
)0xFFF7

	)

74 
	#CR3_IRLP_Mask
 ((
ut16_t
)0xFFFB

	)

75 
	#CR3_CLEAR_Mask
 ((
ut16_t
)0xFCFF

	)

77 
	#CR3_IREN_S
 ((
ut16_t
)0x0002

	)

78 
	#CR3_IREN_Ret
 ((
ut16_t
)0xFFFD

	)

79 
	#GTPR_LSB_Mask
 ((
ut16_t
)0x00FF

	)

80 
	#GTPR_MSB_Mask
 ((
ut16_t
)0xFF00

	)

81 
	#IT_Mask
 ((
ut16_t
)0x001F

	)

84 
	#CR1_OVER8_S
 ((
u16
)0x8000

	)

85 
	#CR1_OVER8_Ret
 ((
u16
)0x7FFF

	)

88 
	#CR3_ONEBITE_S
 ((
u16
)0x0800

	)

89 
	#CR3_ONEBITE_Ret
 ((
u16
)0xF7FF

	)

130 
	$USART_DeIn
(
USART_TyDef
* 
USARTx
)

133 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

135 i(
USARTx
 =
USART1
)

137 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
ENABLE
);

138 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
DISABLE
);

140 i(
USARTx
 =
USART2
)

142 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
ENABLE
);

143 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
DISABLE
);

145 i(
USARTx
 =
USART3
)

147 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
ENABLE
);

148 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
DISABLE
);

150 i(
USARTx
 =
UART4
)

152 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART4
, 
ENABLE
);

153 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART4
, 
DISABLE
);

157 i(
USARTx
 =
UART5
)

159 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART5
, 
ENABLE
);

160 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART5
, 
DISABLE
);

163 
	}
}

176 
	$USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
)

178 
ut32_t
 
tmeg
 = 0x00, 
bock
 = 0x00;

179 
ut32_t
 
gdivid
 = 0x00;

180 
ut32_t
 
aiڮdivid
 = 0x00;

181 
ut32_t
 
uxba
 = 0;

182 
RCC_ClocksTyDef
 
RCC_ClocksStus
;

184 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

185 
	`as_m
(
	`IS_USART_BAUDRATE
(
USART_InSu
->
USART_BaudRe
));

186 
	`as_m
(
	`IS_USART_WORD_LENGTH
(
USART_InSu
->
USART_WdLgth
));

187 
	`as_m
(
	`IS_USART_STOPBITS
(
USART_InSu
->
USART_StBs
));

188 
	`as_m
(
	`IS_USART_PARITY
(
USART_InSu
->
USART_Py
));

189 
	`as_m
(
	`IS_USART_MODE
(
USART_InSu
->
USART_Mode
));

190 
	`as_m
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_InSu
->
USART_HdweFlowCڌ
));

192 i(
USART_InSu
->
USART_HdweFlowCڌ
 !
USART_HdweFlowCڌ_Ne
)

194 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

197 
uxba
 = (
ut32_t
)
USARTx
;

200 
tmeg
 = 
USARTx
->
CR2
;

202 
tmeg
 &
CR2_STOP_CLEAR_Mask
;

205 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_StBs
;

208 
USARTx
->
CR2
 = (
ut16_t
)
tmeg
;

211 
tmeg
 = 
USARTx
->
CR1
;

213 
tmeg
 &
CR1_CLEAR_Mask
;

218 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_WdLgth
 | USART_InSu->
USART_Py
 |

219 
USART_InSu
->
USART_Mode
;

221 
USARTx
->
CR1
 = (
ut16_t
)
tmeg
;

224 
tmeg
 = 
USARTx
->
CR3
;

226 
tmeg
 &
CR3_CLEAR_Mask
;

229 
tmeg
 |
USART_InSu
->
USART_HdweFlowCڌ
;

231 
USARTx
->
CR3
 = (
ut16_t
)
tmeg
;

235 
	`RCC_GClocksFq
(&
RCC_ClocksStus
);

236 i(
uxba
 =
USART1_BASE
)

238 
bock
 = 
RCC_ClocksStus
.
PCLK2_Fqucy
;

242 
bock
 = 
RCC_ClocksStus
.
PCLK1_Fqucy
;

246 i((
USARTx
->
CR1
 & 
CR1_OVER8_S
) != 0)

249 
gdivid
 = ((25 * 
bock
/ (2 * (
USART_InSu
->
USART_BaudRe
)));

254 
gdivid
 = ((25 * 
bock
/ (4 * (
USART_InSu
->
USART_BaudRe
)));

256 
tmeg
 = (
gdivid
 / 100) << 4;

259 
aiڮdivid
 = 
gdivid
 - (100 * (
tmeg
 >> 4));

262 i((
USARTx
->
CR1
 & 
CR1_OVER8_S
) != 0)

264 
tmeg
 |((((
aiڮdivid
 * 8+ 50/ 100)& ((
ut8_t
)0x07);

268 
tmeg
 |((((
aiڮdivid
 * 16+ 50/ 100)& ((
ut8_t
)0x0F);

272 
USARTx
->
BRR
 = (
ut16_t
)
tmeg
;

273 
	}
}

281 
	$USART_SuIn
(
USART_InTyDef
* 
USART_InSu
)

284 
USART_InSu
->
USART_BaudRe
 = 9600;

285 
USART_InSu
->
USART_WdLgth
 = 
USART_WdLgth_8b
;

286 
USART_InSu
->
USART_StBs
 = 
USART_StBs_1
;

287 
USART_InSu
->
USART_Py
 = 
USART_Py_No
 ;

288 
USART_InSu
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

289 
USART_InSu
->
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

290 
	}
}

302 
	$USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
)

304 
ut32_t
 
tmeg
 = 0x00;

306 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

307 
	`as_m
(
	`IS_USART_CLOCK
(
USART_ClockInSu
->
USART_Clock
));

308 
	`as_m
(
	`IS_USART_CPOL
(
USART_ClockInSu
->
USART_CPOL
));

309 
	`as_m
(
	`IS_USART_CPHA
(
USART_ClockInSu
->
USART_CPHA
));

310 
	`as_m
(
	`IS_USART_LASTBIT
(
USART_ClockInSu
->
USART_LaB
));

313 
tmeg
 = 
USARTx
->
CR2
;

315 
tmeg
 &
CR2_CLOCK_CLEAR_Mask
;

321 
tmeg
 |(
ut32_t
)
USART_ClockInSu
->
USART_Clock
 | USART_ClockInSu->
USART_CPOL
 |

322 
USART_ClockInSu
->
USART_CPHA
 | USART_ClockInSu->
USART_LaB
;

324 
USARTx
->
CR2
 = (
ut16_t
)
tmeg
;

325 
	}
}

333 
	$USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
)

336 
USART_ClockInSu
->
USART_Clock
 = 
USART_Clock_Dib
;

337 
USART_ClockInSu
->
USART_CPOL
 = 
USART_CPOL_Low
;

338 
USART_ClockInSu
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

339 
USART_ClockInSu
->
USART_LaB
 = 
USART_LaB_Dib
;

340 
	}
}

351 
	$USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

354 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

355 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

357 i(
NewS
 !
DISABLE
)

360 
USARTx
->
CR1
 |
CR1_UE_S
;

365 
USARTx
->
CR1
 &
CR1_UE_Ret
;

367 
	}
}

388 
	$USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
, 
FuniڮS
 
NewS
)

390 
ut32_t
 
ug
 = 0x00, 
pos
 = 0x00, 
mask
 = 0x00;

391 
ut32_t
 
uxba
 = 0x00;

393 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

394 
	`as_m
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

395 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

397 i(
USART_IT
 =
USART_IT_CTS
)

399 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

402 
uxba
 = (
ut32_t
)
USARTx
;

405 
ug
 = (((
ut8_t
)
USART_IT
) >> 0x05);

408 
pos
 = 
USART_IT
 & 
IT_Mask
;

409 
mask
 = (((
ut32_t
)0x01<< 
pos
);

411 i(
ug
 == 0x01)

413 
uxba
 += 0x0C;

415 i(
ug
 == 0x02)

417 
uxba
 += 0x10;

421 
uxba
 += 0x14;

423 i(
NewS
 !
DISABLE
)

425 *(
__IO
 
ut32_t
*)
uxba
 |
mask
;

429 *(
__IO
 
ut32_t
*)
uxba
 &~
mask
;

431 
	}
}

448 
	$USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
)

451 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

452 
	`as_m
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

453 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

454 i(
NewS
 !
DISABLE
)

458 
USARTx
->
CR3
 |
USART_DMAReq
;

464 
USARTx
->
CR3
 &(
ut16_t
)~
USART_DMAReq
;

466 
	}
}

476 
	$USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
)

479 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

480 
	`as_m
(
	`IS_USART_ADDRESS
(
USART_Addss
));

483 
USARTx
->
CR2
 &
CR2_Addss_Mask
;

485 
USARTx
->
CR2
 |
USART_Addss
;

486 
	}
}

499 
	$USART_WakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_WakeUp
)

502 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

503 
	`as_m
(
	`IS_USART_WAKEUP
(
USART_WakeUp
));

505 
USARTx
->
CR1
 &
CR1_WAKE_Mask
;

506 
USARTx
->
CR1
 |
USART_WakeUp
;

507 
	}
}

518 
	$USART_ReivWakeUpCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

521 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

522 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

524 i(
NewS
 !
DISABLE
)

527 
USARTx
->
CR1
 |
CR1_RWU_S
;

532 
USARTx
->
CR1
 &
CR1_RWU_Ret
;

534 
	}
}

547 
	$USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_LINBakDeLgth
)

550 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

551 
	`as_m
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINBakDeLgth
));

553 
USARTx
->
CR2
 &
CR2_LBDL_Mask
;

554 
USARTx
->
CR2
 |
USART_LINBakDeLgth
;

555 
	}
}

566 
	$USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

569 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

570 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

572 i(
NewS
 !
DISABLE
)

575 
USARTx
->
CR2
 |
CR2_LINEN_S
;

580 
USARTx
->
CR2
 &
CR2_LINEN_Ret
;

582 
	}
}

592 
	$USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
)

595 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

596 
	`as_m
(
	`IS_USART_DATA
(
Da
));

599 
USARTx
->
DR
 = (
Da
 & (
ut16_t
)0x01FF);

600 
	}
}

609 
ut16_t
 
	$USART_ReiveDa
(
USART_TyDef
* 
USARTx
)

612 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

615  (
ut16_t
)(
USARTx
->
DR
 & (uint16_t)0x01FF);

616 
	}
}

625 
	$USART_SdBak
(
USART_TyDef
* 
USARTx
)

628 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

631 
USARTx
->
CR1
 |
CR1_SBK_S
;

632 
	}
}

641 
	$USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
)

644 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

647 
USARTx
->
GTPR
 &
GTPR_LSB_Mask
;

649 
USARTx
->
GTPR
 |(
ut16_t
)((ut16_t)
USART_GudTime
 << 0x08);

650 
	}
}

661 
	$USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
)

664 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

667 
USARTx
->
GTPR
 &
GTPR_MSB_Mask
;

669 
USARTx
->
GTPR
 |
USART_Psr
;

670 
	}
}

680 
	$USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

683 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

684 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

685 i(
NewS
 !
DISABLE
)

688 
USARTx
->
CR3
 |
CR3_SCEN_S
;

693 
USARTx
->
CR3
 &
CR3_SCEN_Ret
;

695 
	}
}

705 
	$USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

708 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

709 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

710 i(
NewS
 !
DISABLE
)

713 
USARTx
->
CR3
 |
CR3_NACK_S
;

718 
USARTx
->
CR3
 &
CR3_NACK_Ret
;

720 
	}
}

731 
	$USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

734 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

735 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

737 i(
NewS
 !
DISABLE
)

740 
USARTx
->
CR3
 |
CR3_HDSEL_S
;

745 
USARTx
->
CR3
 &
CR3_HDSEL_Ret
;

747 
	}
}

762 
	$USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

765 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

766 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

768 i(
NewS
 !
DISABLE
)

771 
USARTx
->
CR1
 |
CR1_OVER8_S
;

776 
USARTx
->
CR1
 &
CR1_OVER8_Ret
;

778 
	}
}

789 
	$USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

792 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

793 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

795 i(
NewS
 !
DISABLE
)

798 
USARTx
->
CR3
 |
CR3_ONEBITE_S
;

803 
USARTx
->
CR3
 &
CR3_ONEBITE_Ret
;

805 
	}
}

818 
	$USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IrDAMode
)

821 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

822 
	`as_m
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

824 
USARTx
->
CR3
 &
CR3_IRLP_Mask
;

825 
USARTx
->
CR3
 |
USART_IrDAMode
;

826 
	}
}

837 
	$USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

840 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

841 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

843 i(
NewS
 !
DISABLE
)

846 
USARTx
->
CR3
 |
CR3_IREN_S
;

851 
USARTx
->
CR3
 &
CR3_IREN_Ret
;

853 
	}
}

874 
FgStus
 
	$USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
)

876 
FgStus
 
bus
 = 
RESET
;

878 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

879 
	`as_m
(
	`IS_USART_FLAG
(
USART_FLAG
));

881 i(
USART_FLAG
 =
USART_FLAG_CTS
)

883 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

886 i((
USARTx
->
SR
 & 
USART_FLAG
!(
ut16_t
)
RESET
)

888 
bus
 = 
SET
;

892 
bus
 = 
RESET
;

894  
bus
;

895 
	}
}

923 
	$USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
)

926 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

927 
	`as_m
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

929 i((
USART_FLAG
 & 
USART_FLAG_CTS
) == USART_FLAG_CTS)

931 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

934 
USARTx
->
SR
 = (
ut16_t
)~
USART_FLAG
;

935 
	}
}

956 
ITStus
 
	$USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
)

958 
ut32_t
 
bpos
 = 0x00, 
mask
 = 0x00, 
ug
 = 0x00;

959 
ITStus
 
bus
 = 
RESET
;

961 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

962 
	`as_m
(
	`IS_USART_GET_IT
(
USART_IT
));

964 i(
USART_IT
 =
USART_IT_CTS
)

966 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

970 
ug
 = (((
ut8_t
)
USART_IT
) >> 0x05);

972 
mask
 = 
USART_IT
 & 
IT_Mask
;

973 
mask
 = (
ut32_t
)0x01 << itmask;

975 i(
ug
 == 0x01)

977 
mask
 &
USARTx
->
CR1
;

979 i(
ug
 == 0x02)

981 
mask
 &
USARTx
->
CR2
;

985 
mask
 &
USARTx
->
CR3
;

988 
bpos
 = 
USART_IT
 >> 0x08;

989 
bpos
 = (
ut32_t
)0x01 << bitpos;

990 
bpos
 &
USARTx
->
SR
;

991 i((
mask
 !(
ut16_t
)
RESET
)&&(
bpos
 != (uint16_t)RESET))

993 
bus
 = 
SET
;

997 
bus
 = 
RESET
;

1000  
bus
;

1001 
	}
}

1030 
	$USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
)

1032 
ut16_t
 
bpos
 = 0x00, 
mask
 = 0x00;

1034 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1035 
	`as_m
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

1037 i(
USART_IT
 =
USART_IT_CTS
)

1039 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

1042 
bpos
 = 
USART_IT
 >> 0x08;

1043 
mask
 = ((
ut16_t
)0x01 << (ut16_t)
bpos
);

1044 
USARTx
->
SR
 = (
ut16_t
)~
mask
;

1045 
	}
}

	@stm32f10x_usart.h

24 #ide
__STM32F10x_USART_H


25 
	#__STM32F10x_USART_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

52 
ut32_t
 
USART_BaudRe
;

57 
ut16_t
 
USART_WdLgth
;

60 
ut16_t
 
USART_StBs
;

63 
ut16_t
 
USART_Py
;

70 
ut16_t
 
USART_Mode
;

73 
ut16_t
 
USART_HdweFlowCڌ
;

76 } 
	tUSART_InTyDef
;

85 
ut16_t
 
USART_Clock
;

88 
ut16_t
 
USART_CPOL
;

91 
ut16_t
 
USART_CPHA
;

94 
ut16_t
 
USART_LaB
;

97 } 
	tUSART_ClockInTyDef
;

107 
	#IS_USART_ALL_PERIPH
(
PERIPH
(((PERIPH=
USART1
) || \

108 ((
PERIPH
=
USART2
) || \

109 ((
PERIPH
=
USART3
) || \

110 ((
PERIPH
=
UART4
) || \

111 ((
PERIPH
=
UART5
))

	)

113 
	#IS_USART_123_PERIPH
(
PERIPH
(((PERIPH=
USART1
) || \

114 ((
PERIPH
=
USART2
) || \

115 ((
PERIPH
=
USART3
))

	)

117 
	#IS_USART_1234_PERIPH
(
PERIPH
(((PERIPH=
USART1
) || \

118 ((
PERIPH
=
USART2
) || \

119 ((
PERIPH
=
USART3
) || \

120 ((
PERIPH
=
UART4
))

	)

125 
	#USART_WdLgth_8b
 ((
ut16_t
)0x0000)

	)

126 
	#USART_WdLgth_9b
 ((
ut16_t
)0x1000)

	)

128 
	#IS_USART_WORD_LENGTH
(
LENGTH
(((LENGTH=
USART_WdLgth_8b
) || \

129 ((
LENGTH
=
USART_WdLgth_9b
))

	)

138 
	#USART_StBs_1
 ((
ut16_t
)0x0000)

	)

139 
	#USART_StBs_0_5
 ((
ut16_t
)0x1000)

	)

140 
	#USART_StBs_2
 ((
ut16_t
)0x2000)

	)

141 
	#USART_StBs_1_5
 ((
ut16_t
)0x3000)

	)

142 
	#IS_USART_STOPBITS
(
STOPBITS
(((STOPBITS=
USART_StBs_1
) || \

143 ((
STOPBITS
=
USART_StBs_0_5
) || \

144 ((
STOPBITS
=
USART_StBs_2
) || \

145 ((
STOPBITS
=
USART_StBs_1_5
))

	)

154 
	#USART_Py_No
 ((
ut16_t
)0x0000)

	)

155 
	#USART_Py_Ev
 ((
ut16_t
)0x0400)

	)

156 
	#USART_Py_Odd
 ((
ut16_t
)0x0600)

	)

157 
	#IS_USART_PARITY
(
PARITY
(((PARITY=
USART_Py_No
) || \

158 ((
PARITY
=
USART_Py_Ev
) || \

159 ((
PARITY
=
USART_Py_Odd
))

	)

168 
	#USART_Mode_Rx
 ((
ut16_t
)0x0004)

	)

169 
	#USART_Mode_Tx
 ((
ut16_t
)0x0008)

	)

170 
	#IS_USART_MODE
(
MODE
((((MODE& (
ut16_t
)0xFFF3=0x00&& ((MODE!(ut16_t)0x00))

	)

178 
	#USART_HdweFlowCڌ_Ne
 ((
ut16_t
)0x0000)

	)

179 
	#USART_HdweFlowCڌ_RTS
 ((
ut16_t
)0x0100)

	)

180 
	#USART_HdweFlowCڌ_CTS
 ((
ut16_t
)0x0200)

	)

181 
	#USART_HdweFlowCڌ_RTS_CTS
 ((
ut16_t
)0x0300)

	)

182 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

183 (((
CONTROL
=
USART_HdweFlowCڌ_Ne
) || \

184 ((
CONTROL
=
USART_HdweFlowCڌ_RTS
) || \

185 ((
CONTROL
=
USART_HdweFlowCڌ_CTS
) || \

186 ((
CONTROL
=
USART_HdweFlowCڌ_RTS_CTS
))

	)

194 
	#USART_Clock_Dib
 ((
ut16_t
)0x0000)

	)

195 
	#USART_Clock_Eb
 ((
ut16_t
)0x0800)

	)

196 
	#IS_USART_CLOCK
(
CLOCK
(((CLOCK=
USART_Clock_Dib
) || \

197 ((
CLOCK
=
USART_Clock_Eb
))

	)

206 
	#USART_CPOL_Low
 ((
ut16_t
)0x0000)

	)

207 
	#USART_CPOL_High
 ((
ut16_t
)0x0400)

	)

208 
	#IS_USART_CPOL
(
CPOL
(((CPOL=
USART_CPOL_Low
|| ((CPOL=
USART_CPOL_High
))

	)

218 
	#USART_CPHA_1Edge
 ((
ut16_t
)0x0000)

	)

219 
	#USART_CPHA_2Edge
 ((
ut16_t
)0x0200)

	)

220 
	#IS_USART_CPHA
(
CPHA
(((CPHA=
USART_CPHA_1Edge
|| ((CPHA=
USART_CPHA_2Edge
))

	)

230 
	#USART_LaB_Dib
 ((
ut16_t
)0x0000)

	)

231 
	#USART_LaB_Eb
 ((
ut16_t
)0x0100)

	)

232 
	#IS_USART_LASTBIT
(
LASTBIT
(((LASTBIT=
USART_LaB_Dib
) || \

233 ((
LASTBIT
=
USART_LaB_Eb
))

	)

242 
	#USART_IT_PE
 ((
ut16_t
)0x0028)

	)

243 
	#USART_IT_TXE
 ((
ut16_t
)0x0727)

	)

244 
	#USART_IT_TC
 ((
ut16_t
)0x0626)

	)

245 
	#USART_IT_RXNE
 ((
ut16_t
)0x0525)

	)

246 
	#USART_IT_IDLE
 ((
ut16_t
)0x0424)

	)

247 
	#USART_IT_LBD
 ((
ut16_t
)0x0846)

	)

248 
	#USART_IT_CTS
 ((
ut16_t
)0x096A)

	)

249 
	#USART_IT_ERR
 ((
ut16_t
)0x0060)

	)

250 
	#USART_IT_ORE
 ((
ut16_t
)0x0360)

	)

251 
	#USART_IT_NE
 ((
ut16_t
)0x0260)

	)

252 
	#USART_IT_FE
 ((
ut16_t
)0x0160)

	)

253 
	#IS_USART_CONFIG_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
) || \

254 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

255 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

256 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ERR
))

	)

257 
	#IS_USART_GET_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
) || \

258 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

259 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

260 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ORE
) || \

261 ((
IT
=
USART_IT_NE
|| ((IT=
USART_IT_FE
))

	)

262 
	#IS_USART_CLEAR_IT
(
IT
(((IT=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

263 ((
IT
=
USART_IT_LBD
|| ((IT=
USART_IT_CTS
))

	)

272 
	#USART_DMAReq_Tx
 ((
ut16_t
)0x0080)

	)

273 
	#USART_DMAReq_Rx
 ((
ut16_t
)0x0040)

	)

274 
	#IS_USART_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut16_t
)0xFF3F=0x00&& ((DMAREQ!(ut16_t)0x00))

	)

284 
	#USART_WakeUp_IdLe
 ((
ut16_t
)0x0000)

	)

285 
	#USART_WakeUp_AddssMk
 ((
ut16_t
)0x0800)

	)

286 
	#IS_USART_WAKEUP
(
WAKEUP
(((WAKEUP=
USART_WakeUp_IdLe
) || \

287 ((
WAKEUP
=
USART_WakeUp_AddssMk
))

	)

296 
	#USART_LINBakDeLgth_10b
 ((
ut16_t
)0x0000)

	)

297 
	#USART_LINBakDeLgth_11b
 ((
ut16_t
)0x0020)

	)

298 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
) \

299 (((
LENGTH
=
USART_LINBakDeLgth_10b
) || \

300 ((
LENGTH
=
USART_LINBakDeLgth_11b
))

	)

309 
	#USART_IrDAMode_LowPow
 ((
ut16_t
)0x0004)

	)

310 
	#USART_IrDAMode_Nm
 ((
ut16_t
)0x0000)

	)

311 
	#IS_USART_IRDA_MODE
(
MODE
(((MODE=
USART_IrDAMode_LowPow
) || \

312 ((
MODE
=
USART_IrDAMode_Nm
))

	)

321 
	#USART_FLAG_CTS
 ((
ut16_t
)0x0200)

	)

322 
	#USART_FLAG_LBD
 ((
ut16_t
)0x0100)

	)

323 
	#USART_FLAG_TXE
 ((
ut16_t
)0x0080)

	)

324 
	#USART_FLAG_TC
 ((
ut16_t
)0x0040)

	)

325 
	#USART_FLAG_RXNE
 ((
ut16_t
)0x0020)

	)

326 
	#USART_FLAG_IDLE
 ((
ut16_t
)0x0010)

	)

327 
	#USART_FLAG_ORE
 ((
ut16_t
)0x0008)

	)

328 
	#USART_FLAG_NE
 ((
ut16_t
)0x0004)

	)

329 
	#USART_FLAG_FE
 ((
ut16_t
)0x0002)

	)

330 
	#USART_FLAG_PE
 ((
ut16_t
)0x0001)

	)

331 
	#IS_USART_FLAG
(
FLAG
(((FLAG=
USART_FLAG_PE
|| ((FLAG=
USART_FLAG_TXE
) || \

332 ((
FLAG
=
USART_FLAG_TC
|| ((FLAG=
USART_FLAG_RXNE
) || \

333 ((
FLAG
=
USART_FLAG_IDLE
|| ((FLAG=
USART_FLAG_LBD
) || \

334 ((
FLAG
=
USART_FLAG_CTS
|| ((FLAG=
USART_FLAG_ORE
) || \

335 ((
FLAG
=
USART_FLAG_NE
|| ((FLAG=
USART_FLAG_FE
))

	)

337 
	#IS_USART_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0xFC9F=0x00&& ((FLAG!(ut16_t)0x00))

	)

338 
	#IS_USART_PERIPH_FLAG
(
PERIPH
, 
USART_FLAG
((((*(
ut32_t
*)&(PERIPH)!
UART4_BASE
) &&\

339 ((*(
ut32_t
*)&(
PERIPH
)!
UART5_BASE
)) \

340 || ((
USART_FLAG
!
USART_FLAG_CTS
))

	)

341 
	#IS_USART_BAUDRATE
(
BAUDRATE
(((BAUDRATE> 0&& ((BAUDRATE< 0x0044AA21))

	)

342 
	#IS_USART_ADDRESS
(
ADDRESS
((ADDRESS<0xF)

	)

343 
	#IS_USART_DATA
(
DATA
((DATA<0x1FF)

	)

365 
USART_DeIn
(
USART_TyDef
* 
USARTx
);

366 
USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
);

367 
USART_SuIn
(
USART_InTyDef
* 
USART_InSu
);

368 
USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
);

369 
USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
);

370 
USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

371 
USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
, 
FuniڮS
 
NewS
);

372 
USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
);

373 
USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
);

374 
USART_WakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_WakeUp
);

375 
USART_ReivWakeUpCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

376 
USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_LINBakDeLgth
);

377 
USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

378 
USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
);

379 
ut16_t
 
USART_ReiveDa
(
USART_TyDef
* 
USARTx
);

380 
USART_SdBak
(
USART_TyDef
* 
USARTx
);

381 
USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
);

382 
USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
);

383 
USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

384 
USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

385 
USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

386 
USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

387 
USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

388 
USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IrDAMode
);

389 
USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

390 
FgStus
 
USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
);

391 
USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
);

392 
ITStus
 
USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
);

393 
USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
);

395 #ifde
__lulus


	@stm32f10x_wwdg.c

23 
	~"m32f10x_wwdg.h
"

24 
	~"m32f10x_rcc.h
"

48 
	#WWDG_OFFSET
 (
WWDG_BASE
 - 
PERIPH_BASE
)

	)

51 
	#CFR_OFFSET
 (
WWDG_OFFSET
 + 0x04)

	)

52 
	#EWI_BNumb
 0x09

	)

53 
	#CFR_EWI_BB
 (
PERIPH_BB_BASE
 + (
CFR_OFFSET
 * 32+ (
EWI_BNumb
 * 4))

	)

58 
	#CR_WDGA_S
 ((
ut32_t
)0x00000080)

	)

61 
	#CFR_WDGTB_Mask
 ((
ut32_t
)0xFFFFFE7F)

	)

62 
	#CFR_W_Mask
 ((
ut32_t
)0xFFFFFF80)

	)

63 
	#BIT_Mask
 ((
ut8_t
)0x7F)

	)

102 
	$WWDG_DeIn
()

104 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
ENABLE
);

105 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
DISABLE
);

106 
	}
}

118 
	$WWDG_SPsr
(
ut32_t
 
WWDG_Psr
)

120 
ut32_t
 
tmeg
 = 0;

122 
	`as_m
(
	`IS_WWDG_PRESCALER
(
WWDG_Psr
));

124 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_WDGTB_Mask
;

126 
tmeg
 |
WWDG_Psr
;

128 
WWDG
->
CFR
 = 
tmeg
;

129 
	}
}

137 
	$WWDG_SWdowVue
(
ut8_t
 
WdowVue
)

139 
__IO
 
ut32_t
 
tmeg
 = 0;

142 
	`as_m
(
	`IS_WWDG_WINDOW_VALUE
(
WdowVue
));

145 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_W_Mask
;

148 
tmeg
 |
WdowVue
 & (
ut32_t

BIT_Mask
;

151 
WWDG
->
CFR
 = 
tmeg
;

152 
	}
}

159 
	$WWDG_EbIT
()

161 *(
__IO
 
ut32_t
 *
CFR_EWI_BB
 = (ut32_t)
ENABLE
;

162 
	}
}

170 
	$WWDG_SCou
(
ut8_t
 
Cou
)

173 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

176 
WWDG
->
CR
 = 
Cou
 & 
BIT_Mask
;

177 
	}
}

185 
	$WWDG_Eb
(
ut8_t
 
Cou
)

188 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

189 
WWDG
->
CR
 = 
CR_WDGA_S
 | 
Cou
;

190 
	}
}

197 
FgStus
 
	$WWDG_GFgStus
()

199  (
FgStus
)(
WWDG
->
SR
);

200 
	}
}

207 
	$WWDG_CˬFg
()

209 
WWDG
->
SR
 = (
ut32_t
)
RESET
;

210 
	}
}

	@stm32f10x_wwdg.h

24 #ide
__STM32F10x_WWDG_H


25 
	#__STM32F10x_WWDG_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

58 
	#WWDG_Psr_1
 ((
ut32_t
)0x00000000)

	)

59 
	#WWDG_Psr_2
 ((
ut32_t
)0x00000080)

	)

60 
	#WWDG_Psr_4
 ((
ut32_t
)0x00000100)

	)

61 
	#WWDG_Psr_8
 ((
ut32_t
)0x00000180)

	)

62 
	#IS_WWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
WWDG_Psr_1
) || \

63 ((
PRESCALER
=
WWDG_Psr_2
) || \

64 ((
PRESCALER
=
WWDG_Psr_4
) || \

65 ((
PRESCALER
=
WWDG_Psr_8
))

	)

66 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
((VALUE<0x7F)

	)

67 
	#IS_WWDG_COUNTER
(
COUNTER
(((COUNTER>0x40&& ((COUNTER<0x7F))

	)

88 
WWDG_DeIn
();

89 
WWDG_SPsr
(
ut32_t
 
WWDG_Psr
);

90 
WWDG_SWdowVue
(
ut8_t
 
WdowVue
);

91 
WWDG_EbIT
();

92 
WWDG_SCou
(
ut8_t
 
Cou
);

93 
WWDG_Eb
(
ut8_t
 
Cou
);

94 
FgStus
 
WWDG_GFgStus
();

95 
WWDG_CˬFg
();

97 #ifde
__lulus


	@
1
.
0
51
792
common.h
init.c
main.c
misc.c
misc.h
regs.h
stm32f103_timer.h
stm32f10x_adc.c
stm32f10x_adc.h
stm32f10x_bkp.c
stm32f10x_bkp.h
stm32f10x_can.c
stm32f10x_can.h
stm32f10x_cec.c
stm32f10x_cec.h
stm32f10x_crc.c
stm32f10x_crc.h
stm32f10x_dac.c
stm32f10x_dac.h
stm32f10x_dbgmcu.c
stm32f10x_dbgmcu.h
stm32f10x_dma.c
stm32f10x_dma.h
stm32f10x_exti.c
stm32f10x_exti.h
stm32f10x_flash.c
stm32f10x_flash.h
stm32f10x_fsmc.c
stm32f10x_fsmc.h
stm32f10x_gpio.c
stm32f10x_gpio.h
stm32f10x_i2c.c
stm32f10x_i2c.h
stm32f10x_iwdg.c
stm32f10x_iwdg.h
stm32f10x_pwr.c
stm32f10x_pwr.h
stm32f10x_rcc.c
stm32f10x_rcc.h
stm32f10x_rtc.c
stm32f10x_rtc.h
stm32f10x_sdio.c
stm32f10x_sdio.h
stm32f10x_spi.c
stm32f10x_spi.h
stm32f10x_tim.c
stm32f10x_tim.h
stm32f10x_usart.c
stm32f10x_usart.h
stm32f10x_wwdg.c
stm32f10x_wwdg.h
