{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 14 17:36:33 2015 " "Info: Processing started: Thu May 14 17:36:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleCPU -c SingleCycleCPU --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleCPU -c SingleCycleCPU --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_Latch-arch " "Info: Found design unit 1: D_Latch-arch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 D_Latch " "Info: Found entity 1: D_Latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_slave_dff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file master_slave_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Master_Slave_DFF-arch " "Info: Found design unit 1: Master_Slave_DFF-arch" {  } { { "Master_Slave_DFF.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/Master_Slave_DFF.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Master_Slave_DFF " "Info: Found entity 1: Master_Slave_DFF" {  } { { "Master_Slave_DFF.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/Master_Slave_DFF.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_cell.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram_cell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_cell-arch " "Info: Found design unit 1: sram_cell-arch" {  } { { "sram_cell.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_cell.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sram_cell " "Info: Found entity 1: sram_cell" {  } { { "sram_cell.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_cell.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_register.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_register-arch " "Info: Found design unit 1: sram_register-arch" {  } { { "sram_register.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_register.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sram_register " "Info: Found entity 1: sram_register" {  } { { "sram_register.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_register.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode4to16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decode4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode4to16-arch " "Info: Found design unit 1: decode4to16-arch" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decode4to16 " "Info: Found entity 1: decode4to16" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_chip.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sram_chip.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sram_chip " "Info: Found entity 1: sram_chip" {  } { { "sram_chip.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_chip.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file sign_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 converter-ARCH " "Info: Found design unit 1: converter-ARCH" {  } { { "sign_ext.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sign_ext.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sign_ext-ARCH " "Info: Found design unit 2: sign_ext-ARCH" {  } { { "sign_ext.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sign_ext.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 converter " "Info: Found entity 1: converter" {  } { { "sign_ext.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sign_ext.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sign_ext " "Info: Found entity 2: sign_ext" {  } { { "sign_ext.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sign_ext.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Info: Found entity 1: mux16" {  } { { "mux16.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/mux16.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub16.vhd 8 4 " "Info: Found 8 design units, including 4 entities, in source file addsub16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorGate-ARCH " "Info: Found design unit 1: xorGate-ARCH" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 full_adder-ARCH " "Info: Found design unit 2: full_adder-ARCH" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 convert-ARCH " "Info: Found design unit 3: convert-ARCH" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 addsub16-struct " "Info: Found design unit 4: addsub16-struct" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 78 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 xorGate " "Info: Found entity 1: xorGate" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Info: Found entity 2: full_adder" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 convert " "Info: Found entity 3: convert" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 addsub16 " "Info: Found entity 4: addsub16" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file instruction_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Info: Found entity 1: instruction_register" {  } { { "instruction_register.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/instruction_register.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruct_msdff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instruct_msdff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruct_MSDFF-arch " "Info: Found design unit 1: instruct_MSDFF-arch" {  } { { "instruct_MSDFF.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/instruct_MSDFF.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 instruct_MSDFF " "Info: Found entity 1: instruct_MSDFF" {  } { { "instruct_MSDFF.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/instruct_MSDFF.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_chip sram_chip:inst1 " "Info: Elaborating entity \"sram_chip\" for hierarchy \"sram_chip:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 192 736 952 352 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_register sram_chip:inst1\|sram_register:inst " "Info: Elaborating entity \"sram_register\" for hierarchy \"sram_chip:inst1\|sram_register:inst\"" {  } { { "sram_chip.bdf" "inst" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_chip.bdf" { { 168 680 880 328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_cell sram_chip:inst1\|sram_register:inst\|sram_cell:cell0 " "Info: Elaborating entity \"sram_cell\" for hierarchy \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\"" {  } { { "sram_register.vhd" "cell0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_register.vhd" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notQ sram_cell.vhd(16) " "Warning (10036): Verilog HDL or VHDL warning at sram_cell.vhd(16): object \"notQ\" assigned a value but never read" {  } { { "sram_cell.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_cell.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Master_Slave_DFF sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell " "Info: Elaborating entity \"Master_Slave_DFF\" for hierarchy \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell\"" {  } { { "sram_cell.vhd" "cell" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_cell.vhd" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notInter Master_Slave_DFF.vhd(16) " "Warning (10036): Verilog HDL or VHDL warning at Master_Slave_DFF.vhd(16): object \"notInter\" assigned a value but never read" {  } { { "Master_Slave_DFF.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/Master_Slave_DFF.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Latch sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master " "Info: Elaborating entity \"D_Latch\" for hierarchy \"sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\"" {  } { { "Master_Slave_DFF.vhd" "Master" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/Master_Slave_DFF.vhd" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16 mux16:inst7 " "Info: Elaborating entity \"mux16\" for hierarchy \"mux16:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { -16 688 888 80 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register instruction_register:inst8 " "Info: Elaborating entity \"instruction_register\" for hierarchy \"instruction_register:inst8\"" {  } { { "CPU.bdf" "inst8" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 224 224 448 352 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruct_MSDFF instruction_register:inst8\|instruct_MSDFF:inst4 " "Info: Elaborating entity \"instruct_MSDFF\" for hierarchy \"instruction_register:inst8\|instruct_MSDFF:inst4\"" {  } { { "instruction_register.bdf" "inst4" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/instruction_register.bdf" { { 32 360 456 128 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notInter instruct_MSDFF.vhd(16) " "Warning (10036): Verilog HDL or VHDL warning at instruct_MSDFF.vhd(16): object \"notInter\" assigned a value but never read" {  } { { "instruct_MSDFF.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/instruct_MSDFF.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext sign_ext:inst2 " "Info: Elaborating entity \"sign_ext\" for hierarchy \"sign_ext:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 0 512 656 96 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converter sign_ext:inst2\|converter:extend0 " "Info: Elaborating entity \"converter\" for hierarchy \"sign_ext:inst2\|converter:extend0\"" {  } { { "sign_ext.vhd" "extend0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sign_ext.vhd" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub16 addsub16:inst " "Info: Elaborating entity \"addsub16\" for hierarchy \"addsub16:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 176 1016 1160 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorGate addsub16:inst\|xorGate:GX0 " "Info: Elaborating entity \"xorGate\" for hierarchy \"addsub16:inst\|xorGate:GX0\"" {  } { { "addsub16.vhd" "GX0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder addsub16:inst\|full_adder:FA0 " "Info: Elaborating entity \"full_adder\" for hierarchy \"addsub16:inst\|full_adder:FA0\"" {  } { { "addsub16.vhd" "FA0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 117 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert addsub16:inst\|convert:DISPLAY0 " "Info: Elaborating entity \"convert\" for hierarchy \"addsub16:inst\|convert:DISPLAY0\"" {  } { { "addsub16.vhd" "DISPLAY0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode4to16 decode4to16:inst3 " "Info: Elaborating entity \"decode4to16\" for hierarchy \"decode4to16:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 160 512 656 256 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "76 " "Info: Inferred 76 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst5\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst5\|Mux0\"" {  } { { "decode4to16.vhd" "Mux0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst5\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst5\|Mux1\"" {  } { { "decode4to16.vhd" "Mux1" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst5\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst5\|Mux2\"" {  } { { "decode4to16.vhd" "Mux2" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst5\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst5\|Mux3\"" {  } { { "decode4to16.vhd" "Mux3" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst5\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst5\|Mux4\"" {  } { { "decode4to16.vhd" "Mux4" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst5\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst5\|Mux5\"" {  } { { "decode4to16.vhd" "Mux5" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst5\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst5\|Mux6\"" {  } { { "decode4to16.vhd" "Mux6" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst5\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst5\|Mux7\"" {  } { { "decode4to16.vhd" "Mux7" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst5\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst5\|Mux8\"" {  } { { "decode4to16.vhd" "Mux8" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst5\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst5\|Mux9\"" {  } { { "decode4to16.vhd" "Mux9" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst5\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst5\|Mux10\"" {  } { { "decode4to16.vhd" "Mux10" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst5\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst5\|Mux11\"" {  } { { "decode4to16.vhd" "Mux11" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst5\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst5\|Mux12\"" {  } { { "decode4to16.vhd" "Mux12" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst5\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst5\|Mux13\"" {  } { { "decode4to16.vhd" "Mux13" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst5\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst5\|Mux14\"" {  } { { "decode4to16.vhd" "Mux14" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst5\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst5\|Mux15\"" {  } { { "decode4to16.vhd" "Mux15" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst4\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst4\|Mux0\"" {  } { { "decode4to16.vhd" "Mux0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst4\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst4\|Mux1\"" {  } { { "decode4to16.vhd" "Mux1" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst4\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst4\|Mux2\"" {  } { { "decode4to16.vhd" "Mux2" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst4\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst4\|Mux3\"" {  } { { "decode4to16.vhd" "Mux3" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst4\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst4\|Mux4\"" {  } { { "decode4to16.vhd" "Mux4" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst4\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst4\|Mux5\"" {  } { { "decode4to16.vhd" "Mux5" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst4\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst4\|Mux6\"" {  } { { "decode4to16.vhd" "Mux6" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst4\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst4\|Mux7\"" {  } { { "decode4to16.vhd" "Mux7" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst4\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst4\|Mux8\"" {  } { { "decode4to16.vhd" "Mux8" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst4\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst4\|Mux9\"" {  } { { "decode4to16.vhd" "Mux9" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst4\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst4\|Mux10\"" {  } { { "decode4to16.vhd" "Mux10" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst4\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst4\|Mux11\"" {  } { { "decode4to16.vhd" "Mux11" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst4\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst4\|Mux12\"" {  } { { "decode4to16.vhd" "Mux12" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst4\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst4\|Mux13\"" {  } { { "decode4to16.vhd" "Mux13" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst4\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst4\|Mux14\"" {  } { { "decode4to16.vhd" "Mux14" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst4\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst4\|Mux15\"" {  } { { "decode4to16.vhd" "Mux15" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst3\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst3\|Mux0\"" {  } { { "decode4to16.vhd" "Mux0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst3\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst3\|Mux1\"" {  } { { "decode4to16.vhd" "Mux1" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst3\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst3\|Mux2\"" {  } { { "decode4to16.vhd" "Mux2" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst3\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst3\|Mux3\"" {  } { { "decode4to16.vhd" "Mux3" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst3\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst3\|Mux4\"" {  } { { "decode4to16.vhd" "Mux4" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst3\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst3\|Mux5\"" {  } { { "decode4to16.vhd" "Mux5" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst3\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst3\|Mux6\"" {  } { { "decode4to16.vhd" "Mux6" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst3\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst3\|Mux7\"" {  } { { "decode4to16.vhd" "Mux7" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst3\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst3\|Mux8\"" {  } { { "decode4to16.vhd" "Mux8" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst3\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst3\|Mux9\"" {  } { { "decode4to16.vhd" "Mux9" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst3\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst3\|Mux10\"" {  } { { "decode4to16.vhd" "Mux10" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst3\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst3\|Mux11\"" {  } { { "decode4to16.vhd" "Mux11" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst3\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst3\|Mux12\"" {  } { { "decode4to16.vhd" "Mux12" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst3\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst3\|Mux13\"" {  } { { "decode4to16.vhd" "Mux13" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst3\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst3\|Mux14\"" {  } { { "decode4to16.vhd" "Mux14" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode4to16:inst3\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode4to16:inst3\|Mux15\"" {  } { { "decode4to16.vhd" "Mux15" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY3\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY3\|Mux0\"" {  } { { "addsub16.vhd" "Mux0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY3\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY3\|Mux1\"" {  } { { "addsub16.vhd" "Mux1" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY3\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY3\|Mux2\"" {  } { { "addsub16.vhd" "Mux2" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY3\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY3\|Mux3\"" {  } { { "addsub16.vhd" "Mux3" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY3\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY3\|Mux4\"" {  } { { "addsub16.vhd" "Mux4" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY3\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY3\|Mux5\"" {  } { { "addsub16.vhd" "Mux5" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY3\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY3\|Mux6\"" {  } { { "addsub16.vhd" "Mux6" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY2\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY2\|Mux0\"" {  } { { "addsub16.vhd" "Mux0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY2\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY2\|Mux1\"" {  } { { "addsub16.vhd" "Mux1" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY2\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY2\|Mux2\"" {  } { { "addsub16.vhd" "Mux2" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY2\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY2\|Mux3\"" {  } { { "addsub16.vhd" "Mux3" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY2\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY2\|Mux4\"" {  } { { "addsub16.vhd" "Mux4" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY2\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY2\|Mux5\"" {  } { { "addsub16.vhd" "Mux5" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY2\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY2\|Mux6\"" {  } { { "addsub16.vhd" "Mux6" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY1\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY1\|Mux0\"" {  } { { "addsub16.vhd" "Mux0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY1\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY1\|Mux1\"" {  } { { "addsub16.vhd" "Mux1" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY1\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY1\|Mux2\"" {  } { { "addsub16.vhd" "Mux2" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY1\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY1\|Mux3\"" {  } { { "addsub16.vhd" "Mux3" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY1\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY1\|Mux4\"" {  } { { "addsub16.vhd" "Mux4" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY1\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY1\|Mux5\"" {  } { { "addsub16.vhd" "Mux5" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY1\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY1\|Mux6\"" {  } { { "addsub16.vhd" "Mux6" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY0\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY0\|Mux0\"" {  } { { "addsub16.vhd" "Mux0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY0\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY0\|Mux1\"" {  } { { "addsub16.vhd" "Mux1" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY0\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY0\|Mux2\"" {  } { { "addsub16.vhd" "Mux2" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY0\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY0\|Mux3\"" {  } { { "addsub16.vhd" "Mux3" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY0\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY0\|Mux4\"" {  } { { "addsub16.vhd" "Mux4" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY0\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY0\|Mux5\"" {  } { { "addsub16.vhd" "Mux5" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "addsub16:inst\|convert:DISPLAY0\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"addsub16:inst\|convert:DISPLAY0\|Mux6\"" {  } { { "addsub16.vhd" "Mux6" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode4to16:inst5\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"decode4to16:inst5\|lpm_mux:Mux0\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode4to16:inst5\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"decode4to16:inst5\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Info: Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/db/mux_joc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode4to16:inst5\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"decode4to16:inst5\|lpm_mux:Mux1\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode4to16:inst5\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"decode4to16:inst5\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode4to16:inst5\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"decode4to16:inst5\|lpm_mux:Mux2\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode4to16:inst5\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"decode4to16:inst5\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode4to16:inst5\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"decode4to16:inst5\|lpm_mux:Mux3\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode4to16:inst5\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"decode4to16:inst5\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode4to16:inst5\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"decode4to16:inst5\|lpm_mux:Mux4\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode4to16:inst5\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"decode4to16:inst5\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode4to16:inst5\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"decode4to16:inst5\|lpm_mux:Mux5\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode4to16:inst5\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"decode4to16:inst5\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode4to16:inst5\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"decode4to16:inst5\|lpm_mux:Mux6\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode4to16:inst5\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"decode4to16:inst5\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode4to16:inst5\|lpm_mux:Mux7 " "Info: Elaborated megafunction instantiation \"decode4to16:inst5\|lpm_mux:Mux7\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode4to16:inst5\|lpm_mux:Mux7 " "Info: Instantiated megafunction \"decode4to16:inst5\|lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode4to16:inst5\|lpm_mux:Mux8 " "Info: Elaborated megafunction instantiation \"decode4to16:inst5\|lpm_mux:Mux8\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode4to16:inst5\|lpm_mux:Mux8 " "Info: Instantiated megafunction \"decode4to16:inst5\|lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode4to16:inst5\|lpm_mux:Mux9 " "Info: Elaborated megafunction instantiation \"decode4to16:inst5\|lpm_mux:Mux9\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode4to16:inst5\|lpm_mux:Mux9 " "Info: Instantiated megafunction \"decode4to16:inst5\|lpm_mux:Mux9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode4to16:inst5\|lpm_mux:Mux10 " "Info: Elaborated megafunction instantiation \"decode4to16:inst5\|lpm_mux:Mux10\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode4to16:inst5\|lpm_mux:Mux10 " "Info: Instantiated megafunction \"decode4to16:inst5\|lpm_mux:Mux10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode4to16:inst5\|lpm_mux:Mux11 " "Info: Elaborated megafunction instantiation \"decode4to16:inst5\|lpm_mux:Mux11\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode4to16:inst5\|lpm_mux:Mux11 " "Info: Instantiated megafunction \"decode4to16:inst5\|lpm_mux:Mux11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode4to16:inst5\|lpm_mux:Mux12 " "Info: Elaborated megafunction instantiation \"decode4to16:inst5\|lpm_mux:Mux12\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode4to16:inst5\|lpm_mux:Mux12 " "Info: Instantiated megafunction \"decode4to16:inst5\|lpm_mux:Mux12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode4to16:inst5\|lpm_mux:Mux13 " "Info: Elaborated megafunction instantiation \"decode4to16:inst5\|lpm_mux:Mux13\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode4to16:inst5\|lpm_mux:Mux13 " "Info: Instantiated megafunction \"decode4to16:inst5\|lpm_mux:Mux13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode4to16:inst5\|lpm_mux:Mux14 " "Info: Elaborated megafunction instantiation \"decode4to16:inst5\|lpm_mux:Mux14\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode4to16:inst5\|lpm_mux:Mux14 " "Info: Instantiated megafunction \"decode4to16:inst5\|lpm_mux:Mux14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode4to16:inst5\|lpm_mux:Mux15 " "Info: Elaborated megafunction instantiation \"decode4to16:inst5\|lpm_mux:Mux15\"" {  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode4to16:inst5\|lpm_mux:Mux15 " "Info: Instantiated megafunction \"decode4to16:inst5\|lpm_mux:Mux15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/decode4to16.vhd" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux0\"" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux1\"" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux2\"" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux3\"" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux4\"" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux5\"" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux6\"" {  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"addsub16:inst\|convert:DISPLAY3\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 43 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 14 17:36:47 2015 " "Info: Processing ended: Thu May 14 17:36:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Info: Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
