writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=12, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=13, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=12, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=13, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=14, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=14, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=15, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=16, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=15, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=17, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=16, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=18, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=17, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=20, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=18, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=21, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=19, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=22, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=20, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=23, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=21, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=24, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=22, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=25, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=26, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][3]=23, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[1][4]=24, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][5]=25, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][6]=26, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][7]=27, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=11, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=12, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=13, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=14, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=15, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=16, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=17, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=19, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=20, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=11, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=21, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=22, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=12, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=23, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=13, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=24, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=14, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=25, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][5]=15, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[0][6]=16, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[0][7]=17, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=19, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=20, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=21, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=22, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=23, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=24, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=25, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=11, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=12, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=13, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=14, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=15, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=16, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=17, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=19, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=20, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=12, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=21, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=22, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=13, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=23, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=14, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=24, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=25, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=15, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][5]=16, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[0][6]=17, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[0][7]=18, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=20, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][2]=21, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][3]=22, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=23, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=24, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=25, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=26, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=11, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=12, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=13, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=14, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=15, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=16, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=17, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=19, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=20, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=21, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=22, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=23, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=24, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=25, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[0][0]=13, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=14, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=15, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=16, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=17, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=18, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=19, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=20, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=21, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=22, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=23, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=24, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=25, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=26, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=27, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=28, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=13, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][0]=21, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
tsc rate: 2593692622.115961
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 0
writemsr: Verification successful. core_fd[0][0]=12, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][0]=20, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
tsc rate: 2593611995.854061
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
tsc rate: 2593638869.014354
tsc rate: 2593622876.448961
tsc rate: 2593624818.779135
tsc rate: 2593658918.892964
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
tsc rate: 2593614077.222762
msr_opt.c::256 setting MSR_PKG_POWER_LIMIT to 0x38280 on cpu 1
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::261 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
tsc rate: 2593653151.184866
msr_opt.c::267 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
tsc rate: 2593579530.744876
tsc rate: 2593618509.370580
tsc rate: 2593616103.008586
tsc rate: 2593606206.443347
tsc rate: 2593616941.405595
tsc rate: 2593647492.681296
tsc rate: 2593618389.646670
tsc rate: 2593622406.037094
forrtl: severe (174): SIGSEGV, segmentation fault occurred
Image              PC                Routine            Line        Source             
libc.so.6          00002AAAAC69F3F2  Unknown               Unknown  Unknown
libmpich.so.3      00002AAAAB36AC46  Unknown               Unknown  Unknown
libmpich.so.3      00002AAAAB383374  Unknown               Unknown  Unknown
libmpich.so.3      00002AAAAB368A32  Unknown               Unknown  Unknown
libmpich.so.3      00002AAAAB36ACE7  Unknown               Unknown  Unknown
libmpich.so.3      00002AAAAB26BBED  Unknown               Unknown  Unknown
libmpich.so.3      00002AAAAB26A5EB  Unknown               Unknown  Unknown
libmpich.so.3      00002AAAAB2FF9C0  Unknown               Unknown  Unknown
libmpich.so.3      00002AAAAB383FDD  Unknown               Unknown  Unknown
librapl.so         00002AAAAAF44881  Unknown               Unknown  Unknown
librapl.so         00002AAAAAF44952  Unknown               Unknown  Unknown
sphot              000000000041103B  rdinput_                  174  rdinput.f
sphot              0000000000411EBC  MAIN__                     89  sphot.f
sphot              000000000040629C  Unknown               Unknown  Unknown
libc.so.6          00002AAAAC635CDD  Unknown               Unknown  Unknown
sphot              0000000000406199  Unknown               Unknown  Unknown
slurmd[rzmerl61]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl86]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl41]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl46]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl49]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl54]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl36]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl75]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl26]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl81]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl82]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl100]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl83]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl57]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl98]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl54]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl49]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl86]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl61]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl81]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl26]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl36]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl46]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl75]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl82]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl98]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl83]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl41]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl57]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
slurmd[rzmerl100]: *** STEP 644816.230 KILLED AT 2012-11-19T12:17:40 WITH SIGNAL 9 ***
