

================================================================
== Vitis HLS Report for 'Mat2AxiStream'
================================================================
* Date:           Fri Jan 22 14:17:05 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        erosion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.002 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+----------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max   | min |  max  |   Type   |
    +---------+---------+-----------+----------+-----+-------+----------+
    |        4|    16387| 40.000 ns | 0.164 ms |    4|  16387| dataflow |
    +---------+---------+-----------+----------+-----+-------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                         |                      |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |         Instance        |        Module        |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +-------------------------+----------------------+---------+---------+-----------+----------+-----+-------+---------+
        |MatStream2AxiStream_U0   |MatStream2AxiStream   |        3|    16386| 30.000 ns | 0.164 ms |    3|  16386|   none  |
        |last_blk_pxl_width31_U0  |last_blk_pxl_width31  |        0|        0|    0 ns   |   0 ns   |    0|      0|   none  |
        +-------------------------+----------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       30|    -|
|FIFO                 |        -|     -|      297|      201|    -|
|Instance             |        -|     4|      257|      678|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|        6|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|      560|      945|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |MatStream2AxiStream_U0   |MatStream2AxiStream   |        0|   4|  255|  631|    0|
    |last_blk_pxl_width31_U0  |last_blk_pxl_width31  |        0|   0|    2|   47|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                    |                      |        0|   4|  257|  678|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------+---------+----+----+-----+------+-----+---------+
    |     Name    | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------+---------+----+----+-----+------+-----+---------+
    |cols_c_i_U   |        0|  99|   0|    -|     2|   32|       64|
    |p_channel_U  |        0|  99|   0|    -|     2|    4|        8|
    |rows_c_i_U   |        0|  99|   0|    -|     2|   32|       64|
    +-------------+---------+----+----+-----+------+-----+---------+
    |Total        |        0| 297|   0|    0|     6|   68|      136|
    +-------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |MatStream2AxiStream_U0_ap_ready_count     |     +    |   0|  0|   9|           2|           1|
    |last_blk_pxl_width31_U0_ap_ready_count    |     +    |   0|  0|   9|           2|           1|
    |MatStream2AxiStream_U0_ap_start           |    and   |   0|  0|   2|           1|           1|
    |ap_idle                                   |    and   |   0|  0|   2|           1|           1|
    |ap_sync_ready                             |    and   |   0|  0|   2|           1|           1|
    |last_blk_pxl_width31_U0_ap_start          |    and   |   0|  0|   2|           1|           1|
    |ap_sync_MatStream2AxiStream_U0_ap_ready   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_last_blk_pxl_width31_U0_ap_ready  |    or    |   0|  0|   2|           1|           1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|  30|          10|           8|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |MatStream2AxiStream_U0_ap_ready_count         |   9|          2|    2|          4|
    |ap_sync_reg_MatStream2AxiStream_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_last_blk_pxl_width31_U0_ap_ready  |   9|          2|    1|          2|
    |last_blk_pxl_width31_U0_ap_ready_count        |   9|          2|    2|          4|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  36|          8|    6|         12|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |MatStream2AxiStream_U0_ap_ready_count         |  2|   0|    2|          0|
    |ap_sync_reg_MatStream2AxiStream_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_last_blk_pxl_width31_U0_ap_ready  |  1|   0|    1|          0|
    |last_blk_pxl_width31_U0_ap_ready_count        |  2|   0|    2|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  6|   0|    6|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|imgOutput_418_dout     |  in |    8|   ap_fifo  | imgOutput_418 |    pointer   |
|imgOutput_418_empty_n  |  in |    1|   ap_fifo  | imgOutput_418 |    pointer   |
|imgOutput_418_read     | out |    1|   ap_fifo  | imgOutput_418 |    pointer   |
|ldata1_din             | out |    8|   ap_fifo  |     ldata1    |    pointer   |
|ldata1_full_n          |  in |    1|   ap_fifo  |     ldata1    |    pointer   |
|ldata1_write           | out |    1|   ap_fifo  |     ldata1    |    pointer   |
|rows_dout              |  in |   32|   ap_fifo  |      rows     |    pointer   |
|rows_empty_n           |  in |    1|   ap_fifo  |      rows     |    pointer   |
|rows_read              | out |    1|   ap_fifo  |      rows     |    pointer   |
|cols_dout              |  in |   32|   ap_fifo  |      cols     |    pointer   |
|cols_empty_n           |  in |    1|   ap_fifo  |      cols     |    pointer   |
|cols_read              | out |    1|   ap_fifo  |      cols     |    pointer   |
|ap_clk                 |  in |    1| ap_ctrl_hs | Mat2AxiStream | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | Mat2AxiStream | return value |
|ap_start               |  in |    1| ap_ctrl_hs | Mat2AxiStream | return value |
|ap_done                | out |    1| ap_ctrl_hs | Mat2AxiStream | return value |
|ap_ready               | out |    1| ap_ctrl_hs | Mat2AxiStream | return value |
|ap_idle                | out |    1| ap_ctrl_hs | Mat2AxiStream | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | Mat2AxiStream | return value |
+-----------------------+-----+-----+------------+---------------+--------------+

