{"abstracts-retrieval-response": {
    "item": {
        "ait:process-info": {
            "ait:status": {
                "@state": "update",
                "@type": "core",
                "@stage": "S300"
            },
            "ait:date-delivered": {
                "@day": "21",
                "@timestamp": "2021-01-21T11:49:20.000020-05:00",
                "@year": "2021",
                "@month": "01"
            },
            "ait:date-sort": {
                "@day": "01",
                "@year": "2021",
                "@month": "01"
            }
        },
        "xocs:meta": {"xocs:funding-list": {
            "@pui-match": "primary",
            "@has-funding-info": "1",
            "xocs:funding-addon-generated-timestamp": "2021-05-13T20:04:18.686202Z",
            "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"
        }},
        "bibrecord": {
            "head": {
                "author-group": [
                    {
                        "affiliation": {
                            "country": "Moldova",
                            "@afid": "60071839",
                            "@country": "mda",
                            "city": "Chişinǎu",
                            "organization": {"$": "Technical University of Moldova"},
                            "affiliation-id": {"@afid": "60071839"},
                            "ce:source-text": "The Technical University of Moldova, Chişinǎu, Moldavia"
                        },
                        "author": [{
                            "ce:given-name": "Aleksandr",
                            "preferred-name": {
                                "ce:given-name": "Aleksandr",
                                "ce:initials": "A.",
                                "ce:surname": "Cariow",
                                "ce:indexed-name": "Cariow A."
                            },
                            "@seq": "1",
                            "ce:initials": "A.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Cariow",
                            "@auid": "55448045700",
                            "@orcid": "0000-0002-4513-4593",
                            "ce:indexed-name": "Cariow A."
                        }]
                    },
                    {
                        "affiliation": {
                            "country": "Poland",
                            "@afid": "60104305",
                            "@country": "pol",
                            "city": "Szczecin",
                            "organization": [
                                {"$": "Department of Computer Science and Information Technology"},
                                {"$": "West Pomeranian University of Technology"}
                            ],
                            "affiliation-id": {
                                "@afid": "60104305",
                                "@dptid": "113021606"
                            },
                            "ce:source-text": "Department of Computer Science and Information Technology, West Pomeranian University of Technology, Szczecin, Poland",
                            "@dptid": "113021606"
                        },
                        "author": [
                            {
                                "ce:given-name": "Aleksandr",
                                "preferred-name": {
                                    "ce:given-name": "Aleksandr",
                                    "ce:initials": "A.",
                                    "ce:surname": "Cariow",
                                    "ce:indexed-name": "Cariow A."
                                },
                                "@seq": "1",
                                "ce:initials": "A.",
                                "@_fa": "true",
                                "@type": "auth",
                                "ce:surname": "Cariow",
                                "@auid": "55448045700",
                                "@orcid": "0000-0002-4513-4593",
                                "ce:indexed-name": "Cariow A."
                            },
                            {
                                "ce:given-name": "Galina",
                                "preferred-name": {
                                    "ce:given-name": "Galina",
                                    "ce:initials": "G.",
                                    "ce:surname": "Cariowa",
                                    "ce:indexed-name": "Cariowa G."
                                },
                                "@seq": "2",
                                "ce:initials": "G.",
                                "@_fa": "true",
                                "@type": "auth",
                                "ce:surname": "Cariowa",
                                "@auid": "55485269300",
                                "@orcid": "0000-0002-3859-484X",
                                "ce:indexed-name": "Cariowa G."
                            }
                        ]
                    }
                ],
                "citation-title": "Fast Algorithms for Quaternion-Valued Convolutional Neural Networks",
                "abstracts": "© 2012 IEEE.In this article, we analyze algorithmic ways to reduce the arithmetic complexity of calculating quaternion-valued linear convolution and also synthesize a new algorithm for calculating this convolution. During the synthesis of the discussed algorithm, we use the fact that quaternion multiplication may be represented as a matrix-vector product. The matrix participating in the product has unique structural properties that allow performing its advantageous decomposition. Namely, this decomposition leads to reducing the multiplicative complexity of computations. In addition, we used the fact that when calculating the elements of the quaternion-valued convolution, the part of the calculations of all matrix-vector products is common. It gives an additional reduction in the number of additions of real numbers and, consequently, a decrease in the additive complexity of calculations. Thus, the use of the proposed algorithm will contribute to the acceleration of calculations in quaternion-valued convolution neural networks.",
                "correspondence": {
                    "affiliation": {
                        "country": "Moldova",
                        "@country": "mda",
                        "city": "Chişinǎu",
                        "organization": {"$": "Technical University of Moldova"},
                        "ce:source-text": "The Technical University of Moldova, Chişinǎu, Moldavia"
                    },
                    "person": {
                        "ce:given-name": "Aleksandr",
                        "ce:initials": "A.",
                        "ce:surname": "Cariow",
                        "ce:indexed-name": "Cariow A."
                    }
                },
                "citation-info": {
                    "author-keywords": {"author-keyword": [
                        {
                            "$": "Neural networks",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "quaternions",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "signal processing algorithms",
                            "@xml:lang": "eng",
                            "@original": "y"
                        }
                    ]},
                    "citation-type": {"@code": "ar"},
                    "citation-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    },
                    "abstract-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    }
                },
                "source": {
                    "website": {"ce:e-address": {
                        "$": "http://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=5962385",
                        "@type": "email"
                    }},
                    "translated-sourcetitle": {
                        "$": "IEEE Transactions on Neural Networks and Learning Systems",
                        "@xml:lang": "eng"
                    },
                    "volisspag": {
                        "voliss": {
                            "@volume": "32",
                            "@issue": "1"
                        },
                        "pagerange": {
                            "@first": "457",
                            "@last": "462"
                        }
                    },
                    "@type": "j",
                    "sourcetitle": "IEEE Transactions on Neural Networks and Learning Systems",
                    "publicationdate": {
                        "month": "01",
                        "year": "2021",
                        "date-text": "January 2021",
                        "day": "01"
                    },
                    "sourcetitle-abbrev": "IEEE Trans. Neural Networks Learn. Sys.",
                    "@country": "usa",
                    "issn": [
                        {
                            "$": "21622388",
                            "@type": "electronic"
                        },
                        {
                            "$": "2162237X",
                            "@type": "print"
                        }
                    ],
                    "publicationyear": {"@first": "2021"},
                    "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."},
                    "article-number": "9058993",
                    "@srcid": "21100235616"
                },
                "enhancement": {"classificationgroup": {"classifications": [
                    {
                        "@type": "CPXCLASS",
                        "classification": [
                            {
                                "classification-code": "716.1",
                                "classification-description": "Information Theory and Signal Processing"
                            },
                            {
                                "classification-code": "722",
                                "classification-description": "Computer Systems and Equipment"
                            },
                            {
                                "classification-code": "722.4",
                                "classification-description": "Digital Computers and Systems"
                            },
                            {
                                "classification-code": "921.1",
                                "classification-description": "Algebra"
                            }
                        ]
                    },
                    {
                        "@type": "FLXCLASS",
                        "classification": {
                            "classification-code": "902",
                            "classification-description": "FLUIDEX; Related Topics"
                        }
                    },
                    {
                        "@type": "ASJC",
                        "classification": [
                            {"$": "1712"},
                            {"$": "1706"},
                            {"$": "1705"},
                            {"$": "1702"}
                        ]
                    },
                    {
                        "@type": "SUBJABBR",
                        "classification": "COMP"
                    }
                ]}}
            },
            "item-info": {
                "copyright": {
                    "$": "Copyright 2021 Elsevier B.V., All rights reserved.",
                    "@type": "Elsevier"
                },
                "dbcollection": [
                    {"$": "CPX"},
                    {"$": "REAXYSCAR"},
                    {"$": "SCOPUS"},
                    {"$": "Scopusbase"},
                    {"$": "MEDL"}
                ],
                "history": {"date-created": {
                    "@day": "14",
                    "@timestamp": "BST 07:13:57",
                    "@year": "2021",
                    "@month": "01"
                }},
                "itemidlist": {
                    "itemid": [
                        {
                            "$": "633860297",
                            "@idtype": "PUI"
                        },
                        {
                            "$": "930625603",
                            "@idtype": "CAR-ID"
                        },
                        {
                            "$": "20210209765753",
                            "@idtype": "CPX"
                        },
                        {
                            "$": "20210288815",
                            "@idtype": "REAXYSCAR"
                        },
                        {
                            "$": "20210140017",
                            "@idtype": "SCOPUS"
                        },
                        {
                            "$": "85099167500",
                            "@idtype": "SCP"
                        },
                        {
                            "$": "85099167500",
                            "@idtype": "SGR"
                        },
                        {
                            "$": "631477968",
                            "@idtype": "PUIsecondary"
                        },
                        {
                            "$": "32275620",
                            "@idtype": "MEDL"
                        },
                        {
                            "$": "317904399",
                            "@idtype": "OSIN"
                        }
                    ],
                    "ce:doi": "10.1109/TNNLS.2020.2979682"
                }
            },
            "tail": {"bibliography": {
                "@refcount": "42",
                "reference": [
                    {
                        "ref-fulltext": "A. Krizhevsky, I. Sutskever, and G. E. Hinton, \"Imagenet classification with deep convolutional neural networks, \" in Proc. NIPS, Lake Tahoe, NV, USA, vol. 1, Dec. 2012, pp. 1097-1105.",
                        "@id": "1",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2012"},
                            "ref-title": {"ref-titletext": "Imagenet classification with deep convolutional neural networks"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84876231242",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "1"},
                                "pagerange": {
                                    "@first": "1097",
                                    "@last": "1105"
                                }
                            },
                            "ref-text": "Dec",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Krizhevsky",
                                    "ce:indexed-name": "Krizhevsky A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "I.",
                                    "@_fa": "true",
                                    "ce:surname": "Sutskever",
                                    "ce:indexed-name": "Sutskever I."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "G.E.",
                                    "@_fa": "true",
                                    "ce:surname": "Hinton",
                                    "ce:indexed-name": "Hinton G.E."
                                }
                            ]},
                            "ref-sourcetitle": "Proc. NIPS, Lake Tahoe, NV, Usa"
                        },
                        "ce:source-text": "A. Krizhevsky, I. Sutskever, and G. E. Hinton, \"Imagenet classification with deep convolutional neural networks, \" in Proc. NIPS, Lake Tahoe, NV, USA, vol. 1, Dec. 2012, pp. 1097-1105."
                    },
                    {
                        "ref-fulltext": "C. Farabet, B. Martini, P. Akselrod, S. Talay, Y. LeCun, and E. Culurciello, \"Hardware accelerated convolutional neural networks for synthetic vision systems, \" in Proc. IEEE Int. Symp. Circuits Syst., Paris, France, May/Jun. 2010, pp. 257-260.",
                        "@id": "2",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2010"},
                            "ref-title": {"ref-titletext": "Hardware accelerated convolutional neural networks for synthetic vision systems"},
                            "refd-itemidlist": {"itemid": {
                                "$": "77956000290",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "257",
                                "@last": "260"
                            }},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Farabet",
                                    "ce:indexed-name": "Farabet C."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "B.",
                                    "@_fa": "true",
                                    "ce:surname": "Martini",
                                    "ce:indexed-name": "Martini B."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Akselrod",
                                    "ce:indexed-name": "Akselrod P."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Talay",
                                    "ce:indexed-name": "Talay S."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "Y.",
                                    "@_fa": "true",
                                    "ce:surname": "LeCun",
                                    "ce:indexed-name": "LeCun Y."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "E.",
                                    "@_fa": "true",
                                    "ce:surname": "Culurciello",
                                    "ce:indexed-name": "Culurciello E."
                                }
                            ]},
                            "ref-sourcetitle": "Proc Ieee Int. Symp. Circuits Syst., Paris, France, May/Jun"
                        },
                        "ce:source-text": "C. Farabet, B. Martini, P. Akselrod, S. Talay, Y. LeCun, and E. Culurciello, \"Hardware accelerated convolutional neural networks for synthetic vision systems, \" in Proc. IEEE Int. Symp. Circuits Syst., Paris, France, May/Jun. 2010, pp. 257-260."
                    },
                    {
                        "ref-fulltext": "R. Zhao et al., \"Accelerating binarized convolutional neural networks with software-programmable FPGAs, \" in Proc. ACM/SIGDA Int. Symp. Field-Program. Gate Arrays (FPGA), Monterey, CA, USA, Feb. 2017, pp. 15-24.",
                        "@id": "3",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "Accelerating binarized convolutional neural networks with software-programmable FPGAs"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85016032836",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "2017"},
                                "pagerange": {
                                    "@first": "15",
                                    "@last": "24"
                                }
                            },
                            "ref-text": "Feb",
                            "ref-authors": {
                                "author": [{
                                    "@seq": "1",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Zhao",
                                    "ce:indexed-name": "Zhao R."
                                }],
                                "et-al": null
                            },
                            "ref-sourcetitle": "Proc ACM/SIGDA Int. Symp. Field-Program. Gate Arrays (FPGA), Monterey, CA, Usa"
                        },
                        "ce:source-text": "R. Zhao et al., \"Accelerating binarized convolutional neural networks with software-programmable FPGAs, \" in Proc. ACM/SIGDA Int. Symp. Field-Program. Gate Arrays (FPGA), Monterey, CA, USA, Feb. 2017, pp. 15-24."
                    },
                    {
                        "ref-fulltext": "C. Zhang, P. Li, G. Sun, Y. Guan, B. Xiao, and J. Cong, \"Optimizing FPGA-based accelerator design for deep convolutional neural networks, \" in Proc. ACM/SIGDA Int. Symp. Field-Program. Gate Arrays (FPGA). Monterey, CA, USA: ACM, Feb. 2015, pp. 161-170.",
                        "@id": "4",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2015"},
                            "ref-title": {"ref-titletext": "Optimizing FPGA-based accelerator design for deep convolutional neural networks"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84962921765",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "161",
                                "@last": "170"
                            }},
                            "ref-text": "Feb",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Zhang",
                                    "ce:indexed-name": "Zhang C."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Li",
                                    "ce:indexed-name": "Li P."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "G.",
                                    "@_fa": "true",
                                    "ce:surname": "Sun",
                                    "ce:indexed-name": "Sun G."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "Y.",
                                    "@_fa": "true",
                                    "ce:surname": "Guan",
                                    "ce:indexed-name": "Guan Y."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "B.",
                                    "@_fa": "true",
                                    "ce:surname": "Xiao",
                                    "ce:indexed-name": "Xiao B."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Cong",
                                    "ce:indexed-name": "Cong J."
                                }
                            ]},
                            "ref-sourcetitle": "Proc ACM/SIGDA Int. Symp. Field-Program. Gate Arrays (FPGA). Monterey, CA, USA: Acm"
                        },
                        "ce:source-text": "C. Zhang, P. Li, G. Sun, Y. Guan, B. Xiao, and J. Cong, \"Optimizing FPGA-based accelerator design for deep convolutional neural networks, \" in Proc. ACM/SIGDA Int. Symp. Field-Program. Gate Arrays (FPGA). Monterey, CA, USA: ACM, Feb. 2015, pp. 161-170."
                    },
                    {
                        "ref-fulltext": "S. Cadambi, A. Majumdar, M. Becchi, S. Chakradhar, and H. P. Graf, \"A programmable parallel accelerator for learning and classification, \" in Proc. 19th Int. Conf. Parallel Archit. Compilation Techn. (PACT), New York, NY, USA, Sep. 2010, pp. 273-284.",
                        "@id": "5",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2010"},
                            "ref-title": {"ref-titletext": "A programmable parallel accelerator for learning and classification"},
                            "refd-itemidlist": {"itemid": {
                                "$": "78149249904",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "273",
                                "@last": "284"
                            }},
                            "ref-text": "Sep",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Cadambi",
                                    "ce:indexed-name": "Cadambi S."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Majumdar",
                                    "ce:indexed-name": "Majumdar A."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Becchi",
                                    "ce:indexed-name": "Becchi M."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Chakradhar",
                                    "ce:indexed-name": "Chakradhar S."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "H.P.",
                                    "@_fa": "true",
                                    "ce:surname": "Graf",
                                    "ce:indexed-name": "Graf H.P."
                                }
                            ]},
                            "ref-sourcetitle": "Proc. 19th Int. Conf. Parallel Archit. Compilation Techn. (PACT), New York, NY, Usa"
                        },
                        "ce:source-text": "S. Cadambi, A. Majumdar, M. Becchi, S. Chakradhar, and H. P. Graf, \"A programmable parallel accelerator for learning and classification, \" in Proc. 19th Int. Conf. Parallel Archit. Compilation Techn. (PACT), New York, NY, USA, Sep. 2010, pp. 273-284."
                    },
                    {
                        "ref-fulltext": "W. Qadeer, R. Hameed, O. Shacham, P. Venkatesan, C. Kozyrakis, and M. A. Horowitz, \"Convolution engine: Balancing efficiency & flexibility in specialized computing, \" ACM SIGARCH Comput. Archit. News, vol. 41, no. 3, pp. 24-35, 2013.",
                        "@id": "6",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2013"},
                            "ref-title": {"ref-titletext": "Convolution engine: Balancing efficiency & flexibility in specialized computing"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84881162326",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "41",
                                    "@issue": "3"
                                },
                                "pagerange": {
                                    "@first": "24",
                                    "@last": "35"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "W.",
                                    "@_fa": "true",
                                    "ce:surname": "Qadeer",
                                    "ce:indexed-name": "Qadeer W."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Hameed",
                                    "ce:indexed-name": "Hameed R."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "O.",
                                    "@_fa": "true",
                                    "ce:surname": "Shacham",
                                    "ce:indexed-name": "Shacham O."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Venkatesan",
                                    "ce:indexed-name": "Venkatesan P."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Kozyrakis",
                                    "ce:indexed-name": "Kozyrakis C."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "M.A.",
                                    "@_fa": "true",
                                    "ce:surname": "Horowitz",
                                    "ce:indexed-name": "Horowitz M.A."
                                }
                            ]},
                            "ref-sourcetitle": "Acm Sigarch Comput. Archit. News"
                        },
                        "ce:source-text": "W. Qadeer, R. Hameed, O. Shacham, P. Venkatesan, C. Kozyrakis, and M. A. Horowitz, \"Convolution engine: Balancing efficiency & flexibility in specialized computing, \" ACM SIGARCH Comput. Archit. News, vol. 41, no. 3, pp. 24-35, 2013."
                    },
                    {
                        "ref-fulltext": "S. Chakradhar, M. Sankaradas, V. Jakkula, and S. Cadambi, \"A dynamically configurable coprocessor for convolutional neural networks, \" ACM SIGARCH Comput. Archit. News, vol. 38, no. 3, p. 247, Jun. 2010.",
                        "@id": "7",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2010"},
                            "ref-title": {"ref-titletext": "A dynamically configurable coprocessor for convolutional neural networks"},
                            "refd-itemidlist": {"itemid": {
                                "$": "77955007393",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "38",
                                    "@issue": "3"
                                },
                                "pagerange": {"@first": "247"}
                            },
                            "ref-text": "Jun",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Chakradhar",
                                    "ce:indexed-name": "Chakradhar S."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Sankaradas",
                                    "ce:indexed-name": "Sankaradas M."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "V.",
                                    "@_fa": "true",
                                    "ce:surname": "Jakkula",
                                    "ce:indexed-name": "Jakkula V."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Cadambi",
                                    "ce:indexed-name": "Cadambi S."
                                }
                            ]},
                            "ref-sourcetitle": "Acm Sigarch Comput. Archit. News"
                        },
                        "ce:source-text": "S. Chakradhar, M. Sankaradas, V. Jakkula, and S. Cadambi, \"A dynamically configurable coprocessor for convolutional neural networks, \" ACM SIGARCH Comput. Archit. News, vol. 38, no. 3, p. 247, Jun. 2010."
                    },
                    {
                        "ref-fulltext": "C. Farabet, C. Poulet, J. Y. Han, and Y. LeCun, \"CNP: An FPGA-based processor for convolutional networks, \" in Proc. Int. Conf. Field Program. Log. Appl., Prague, Czech Republic, Aug./sEP. 2009, pp. 32-37.",
                        "@id": "8",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2009"},
                            "ref-title": {"ref-titletext": "CNP: An FPGA-based processor for convolutional networks"},
                            "refd-itemidlist": {"itemid": {
                                "$": "70450060046",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "32",
                                "@last": "37"
                            }},
                            "ref-text": "Prague, Czech Republic, Aug./sEP",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Farabet",
                                    "ce:indexed-name": "Farabet C."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Poulet",
                                    "ce:indexed-name": "Poulet C."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "J.Y.",
                                    "@_fa": "true",
                                    "ce:surname": "Han",
                                    "ce:indexed-name": "Han J.Y."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "Y.",
                                    "@_fa": "true",
                                    "ce:surname": "LeCun",
                                    "ce:indexed-name": "LeCun Y."
                                }
                            ]},
                            "ref-sourcetitle": "Proc. Int. Conf. Field Program. Log. Appl."
                        },
                        "ce:source-text": "C. Farabet, C. Poulet, J. Y. Han, and Y. LeCun, \"CNP: An FPGA-based processor for convolutional networks, \" in Proc. Int. Conf. Field Program. Log. Appl., Prague, Czech Republic, Aug./sEP. 2009, pp. 32-37."
                    },
                    {
                        "ref-fulltext": "C. Farabet et al., \"Machine learning on very large data sets, \" in Large-Scale FPGA-Based Convolutional Networks, R. Bekkerman, M. Bilenko, and J. Langford. Eds. Cambridge, U.K.: Cambridge Univ. Press, 2011.",
                        "@id": "9",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2011"},
                            "ref-title": {"ref-titletext": "Machine learning on very large data sets"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84954512626",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "R. Bekkerman M. Bilenko, and J. Langford. Eds. Cambridge, U.K.: Cambridge Univ. Press",
                            "ref-authors": {
                                "author": [{
                                    "@seq": "1",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Farabet",
                                    "ce:indexed-name": "Farabet C."
                                }],
                                "et-al": null
                            },
                            "ref-sourcetitle": "Large-Scale FPGA-Based Convolutional Networks"
                        },
                        "ce:source-text": "C. Farabet et al., \"Machine learning on very large data sets, \" in Large-Scale FPGA-Based Convolutional Networks, R. Bekkerman, M. Bilenko, and J. Langford. Eds. Cambridge, U.K.: Cambridge Univ. Press, 2011."
                    },
                    {
                        "ref-fulltext": "K. Ovtcharov, O. Ruwase, J. Y. Kim, J. Fowers, K. Strauss, and K. E. S. Chung, \"Accelerating deep convolutional neural networks using specialized hardware, \" Microsoft Res., Redmond, WA, USA, White Paper 2/22, Feb. 2015, pp. 1-4.",
                        "@id": "10",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2015"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84971276348",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "1",
                                "@last": "4"
                            }},
                            "ref-text": "Microsoft Res., Redmond, WA, USA, White Paper 2/22 Feb",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Ovtcharov",
                                    "ce:indexed-name": "Ovtcharov K."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "O.",
                                    "@_fa": "true",
                                    "ce:surname": "Ruwase",
                                    "ce:indexed-name": "Ruwase O."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "J.Y.",
                                    "@_fa": "true",
                                    "ce:surname": "Kim",
                                    "ce:indexed-name": "Kim J.Y."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Fowers",
                                    "ce:indexed-name": "Fowers J."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Strauss",
                                    "ce:indexed-name": "Strauss K."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "K.E.S.",
                                    "@_fa": "true",
                                    "ce:surname": "Chung",
                                    "ce:indexed-name": "Chung K.E.S."
                                }
                            ]},
                            "ref-sourcetitle": "Accelerating Deep Convolutional Neural Networks Using Specialized Hardware"
                        },
                        "ce:source-text": "K. Ovtcharov, O. Ruwase, J. Y. Kim, J. Fowers, K. Strauss, and K. E. S. Chung, \"Accelerating deep convolutional neural networks using specialized hardware, \" Microsoft Res., Redmond, WA, USA, White Paper 2/22, Feb. 2015, pp. 1-4."
                    },
                    {
                        "ref-fulltext": "Y. Li, Z. Liu, K. Xu, H. Yu, and F. Ren, \"A GPU-outperforming FPGA accelerator architecture for binary convolutional neural networks, \" 2017, arXiv:1702.06392. [Online]. Available: http://arxiv.org/abs/1702.06392",
                        "@id": "11",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "ref-website": {"ce:e-address": {
                                "$": "http://arxiv.org/abs/1702.06392",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85048361907",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "arXiv:1702 06392",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "Y.",
                                    "@_fa": "true",
                                    "ce:surname": "Li",
                                    "ce:indexed-name": "Li Y."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "Z.",
                                    "@_fa": "true",
                                    "ce:surname": "Liu",
                                    "ce:indexed-name": "Liu Z."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Xu",
                                    "ce:indexed-name": "Xu K."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "H.",
                                    "@_fa": "true",
                                    "ce:surname": "Yu",
                                    "ce:indexed-name": "Yu H."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "F.",
                                    "@_fa": "true",
                                    "ce:surname": "Ren",
                                    "ce:indexed-name": "Ren F."
                                }
                            ]},
                            "ref-sourcetitle": "A GPU-outperforming Fpga Accelerator Architecture for Binary Convolutional Neural Networks"
                        },
                        "ce:source-text": "Y. Li, Z. Liu, K. Xu, H. Yu, and F. Ren, \"A GPU-outperforming FPGA accelerator architecture for binary convolutional neural networks, \" 2017, arXiv:1702.06392. [Online]. Available: http://arxiv.org/abs/1702.06392"
                    },
                    {
                        "ref-fulltext": "Y.-H. Chen, T. Krishna, J. S. Emer, and V. Sze, \"Eyeriss: An energyefficient reconfigurable accelerator for deep convolutional neural networks, \" IEEE J. Solid-State Circuits, vol. 52, no. 1, pp. 127-138, Jan. 2017.",
                        "@id": "12",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "Eyeriss: An energyefficient reconfigurable accelerator for deep convolutional neural networks"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84995478886",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "52",
                                    "@issue": "1"
                                },
                                "pagerange": {
                                    "@first": "127",
                                    "@last": "138"
                                }
                            },
                            "ref-text": "Jan. 2017",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "Y.-H.",
                                    "@_fa": "true",
                                    "ce:surname": "Chen",
                                    "ce:indexed-name": "Chen Y.-H."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "T.",
                                    "@_fa": "true",
                                    "ce:surname": "Krishna",
                                    "ce:indexed-name": "Krishna T."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "J.S.",
                                    "@_fa": "true",
                                    "ce:surname": "Emer",
                                    "ce:indexed-name": "Emer J.S."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "V.",
                                    "@_fa": "true",
                                    "ce:surname": "Sze",
                                    "ce:indexed-name": "Sze V."
                                }
                            ]},
                            "ref-sourcetitle": "Ieee J. Solid-State Circuits"
                        },
                        "ce:source-text": "Y.-H. Chen, T. Krishna, J. S. Emer, and V. Sze, \"Eyeriss: An energyefficient reconfigurable accelerator for deep convolutional neural networks, \" IEEE J. Solid-State Circuits, vol. 52, no. 1, pp. 127-138, Jan. 2017."
                    },
                    {
                        "ref-fulltext": "J. Qiu et al., \"Going deeper with embedded FPGA platform for convolutional neural network, \" in Proc. ACM/SIGDA Int. Symp. Field-Program. Gate Arrays (FPGA), Monterey, CA, USA, Feb. 2016, pp. 26-35.",
                        "@id": "13",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2016"},
                            "ref-title": {"ref-titletext": "Going deeper with embedded FPGA platform for convolutional neural network"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84966533810",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "26",
                                "@last": "35"
                            }},
                            "ref-text": "Monterey, CA, USA Feb",
                            "ref-authors": {
                                "author": [{
                                    "@seq": "1",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Qiu",
                                    "ce:indexed-name": "Qiu J."
                                }],
                                "et-al": null
                            },
                            "ref-sourcetitle": "Proc ACM/SIGDA Int. Symp. Field-Program. Gate Arrays (FPGA)"
                        },
                        "ce:source-text": "J. Qiu et al., \"Going deeper with embedded FPGA platform for convolutional neural network, \" in Proc. ACM/SIGDA Int. Symp. Field-Program. Gate Arrays (FPGA), Monterey, CA, USA, Feb. 2016, pp. 26-35."
                    },
                    {
                        "ref-fulltext": "J. Cong and B. Xiao, \"Minimizing computation in convolutional neural networks, \" in Artificial Neural Networks and Machine Learning (Lecture Notes in Computer Science), vol. 8681. Cham, Switzerland: Springer, 2014, pp. 281-290.",
                        "@id": "14",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2014"},
                            "ref-title": {"ref-titletext": "Minimizing computation in convolutional neural networks"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84958549938",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "8681"},
                                "pagerange": {
                                    "@first": "281",
                                    "@last": "290"
                                }
                            },
                            "ref-text": "Cham, Switzerland Springer",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Cong",
                                    "ce:indexed-name": "Cong J."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "B.",
                                    "@_fa": "true",
                                    "ce:surname": "Xiao",
                                    "ce:indexed-name": "Xiao B."
                                }
                            ]},
                            "ref-sourcetitle": "Artificial Neural Networks and Machine Learning (Lecture Notes in Computer Science"
                        },
                        "ce:source-text": "J. Cong and B. Xiao, \"Minimizing computation in convolutional neural networks, \" in Artificial Neural Networks and Machine Learning (Lecture Notes in Computer Science), vol. 8681. Cham, Switzerland: Springer, 2014, pp. 281-290."
                    },
                    {
                        "ref-fulltext": "H. Li, X. Fan, L. Jiao, W. Cao, X. Zhou, and L. Wang, \"A high performance FPGA-based accelerator for large-scale convolutional neural networks, \" in Proc. 26th Int. Conf. Field Program. Log. Appl. (FPL), Lausanne, Switzerland, Aug./Sep. 2016, pp. 1-96.",
                        "@id": "15",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2016"},
                            "ref-title": {"ref-titletext": "A high performance FPGA-based accelerator for large-scale convolutional neural networks"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84994881377",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "1",
                                "@last": "96"
                            }},
                            "ref-text": "Lausanne, Switzerland, Aug./Sep",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "H.",
                                    "@_fa": "true",
                                    "ce:surname": "Li",
                                    "ce:indexed-name": "Li H."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "X.",
                                    "@_fa": "true",
                                    "ce:surname": "Fan",
                                    "ce:indexed-name": "Fan X."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "L.",
                                    "@_fa": "true",
                                    "ce:surname": "Jiao",
                                    "ce:indexed-name": "Jiao L."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "W.",
                                    "@_fa": "true",
                                    "ce:surname": "Cao",
                                    "ce:indexed-name": "Cao W."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "X.",
                                    "@_fa": "true",
                                    "ce:surname": "Zhou",
                                    "ce:indexed-name": "Zhou X."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "L.",
                                    "@_fa": "true",
                                    "ce:surname": "Wang",
                                    "ce:indexed-name": "Wang L."
                                }
                            ]},
                            "ref-sourcetitle": "Proc. 26th Int. Conf. Field Program. Log. Appl. (FPL)"
                        },
                        "ce:source-text": "H. Li, X. Fan, L. Jiao, W. Cao, X. Zhou, and L. Wang, \"A high performance FPGA-based accelerator for large-scale convolutional neural networks, \" in Proc. 26th Int. Conf. Field Program. Log. Appl. (FPL), Lausanne, Switzerland, Aug./Sep. 2016, pp. 1-96."
                    },
                    {
                        "ref-fulltext": "M. Hardieck, M. Kumm, K. Möller, and P. Zipf, \"Reconfigurable convolutional kernels for neural networks on FPGAs, \" in Proc. ACM/SIGDA Int. Symp. Field-Program. Gate Arrays, Seaside, CA, USA, Feb. 2019, pp. 43-52.",
                        "@id": "16",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2019"},
                            "ref-title": {"ref-titletext": "Reconfigurable convolutional kernels for neural networks on FPGAs"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85064415222",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "43",
                                "@last": "52"
                            }},
                            "ref-text": "Seaside, CA, USA Feb",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Hardieck",
                                    "ce:indexed-name": "Hardieck M."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Kumm",
                                    "ce:indexed-name": "Kumm M."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Möller",
                                    "ce:indexed-name": "Moller K."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Zipf",
                                    "ce:indexed-name": "Zipf P."
                                }
                            ]},
                            "ref-sourcetitle": "Proc ACM/SIGDA Int. Symp. Field-Program. Gate Arrays"
                        },
                        "ce:source-text": "M. Hardieck, M. Kumm, K. Möller, and P. Zipf, \"Reconfigurable convolutional kernels for neural networks on FPGAs, \" in Proc. ACM/SIGDA Int. Symp. Field-Program. Gate Arrays, Seaside, CA, USA, Feb. 2019, pp. 43-52."
                    },
                    {
                        "ref-fulltext": "K. Abdelouahab, M. Pelcat, J. Serot, C. Bourrasset, and F. Berry, \"Tactics to directly map CNN graphs on embedded FPGAs, \" IEEE Embedded Syst. Lett., vol. 9, no. 4, pp. 113-116, Dec. 2017",
                        "@id": "17",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "Tactics to directly map CNN graphs on embedded FPGAs"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85028508912",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "9",
                                    "@issue": "4"
                                },
                                "pagerange": {
                                    "@first": "113",
                                    "@last": "116"
                                }
                            },
                            "ref-text": "Dec. 2017",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Abdelouahab",
                                    "ce:indexed-name": "Abdelouahab K."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Pelcat",
                                    "ce:indexed-name": "Pelcat M."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Serot",
                                    "ce:indexed-name": "Serot J."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Bourrasset",
                                    "ce:indexed-name": "Bourrasset C."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "F.",
                                    "@_fa": "true",
                                    "ce:surname": "Berry",
                                    "ce:indexed-name": "Berry F."
                                }
                            ]},
                            "ref-sourcetitle": "Ieee Embedded Syst. Lett"
                        },
                        "ce:source-text": "K. Abdelouahab, M. Pelcat, J. Serot, C. Bourrasset, and F. Berry, \"Tactics to directly map CNN graphs on embedded FPGAs, \" IEEE Embedded Syst. Lett., vol. 9, no. 4, pp. 113-116, Dec. 2017"
                    },
                    {
                        "ref-fulltext": "A. Lavin and S. Gray, \"Fast algorithms for convolutional neural networks, \" in Proc. IEEE Conf. Comput. Vis. Pattern Recognit. (CVPR), Las Vegas, NV, USA, Jun. 2016, pp. 4013-4021.",
                        "@id": "18",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2016"},
                            "ref-title": {"ref-titletext": "Fast algorithms for convolutional neural networks"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84986325583",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "4013",
                                "@last": "4021"
                            }},
                            "ref-text": "Las Vegas, NV, USA Jun",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Lavin",
                                    "ce:indexed-name": "Lavin A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Gray",
                                    "ce:indexed-name": "Gray S."
                                }
                            ]},
                            "ref-sourcetitle": "Proc Ieee Conf. Comput. Vis. Pattern Recognit. (CVPR)"
                        },
                        "ce:source-text": "A. Lavin and S. Gray, \"Fast algorithms for convolutional neural networks, \" in Proc. IEEE Conf. Comput. Vis. Pattern Recognit. (CVPR), Las Vegas, NV, USA, Jun. 2016, pp. 4013-4021."
                    },
                    {
                        "ref-fulltext": "A. Cariow and G. Cariowa, \"Hardware-efficient structure of the accelerating module for implementation of convolutional neural network basic operation, \" Meas. Autom. Monitor., no. 2, pp. 40-42, 2018.",
                        "@id": "19",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "ref-title": {"ref-titletext": "Hardware-efficient structure of the accelerating module for implementation of convolutional neural network basic operation"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85099118866",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "2"},
                                "pagerange": {
                                    "@first": "40",
                                    "@last": "42"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Cariow",
                                    "ce:indexed-name": "Cariow A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "G.",
                                    "@_fa": "true",
                                    "ce:surname": "Cariowa",
                                    "ce:indexed-name": "Cariowa G."
                                }
                            ]},
                            "ref-sourcetitle": "Meas. Autom. Monitor"
                        },
                        "ce:source-text": "A. Cariow and G. Cariowa, \"Hardware-efficient structure of the accelerating module for implementation of convolutional neural network basic operation, \" Meas. Autom. Monitor., no. 2, pp. 40-42, 2018."
                    },
                    {
                        "ref-fulltext": "L. Lu, Y. Liang, Q. Xiao, and S. Yan, \"Evaluating fast algorithms for convolutional neural networks on FPGAs, \" in Proc. FCCM, Napa, CA, USA, Apr./May 2017, pp. 101-108.",
                        "@id": "20",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "Evaluating fast algorithms for convolutional neural networks on FPGAs"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85027721515",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "101",
                                "@last": "108"
                            }},
                            "ref-text": "Napa, CA, USA, Apr./May 2017",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "L.",
                                    "@_fa": "true",
                                    "ce:surname": "Lu",
                                    "ce:indexed-name": "Lu L."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "Y.",
                                    "@_fa": "true",
                                    "ce:surname": "Liang",
                                    "ce:indexed-name": "Liang Y."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "Q.",
                                    "@_fa": "true",
                                    "ce:surname": "Xiao",
                                    "ce:indexed-name": "Xiao Q."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Yan",
                                    "ce:indexed-name": "Yan S."
                                }
                            ]},
                            "ref-sourcetitle": "Proc. Fccm"
                        },
                        "ce:source-text": "L. Lu, Y. Liang, Q. Xiao, and S. Yan, \"Evaluating fast algorithms for convolutional neural networks on FPGAs, \" in Proc. FCCM, Napa, CA, USA, Apr./May 2017, pp. 101-108."
                    },
                    {
                        "ref-fulltext": "Y. Zhao, D. Wang, L. Wang, and P. Liu, \"A faster algorithm for reducing the computational complexity of convolutional neural networks, \" Algorithms, vol. 11, no. 10, p. 159, Oct. 2018, doi: 10.3390/a11100159.",
                        "@id": "21",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "A faster algorithm for reducing the computational complexity of convolutional neural networks"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.3390/a11100159",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "85055630671",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "11",
                                    "@issue": "10"
                                },
                                "pagerange": {"@first": "159"}
                            },
                            "ref-text": "Oct. 2018",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "Y.",
                                    "@_fa": "true",
                                    "ce:surname": "Zhao",
                                    "ce:indexed-name": "Zhao Y."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Wang",
                                    "ce:indexed-name": "Wang D."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "L.",
                                    "@_fa": "true",
                                    "ce:surname": "Wang",
                                    "ce:indexed-name": "Wang L."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Liu",
                                    "ce:indexed-name": "Liu P."
                                }
                            ]},
                            "ref-sourcetitle": "Algorithms"
                        },
                        "ce:source-text": "Y. Zhao, D. Wang, L. Wang, and P. Liu, \"A faster algorithm for reducing the computational complexity of convolutional neural networks, \" Algorithms, vol. 11, no. 10, p. 159, Oct. 2018, doi: 10.3390/a11100159."
                    },
                    {
                        "ref-fulltext": "H. Park, D. Kim, J. Ahn, and S. Yoo, \"Zero and data reuseaware fast convolution for deep neural networks on GPU, \" in Proc. 11th IEEE/ACM/IFIP Int. Conf. Hardw./Softw. Codesign Syst. Synth. (CODES), Pittsburgh, PA, USA, Oct. 2016, pp. 1-10, doi: 10.1145/2968456.2968476.",
                        "@id": "22",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2016"},
                            "ref-title": {"ref-titletext": "Zero and data reuseaware fast convolution for deep neural networks on GPU"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1145/2968456.2968476",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "84995532057",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "1",
                                "@last": "10"
                            }},
                            "ref-text": "Pittsburgh, PA, USA Oct",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "H.",
                                    "@_fa": "true",
                                    "ce:surname": "Park",
                                    "ce:indexed-name": "Park H."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Kim",
                                    "ce:indexed-name": "Kim D."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Ahn",
                                    "ce:indexed-name": "Ahn J."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Yoo",
                                    "ce:indexed-name": "Yoo S."
                                }
                            ]},
                            "ref-sourcetitle": "Proc. 11th IEEE/ACM/IFIP Int. Conf. Hardw./Softw. Codesign Syst. Synth. (CODES)"
                        },
                        "ce:source-text": "H. Park, D. Kim, J. Ahn, and S. Yoo, \"Zero and data reuseaware fast convolution for deep neural networks on GPU, \" in Proc. 11th IEEE/ACM/IFIP Int. Conf. Hardw./Softw. Codesign Syst. Synth. (CODES), Pittsburgh, PA, USA, Oct. 2016, pp. 1-10, doi: 10.1145/2968456.2968476."
                    },
                    {
                        "ref-fulltext": "X. Wang, C. Wang, and X. Zhou, \"Work-in-progress: WinoNN: Optimising FPGA-based neural network accelerators using fast winograd algorithm, \" in Proc. Int. Conf. Hardw./Softw. Codesign Syst. Synth. (CODES+ISSS), Turin, Italy, vol. 5, Sep. 2018, pp. 1-2, doi: 10.1109/CODESISSS.2018.8525909.",
                        "@id": "23",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "ref-title": {"ref-titletext": "Work-in-progress: WinoNN: Optimising FPGA-based neural network accelerators using fast winograd algorithm"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1109/CODESISSS.2018.8525909",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "85058217891",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "5"},
                                "pagerange": {
                                    "@first": "1",
                                    "@last": "2"
                                }
                            },
                            "ref-text": "Sep",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "X.",
                                    "@_fa": "true",
                                    "ce:surname": "Wang",
                                    "ce:indexed-name": "Wang X."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Wang",
                                    "ce:indexed-name": "Wang C."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "X.",
                                    "@_fa": "true",
                                    "ce:surname": "Zhou",
                                    "ce:indexed-name": "Zhou X."
                                }
                            ]},
                            "ref-sourcetitle": "Proc. Int. Conf. Hardw./Softw. Codesign Syst. Synth. (CODES+ISSS), Turin, Italy"
                        },
                        "ce:source-text": "X. Wang, C. Wang, and X. Zhou, \"Work-in-progress: WinoNN: Optimising FPGA-based neural network accelerators using fast winograd algorithm, \" in Proc. Int. Conf. Hardw./Softw. Codesign Syst. Synth. (CODES+ISSS), Turin, Italy, vol. 5, Sep. 2018, pp. 1-2, doi: 10.1109/CODESISSS.2018.8525909."
                    },
                    {
                        "ref-fulltext": "L. Lu and Y. Liang, \"SpWA: An efficient sparse winograd convolutional neural networks accelerator on FPGAs, \" in Proc. 55th ACM/ESDA/IEEE Design Autom. Conf. (DAC), San Francisco, CA, USA, Jun. 2018, pp. 24-28, doi: 10.1109/DAC.2018.8465842.",
                        "@id": "24",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "ref-title": {"ref-titletext": "SpWA: An efficient sparse winograd convolutional neural networks accelerator on FPGAs"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1109/DAC.2018.8465842",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "85084863318",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {"pagerange": {
                                "@first": "24",
                                "@last": "28"
                            }},
                            "ref-text": "San Francisco, CA, USA Jun",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "L.",
                                    "@_fa": "true",
                                    "ce:surname": "Lu",
                                    "ce:indexed-name": "Lu L."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "Y.",
                                    "@_fa": "true",
                                    "ce:surname": "Liang",
                                    "ce:indexed-name": "Liang Y."
                                }
                            ]},
                            "ref-sourcetitle": "Proc. 55th ACM/ESDA/ Ieee Design Autom. Conf. (DAC)"
                        },
                        "ce:source-text": "L. Lu and Y. Liang, \"SpWA: An efficient sparse winograd convolutional neural networks accelerator on FPGAs, \" in Proc. 55th ACM/ESDA/IEEE Design Autom. Conf. (DAC), San Francisco, CA, USA, Jun. 2018, pp. 24-28, doi: 10.1109/DAC.2018.8465842."
                    },
                    {
                        "ref-fulltext": "A. Xygkis, L. Papadopoulos, D. Moloney, D. Soudris, and S. Yous, \"Efficient winograd-based convolution kernel implementation on edge devices, \" in Proc. 55th Annu. Design Autom. Conf. (DAC), San Francisco, CA, USA, 2018, pp. 1-6, doi: 10.1145/3195970.3196041.",
                        "@id": "25",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "Efficient winograd-based convolution kernel implementation on edge devices"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1145/3195970.3196041",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "85053696664",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "2018"},
                                "pagerange": {
                                    "@first": "1",
                                    "@last": "6"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Xygkis",
                                    "ce:indexed-name": "Xygkis A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "L.",
                                    "@_fa": "true",
                                    "ce:surname": "Papadopoulos",
                                    "ce:indexed-name": "Papadopoulos L."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Moloney",
                                    "ce:indexed-name": "Moloney D."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Soudris",
                                    "ce:indexed-name": "Soudris D."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Yous",
                                    "ce:indexed-name": "Yous S."
                                }
                            ]},
                            "ref-sourcetitle": "Proc. 55th Annu. Design Autom. Conf. (DAC), San Francisco, CA, Usa"
                        },
                        "ce:source-text": "A. Xygkis, L. Papadopoulos, D. Moloney, D. Soudris, and S. Yous, \"Efficient winograd-based convolution kernel implementation on edge devices, \" in Proc. 55th Annu. Design Autom. Conf. (DAC), San Francisco, CA, USA, 2018, pp. 1-6, doi: 10.1145/3195970.3196041."
                    },
                    {
                        "ref-fulltext": "Z. Jia, A. Zlateski, F. Durand, and K. Li, \"Optimizing N-dimensional, winograd-based convolution for manycore CPUs, \" ACM SIGPLAN Notices, vol. 53, no. 1, pp. 109-123, Feb. 2018.",
                        "@id": "26",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "Optimizing N-dimensional, winograd-based convolution for manycore CPUs"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85084178668",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "53",
                                    "@issue": "1"
                                },
                                "pagerange": {
                                    "@first": "109",
                                    "@last": "123"
                                }
                            },
                            "ref-text": "Feb. 2018",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "Z.",
                                    "@_fa": "true",
                                    "ce:surname": "Jia",
                                    "ce:indexed-name": "Jia Z."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Zlateski",
                                    "ce:indexed-name": "Zlateski A."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "F.",
                                    "@_fa": "true",
                                    "ce:surname": "Durand",
                                    "ce:indexed-name": "Durand F."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Li",
                                    "ce:indexed-name": "Li K."
                                }
                            ]},
                            "ref-sourcetitle": "Acm Sigplan Notices"
                        },
                        "ce:source-text": "Z. Jia, A. Zlateski, F. Durand, and K. Li, \"Optimizing N-dimensional, winograd-based convolution for manycore CPUs, \" ACM SIGPLAN Notices, vol. 53, no. 1, pp. 109-123, Feb. 2018."
                    },
                    {
                        "ref-fulltext": "Q. Xiao, Y. Liang, L. Lu, S. Yan, and Y.-W. Tai, \"Exploring heterogeneous algorithms for accelerating deep convolutional neural networks on FPGAs, \" in Proc. 54th Annu. Design Autom. Conf. (DAC), Austin, TX, USA, vol. 62, Jun. 2017, pp. 1-6, doi: 10.1145/3061639.3062244.",
                        "@id": "27",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "ref-title": {"ref-titletext": "Exploring heterogeneous algorithms for accelerating deep convolutional neural networks on FPGAs"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1145/3061639.3062244",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "85023643872",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {"@volume": "62"},
                                "pagerange": {
                                    "@first": "1",
                                    "@last": "6"
                                }
                            },
                            "ref-text": "Jun Austin, TX, USA",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "Q.",
                                    "@_fa": "true",
                                    "ce:surname": "Xiao",
                                    "ce:indexed-name": "Xiao Q."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "Y.",
                                    "@_fa": "true",
                                    "ce:surname": "Liang",
                                    "ce:indexed-name": "Liang Y."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "L.",
                                    "@_fa": "true",
                                    "ce:surname": "Lu",
                                    "ce:indexed-name": "Lu L."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Yan",
                                    "ce:indexed-name": "Yan S."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "Y.-W.",
                                    "@_fa": "true",
                                    "ce:surname": "Tai",
                                    "ce:indexed-name": "Tai Y.-W."
                                }
                            ]},
                            "ref-sourcetitle": "Proc. 54th Annu. Design Autom. Conf. (DAC)"
                        },
                        "ce:source-text": "Q. Xiao, Y. Liang, L. Lu, S. Yan, and Y.-W. Tai, \"Exploring heterogeneous algorithms for accelerating deep convolutional neural networks on FPGAs, \" in Proc. 54th Annu. Design Autom. Conf. (DAC), Austin, TX, USA, vol. 62, Jun. 2017, pp. 1-6, doi: 10.1145/3061639.3062244."
                    },
                    {
                        "ref-fulltext": "K. Guo, S. Zeng, J. Yu, Y. Wang, and H. Yang, \"A survey of FPGAbased neural network accelerator, \" 2017, arXiv:1712.08934. [Online]. Available: http://arxiv.org/abs/1712.08934",
                        "@id": "28",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "ref-website": {"ce:e-address": {
                                "$": "http://arxiv.org/abs/1712.08934",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85060014432",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "arXiv:1712 08934",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Guo",
                                    "ce:indexed-name": "Guo K."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Zeng",
                                    "ce:indexed-name": "Zeng S."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Yu",
                                    "ce:indexed-name": "Yu J."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "Y.",
                                    "@_fa": "true",
                                    "ce:surname": "Wang",
                                    "ce:indexed-name": "Wang Y."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "H.",
                                    "@_fa": "true",
                                    "ce:surname": "Yang",
                                    "ce:indexed-name": "Yang H."
                                }
                            ]},
                            "ref-sourcetitle": "A Survey of FPGAbased Neural Network Accelerator"
                        },
                        "ce:source-text": "K. Guo, S. Zeng, J. Yu, Y. Wang, and H. Yang, \"A survey of FPGAbased neural network accelerator, \" 2017, arXiv:1712.08934. [Online]. Available: http://arxiv.org/abs/1712.08934"
                    },
                    {
                        "ref-fulltext": "J. Yu et al., \"Instruction driven cross-layer CNN accelerator with winograd transformation on FPGA, \" ACM Trans. Rec. Tech. Syst., vol. 11, no. 3, pp. 227-230, Dec. 2018.",
                        "@id": "29",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "Instruction driven cross-layer CNN accelerator with winograd transformation on FPGA"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85093993096",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "11",
                                    "@issue": "3"
                                },
                                "pagerange": {
                                    "@first": "227",
                                    "@last": "230"
                                }
                            },
                            "ref-text": "Dec. 2018",
                            "ref-authors": {
                                "author": [{
                                    "@seq": "1",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Yu",
                                    "ce:indexed-name": "Yu J."
                                }],
                                "et-al": null
                            },
                            "ref-sourcetitle": "Acm Trans. Rec. Tech. Syst"
                        },
                        "ce:source-text": "J. Yu et al., \"Instruction driven cross-layer CNN accelerator with winograd transformation on FPGA, \" ACM Trans. Rec. Tech. Syst., vol. 11, no. 3, pp. 227-230, Dec. 2018."
                    },
                    {
                        "ref-fulltext": "Z. Li et al., \"HEIF: Highly efficient stochastic computing-based inference framework for deep neural networks, \" IEEE Trans. Comput.-Aided Design Integr., vol. 38, no. 8, pp. 1543-1556, Aug. 2019.",
                        "@id": "30",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "HEIF: Highly efficient stochastic computing-based inference framework for deep neural networks"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85049489419",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "38",
                                    "@issue": "8"
                                },
                                "pagerange": {
                                    "@first": "1543",
                                    "@last": "1556"
                                }
                            },
                            "ref-text": "Aug. 2019",
                            "ref-authors": {
                                "author": [{
                                    "@seq": "1",
                                    "ce:initials": "Z.",
                                    "@_fa": "true",
                                    "ce:surname": "Li",
                                    "ce:indexed-name": "Li Z."
                                }],
                                "et-al": null
                            },
                            "ref-sourcetitle": "Ieee Trans. Comput.-Aided Design Integr"
                        },
                        "ce:source-text": "Z. Li et al., \"HEIF: Highly efficient stochastic computing-based inference framework for deep neural networks, \" IEEE Trans. Comput.-Aided Design Integr., vol. 38, no. 8, pp. 1543-1556, Aug. 2019."
                    },
                    {
                        "ref-fulltext": "C. Gaudet and A. Maida, \"Deep quaternion networks, \" 2017, arXiv:1712.04604. [Online]. Available: http://arxiv.org/abs/1712.04604",
                        "@id": "31",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "ref-website": {"ce:e-address": {
                                "$": "http://arxiv.org/abs/1712.04604",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85055249418",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "arXiv:1712 04604",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Gaudet",
                                    "ce:indexed-name": "Gaudet C."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Maida",
                                    "ce:indexed-name": "Maida A."
                                }
                            ]},
                            "ref-sourcetitle": "Deep Quaternion Networks"
                        },
                        "ce:source-text": "C. Gaudet and A. Maida, \"Deep quaternion networks, \" 2017, arXiv:1712.04604. [Online]. Available: http://arxiv.org/abs/1712.04604"
                    },
                    {
                        "ref-fulltext": "C.-A. Popa, \"Learning algorithms for quaternion-valued neural networks, \" Neural Process. Lett., vol. 47, no. 3, pp. 949-973, Jun. 2018.",
                        "@id": "32",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "Learning algorithms for quaternion-valued neural networks"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85029802516",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "47",
                                    "@issue": "3"
                                },
                                "pagerange": {
                                    "@first": "949",
                                    "@last": "973"
                                }
                            },
                            "ref-text": "Jun. 2018",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "C.-A.",
                                "@_fa": "true",
                                "ce:surname": "Popa",
                                "ce:indexed-name": "Popa C.-A."
                            }]},
                            "ref-sourcetitle": "Neural Process. Lett"
                        },
                        "ce:source-text": "C.-A. Popa, \"Learning algorithms for quaternion-valued neural networks, \" Neural Process. Lett., vol. 47, no. 3, pp. 949-973, Jun. 2018."
                    },
                    {
                        "ref-fulltext": "L. Saad Saoud, R. Ghorbani, and F. Rahmoune, \"Cognitive quaternion valued neural network and some applications, \" Neurocomputing, vol. 221, no. C, pp. 85-93, Jan. 2017.",
                        "@id": "33",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "Cognitive quaternion valued neural network and some applications"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84992064863",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "221"},
                                "pagerange": {
                                    "@first": "85",
                                    "@last": "93"
                                }
                            },
                            "ref-text": "Jan. 2017",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "L.",
                                    "@_fa": "true",
                                    "ce:surname": "Saad Saoud",
                                    "ce:indexed-name": "Saad Saoud L."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Ghorbani",
                                    "ce:indexed-name": "Ghorbani R."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "F.",
                                    "@_fa": "true",
                                    "ce:surname": "Rahmoune",
                                    "ce:indexed-name": "Rahmoune F."
                                }
                            ]},
                            "ref-sourcetitle": "Neurocomputing"
                        },
                        "ce:source-text": "L. Saad Saoud, R. Ghorbani, and F. Rahmoune, \"Cognitive quaternion valued neural network and some applications, \" Neurocomputing, vol. 221, no. C, pp. 85-93, Jan. 2017."
                    },
                    {
                        "ref-fulltext": "X. Zhu, Y. Xu, H. Xu, and C. Chen, \"Quaternion convolutional neural networks, \" in Computer Vision-ECCV (Lecture Notes in Computer Science), vol. 11212. Cham, Switzerland: Springer, 2018, pp. 645-661.",
                        "@id": "34",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "ref-title": {"ref-titletext": "Quaternion convolutional neural networks"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85055416446",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "11212"},
                                "pagerange": {
                                    "@first": "645",
                                    "@last": "661"
                                }
                            },
                            "ref-text": "Cham, Switzerland Springer",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "X.",
                                    "@_fa": "true",
                                    "ce:surname": "Zhu",
                                    "ce:indexed-name": "Zhu X."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "Y.",
                                    "@_fa": "true",
                                    "ce:surname": "Xu",
                                    "ce:indexed-name": "Xu Y."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "H.",
                                    "@_fa": "true",
                                    "ce:surname": "Xu",
                                    "ce:indexed-name": "Xu H."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Chen",
                                    "ce:indexed-name": "Chen C."
                                }
                            ]},
                            "ref-sourcetitle": "Computer Vision-ECCV Lecture Notes in Computer Science"
                        },
                        "ce:source-text": "X. Zhu, Y. Xu, H. Xu, and C. Chen, \"Quaternion convolutional neural networks, \" in Computer Vision-ECCV (Lecture Notes in Computer Science), vol. 11212. Cham, Switzerland: Springer, 2018, pp. 645-661."
                    },
                    {
                        "ref-fulltext": "D. Comminiello, M. Lella, S. Scardapane, and A. Uncini, \"Quaternion convolutional neural networks for detection and localization of 3D sound events, \" 2018, arXiv:1812.06811. [Online]. Available: http://arxiv.org/abs/1812.06811",
                        "@id": "35",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "ref-website": {"ce:e-address": {
                                "$": "http://arxiv.org/abs/1812.06811",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85099147946",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "arXiv 1812 06811",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Comminiello",
                                    "ce:indexed-name": "Comminiello D."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Lella",
                                    "ce:indexed-name": "Lella M."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Scardapane",
                                    "ce:indexed-name": "Scardapane S."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Uncini",
                                    "ce:indexed-name": "Uncini A."
                                }
                            ]},
                            "ref-sourcetitle": "Quaternion Convolutional Neural Networks for Detection and Localization of 3D Sound Events"
                        },
                        "ce:source-text": "D. Comminiello, M. Lella, S. Scardapane, and A. Uncini, \"Quaternion convolutional neural networks for detection and localization of 3D sound events, \" 2018, arXiv:1812.06811. [Online]. Available: http://arxiv.org/abs/1812.06811"
                    },
                    {
                        "ref-fulltext": "B. Che Ujang, C. C. Took, and D. P. Mandic, \"Quaternion-valued nonlinear adaptive filtering, \" IEEE Trans. Neural Netw., vol. 22, no. 8, pp. 1193-1206, Aug. 2011.",
                        "@id": "36",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2011"},
                            "ref-title": {"ref-titletext": "Quaternion-valued nonlinear adaptive filtering"},
                            "refd-itemidlist": {"itemid": {
                                "$": "80051550143",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "22",
                                    "@issue": "8"
                                },
                                "pagerange": {
                                    "@first": "1193",
                                    "@last": "1206"
                                }
                            },
                            "ref-text": "Aug",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "B.",
                                    "@_fa": "true",
                                    "ce:surname": "Che Ujang",
                                    "ce:indexed-name": "Che Ujang B."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "C.C.",
                                    "@_fa": "true",
                                    "ce:surname": "Took",
                                    "ce:indexed-name": "Took C.C."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "D.P.",
                                    "@_fa": "true",
                                    "ce:surname": "Mandic",
                                    "ce:indexed-name": "Mandic D.P."
                                }
                            ]},
                            "ref-sourcetitle": "Ieee Trans. Neural Netw"
                        },
                        "ce:source-text": "B. Che Ujang, C. C. Took, and D. P. Mandic, \"Quaternion-valued nonlinear adaptive filtering, \" IEEE Trans. Neural Netw., vol. 22, no. 8, pp. 1193-1206, Aug. 2011."
                    },
                    {
                        "ref-fulltext": "E. Hitzer, \"Algebraic foundations of split hypercomplex nonlinear adaptive filtering, \" Math. Methods Appl. Sci., vol. 36, no. 9, pp. 1042-1055, Jun. 2013.",
                        "@id": "37",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2013"},
                            "ref-title": {"ref-titletext": "Algebraic foundations of split hypercomplex nonlinear adaptive filtering"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84878013832",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "36",
                                    "@issue": "9"
                                },
                                "pagerange": {
                                    "@first": "1042",
                                    "@last": "1055"
                                }
                            },
                            "ref-text": "Jun",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "E.",
                                "@_fa": "true",
                                "ce:surname": "Hitzer",
                                "ce:indexed-name": "Hitzer E."
                            }]},
                            "ref-sourcetitle": "Math. Methods Appl. Sci"
                        },
                        "ce:source-text": "E. Hitzer, \"Algebraic foundations of split hypercomplex nonlinear adaptive filtering, \" Math. Methods Appl. Sci., vol. 36, no. 9, pp. 1042-1055, Jun. 2013."
                    },
                    {
                        "ref-fulltext": "T. Parcollet et al., \"Quaternion convolutional neural networks for endto-end automatic speech recognition, \" in Proc. Interspeech, Hyderabad, India, Sep. 2018, pp. 22-26.",
                        "@id": "38",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "ref-title": {"ref-titletext": "Quaternion convolutional neural networks for endto-end automatic speech recognition"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85054958663",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "22",
                                "@last": "26"
                            }},
                            "ref-text": "Sep",
                            "ref-authors": {
                                "author": [{
                                    "@seq": "1",
                                    "ce:initials": "T.",
                                    "@_fa": "true",
                                    "ce:surname": "Parcollet",
                                    "ce:indexed-name": "Parcollet T."
                                }],
                                "et-al": null
                            },
                            "ref-sourcetitle": "Proc. Interspeech, Hyderabad, India"
                        },
                        "ce:source-text": "T. Parcollet et al., \"Quaternion convolutional neural networks for endto-end automatic speech recognition, \" in Proc. Interspeech, Hyderabad, India, Sep. 2018, pp. 22-26."
                    },
                    {
                        "ref-fulltext": "T. Parcollet, M. Ravanelli, M. Morchid, G. Linarès, and R. De Mori, \"Speech recognition with quaternion neural networks, \" 2018, arXiv:1811.09678. [Online]. Available: http://arxiv.org/abs/1811.09678",
                        "@id": "39",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "ref-website": {"ce:e-address": {
                                "$": "http://arxiv.org/abs/1811.09678",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85074941554",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "arXiv 1811 09678",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "T.",
                                    "@_fa": "true",
                                    "ce:surname": "Parcollet",
                                    "ce:indexed-name": "Parcollet T."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Ravanelli",
                                    "ce:indexed-name": "Ravanelli M."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Morchid",
                                    "ce:indexed-name": "Morchid M."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "G.",
                                    "@_fa": "true",
                                    "ce:surname": "Linarès",
                                    "ce:indexed-name": "Linares G."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "De Mori",
                                    "ce:indexed-name": "De Mori R."
                                }
                            ]},
                            "ref-sourcetitle": "Speech Recognition with Quaternion Neural Networks"
                        },
                        "ce:source-text": "T. Parcollet, M. Ravanelli, M. Morchid, G. Linarès, and R. De Mori, \"Speech recognition with quaternion neural networks, \" 2018, arXiv:1811.09678. [Online]. Available: http://arxiv.org/abs/1811.09678"
                    },
                    {
                        "ref-fulltext": "I. L. Kantor and A. S. Solodovnikov, Hypercomplex Numbers. NewYork, NY, USA: Springer-Verlag, 1989.",
                        "@id": "40",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1989"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0003704858",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "NewYork, NY, USA: Springer-Verlag",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "I.L.",
                                    "@_fa": "true",
                                    "ce:surname": "Kantor",
                                    "ce:indexed-name": "Kantor I.L."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "A.S.",
                                    "@_fa": "true",
                                    "ce:surname": "Solodovnikov",
                                    "ce:indexed-name": "Solodovnikov A.S."
                                }
                            ]},
                            "ref-sourcetitle": "Hypercomplex Numbers"
                        },
                        "ce:source-text": "I. L. Kantor and A. S. Solodovnikov, Hypercomplex Numbers. NewYork, NY, USA: Springer-Verlag, 1989."
                    },
                    {
                        "ref-fulltext": "A. Cariow, \"Strategies for the synthesis of fast algorithms for the computation of the matrix-vector products, \" J. Signal Process. Theory Appl., vol. 3, no. 1, pp. 1-19, 2014.",
                        "@id": "41",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2014"},
                            "ref-title": {"ref-titletext": "Strategies for the synthesis of fast algorithms for the computation of the matrix-vector products"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84958968320",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "3",
                                    "@issue": "1"
                                },
                                "pagerange": {
                                    "@first": "1",
                                    "@last": "19"
                                }
                            },
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "A.",
                                "@_fa": "true",
                                "ce:surname": "Cariow",
                                "ce:indexed-name": "Cariow A."
                            }]},
                            "ref-sourcetitle": "J. Signal Process. Theory Appl"
                        },
                        "ce:source-text": "A. Cariow, \"Strategies for the synthesis of fast algorithms for the computation of the matrix-vector products, \" J. Signal Process. Theory Appl., vol. 3, no. 1, pp. 1-19, 2014."
                    },
                    {
                        "ref-fulltext": "J. Granata, M. Conner, and R. Tolimieri, \"The tensor product: A mathematical programming language for FFTs and other fast DSP operations, \" IEEE Signal Process. Mag., vol. 9, no. 1, pp. 40-48, Jan. 1992.",
                        "@id": "42",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1992"},
                            "ref-title": {"ref-titletext": "The tensor product: A mathematical programming language for FFTs and other fast DSP operations"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0026747971",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "9",
                                    "@issue": "1"
                                },
                                "pagerange": {
                                    "@first": "40",
                                    "@last": "48"
                                }
                            },
                            "ref-text": "Jan",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Granata",
                                    "ce:indexed-name": "Granata J."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Conner",
                                    "ce:indexed-name": "Conner M."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Tolimieri",
                                    "ce:indexed-name": "Tolimieri R."
                                }
                            ]},
                            "ref-sourcetitle": "Ieee Signal Process. Mag"
                        },
                        "ce:source-text": "J. Granata, M. Conner, and R. Tolimieri, \"The tensor product: A mathematical programming language for FFTs and other fast DSP operations, \" IEEE Signal Process. Mag., vol. 9, no. 1, pp. 40-48, Jan. 1992."
                    }
                ]
            }}
        }
    },
    "affiliation": [
        {
            "affiliation-city": "Szczecin",
            "@id": "60104305",
            "affilname": "West Pomeranian University of Technology, Szczecin",
            "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60104305",
            "affiliation-country": "Poland"
        },
        {
            "affiliation-city": "Chisinau",
            "@id": "60071839",
            "affilname": "Technical University of Moldova",
            "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60071839",
            "affiliation-country": "Moldova"
        }
    ],
    "coredata": {
        "srctype": "j",
        "eid": "2-s2.0-85099167500",
        "dc:description": "In this article, we analyze algorithmic ways to reduce the arithmetic complexity of calculating quaternion-valued linear convolution and also synthesize a new algorithm for calculating this convolution. During the synthesis of the discussed algorithm, we use the fact that quaternion multiplication may be represented as a matrix-vector product. The matrix participating in the product has unique structural properties that allow performing its advantageous decomposition. Namely, this decomposition leads to reducing the multiplicative complexity of computations. In addition, we used the fact that when calculating the elements of the quaternion-valued convolution, the part of the calculations of all matrix-vector products is common. It gives an additional reduction in the number of additions of real numbers and, consequently, a decrease in the additive complexity of calculations. Thus, the use of the proposed algorithm will contribute to the acceleration of calculations in quaternion-valued convolution neural networks.",
        "pubmed-id": "32275620",
        "prism:coverDate": "2021-01-01",
        "prism:aggregationType": "Journal",
        "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85099167500",
        "dc:creator": {"author": [{
            "ce:given-name": "Aleksandr",
            "preferred-name": {
                "ce:given-name": "Aleksandr",
                "ce:initials": "A.",
                "ce:surname": "Cariow",
                "ce:indexed-name": "Cariow A."
            },
            "@seq": "1",
            "ce:initials": "A.",
            "@_fa": "true",
            "affiliation": [
                {
                    "@id": "60071839",
                    "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60071839"
                },
                {
                    "@id": "60104305",
                    "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60104305"
                }
            ],
            "ce:surname": "Cariow",
            "@auid": "55448045700",
            "author-url": "https://api.elsevier.com/content/author/author_id/55448045700",
            "ce:indexed-name": "Cariow A."
        }]},
        "link": [
            {
                "@_fa": "true",
                "@rel": "self",
                "@href": "https://api.elsevier.com/content/abstract/scopus_id/85099167500"
            },
            {
                "@_fa": "true",
                "@rel": "scopus",
                "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85099167500&origin=inward"
            },
            {
                "@_fa": "true",
                "@rel": "scopus-citedby",
                "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85099167500&origin=inward"
            }
        ],
        "source-id": "21100235616",
        "citedby-count": "7",
        "prism:volume": "32",
        "subtype": "ar",
        "dc:title": "Fast Algorithms for Quaternion-Valued Convolutional Neural Networks",
        "openaccess": "0",
        "prism:issn": "21622388 2162237X",
        "publishercopyright": "© 2012 IEEE.",
        "article-number": "9058993",
        "prism:issueIdentifier": "1",
        "subtypeDescription": "Article",
        "prism:publicationName": "IEEE Transactions on Neural Networks and Learning Systems",
        "prism:pageRange": "457-462",
        "prism:endingPage": "462",
        "openaccessFlag": "false",
        "prism:doi": "10.1109/TNNLS.2020.2979682",
        "prism:startingPage": "457",
        "dc:identifier": "SCOPUS_ID:85099167500",
        "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."
    },
    "idxterms": {"mainterm": [
        {
            "$": "Arithmetic complexity",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Convolution neural network",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Fast algorithms",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Linear convolution",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Matrix-vector products",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Multiplicative complexity",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Real number",
            "@weight": "b",
            "@candidate": "n"
        }
    ]},
    "language": {"@xml:lang": "eng"},
    "authkeywords": {"author-keyword": [
        {
            "@_fa": "true",
            "$": "Neural networks"
        },
        {
            "@_fa": "true",
            "$": "quaternions"
        },
        {
            "@_fa": "true",
            "$": "signal processing algorithms"
        }
    ]},
    "subject-areas": {"subject-area": [
        {
            "@_fa": "true",
            "$": "Software",
            "@code": "1712",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Computer Science Applications",
            "@code": "1706",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Computer Networks and Communications",
            "@code": "1705",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Artificial Intelligence",
            "@code": "1702",
            "@abbrev": "COMP"
        }
    ]},
    "authors": {"author": [
        {
            "ce:given-name": "Aleksandr",
            "preferred-name": {
                "ce:given-name": "Aleksandr",
                "ce:initials": "A.",
                "ce:surname": "Cariow",
                "ce:indexed-name": "Cariow A."
            },
            "@seq": "1",
            "ce:initials": "A.",
            "@_fa": "true",
            "affiliation": [
                {
                    "@id": "60071839",
                    "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60071839"
                },
                {
                    "@id": "60104305",
                    "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60104305"
                }
            ],
            "ce:surname": "Cariow",
            "@auid": "55448045700",
            "author-url": "https://api.elsevier.com/content/author/author_id/55448045700",
            "ce:indexed-name": "Cariow A."
        },
        {
            "ce:given-name": "Galina",
            "preferred-name": {
                "ce:given-name": "Galina",
                "ce:initials": "G.",
                "ce:surname": "Cariowa",
                "ce:indexed-name": "Cariowa G."
            },
            "@seq": "2",
            "ce:initials": "G.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60104305",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60104305"
            },
            "ce:surname": "Cariowa",
            "@auid": "55485269300",
            "author-url": "https://api.elsevier.com/content/author/author_id/55485269300",
            "ce:indexed-name": "Cariowa G."
        }
    ]}
}}