// Copyright 2026 The HRX Authors
// SPDX-License-Identifier: Apache-2.0

#ifndef HRX_INTERNAL_H_
#define HRX_INTERNAL_H_

#include <assert.h>

#include "buffer_table.h"
#include "hrx_runtime.h"
#include "iree/base/api.h"
#include "iree/base/internal/arena.h"
#include "iree/base/tracing.h"
#include "iree/hal/api.h"
#include "iree/hal/drivers/task/executable/loaders/registration/init.h"
#include "iree/hal/utils/resource_set.h"
#include "iree_hal_compat.h"

#ifdef __cplusplus
extern "C" {
#endif

//===----------------------------------------------------------------------===//
// Tracing helpers
//===----------------------------------------------------------------------===//

#define HRX_TRACE_ZONE_BEGIN(zone_id, name_literal) \
  IREE_TRACE_ZONE_BEGIN_NAMED(zone_id, name_literal)
#define HRX_TRACE_ZONE_END(zone_id) IREE_TRACE_ZONE_END(zone_id)
#define HRX_TRACE_ZONE_APPEND_BYTES(zone_id, byte_count) \
  IREE_TRACE_ZONE_APPEND_VALUE_I64(zone_id, (int64_t)(byte_count))
#define HRX_RETURN_AND_END_ZONE(zone_id, expr) \
  do {                                         \
    hrx_status_t hrx_status__ = (expr);        \
    HRX_TRACE_ZONE_END(zone_id);               \
    return hrx_status__;                       \
  } while (0)
#define HRX_RETURN_VOID_AND_END_ZONE(zone_id) \
  do {                                        \
    HRX_TRACE_ZONE_END(zone_id);              \
    return;                                   \
  } while (0)

// Internal helpers for libhrx code that uses IREE primitives to implement
// functions returning hrx_status_t. iree_status_t and hrx_status_t have
// different storage representations so results of IREE calls must be
// converted at the return boundary.
#define HRX_RETURN_IF_IREE_ERROR(...)                          \
  do {                                                         \
    iree_status_t hrx__iree_status = (__VA_ARGS__);            \
    if (IREE_UNLIKELY(!iree_status_is_ok(hrx__iree_status))) { \
      return hrx_status_from_iree(hrx__iree_status);           \
    }                                                          \
  } while (0)

#define HRX_RETURN_AND_END_ZONE_IF_IREE_ERROR(zone_id, expr, ...) \
  do {                                                            \
    iree_status_t hrx__iree_status = (expr);                      \
    if (IREE_UNLIKELY(!iree_status_is_ok(hrx__iree_status))) {    \
      IREE_TRACE_ZONE_END(zone_id);                               \
      return hrx_status_from_iree(hrx__iree_status);              \
    }                                                             \
  } while (0)

//===----------------------------------------------------------------------===//
// Enum value compatibility asserts
//
// HRX enums match IREE values by convention. These asserts guarantee it.
//===----------------------------------------------------------------------===//

IREE_STATIC_ASSERT_ENUM_EQ(HRX_STATUS_OK, IREE_STATUS_OK, "status mismatch");
IREE_STATIC_ASSERT_ENUM_EQ(HRX_STATUS_CANCELLED, IREE_STATUS_CANCELLED,
                           "status mismatch");
IREE_STATIC_ASSERT_ENUM_EQ(HRX_STATUS_UNKNOWN, IREE_STATUS_UNKNOWN,
                           "status mismatch");
IREE_STATIC_ASSERT_ENUM_EQ(HRX_STATUS_INVALID_ARGUMENT,
                           IREE_STATUS_INVALID_ARGUMENT, "status mismatch");
IREE_STATIC_ASSERT_ENUM_EQ(HRX_STATUS_DEADLINE_EXCEEDED,
                           IREE_STATUS_DEADLINE_EXCEEDED, "status mismatch");
IREE_STATIC_ASSERT_ENUM_EQ(HRX_STATUS_NOT_FOUND, IREE_STATUS_NOT_FOUND,
                           "status mismatch");
IREE_STATIC_ASSERT_ENUM_EQ(HRX_STATUS_ALREADY_EXISTS,
                           IREE_STATUS_ALREADY_EXISTS, "status mismatch");
IREE_STATIC_ASSERT_ENUM_EQ(HRX_STATUS_PERMISSION_DENIED,
                           IREE_STATUS_PERMISSION_DENIED, "status mismatch");
IREE_STATIC_ASSERT_ENUM_EQ(HRX_STATUS_OUT_OF_MEMORY,
                           IREE_STATUS_RESOURCE_EXHAUSTED, "status mismatch");
IREE_STATIC_ASSERT_ENUM_EQ(HRX_STATUS_FAILED_PRECONDITION,
                           IREE_STATUS_FAILED_PRECONDITION, "status mismatch");
IREE_STATIC_ASSERT_ENUM_EQ(HRX_STATUS_ABORTED, IREE_STATUS_ABORTED,
                           "status mismatch");
IREE_STATIC_ASSERT_ENUM_EQ(HRX_STATUS_OUT_OF_RANGE, IREE_STATUS_OUT_OF_RANGE,
                           "status mismatch");
IREE_STATIC_ASSERT_ENUM_EQ(HRX_STATUS_UNIMPLEMENTED, IREE_STATUS_UNIMPLEMENTED,
                           "status mismatch");
IREE_STATIC_ASSERT_ENUM_EQ(HRX_STATUS_INTERNAL, IREE_STATUS_INTERNAL,
                           "status mismatch");
IREE_STATIC_ASSERT_ENUM_EQ(HRX_STATUS_UNAVAILABLE, IREE_STATUS_UNAVAILABLE,
                           "status mismatch");
IREE_STATIC_ASSERT_ENUM_EQ(HRX_STATUS_DATA_LOSS, IREE_STATUS_DATA_LOSS,
                           "status mismatch");

// Memory type bitfield.
static_assert(HRX_MEMORY_TYPE_NONE == IREE_HAL_MEMORY_TYPE_NONE,
              "memory type mismatch");
static_assert(HRX_MEMORY_TYPE_OPTIMAL == IREE_HAL_MEMORY_TYPE_OPTIMAL,
              "memory type mismatch");
static_assert(HRX_MEMORY_TYPE_HOST_VISIBLE == IREE_HAL_MEMORY_TYPE_HOST_VISIBLE,
              "memory type mismatch");
static_assert(HRX_MEMORY_TYPE_HOST_COHERENT ==
                  IREE_HAL_MEMORY_TYPE_HOST_COHERENT,
              "memory type mismatch");
static_assert(HRX_MEMORY_TYPE_HOST_CACHED == IREE_HAL_MEMORY_TYPE_HOST_CACHED,
              "memory type mismatch");
static_assert(HRX_MEMORY_TYPE_HOST_LOCAL == IREE_HAL_MEMORY_TYPE_HOST_LOCAL,
              "memory type mismatch");
static_assert(HRX_MEMORY_TYPE_DEVICE_VISIBLE ==
                  IREE_HAL_MEMORY_TYPE_DEVICE_VISIBLE,
              "memory type mismatch");
static_assert(HRX_MEMORY_TYPE_DEVICE_LOCAL == IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL,
              "memory type mismatch");
static_assert(HRX_MEMORY_TYPE_DEVICE_UNCACHED ==
                  IREE_HAL_MEMORY_TYPE_DEVICE_UNCACHED,
              "memory type mismatch");

// Memory access bitfield.
static_assert(HRX_MEMORY_ACCESS_NONE == IREE_HAL_MEMORY_ACCESS_NONE,
              "memory access mismatch");
static_assert(HRX_MEMORY_ACCESS_READ == IREE_HAL_MEMORY_ACCESS_READ,
              "memory access mismatch");
static_assert(HRX_MEMORY_ACCESS_WRITE == IREE_HAL_MEMORY_ACCESS_WRITE,
              "memory access mismatch");
static_assert(HRX_MEMORY_ACCESS_DISCARD == IREE_HAL_MEMORY_ACCESS_DISCARD,
              "memory access mismatch");
static_assert(HRX_MEMORY_ACCESS_ALL == IREE_HAL_MEMORY_ACCESS_ALL,
              "memory access mismatch");

// Buffer usage bitfield.
static_assert(HRX_BUFFER_USAGE_NONE == IREE_HAL_BUFFER_USAGE_NONE,
              "buffer usage mismatch");
static_assert(HRX_BUFFER_USAGE_TRANSFER == IREE_HAL_BUFFER_USAGE_TRANSFER,
              "buffer usage mismatch");
static_assert(HRX_BUFFER_USAGE_STORAGE == IREE_HAL_BUFFER_USAGE_STORAGE,
              "buffer usage mismatch");
static_assert(HRX_BUFFER_USAGE_DEFAULT == IREE_HAL_BUFFER_USAGE_DEFAULT,
              "buffer usage mismatch");

// HRX dispatch flags intentionally use their own bit assignments. Translate
// them instead of casting into IREE HAL dispatch flags.
static inline hrx_status_t hrx_iree_dispatch_flags_from_hrx(
    uint32_t hrx_flags, iree_hal_dispatch_flags_t* out_iree_flags) {
  *out_iree_flags = IREE_HAL_DISPATCH_FLAG_NONE;
  const uint32_t supported_flags = HRX_DISPATCH_FLAG_CUSTOM_DIRECT_ARGUMENTS |
                                   HRX_DISPATCH_FLAG_ALLOW_INLINE_EXECUTION;
  if (IREE_UNLIKELY(hrx_flags & ~supported_flags)) {
    return hrx_make_status(HRX_STATUS_INVALID_ARGUMENT,
                           "unsupported HRX dispatch flags");
  }
  if (hrx_flags & HRX_DISPATCH_FLAG_CUSTOM_DIRECT_ARGUMENTS) {
    *out_iree_flags |= IREE_HAL_DISPATCH_FLAG_CUSTOM_DIRECT_ARGUMENTS;
  }
  if (hrx_flags & HRX_DISPATCH_FLAG_ALLOW_INLINE_EXECUTION) {
    *out_iree_flags |= IREE_HAL_DISPATCH_FLAG_ALLOW_INLINE_EXECUTION;
  }
  return hrx_ok_status();
}

// Buffer view metadata.
static_assert(HRX_ELEMENT_TYPE_NONE == IREE_HAL_ELEMENT_TYPE_NONE,
              "element type mismatch");
static_assert(HRX_ELEMENT_TYPE_OPAQUE_8 == IREE_HAL_ELEMENT_TYPE_OPAQUE_8,
              "element type mismatch");
static_assert(HRX_ELEMENT_TYPE_BOOL_8 == IREE_HAL_ELEMENT_TYPE_BOOL_8,
              "element type mismatch");
static_assert(HRX_ELEMENT_TYPE_INT_16 == IREE_HAL_ELEMENT_TYPE_INT_16,
              "element type mismatch");
static_assert(HRX_ELEMENT_TYPE_UINT_8 == IREE_HAL_ELEMENT_TYPE_UINT_8,
              "element type mismatch");
static_assert(HRX_ELEMENT_TYPE_INT_32 == IREE_HAL_ELEMENT_TYPE_INT_32,
              "element type mismatch");
static_assert(HRX_ELEMENT_TYPE_INT_64 == IREE_HAL_ELEMENT_TYPE_INT_64,
              "element type mismatch");
static_assert(HRX_ELEMENT_TYPE_SINT_8 == IREE_HAL_ELEMENT_TYPE_SINT_8,
              "element type mismatch");
static_assert(HRX_ELEMENT_TYPE_SINT_16 == IREE_HAL_ELEMENT_TYPE_SINT_16,
              "element type mismatch");
static_assert(HRX_ELEMENT_TYPE_SINT_32 == IREE_HAL_ELEMENT_TYPE_SINT_32,
              "element type mismatch");
static_assert(HRX_ELEMENT_TYPE_SINT_64 == IREE_HAL_ELEMENT_TYPE_SINT_64,
              "element type mismatch");
static_assert(HRX_ELEMENT_TYPE_FLOAT_16 == IREE_HAL_ELEMENT_TYPE_FLOAT_16,
              "element type mismatch");
static_assert(HRX_ELEMENT_TYPE_FLOAT_32 == IREE_HAL_ELEMENT_TYPE_FLOAT_32,
              "element type mismatch");
static_assert(HRX_ELEMENT_TYPE_FLOAT_64 == IREE_HAL_ELEMENT_TYPE_FLOAT_64,
              "element type mismatch");
static_assert(HRX_ELEMENT_TYPE_BFLOAT_16 == IREE_HAL_ELEMENT_TYPE_BFLOAT_16,
              "element type mismatch");
static_assert(HRX_ENCODING_TYPE_OPAQUE == IREE_HAL_ENCODING_TYPE_OPAQUE,
              "encoding type mismatch");
static_assert(HRX_ENCODING_TYPE_DENSE_ROW_MAJOR ==
                  IREE_HAL_ENCODING_TYPE_DENSE_ROW_MAJOR,
              "encoding type mismatch");

// Memory protection bitfield.
static_assert(HRX_MEMORY_PROTECTION_NONE == IREE_HAL_MEMORY_PROTECTION_NONE,
              "memory protection mismatch");
static_assert(HRX_MEMORY_PROTECTION_READ == IREE_HAL_MEMORY_PROTECTION_READ,
              "memory protection mismatch");
static_assert(HRX_MEMORY_PROTECTION_WRITE == IREE_HAL_MEMORY_PROTECTION_WRITE,
              "memory protection mismatch");

// Map flags reuse memory access values.
static_assert(HRX_MAP_READ == IREE_HAL_MEMORY_ACCESS_READ,
              "map flags mismatch");
static_assert(HRX_MAP_WRITE == IREE_HAL_MEMORY_ACCESS_WRITE,
              "map flags mismatch");
static_assert(HRX_MAP_DISCARD == IREE_HAL_MEMORY_ACCESS_DISCARD,
              "map flags mismatch");

//===----------------------------------------------------------------------===//
// Internal types backing opaque handles
//===----------------------------------------------------------------------===//

#define HRX_MAX_DEVICES 64

// Status payload (allocated on error, NULL = OK).
typedef struct hrx_status_s {
  hrx_status_code_t code;
  char* message;
} hrx_status_s;

// Allocator (wraps iree_hal_allocator_t, owned by device).
typedef struct hrx_allocator_s {
  iree_atomic_ref_count_t ref_count;
  iree_hal_allocator_t* hal_allocator;
  hrx_device_t device;
} hrx_allocator_s;

// Device instance.
typedef struct hrx_device_s {
  iree_atomic_ref_count_t ref_count;
  hrx_accelerator_type_t type;
  int ordinal;
  iree_hal_device_t* hal_device;
  // Provisioned queue used for direct host and device transfers. Borrowed from
  // |hal_device|, which must outlive every use.
  iree_hal_queue_t* transfer_queue;
  // Provisioned queue used for stream command buffers. Borrowed from
  // |hal_device|, which must outlive every use.
  iree_hal_queue_t* dispatch_queue;
  iree_hal_device_group_t* hal_device_group;
  bool profiling_active;
  hrx_allocator_s allocator;           // Inline, owned by device.
  hrx_buffer_table_t buffer_table;     // Device-pointer-to-buffer lookup.
  iree_arena_block_pool_t block_pool;  // Shared arena pool for graphs.
  char name[128];
  char architecture[64];
} hrx_device_s;

// Timeline semaphore.
typedef struct hrx_semaphore_s {
  iree_atomic_ref_count_t ref_count;
  iree_hal_semaphore_t* hal_semaphore;
  hrx_device_t device;
} hrx_semaphore_s;

// Event: marks a point in a stream's timeline for cross-stream sync.
typedef struct hrx_event_s {
  iree_atomic_ref_count_t ref_count;
  hrx_event_flags_t flags;
  hrx_semaphore_t semaphore;  // Dedicated semaphore for this event.
  uint64_t signal_value;      // Timeline value the semaphore must reach.
  hrx_stream_t recording_stream;
  hrx_device_t device;
  int64_t record_time_ns;  // Host-side timestamp at record time.
} hrx_event_s;

// Stream with pending command buffer.
typedef struct hrx_stream_s {
  iree_atomic_ref_count_t ref_count;
  hrx_device_t device;
  // Exact HAL queue used by this stream. Borrowed from |device|.
  iree_hal_queue_t* hal_queue;
  hrx_semaphore_t semaphore;
  uint64_t timepoint;
  iree_hal_command_buffer_t* pending_cb;
  bool has_pending_work;
  uint32_t flags;
} hrx_stream_s;

//===----------------------------------------------------------------------===//
// Graph internals
//===----------------------------------------------------------------------===//

enum hrx_graph_node_type_internal_e {
  HRX_GRAPH_NODE_TYPE_RECORDABLE_BIT = 1u << 7,
  HRX_GRAPH_NODE_TYPE_INTERNAL_EMPTY = 0,
  HRX_GRAPH_NODE_TYPE_INTERNAL_KERNEL = 1 | HRX_GRAPH_NODE_TYPE_RECORDABLE_BIT,
  HRX_GRAPH_NODE_TYPE_INTERNAL_MEMCPY = 2 | HRX_GRAPH_NODE_TYPE_RECORDABLE_BIT,
  HRX_GRAPH_NODE_TYPE_INTERNAL_MEMSET = 3 | HRX_GRAPH_NODE_TYPE_RECORDABLE_BIT,
  HRX_GRAPH_NODE_TYPE_INTERNAL_HOST_CALL = 4,
  HRX_GRAPH_NODE_TYPE_INTERNAL_GRAPH = 5,
};
typedef uint8_t hrx_graph_node_type_internal_t;

static inline bool hrx_graph_node_is_recordable(
    hrx_graph_node_type_internal_t type) {
  return (type & HRX_GRAPH_NODE_TYPE_RECORDABLE_BIT) != 0;
}

typedef struct hrx_graph_kernel_node_attrs_internal_t {
  iree_hal_executable_t* executable;
  uint32_t export_ordinal;
  uint32_t grid_dim[3];
  uint32_t block_dim[3];
  uint32_t shared_memory_bytes;
  iree_const_byte_span_t constants;
  iree_hal_buffer_ref_list_t bindings;
} hrx_graph_kernel_node_attrs_internal_t;

typedef struct hrx_graph_memcpy_node_attrs_internal_t {
  iree_hal_buffer_ref_t dst_ref;
  iree_hal_buffer_ref_t src_ref;
  iree_device_size_t size;
  iree_hal_copy_flags_t flags;
} hrx_graph_memcpy_node_attrs_internal_t;

typedef struct hrx_graph_memset_node_attrs_internal_t {
  iree_hal_buffer_ref_t dst_ref;
  uint32_t pattern;
  uint8_t pattern_size;
  iree_device_size_t count;
  iree_hal_fill_flags_t flags;
} hrx_graph_memset_node_attrs_internal_t;

typedef struct hrx_graph_host_call_node_attrs_internal_t {
  void (*fn)(void* user_data);
  void* user_data;
} hrx_graph_host_call_node_attrs_internal_t;

typedef struct hrx_graph_node_s {
  hrx_graph_node_type_internal_t type;
  uint32_t node_index;
  uint32_t dependency_count;
  union {
    hrx_graph_kernel_node_attrs_internal_t kernel;
    hrx_graph_memcpy_node_attrs_internal_t memcpy;
    hrx_graph_memset_node_attrs_internal_t memset;
    hrx_graph_host_call_node_attrs_internal_t host;
  } attrs;
  struct hrx_graph_node_s* dependencies[];
} hrx_graph_node_s;

typedef struct hrx_graph_node_block_t {
  struct hrx_graph_node_block_t* next;
  iree_host_size_t capacity;
  iree_host_size_t count;
  hrx_graph_node_s* nodes[];
} hrx_graph_node_block_t;

typedef struct hrx_graph_edge_t {
  struct hrx_graph_edge_t* next;
  hrx_graph_node_s* from;
  hrx_graph_node_s* to;
} hrx_graph_edge_t;

typedef struct hrx_graph_s {
  iree_atomic_ref_count_t ref_count;
  hrx_device_t device;

  iree_arena_allocator_t arena;
  iree_allocator_t arena_allocator;

  // HAL resources referenced by graph nodes. Released before their pools.
  iree_hal_resource_set_t* node_resource_set;

  // Allocation pools borrowed by buffers in |node_resource_set|.
  iree_hal_resource_set_t* allocation_pool_set;

  hrx_graph_node_block_t* node_blocks;
  hrx_graph_node_block_t* current_node_block;
  iree_host_size_t node_count;

  hrx_graph_node_block_t* root_blocks;
  hrx_graph_node_block_t* current_root_block;
  iree_host_size_t root_count;

  hrx_graph_edge_t* additional_edges;
  iree_host_size_t additional_edge_count;

  uint32_t flags;
  iree_slim_mutex_t mutex;
} hrx_graph_s;

typedef struct hrx_graph_sort_node_t {
  hrx_graph_node_s* node;
  uint32_t original_index;
  uint32_t sorted_index;
  uint32_t max_dependency_index;
  uint32_t partition_id;
  uint16_t in_degree;
  uint8_t type;
  uint8_t stream_id;
} hrx_graph_sort_node_t;

enum hrx_graph_partition_type_e {
  HRX_GRAPH_PARTITION_TYPE_RECORDABLE = 0,
  HRX_GRAPH_PARTITION_TYPE_HOST_CALL,
  HRX_GRAPH_PARTITION_TYPE_EMPTY,
};
typedef uint8_t hrx_graph_partition_type_t;

typedef struct hrx_graph_partition_t {
  uint32_t start_index;
  uint32_t count;
  hrx_graph_partition_type_t type;
  uint8_t stream_count;
} hrx_graph_partition_t;

typedef struct hrx_graph_schedule_t {
  hrx_graph_sort_node_t* sorted_nodes;
  uint32_t* node_index_map;
  hrx_graph_partition_t* partitions;
  iree_host_size_t partition_count;
  iree_host_size_t block_count;
} hrx_graph_schedule_t;

// Tracks commands recorded since the most recent graph command-buffer
// barrier. Exposed internally so the barrier planner can be tested without
// depending on backend command scheduling behavior.
typedef struct hrx_graph_barrier_state_t {
  uint32_t values[8];
  uint32_t count : 31;
  uint32_t invalid : 1;
} hrx_graph_barrier_state_t;

typedef struct hrx_graph_exec_s {
  iree_atomic_ref_count_t ref_count;
  hrx_device_t device;
  hrx_graph_t graph;  // retained

  iree_arena_allocator_t arena_allocator;

  struct hrx_graph_exec_block_t** blocks;
  uint32_t block_count;

  uint32_t semaphore_count;
  iree_hal_semaphore_t** semaphores;
  uint64_t* semaphore_base_values;

  iree_hal_resource_set_t* resource_set;
  uint32_t flags;
  iree_slim_mutex_t mutex;
} hrx_graph_exec_s;

// Internal graph scheduling API (implemented in graph_analysis.c).
iree_status_t hrx_graph_schedule_nodes(hrx_graph_node_block_t* node_blocks,
                                       iree_host_size_t node_count,
                                       hrx_graph_edge_t* additional_edges,
                                       iree_arena_allocator_t* arena,
                                       hrx_graph_schedule_t* out_schedule);

void hrx_graph_barrier_state_reset(hrx_graph_barrier_state_t* state);
iree_status_t hrx_graph_record_node_barrier(
    hrx_graph_barrier_state_t* state, const hrx_graph_node_s* node,
    const hrx_graph_edge_t* additional_edges, const uint32_t* node_index_map,
    uint32_t sorted_index, iree_hal_command_buffer_t* command_buffer,
    bool* out_did_barrier);

// Internal graph exec APIs (implemented in graph_exec.c).
iree_status_t hrx_graph_exec_instantiate_locked(
    hrx_graph_exec_t exec, hrx_graph_node_block_t* node_blocks,
    iree_host_size_t node_count);

//===----------------------------------------------------------------------===//
// Buffer
//===----------------------------------------------------------------------===//

// Buffer allocation.
typedef struct hrx_buffer_s {
  // References held by callers of the public buffer handle.
  iree_atomic_ref_count_t ref_count;

  // HAL buffer owning the underlying allocation.
  iree_hal_buffer_t* hal_buffer;

  // HAL pool that materialized |hal_buffer|.
  iree_hal_pool_t* hal_pool;

  // Device associated with the buffer's allocation.
  hrx_device_t device;

  // Memory properties selected for the allocation.
  hrx_memory_type_t mem_type;

  // User-visible allocation length in bytes.
  size_t size;

  // Optional bounded pool that charged |allocation_budget_size|.
  hrx_mem_pool_t allocation_budget_pool;

  // Bytes charged against |allocation_budget_pool|.
  size_t allocation_budget_size;

  // Active scoped mapping, valid only while |is_mapped| is true.
  iree_hal_buffer_mapping_t mapping;

  // True when |mapping| currently owns an active mapping.
  bool is_mapped;

  // Cached host pointer for the active mapping.
  void* mapped_ptr;
} hrx_buffer_s;

// Memory pool (stream-ordered memory management).
typedef struct hrx_mem_pool_s {
  // References held by public handles and bounded allocations.
  iree_atomic_ref_count_t ref_count;

  // Device whose HAL pool backend supplies this pool's backing storage.
  hrx_device_t device;

  // HIP/CUDA-style creation properties used for attribute queries.
  hrx_mem_pool_props_t props;

  // TLSF HAL pool serving allocations up to |suballocation_max_size|.
  iree_hal_pool_t* hal_pool;

  // Pass-through HAL pool serving allocations larger than the TLSF slab size.
  iree_hal_pool_t* oversized_hal_pool;

  // Largest request routed to |hal_pool| rather than |oversized_hal_pool|.
  iree_device_size_t suballocation_max_size;

  // Bytes charged to the immutable |props.max_size| allocation limit.
  size_t allocation_budget_current;

  // HIP/CUDA release threshold attribute in bytes.
  uint64_t release_threshold;

  // Allocations that have retained the HAL pool but have not reserved from it.
  uint32_t inflight_allocation_count;

  // True when internal dependency insertion is allowed for reuse.
  bool reuse_allow_internal_dependencies;

  // True when event dependencies are honored for reuse.
  bool reuse_follow_event_dependencies;

  // True when opportunistic reuse is allowed.
  bool reuse_allow_opportunistic;

  // Current bytes reserved from the system for this pool.
  uint64_t reserved_mem_current;

  // Peak bytes reserved from the system for this pool.
  uint64_t reserved_mem_high;

  // Current backing bytes charged to live allocations.
  uint64_t used_mem_current;

  // Peak backing bytes charged to live allocations.
  uint64_t used_mem_high;

  // Platform-native pool handle, if one is imported or exported.
  void* platform_handle;

  // Guards mutable pool attributes and lazy HAL pool creation.
  iree_slim_mutex_t mutex;
} hrx_mem_pool_s;

// Timeline fence wrapper.
typedef struct hrx_fence_s {
  iree_atomic_ref_count_t ref_count;
  iree_hal_fence_t* hal_fence;
} hrx_fence_s;

// Buffer view wrapper.
typedef struct hrx_buffer_view_s {
  iree_atomic_ref_count_t ref_count;
  iree_hal_buffer_view_t* hal_buffer_view;
} hrx_buffer_view_s;

// HAL executable wrapper for direct queue/stream dispatch.
typedef struct hrx_executable_s {
  // Reference count for the executable wrapper.
  iree_atomic_ref_count_t ref_count;
  // Retained HAL executable containing the native functions.
  iree_hal_executable_t* hal_executable;
  // Retained device that owns the HAL executable.
  hrx_device_t device;
  // Number of NUL-terminated export names snapshotted at load time.
  iree_host_size_t export_count;
  // Single allocation containing the export name pointer table followed by the
  // NUL-terminated name storage.
  const char** export_names;
} hrx_executable_s;

typedef struct iree_async_proactor_pool_t iree_async_proactor_pool_t;

//===----------------------------------------------------------------------===//
// Global state
//===----------------------------------------------------------------------===//

typedef struct hrx_cpu_state_t {
  hrx_device_s devices[HRX_MAX_DEVICES];
  int device_count;
  bool initialized;
  iree_hal_driver_t* driver;
} hrx_cpu_state_t;

typedef struct hrx_gpu_state_t {
  hrx_device_s devices[HRX_MAX_DEVICES];
  int device_count;
  bool initialized;
  iree_hal_driver_t* driver;
} hrx_gpu_state_t;

typedef struct hrx_shared_state_t {
  iree_async_proactor_pool_t* proactor_pool;
  iree_allocator_t host_allocator;
  int init_count;
  bool shared_initialized;
} hrx_shared_state_t;

// Access global state (defined in runtime.c).
hrx_shared_state_t* hrx_get_shared_state(void);
hrx_gpu_state_t* hrx_get_gpu_state(void);
hrx_cpu_state_t* hrx_get_cpu_state(void);

// Returns the configured application event sink translated to the HAL event
// ABI. Returns false when HRX would otherwise discard device events.
bool hrx_runtime_try_get_hal_device_event_sink(
    iree_hal_device_event_sink_t* out_sink);

// Initializes GPU devices with one immutable HAL device-creation extension
// chain. The chain and all transitively referenced provider data must remain
// valid until hrx_gpu_shutdown().
hrx_status_t hrx_gpu_initialize_with_device_extensions(
    uint32_t flags,
    const iree_hal_device_create_params_extension_t* device_extensions);

// Ensure shared infrastructure is created (idempotent).
hrx_status_t hrx_ensure_shared_state(void);

// Queries immutable total device memory from the HAL device spec.
//
// Returns OK with |out_known| false when the HAL spec does not describe a
// known total capacity. Returns an error only when the spec data is invalid or
// cannot be represented.
hrx_status_t hrx_device_query_total_memory_from_spec(
    hrx_device_t device, bool* out_known, iree_device_size_t* out_total);

// Collapses an HRX flattened queue-affinity mask into the corresponding HAL
// queue-family affinity for resource placement. Zero selects every family.
iree_status_t hrx_hal_queue_affinity_to_family_affinity(
    iree_hal_device_t* device, hrx_queue_affinity_t affinity,
    iree_hal_queue_family_affinity_t* out_family_affinity);

// Selects a provisioned queue matching an HRX flattened queue-affinity mask,
// all required HAL queue-family roles, and optional exact |required_family|.
// An affinity of zero selects any queue.
iree_status_t hrx_hal_device_select_queue(
    iree_hal_device_t* device, hrx_queue_affinity_t affinity,
    iree_hal_queue_family_role_flags_t required_roles,
    const iree_hal_queue_family_t* required_family,
    iree_hal_queue_t** out_queue);

// Convert iree_status_t to hrx_status_t.
hrx_status_t hrx_status_from_iree(iree_status_t iree_status);

// Convert hrx_status_t back to iree_status_t and consume the hrx status.
iree_status_t hrx_status_to_iree(hrx_status_t status);

iree_status_t hrx_iree_exact_pool_create(iree_hal_allocator_t* allocator,
                                         iree_hal_buffer_params_t params,
                                         iree_hal_pool_t** out_pool);

// Reserves virtual address space with optional alignment and address hints.
// |minimum_alignment| may be zero to select the allocator default. A non-zero
// value must be a power of two no smaller than the minimum page size reported
// by hrx_allocator_query_virtual_memory. A requested address is advisory and
// the returned buffer may use another address when the requested range is
// unavailable.
hrx_status_t hrx_allocator_virtual_memory_reserve_at(
    hrx_allocator_t allocator, hrx_queue_affinity_t affinity, size_t size,
    size_t minimum_alignment, uintptr_t requested_address,
    hrx_buffer_t* virtual_buffer);

// Creates a target-device HRX wrapper over a mapped VMM interval. The returned
// alias retains the reservation but owns no native VMM resources.
hrx_status_t hrx_allocator_virtual_memory_alias(
    hrx_allocator_t allocator, hrx_buffer_t virtual_buffer,
    size_t virtual_offset, size_t size, hrx_memory_access_t allowed_access,
    hrx_buffer_t* out_alias_buffer);

// Applies native device access through the reservation owner to exactly the
// logical GPU group represented by |access_allocator|.
hrx_status_t hrx_allocator_virtual_memory_protect_peer(
    hrx_allocator_t reservation_allocator, hrx_allocator_t access_allocator,
    hrx_buffer_t virtual_buffer, size_t virtual_offset, size_t size,
    hrx_memory_protection_t protection);

// Opaque prevalidated native VMM journal entry used by binding teardown.
typedef struct hrx_vmm_native_operation_s* hrx_vmm_native_operation_t;

// Fixed raw backend status returned without allocating status storage.
typedef uint32_t hrx_vmm_native_status_t;

// Prepares an exact access mutation after validating every mapped physical
// owner and pool against the exact requested access target.
hrx_status_t hrx_allocator_vmm_native_operation_prepare_access(
    hrx_allocator_t reservation_allocator,
    hrx_allocator_t access_allocator_or_null, hrx_buffer_t virtual_buffer,
    size_t virtual_offset, size_t size, hrx_queue_affinity_t affinity,
    hrx_virtual_memory_access_scope_t access_scope,
    hrx_memory_protection_t protection, size_t physical_memory_count,
    hrx_physical_memory_t const* physical_memories,
    hrx_vmm_native_operation_t* out_operation);

hrx_status_t hrx_allocator_vmm_native_operation_prepare_unmap(
    hrx_allocator_t reservation_allocator, hrx_buffer_t virtual_buffer,
    size_t virtual_offset, size_t size,
    hrx_vmm_native_operation_t* out_operation);

hrx_status_t hrx_allocator_vmm_native_operation_prepare_release_reservation(
    hrx_allocator_t reservation_allocator, hrx_buffer_t virtual_buffer,
    hrx_vmm_native_operation_t* out_operation);

hrx_status_t hrx_allocator_vmm_native_operation_prepare_free_physical(
    hrx_allocator_t creator_allocator, hrx_physical_memory_t physical_memory,
    hrx_vmm_native_operation_t* out_operation);

// Applies exactly one native operation without allocating. Only the native
// success result advances the journal cursor.
hrx_vmm_native_status_t hrx_vmm_native_operation_apply(
    hrx_vmm_native_operation_t operation);
bool hrx_vmm_native_status_is_success(hrx_vmm_native_status_t status);
bool hrx_vmm_native_operation_may_invoke_callbacks(
    hrx_vmm_native_operation_t operation);
void hrx_vmm_native_operation_destroy(hrx_vmm_native_operation_t operation);

// Disposes wrappers after successful native ownership consumption without
// issuing another VMM call.
void hrx_allocator_virtual_memory_dispose_consumed_reservation(
    hrx_allocator_t reservation_allocator, hrx_buffer_t virtual_buffer);
void hrx_allocator_physical_memory_dispose_consumed(
    hrx_allocator_t creator_allocator, hrx_physical_memory_t physical_memory);

// Cleanup-only ownership transfers used after a higher-level publication
// failure. The supplied owner is consumed even when native cleanup fails; the
// lower AMDGPU domain then retains the exact owner for retry.
hrx_status_t hrx_allocator_virtual_memory_release_or_quarantine(
    hrx_allocator_t reservation_allocator, hrx_buffer_t virtual_buffer);
hrx_status_t hrx_allocator_physical_memory_free_or_quarantine(
    hrx_allocator_t creator_allocator, hrx_physical_memory_t physical_memory);

// Retries the shared-domain quarantine. A failure leaves every unsuccessful
// owner queued and must abort lifecycle teardown before device/state release.
hrx_status_t hrx_allocator_vmm_quarantine_drain(hrx_allocator_t allocator);

#if defined(IREE_HAL_AMDGPU_TEST_INSTRUMENTATION) || \
    defined(IREE_HIP_VMM_TESTING)
void hrx_allocator_test_fail_virtual_reserve_after_hal_native_once(void);
void hrx_allocator_test_reset_vmm_quarantine_observability(void);
void hrx_allocator_test_fail_lower_virtual_reserve_after_native_once(void);
uint64_t hrx_allocator_test_last_virtual_reserve_address(void);
uint64_t hrx_allocator_test_last_virtual_reserve_alignment(void);
void hrx_allocator_test_fail_lower_cleanup_count(bool physical_memory,
                                                 int failure_count);
uint64_t hrx_allocator_test_vmm_quarantine_count(void);
uint64_t hrx_allocator_test_vmm_cleanup_attempt_count(bool physical_memory);
uint32_t hrx_allocator_test_vmm_last_cleanup_status(bool physical_memory);
void hrx_allocator_test_arm_vmm_quarantine_drain_pause(void);
void hrx_allocator_test_wait_vmm_quarantine_drain_paused(void);
void hrx_allocator_test_release_vmm_quarantine_drain_pause(void);
int hrx_allocator_test_vmm_quarantine_drain_attempt_kind(int attempt_ordinal);
#endif  // IREE_HAL_AMDGPU_TEST_INSTRUMENTATION || IREE_HIP_VMM_TESTING

#ifdef __cplusplus
}
#endif

#endif  // HRX_INTERNAL_H_
