# Awesome Hardware Description Languages [![Awesome](https://cdn.rawgit.com/sindresorhus/awesome/d7305f38d29fed78fa85652e3a63e154dd8e8829/media/badge.svg)](https://github.com/sindresorhus/awesome)

### Mainstream
 - Verilog
   * [IEEE Std 1364-2001](https://inst.eecs.berkeley.edu/~cs150/fa06/Labs/verilog-ieee.pdf)
 - VHDL
 - SystemC

### Rust
https://github.com/tcr/hoodlum

### Scala
https://github.com/ucb-bar/chisel
https://github.com/SpinalHDL/SpinalHDL

### Haskel
https://github.com/conal/concat

https://github.com/conal/talk-2015-haskell-to-hardware

https://github.com/clash-lang/clash-compiler

### Python
https://github.com/myhdl/myhdl

## License

[![CC0](http://mirrors.creativecommons.org/presskit/buttons/88x31/svg/cc-zero.svg)](https://creativecommons.org/publicdomain/zero/1.0/)

To the extent possible under law, [Aliaksei Chapyzhenka](http://drom.io) has waived all copyright and related or neighboring rights to this work.
