#include "Processor.h"
#include <cassert>

namespace Simulator
{

Processor::Pipeline::PipeAction Processor::Pipeline::WritebackStage::OnCycle()
{
    int  writebackOffset  = m_writebackOffset;
    int  size             = -1;
    bool allow_reschedule = true;
    bool suspend          = (m_input.suspend != SUSPEND_NONE);

    if (m_stall)
    {
        // We need to stall this cycle without doing *anything*.
        // Since we stall, we never commit.
        if (!IsAcquiring())
        {
            m_stall = false;
        }
        return PIPE_STALL;
    }

    if (m_input.Rrc.type != RemoteMessage::MSG_NONE)
    {
        // Network activity
        if (!m_network.SendMessage(m_input.Rrc))
        {
            DeadlockWrite("Unable to send network message");
            return PIPE_STALL;
        }
        DebugPipeWrite("F%u/T%u(%llu) %s sent network message %s",
                       (unsigned)m_input.fid, (unsigned)m_input.tid, (unsigned long long)m_input.logical_index, m_input.pc_sym,
                       m_input.Rrc.str().c_str());
    }

    if (m_input.Rcv.m_state != RST_INVALID)
    {
        // We have something to write back
        assert(m_input.Rcv.m_size % sizeof(Integer) == 0);
        size = m_input.Rcv.m_size / sizeof(Integer);

        if (writebackOffset == -1)
        {
            // New data write
            writebackOffset = 0;
        }

        if (writebackOffset < size)
        {
            // Take data from input
            RegValue value = MAKE_EMPTY_REG();
            value.m_state = m_input.Rcv.m_state;
            switch (value.m_state)
            {
            case RST_PENDING:
            case RST_WAITING:
            case RST_EMPTY:
                if (writebackOffset == 0)
                {
                    // Store the thread and memory information in the first register only
                    value.m_waiting = m_input.Rcv.m_waiting;
                    value.m_memory  = m_input.Rcv.m_memory;
                }
                break;

            case RST_FULL:
            {
                // Compose register value
                unsigned int index = writebackOffset;
#ifdef ARCH_BIG_ENDIAN
                index = size - 1 - index;
#endif
                const unsigned int shift = index * 8 * sizeof(Integer);

                switch (m_input.Rc.type)
                {
                    case RT_INTEGER: value.m_integer       = (Integer)(m_input.Rcv.m_integer.get(m_input.Rcv.m_size) >> shift); break;
                    case RT_FLOAT:   value.m_float.integer = (Integer)(m_input.Rcv.m_float.toint(m_input.Rcv.m_size) >> shift); break;
                }
                break;
            }

            default:
                // These states are never written from the pipeline
                assert(0);
            }

            if (m_input.Rc.valid())
            {
                // Get the address of the register we're writing.
                const RegAddr addr = MAKE_REGADDR(m_input.Rc.type, m_input.Rc.index + writebackOffset);

                // We have something to write back
                if (!m_regFile.p_pipelineW.Write(addr))
                {
                    DeadlockWrite("F%u/T%u(%llu) %s unable to acquire write port on RF",
                                  (unsigned)m_input.fid, (unsigned)m_input.tid, (unsigned long long)m_input.logical_index,
                                  m_input.pc_sym);

                    return PIPE_STALL;
                }

                // Read the old value
                RegValue old_value;
                if (!m_regFile.ReadRegister(addr, old_value))
                {
                    DeadlockWrite("F%u/T%u(%llu) %s unable to read prev %s",
                                  (unsigned)m_input.fid, (unsigned)m_input.tid, (unsigned long long)m_input.logical_index,
                                  m_input.pc_sym,
                                  addr.str().c_str());

                    return PIPE_STALL;
                }

                if (value.m_state == RST_WAITING)
                {
                    assert(suspend);

                    if (old_value.m_state == RST_FULL)
                    {
                        // The data we wanted to wait for has returned before we could write the register.
                        // Just reschedule the thread.
                        suspend = false;
                        value.m_state = RST_INVALID;

                        DebugPipeWrite("F%u/T%u(%llu) %s data arrived in %s since read, rescheduling",
                                      (unsigned)m_input.fid, (unsigned)m_input.tid, (unsigned long long)m_input.logical_index,
                                       m_input.pc_sym,
                                       addr.str().c_str());
                    }
                    else
                    {
                        assert(value.m_waiting.head == m_input.tid);

                        // The Read Stage will have setup the register to
                        // link this thread into the register's thread waiting list
                        if (old_value.m_state == RST_WAITING && old_value.m_waiting.head != INVALID_TID)
                        {
                            // Not the first thread waiting on the register
                            // Update the tail
                            assert(value.m_waiting.tail == old_value.m_waiting.tail);
                        }
                        else
                        {
                            assert(value.m_waiting.tail == m_input.tid);
                        }

                        COMMIT
                        {
                            // We're suspending because we're waiting on a non-full register.
                            // Since we support multiple threads waiting on a register, update the
                            // next field in the thread table to the next waiting thread.
                            m_threadTable[m_input.tid].next = old_value.m_waiting.head;
                        }
                    }
                }
                else if (value.m_state == RST_PENDING && old_value.m_state == RST_WAITING)
                {
                    // "Resetting a waiting register" can occur when starting a long-latency
                    // operation on a shared register that already has a thread waiting on it.
                    // So we just combine the waiting information.
                    assert(old_value.m_memory.size == 0);

                    value.m_state   = RST_WAITING;
                    value.m_waiting = old_value.m_waiting;

                    DebugPipeWrite("F%u/T%u(%llu) %s combining pending and waiting -> %s",
                                   (unsigned)m_input.fid, (unsigned)m_input.tid, (unsigned long long)m_input.logical_index,
                                   m_input.pc_sym,
                                   value.str(addr.type).c_str());

                }
                else if (old_value.m_state == RST_EMPTY || old_value.m_state == RST_PENDING)
                {
                    if (old_value.m_memory.size != 0)
                    {
                        // The destination register is the target of a memory load, we need
                        // to stall until the load completes.
                        // Note that in order to avoid trying to write forever, thus tying up
                        // the port and causing deadlock, we do nothing every other cycle.
                        COMMIT{ m_stall = true; }

                        DebugPipeWrite("F%u/T%u(%llu) %s target busy %s %s, retrying",
                                       (unsigned)m_input.fid, (unsigned)m_input.tid, (unsigned long long)m_input.logical_index,
                                       m_input.pc_sym,
                                       addr.str().c_str(), old_value.str(addr.type).c_str());

                        return PIPE_DELAY;
                    }
                }

                if (value.m_state == RST_FULL)
                {
                    if (old_value.m_state == RST_WAITING)
                    {
                        // This write caused a reschedule. We cannot reschedule our own thread
                        allow_reschedule = false;
                    }
                }

                if (value.m_state != RST_INVALID)
                {
                    if (!m_regFile.WriteRegister(addr, value, false))
                    {
                        DeadlockWrite("F%u/T%u(%llu) %s unable to write %s <- %s",
                                      (unsigned)m_input.fid, (unsigned)m_input.tid, (unsigned long long)m_input.logical_index,
                                      m_input.pc_sym,
                                      addr.str().c_str(), value.str(addr.type).c_str());
                        return PIPE_STALL;
                    }

                    DebugPipeWrite("F%u/T%u(%llu) %s writeback %s <- %s",
                                   (unsigned)m_input.fid, (unsigned)m_input.tid, (unsigned long long)m_input.logical_index,
                                   m_input.pc_sym,
                                   addr.str().c_str(), value.str(addr.type).c_str());
                }
            }

            // Adjust after writing
            writebackOffset++;
        }
    }
    // No register to write back, check for a memory barrier
    else if (m_input.suspend == SUSPEND_MEMORY_BARRIER)
    {
        // Memory barrier, check to make sure it hasn't changed by now
        suspend = (m_threadTable[m_input.tid].dependencies.numPendingWrites != 0);
        if (suspend)
        {
            COMMIT{ m_threadTable[m_input.tid].waitingForWrites = true; }
        }

        DebugPipeWrite("F%u/T%u(%llu) %s memory barrier, suspend: %s",
                       (unsigned)m_input.fid, (unsigned)m_input.tid, (unsigned long long)m_input.logical_index,
                       m_input.pc_sym,
                       suspend ? "yes" : "no");

    }

    if (writebackOffset == size)
    {
        // We're done writing
        bool delay = false;

        if (m_input.swch)
        {
            // We've switched threads
            if (m_input.kill)
            {
                // Kill the thread
                assert(suspend == false);
                if (!m_allocator.KillThread(m_input.tid))
                {
                    DeadlockWrite("F%u/T%u(%llu) %s unable to terminate thread",
                                  (unsigned)m_input.fid, (unsigned)m_input.tid, (unsigned long long)m_input.logical_index,
                                  m_input.pc_sym);
                    return PIPE_STALL;
                }
            }
            // We're not killing, suspend or reschedule
            else if (suspend)
            {
                // Suspend the thread
                if (!m_allocator.SuspendThread(m_input.tid, m_input.pc))
                {
                    DeadlockWrite("F%u/T%u(%llu) %s unable to suspend thread",
                                  (unsigned)m_input.fid, (unsigned)m_input.tid, (unsigned long long)m_input.logical_index,
                                  m_input.pc_sym);
                    return PIPE_STALL;
                }
            }
            // Reschedule thread
            else if (allow_reschedule)
            {
                // We can only reschedule if the write didn't wake up a thread
                // Otherwise we're appending multiple things to a linked list.

                if (!m_allocator.RescheduleThread(m_input.tid, m_input.pc))
                {
                    // We cannot reschedule, stall pipeline
                    DeadlockWrite("F%u/T%u(%llu) %s unable to reschedule thread",
                                  (unsigned)m_input.fid, (unsigned)m_input.tid, (unsigned long long)m_input.logical_index,
                                  m_input.pc_sym);
                    return PIPE_STALL;
                }
            }
            else
            {
                // We can't reschedule, we need another cycle
                delay = true;
            }
        }

        if (!delay)
        {
            // We're really done with this write
            writebackOffset = -1;
        }
    }

    COMMIT{ m_writebackOffset = writebackOffset; }

    return writebackOffset == -1
        ? PIPE_CONTINUE     // We're done, continue
        : PIPE_DELAY;       // We still have data to write back next cycle
}

Processor::Pipeline::WritebackStage::WritebackStage(Pipeline& parent, Clock& clock, const MemoryWritebackLatch& input, RegisterFile& regFile, Allocator& alloc, ThreadTable& threadTable, Network& network, Config& /*config*/)
  : Stage("writeback", parent, clock),
    m_input(input),
    m_stall(false),
    m_regFile(regFile),
    m_allocator(alloc),
    m_threadTable(threadTable),
    m_network(network),
    m_writebackOffset(-1)
{
}

}
