<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 113, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 108, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  74, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  88, user inline pragmas are applied</column>
            <column name="">(4) simplification,  88, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,  83, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  83, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  83, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  83, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  90, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  90, loop and instruction simplification</column>
            <column name="">(2) parallelization,  86, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  82, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  82, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 140, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 149, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="max_pooling_fprop2" col1="hls.cpp:255" col2="113" col3="88" col4="90" col5="82" col6="149">
                    <row id="1" col0="tan_h" col1="hls.cpp:8" col2="7" col3="" col4="" col5="" col6=""/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

