// Seed: 478034348
module module_0 (
    id_1
);
  inout wire id_1;
  always @(1) begin : LABEL_0
    id_1 = id_1;
  end
  initial begin : LABEL_0
    id_1 <= 1;
    if (id_1) begin : LABEL_0
      id_1 <= id_1;
    end
  end
  `define pp_2 0
  assign module_1.id_1 = 0;
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    output logic   id_0,
    output supply0 id_1
);
  id_3 :
  assert property (@(posedge 1) 1 < 1'b0)
  else begin : LABEL_0
    if (1) id_0 <= id_3;
  end
  module_0 modCall_1 (id_3);
endmodule
