<h2>TCB Change Log - 2024-09-19</h2><pre>### Changed:
- **root['TDX']['B0C06F000000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00106', 'INTEL-SA-00115', 'INTEL-SA-00135', 'INTEL-SA-00203', 'INTEL-SA-00220', 'INTEL-SA-00233', 'INTEL-SA-00270', 'INTEL-SA-00293', 'INTEL-SA-00320', 'INTEL-SA-00329', 'INTEL-SA-00381', 'INTEL-SA-00389', 'INTEL-SA-00477', 'INTEL-SA-00837']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00106', 'INTEL-SA-00115', 'INTEL-SA-00135', 'INTEL-SA-00203', 'INTEL-SA-00220', 'INTEL-SA-00233', 'INTEL-SA-00270', 'INTEL-SA-00293', 'INTEL-SA-00320', 'INTEL-SA-00329', 'INTEL-SA-00381', 'INTEL-SA-00389', 'INTEL-SA-00477', 'INTEL-SA-00837']}`
- **root['TDX']['B0C06F000000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`
- **root['TDX']['90C06F000000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00106', 'INTEL-SA-00115', 'INTEL-SA-00135', 'INTEL-SA-00203', 'INTEL-SA-00220', 'INTEL-SA-00233', 'INTEL-SA-00270', 'INTEL-SA-00293', 'INTEL-SA-00320', 'INTEL-SA-00329', 'INTEL-SA-00381', 'INTEL-SA-00389', 'INTEL-SA-00477', 'INTEL-SA-00837']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00106', 'INTEL-SA-00115', 'INTEL-SA-00135', 'INTEL-SA-00203', 'INTEL-SA-00220', 'INTEL-SA-00233', 'INTEL-SA-00270', 'INTEL-SA-00293', 'INTEL-SA-00320', 'INTEL-SA-00329', 'INTEL-SA-00381', 'INTEL-SA-00389', 'INTEL-SA-00477', 'INTEL-SA-00837']}`
- **root['TDX']['90C06F000000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`</pre>
