TimeQuest Timing Analyzer report for 64bitmux
Tue Oct 09 10:53:29 2012
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'inst27|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Setup: 'CAM_CLKA'
 13. Slow 1200mV 85C Model Setup: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'CAM_CLKA'
 16. Slow 1200mV 85C Model Hold: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'inst27|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'CAM_CLKA'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'inst27|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Propagation Delay
 28. Minimum Propagation Delay
 29. Output Enable Times
 30. Minimum Output Enable Times
 31. Output Disable Times
 32. Minimum Output Disable Times
 33. Slow 1200mV 85C Model Metastability Report
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'inst27|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Setup: 'CAM_CLKA'
 42. Slow 1200mV 0C Model Setup: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 43. Slow 1200mV 0C Model Setup: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 44. Slow 1200mV 0C Model Hold: 'CAM_CLKA'
 45. Slow 1200mV 0C Model Hold: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 46. Slow 1200mV 0C Model Hold: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 47. Slow 1200mV 0C Model Hold: 'inst27|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'CAM_CLKA'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'inst27|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Propagation Delay
 57. Minimum Propagation Delay
 58. Output Enable Times
 59. Minimum Output Enable Times
 60. Output Disable Times
 61. Minimum Output Disable Times
 62. Slow 1200mV 0C Model Metastability Report
 63. Fast 1200mV 0C Model Setup Summary
 64. Fast 1200mV 0C Model Hold Summary
 65. Fast 1200mV 0C Model Recovery Summary
 66. Fast 1200mV 0C Model Removal Summary
 67. Fast 1200mV 0C Model Minimum Pulse Width Summary
 68. Fast 1200mV 0C Model Setup: 'inst27|altpll_component|auto_generated|pll1|clk[0]'
 69. Fast 1200mV 0C Model Setup: 'CAM_CLKA'
 70. Fast 1200mV 0C Model Setup: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 71. Fast 1200mV 0C Model Setup: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 72. Fast 1200mV 0C Model Hold: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 73. Fast 1200mV 0C Model Hold: 'CAM_CLKA'
 74. Fast 1200mV 0C Model Hold: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 75. Fast 1200mV 0C Model Hold: 'inst27|altpll_component|auto_generated|pll1|clk[0]'
 76. Fast 1200mV 0C Model Minimum Pulse Width: 'CAM_CLKA'
 77. Fast 1200mV 0C Model Minimum Pulse Width: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 78. Fast 1200mV 0C Model Minimum Pulse Width: 'inst27|altpll_component|auto_generated|pll1|clk[0]'
 79. Fast 1200mV 0C Model Minimum Pulse Width: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 80. Setup Times
 81. Hold Times
 82. Clock to Output Times
 83. Minimum Clock to Output Times
 84. Propagation Delay
 85. Minimum Propagation Delay
 86. Output Enable Times
 87. Minimum Output Enable Times
 88. Output Disable Times
 89. Minimum Output Disable Times
 90. Fast 1200mV 0C Model Metastability Report
 91. Multicorner Timing Analysis Summary
 92. Setup Times
 93. Hold Times
 94. Clock to Output Times
 95. Minimum Clock to Output Times
 96. Progagation Delay
 97. Minimum Progagation Delay
 98. Board Trace Model Assignments
 99. Input Transition Times
100. Slow Corner Signal Integrity Metrics
101. Fast Corner Signal Integrity Metrics
102. Setup Transfers
103. Hold Transfers
104. Report TCCS
105. Report RSKM
106. Unconstrained Paths
107. TimeQuest Timing Analyzer Messages
108. TimeQuest Timing Analyzer Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; 64bitmux                                                        ;
; Device Family      ; Cyclone III                                                     ;
; Device Name        ; EP3C40F324C8                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------+------------------------------------------------------------------+
; Clock Name                                                   ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                         ; Targets                                                          ;
+--------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------+------------------------------------------------------------------+
; CAM_CLKA                                                     ; Base      ; 12.500  ; 80.0 MHz  ; 0.000  ; 6.250  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                ; { CAM_CLKA }                                                     ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Generated ; 25.000  ; 40.0 MHz  ; -6.250 ; 6.250  ; 50.00      ; 2         ; 1           ; -90.0 ;        ;           ;            ; false    ; CAM_CLKA ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0] ; { inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] } ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Generated ; 100.000 ; 10.0 MHz  ; -6.250 ; 43.750 ; 50.00      ; 8         ; 1           ; -22.5 ;        ;           ;            ; false    ; CAM_CLKA ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0] ; { inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] } ;
; inst27|altpll_component|auto_generated|pll1|clk[0]           ; Generated ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ; 50.00      ; 8         ; 1           ;       ;        ;           ;            ; false    ; CAM_CLKA ; inst27|altpll_component|auto_generated|pll1|inclk[0]           ; { inst27|altpll_component|auto_generated|pll1|clk[0] }           ;
+--------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                          ;
+------------+-----------------+--------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                   ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------+---------------------------------------------------------------+
; 454.96 MHz ; 402.09 MHz      ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; limit due to minimum period restriction (tmin)                ;
; 774.59 MHz ; 250.0 MHz       ; CAM_CLKA                                                     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; inst27|altpll_component|auto_generated|pll1|clk[0]           ; 3.979  ; 0.000         ;
; CAM_CLKA                                                     ; 11.209 ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 11.401 ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 22.989 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CAM_CLKA                                                     ; 0.451  ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.498  ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.547  ; 0.000         ;
; inst27|altpll_component|auto_generated|pll1|clk[0]           ; 94.204 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CAM_CLKA                                                     ; 5.791  ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.189 ; 0.000         ;
; inst27|altpll_component|auto_generated|pll1|clk[0]           ; 49.687 ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 49.691 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst27|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node          ; Launch Clock                                                 ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 3.979 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ; 74374b:inst19|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -1.049     ; 1.093      ;
; 3.980 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ; 74374b:inst23|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -1.049     ; 1.092      ;
; 3.980 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ; 74374b:inst25|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -1.049     ; 1.092      ;
; 3.981 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ; 74374b:inst21|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -1.049     ; 1.091      ;
; 4.187 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ; 74374b:inst22|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -1.050     ; 0.884      ;
; 4.188 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ; 74374b:inst20|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -1.049     ; 0.884      ;
; 4.189 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ; 74374b:inst24|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -1.049     ; 0.883      ;
; 4.190 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ; 74374b:inst52|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -1.049     ; 0.882      ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAM_CLKA'                                                            ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 11.209 ; 22        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.083     ; 1.209      ;
; 11.309 ; 5         ; 6       ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.083     ; 1.109      ;
; 11.312 ; 4         ; 5       ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.083     ; 1.106      ;
; 11.486 ; 3         ; 4       ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.083     ; 0.932      ;
; 11.492 ; 9         ; 10      ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.083     ; 0.926      ;
; 11.495 ; 6         ; 7       ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.083     ; 0.923      ;
; 11.495 ; 8         ; 9       ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.083     ; 0.923      ;
; 11.497 ; 7         ; 8       ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.083     ; 0.921      ;
; 11.498 ; 10        ; 3       ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.083     ; 0.920      ;
; 11.509 ; 21        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.083     ; 0.909      ;
; 11.514 ; 21        ; 22      ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.083     ; 0.904      ;
; 11.560 ; 21        ; 21      ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.083     ; 0.858      ;
; 11.560 ; 23        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.083     ; 0.858      ;
; 11.560 ; 22        ; 22      ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.083     ; 0.858      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 11.401 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.034     ; 1.066      ;
; 11.402 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.033     ; 1.066      ;
; 11.583 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.035     ; 0.883      ;
; 11.586 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.033     ; 0.882      ;
; 11.586 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.033     ; 0.882      ;
; 11.587 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.033     ; 0.881      ;
; 11.587 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.033     ; 0.881      ;
; 11.587 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.034     ; 0.880      ;
; 23.089 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[6]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.160      ; 2.072      ;
; 23.276 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[5]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.153      ; 1.878      ;
; 23.289 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[4]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.141      ; 1.853      ;
; 23.332 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.169      ; 1.838      ;
; 23.379 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.167      ; 1.789      ;
; 23.440 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.101     ; 1.460      ;
; 23.448 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.101     ; 1.452      ;
; 23.449 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.101     ; 1.451      ;
; 23.492 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.101     ; 1.408      ;
; 23.700 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[7]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.161      ; 1.462      ;
; 23.703 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[2]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.162      ; 1.460      ;
; 23.704 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[3]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.162      ; 1.459      ;
; 23.849 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 1.070      ;
; 23.850 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 1.069      ;
; 23.851 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.083     ; 1.067      ;
; 23.852 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.083     ; 1.066      ;
; 23.852 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 1.067      ;
; 23.852 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 1.067      ;
; 23.852 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 1.067      ;
; 23.853 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 1.066      ;
; 23.853 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 1.066      ;
; 23.867 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.083     ; 1.051      ;
; 23.873 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.083     ; 1.045      ;
; 23.880 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.081     ; 1.040      ;
; 24.034 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.083     ; 0.884      ;
; 24.034 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.083     ; 0.884      ;
; 24.035 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.083     ; 0.883      ;
; 24.035 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 0.884      ;
; 24.035 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.083     ; 0.883      ;
; 24.036 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.083     ; 0.882      ;
; 24.036 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.083     ; 0.882      ;
; 24.036 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 0.883      ;
; 24.036 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 0.883      ;
; 24.036 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 0.883      ;
; 24.036 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 0.883      ;
; 24.036 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 0.883      ;
; 24.036 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 0.883      ;
; 24.036 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.083     ; 0.882      ;
; 24.036 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.083     ; 0.882      ;
; 24.037 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.083     ; 0.881      ;
; 24.037 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.083     ; 0.881      ;
; 24.037 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 0.882      ;
; 24.037 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 0.882      ;
; 24.037 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 0.882      ;
; 24.037 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 0.882      ;
; 24.037 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 0.882      ;
; 24.038 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 0.881      ;
; 24.038 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 0.881      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                       ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 22.989 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.183     ; 1.829      ;
; 23.038 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.183     ; 1.780      ;
; 23.153 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.203     ; 1.645      ;
; 23.189 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.203     ; 1.609      ;
; 23.232 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.203     ; 1.566      ;
; 23.398 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.203     ; 1.400      ;
; 23.537 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.201     ; 1.263      ;
; 23.766 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.200     ; 1.035      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAM_CLKA'                                                            ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.451 ; 22        ; 22      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; 23        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.083      ; 0.746      ;
; 0.463 ; 21        ; 21      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.083      ; 0.758      ;
; 0.489 ; 21        ; 22      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.083      ; 0.784      ;
; 0.493 ; 21        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.083      ; 0.788      ;
; 0.507 ; 10        ; 3       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.083      ; 0.802      ;
; 0.516 ; 3         ; 4       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.083      ; 0.811      ;
; 0.532 ; 7         ; 8       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.083      ; 0.827      ;
; 0.533 ; 6         ; 7       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.083      ; 0.828      ;
; 0.533 ; 8         ; 9       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.083      ; 0.828      ;
; 0.534 ; 9         ; 10      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.083      ; 0.829      ;
; 0.672 ; 4         ; 5       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.083      ; 0.967      ;
; 0.675 ; 5         ; 6       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.083      ; 0.970      ;
; 0.741 ; 22        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.083      ; 1.036      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.498  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.793      ;
; 0.499  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.500  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.500  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.501  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.796      ;
; 0.501  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.796      ;
; 0.502  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.797      ;
; 0.502  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.503  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.797      ;
; 0.639  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.934      ;
; 0.640  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.641  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.936      ;
; 0.641  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.643  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.937      ;
; 0.644  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.938      ;
; 0.682  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.977      ;
; 0.685  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.084      ; 0.981      ;
; 0.694  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.988      ;
; 0.707  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 1.002      ;
; 0.740  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[2]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.292      ; 1.244      ;
; 0.740  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[3]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.292      ; 1.244      ;
; 0.744  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[7]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.289      ; 1.245      ;
; 1.003  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.104      ; 1.319      ;
; 1.033  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.297      ; 1.542      ;
; 1.035  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.104      ; 1.351      ;
; 1.037  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.104      ; 1.353      ;
; 1.044  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.104      ; 1.360      ;
; 1.076  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.299      ; 1.587      ;
; 1.090  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[4]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.313      ; 1.615      ;
; 1.130  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[5]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.282      ; 1.624      ;
; 1.230  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[6]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.290      ; 1.732      ;
; 12.931 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.130      ; 0.793      ;
; 12.931 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.131      ; 0.794      ;
; 12.931 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.131      ; 0.794      ;
; 12.932 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.131      ; 0.795      ;
; 12.933 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.128      ; 0.793      ;
; 12.933 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.129      ; 0.794      ;
; 13.072 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.131      ; 0.935      ;
; 13.074 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.128      ; 0.934      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                       ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.547 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.197      ; 0.976      ;
; 0.757 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.196      ; 1.185      ;
; 0.856 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.193      ; 1.281      ;
; 1.060 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.193      ; 1.485      ;
; 1.099 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.193      ; 1.524      ;
; 1.128 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.193      ; 1.553      ;
; 1.147 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.213      ; 1.592      ;
; 1.191 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.213      ; 1.636      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst27|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node          ; Launch Clock                                                 ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 94.204 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ; 74374b:inst24|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; -93.750      ; -0.022     ; 0.794      ;
; 94.205 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ; 74374b:inst22|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; -93.750      ; -0.021     ; 0.796      ;
; 94.206 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ; 74374b:inst20|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; -93.750      ; -0.022     ; 0.796      ;
; 94.206 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ; 74374b:inst52|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; -93.750      ; -0.022     ; 0.796      ;
; 94.401 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ; 74374b:inst23|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; -93.750      ; -0.022     ; 0.991      ;
; 94.402 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ; 74374b:inst21|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; -93.750      ; -0.022     ; 0.992      ;
; 94.402 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ; 74374b:inst25|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; -93.750      ; -0.022     ; 0.992      ;
; 94.402 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ; 74374b:inst19|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; -93.750      ; -0.022     ; 0.992      ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAM_CLKA'                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+
; 5.791  ; 6.011        ; 0.220          ; High Pulse Width ; CAM_CLKA ; Rise       ; 10                                                                     ;
; 5.791  ; 6.011        ; 0.220          ; High Pulse Width ; CAM_CLKA ; Rise       ; 21                                                                     ;
; 5.791  ; 6.011        ; 0.220          ; High Pulse Width ; CAM_CLKA ; Rise       ; 22                                                                     ;
; 5.791  ; 6.011        ; 0.220          ; High Pulse Width ; CAM_CLKA ; Rise       ; 23                                                                     ;
; 5.791  ; 6.011        ; 0.220          ; High Pulse Width ; CAM_CLKA ; Rise       ; 3                                                                      ;
; 5.791  ; 6.011        ; 0.220          ; High Pulse Width ; CAM_CLKA ; Rise       ; 4                                                                      ;
; 5.791  ; 6.011        ; 0.220          ; High Pulse Width ; CAM_CLKA ; Rise       ; 5                                                                      ;
; 5.791  ; 6.011        ; 0.220          ; High Pulse Width ; CAM_CLKA ; Rise       ; 6                                                                      ;
; 5.791  ; 6.011        ; 0.220          ; High Pulse Width ; CAM_CLKA ; Rise       ; 7                                                                      ;
; 5.791  ; 6.011        ; 0.220          ; High Pulse Width ; CAM_CLKA ; Rise       ; 8                                                                      ;
; 5.791  ; 6.011        ; 0.220          ; High Pulse Width ; CAM_CLKA ; Rise       ; 9                                                                      ;
; 6.049  ; 6.049        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]         ;
; 6.058  ; 6.058        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst27|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 6.060  ; 6.060        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 10|clk                                                                 ;
; 6.060  ; 6.060        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 21|clk                                                                 ;
; 6.060  ; 6.060        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 22|clk                                                                 ;
; 6.060  ; 6.060        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 23|clk                                                                 ;
; 6.060  ; 6.060        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 3|clk                                                                  ;
; 6.060  ; 6.060        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 4|clk                                                                  ;
; 6.060  ; 6.060        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 5|clk                                                                  ;
; 6.060  ; 6.060        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 6|clk                                                                  ;
; 6.060  ; 6.060        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 7|clk                                                                  ;
; 6.060  ; 6.060        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 8|clk                                                                  ;
; 6.060  ; 6.060        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 9|clk                                                                  ;
; 6.069  ; 6.069        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; rx_inclock~clkctrl|inclk[0]                                            ;
; 6.069  ; 6.069        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; rx_inclock~clkctrl|outclk                                              ;
; 6.080  ; 6.080        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst51|o                                                               ;
; 6.095  ; 6.095        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]           ;
; 6.095  ; 6.095        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]           ;
; 6.095  ; 6.095        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|observablevcoout ;
; 6.112  ; 6.112        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0]                     ;
; 6.112  ; 6.112        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst27|altpll_component|auto_generated|pll1|observablevcoout           ;
; 6.250  ; 6.250        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst51|i                                                               ;
; 6.250  ; 6.250        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst51|i                                                               ;
; 6.298  ; 6.486        ; 0.188          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 10                                                                     ;
; 6.298  ; 6.486        ; 0.188          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 21                                                                     ;
; 6.298  ; 6.486        ; 0.188          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 22                                                                     ;
; 6.298  ; 6.486        ; 0.188          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 23                                                                     ;
; 6.298  ; 6.486        ; 0.188          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 3                                                                      ;
; 6.298  ; 6.486        ; 0.188          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 4                                                                      ;
; 6.298  ; 6.486        ; 0.188          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 5                                                                      ;
; 6.298  ; 6.486        ; 0.188          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 6                                                                      ;
; 6.298  ; 6.486        ; 0.188          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 7                                                                      ;
; 6.298  ; 6.486        ; 0.188          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 8                                                                      ;
; 6.298  ; 6.486        ; 0.188          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 9                                                                      ;
; 6.387  ; 6.387        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0]                     ;
; 6.387  ; 6.387        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst27|altpll_component|auto_generated|pll1|observablevcoout           ;
; 6.403  ; 6.403        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]           ;
; 6.403  ; 6.403        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]           ;
; 6.403  ; 6.403        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|observablevcoout ;
; 6.420  ; 6.420        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst51|o                                                               ;
; 6.430  ; 6.430        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; rx_inclock~clkctrl|inclk[0]                                            ;
; 6.430  ; 6.430        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; rx_inclock~clkctrl|outclk                                              ;
; 6.438  ; 6.438        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 10|clk                                                                 ;
; 6.438  ; 6.438        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 21|clk                                                                 ;
; 6.438  ; 6.438        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 22|clk                                                                 ;
; 6.438  ; 6.438        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 23|clk                                                                 ;
; 6.438  ; 6.438        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 3|clk                                                                  ;
; 6.438  ; 6.438        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 4|clk                                                                  ;
; 6.438  ; 6.438        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 5|clk                                                                  ;
; 6.438  ; 6.438        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 6|clk                                                                  ;
; 6.438  ; 6.438        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 7|clk                                                                  ;
; 6.438  ; 6.438        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 8|clk                                                                  ;
; 6.438  ; 6.438        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 9|clk                                                                  ;
; 6.442  ; 6.442        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst27|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 6.450  ; 6.450        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]         ;
; 8.500  ; 12.500       ; 4.000          ; Port Rate        ; CAM_CLKA ; Rise       ; CAM_CLKA                                                               ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 10                                                                     ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 21                                                                     ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 22                                                                     ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 23                                                                     ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 3                                                                      ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 4                                                                      ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 5                                                                      ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 6                                                                      ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 7                                                                      ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 8                                                                      ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 9                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3]                                           ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3]                                           ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3]                                           ;
; 12.192 ; 12.412       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ;
; 12.192 ; 12.412       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ;
; 12.192 ; 12.412       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]                                            ;
; 12.192 ; 12.412       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ;
; 12.192 ; 12.412       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ;
; 12.192 ; 12.412       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]                                            ;
; 12.192 ; 12.412       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ;
; 12.192 ; 12.412       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ;
; 12.192 ; 12.412       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]                                            ;
; 12.192 ; 12.412       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ;
; 12.192 ; 12.412       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]                                            ;
; 12.192 ; 12.412       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ;
; 12.192 ; 12.412       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ;
; 12.192 ; 12.412       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ;
; 12.192 ; 12.412       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]                                            ;
; 12.225 ; 12.383       ; 0.158          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ;
; 12.225 ; 12.383       ; 0.158          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ;
; 12.225 ; 12.383       ; 0.158          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[2]      ;
; 12.225 ; 12.383       ; 0.158          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[3]      ;
; 12.225 ; 12.383       ; 0.158          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[5]      ;
; 12.225 ; 12.383       ; 0.158          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[6]      ;
; 12.226 ; 12.384       ; 0.158          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[4]      ;
; 12.227 ; 12.385       ; 0.158          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[7]      ;
; 12.249 ; 12.437       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 12.249 ; 12.437       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 12.249 ; 12.437       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ;
; 12.249 ; 12.437       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ;
; 12.250 ; 12.438       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ;
; 12.251 ; 12.439       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ;
; 12.251 ; 12.439       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ;
; 12.252 ; 12.440       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ;
; 12.339 ; 12.559       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ;
; 12.339 ; 12.559       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ;
; 12.340 ; 12.560       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ;
; 12.341 ; 12.561       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 12.341 ; 12.561       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 12.341 ; 12.561       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ;
; 12.341 ; 12.561       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ;
; 12.341 ; 12.561       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ;
; 12.398 ; 12.586       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ;
; 12.398 ; 12.586       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ;
; 12.398 ; 12.586       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ;
; 12.398 ; 12.586       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ;
; 12.398 ; 12.586       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ;
; 12.398 ; 12.586       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ;
; 12.398 ; 12.586       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ;
; 12.398 ; 12.586       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3]                                           ;
; 12.398 ; 12.586       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ;
; 12.398 ; 12.586       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ;
; 12.398 ; 12.586       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ;
; 12.398 ; 12.586       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3]                                           ;
; 12.399 ; 12.587       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ;
; 12.399 ; 12.587       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ;
; 12.399 ; 12.587       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]                                            ;
; 12.399 ; 12.587       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ;
; 12.399 ; 12.587       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ;
; 12.399 ; 12.587       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]                                            ;
; 12.399 ; 12.587       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ;
; 12.399 ; 12.587       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ;
; 12.399 ; 12.587       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]                                            ;
; 12.399 ; 12.587       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ;
; 12.399 ; 12.587       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]                                            ;
; 12.399 ; 12.587       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ;
; 12.399 ; 12.587       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ;
; 12.399 ; 12.587       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ;
; 12.399 ; 12.587       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]                                            ;
; 12.400 ; 12.588       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst27|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 49.687 ; 49.907       ; 0.220          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst19|20                                                         ;
; 49.687 ; 49.907       ; 0.220          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst20|20                                                         ;
; 49.687 ; 49.907       ; 0.220          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst21|20                                                         ;
; 49.687 ; 49.907       ; 0.220          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst23|20                                                         ;
; 49.687 ; 49.907       ; 0.220          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst24|20                                                         ;
; 49.687 ; 49.907       ; 0.220          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst25|20                                                         ;
; 49.687 ; 49.907       ; 0.220          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst52|20                                                         ;
; 49.688 ; 49.908       ; 0.220          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst22|20                                                         ;
; 49.900 ; 50.088       ; 0.188          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst22|20                                                         ;
; 49.902 ; 50.090       ; 0.188          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst19|20                                                         ;
; 49.902 ; 50.090       ; 0.188          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst20|20                                                         ;
; 49.902 ; 50.090       ; 0.188          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst21|20                                                         ;
; 49.902 ; 50.090       ; 0.188          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst23|20                                                         ;
; 49.902 ; 50.090       ; 0.188          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst24|20                                                         ;
; 49.902 ; 50.090       ; 0.188          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst25|20                                                         ;
; 49.902 ; 50.090       ; 0.188          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst52|20                                                         ;
; 49.956 ; 49.956       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst19|20|clk                                                            ;
; 49.956 ; 49.956       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst20|20|clk                                                            ;
; 49.956 ; 49.956       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst21|20|clk                                                            ;
; 49.956 ; 49.956       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst23|20|clk                                                            ;
; 49.956 ; 49.956       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst24|20|clk                                                            ;
; 49.956 ; 49.956       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst25|20|clk                                                            ;
; 49.956 ; 49.956       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst52|20|clk                                                            ;
; 49.957 ; 49.957       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst22|20|clk                                                            ;
; 49.966 ; 49.966       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst27|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 49.966 ; 49.966       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst27|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 50.032 ; 50.032       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst27|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 50.032 ; 50.032       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst27|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 50.040 ; 50.040       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst22|20|clk                                                            ;
; 50.042 ; 50.042       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst19|20|clk                                                            ;
; 50.042 ; 50.042       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst20|20|clk                                                            ;
; 50.042 ; 50.042       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst21|20|clk                                                            ;
; 50.042 ; 50.042       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst23|20|clk                                                            ;
; 50.042 ; 50.042       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst24|20|clk                                                            ;
; 50.042 ; 50.042       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst25|20|clk                                                            ;
; 50.042 ; 50.042       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst52|20|clk                                                            ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst19|20                                                         ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst20|20                                                         ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst21|20                                                         ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst22|20                                                         ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst23|20                                                         ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst24|20                                                         ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst25|20                                                         ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst52|20                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 49.691 ; 49.911       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ;
; 49.691 ; 49.911       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ;
; 49.691 ; 49.911       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ;
; 49.691 ; 49.911       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ;
; 49.691 ; 49.911       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ;
; 49.691 ; 49.911       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ;
; 49.691 ; 49.911       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ;
; 49.692 ; 49.912       ; 0.220          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ;
; 49.897 ; 50.085       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ;
; 49.899 ; 50.087       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ;
; 49.899 ; 50.087       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ;
; 49.899 ; 50.087       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ;
; 49.899 ; 50.087       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ;
; 49.899 ; 50.087       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ;
; 49.899 ; 50.087       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ;
; 49.899 ; 50.087       ; 0.188          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ;
; 49.960 ; 49.960       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[15]|clk                                                      ;
; 49.960 ; 49.960       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[23]|clk                                                      ;
; 49.960 ; 49.960       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[39]|clk                                                      ;
; 49.960 ; 49.960       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[47]|clk                                                      ;
; 49.960 ; 49.960       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[55]|clk                                                      ;
; 49.960 ; 49.960       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[63]|clk                                                      ;
; 49.960 ; 49.960       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[7]|clk                                                       ;
; 49.961 ; 49.961       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[31]|clk                                                      ;
; 49.967 ; 49.967       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|inclk[0]                            ;
; 49.967 ; 49.967       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|outclk                              ;
; 50.032 ; 50.032       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|inclk[0]                            ;
; 50.032 ; 50.032       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|outclk                              ;
; 50.037 ; 50.037       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[31]|clk                                                      ;
; 50.039 ; 50.039       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[15]|clk                                                      ;
; 50.039 ; 50.039       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[23]|clk                                                      ;
; 50.039 ; 50.039       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[39]|clk                                                      ;
; 50.039 ; 50.039       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[47]|clk                                                      ;
; 50.039 ; 50.039       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[55]|clk                                                      ;
; 50.039 ; 50.039       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[63]|clk                                                      ;
; 50.039 ; 50.039       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[7]|clk                                                       ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; LVDS_CHANNEL_1 ; CAM_CLKA   ; 6.461 ; 6.383 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; 6.439 ; 6.361 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_3 ; CAM_CLKA   ; 6.445 ; 6.367 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_4 ; CAM_CLKA   ; 6.434 ; 6.356 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_5 ; CAM_CLKA   ; 6.430 ; 6.352 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_6 ; CAM_CLKA   ; 6.461 ; 6.383 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_7 ; CAM_CLKA   ; 6.444 ; 6.366 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_8 ; CAM_CLKA   ; 6.468 ; 6.390 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; LVDS_CHANNEL_1 ; CAM_CLKA   ; -5.773 ; -5.697 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; -5.751 ; -5.675 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_3 ; CAM_CLKA   ; -5.757 ; -5.681 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_4 ; CAM_CLKA   ; -5.746 ; -5.670 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_5 ; CAM_CLKA   ; -5.743 ; -5.667 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_6 ; CAM_CLKA   ; -5.773 ; -5.697 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_7 ; CAM_CLKA   ; -5.756 ; -5.680 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_8 ; CAM_CLKA   ; -5.781 ; -5.705 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; DATA_READY  ; CAM_CLKA   ; 6.728  ; 6.795  ; Rise       ; CAM_CLKA                                           ;
; Q[*]        ; CAM_CLKA   ; 13.356 ; 13.381 ; Rise       ; CAM_CLKA                                           ;
;  Q[1]       ; CAM_CLKA   ; 11.305 ; 11.121 ; Rise       ; CAM_CLKA                                           ;
;  Q[2]       ; CAM_CLKA   ; 11.547 ; 11.329 ; Rise       ; CAM_CLKA                                           ;
;  Q[3]       ; CAM_CLKA   ; 13.062 ; 13.108 ; Rise       ; CAM_CLKA                                           ;
;  Q[4]       ; CAM_CLKA   ; 10.661 ; 10.571 ; Rise       ; CAM_CLKA                                           ;
;  Q[5]       ; CAM_CLKA   ; 13.356 ; 13.381 ; Rise       ; CAM_CLKA                                           ;
;  Q[6]       ; CAM_CLKA   ; 11.253 ; 11.056 ; Rise       ; CAM_CLKA                                           ;
;  Q[7]       ; CAM_CLKA   ; 10.672 ; 10.577 ; Rise       ; CAM_CLKA                                           ;
;  Q[8]       ; CAM_CLKA   ; 11.295 ; 11.111 ; Rise       ; CAM_CLKA                                           ;
; Q[*]        ; CAM_CLKA   ; 11.341 ; 11.296 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 9.290  ; 9.036  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 9.532  ; 9.244  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 11.047 ; 11.023 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 8.646  ; 8.486  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 11.341 ; 11.296 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 9.238  ; 8.971  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 8.657  ; 8.492  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 9.280  ; 9.026  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ; 2.379  ;        ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ;        ; 2.375  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ; 2.379  ;        ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ;        ; 2.375  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ;        ; 2.322  ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ; 2.326  ;        ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ;        ; 2.321  ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ; 2.325  ;        ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; DATA_READY  ; CAM_CLKA   ; 6.596  ; 6.663  ; Rise       ; CAM_CLKA                                           ;
; Q[*]        ; CAM_CLKA   ; 9.749  ; 9.561  ; Rise       ; CAM_CLKA                                           ;
;  Q[1]       ; CAM_CLKA   ; 10.367 ; 10.089 ; Rise       ; CAM_CLKA                                           ;
;  Q[2]       ; CAM_CLKA   ; 10.600 ; 10.289 ; Rise       ; CAM_CLKA                                           ;
;  Q[3]       ; CAM_CLKA   ; 12.126 ; 12.079 ; Rise       ; CAM_CLKA                                           ;
;  Q[4]       ; CAM_CLKA   ; 9.749  ; 9.561  ; Rise       ; CAM_CLKA                                           ;
;  Q[5]       ; CAM_CLKA   ; 12.409 ; 12.341 ; Rise       ; CAM_CLKA                                           ;
;  Q[6]       ; CAM_CLKA   ; 10.317 ; 10.027 ; Rise       ; CAM_CLKA                                           ;
;  Q[7]       ; CAM_CLKA   ; 9.759  ; 9.567  ; Rise       ; CAM_CLKA                                           ;
;  Q[8]       ; CAM_CLKA   ; 10.357 ; 10.079 ; Rise       ; CAM_CLKA                                           ;
; Q[*]        ; CAM_CLKA   ; 6.884  ; 6.666  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 7.502  ; 7.194  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 7.735  ; 7.394  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 9.261  ; 9.184  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 6.884  ; 6.666  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 9.544  ; 9.446  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 7.452  ; 7.132  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 6.894  ; 6.672  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 7.492  ; 7.184  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ; 1.826  ;        ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ;        ; 1.822  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ; 1.826  ;        ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ;        ; 1.822  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ;        ; 1.772  ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ; 1.776  ;        ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ;        ; 1.770  ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ; 1.774  ;        ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+-----------------+----------------+-------+-------+-------+-------+
; Input Port      ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+-----------------+----------------+-------+-------+-------+-------+
; CAM_FLD         ; CAM_FLD_OUT    ; 5.235 ;       ;       ; 5.187 ;
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 8.021 ;       ;       ; 8.195 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 8.002 ;       ;       ; 8.154 ;
; EOS_A           ; EOSA           ; 5.556 ;       ;       ; 5.638 ;
; EOS_B           ; EOSB           ; 5.915 ;       ;       ; 5.994 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 8.210 ;       ;       ; 8.367 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 7.770 ;       ;       ; 7.826 ;
; IO2             ; START_A        ; 5.256 ;       ;       ; 5.107 ;
; IO2             ; START_A(n)     ;       ; 5.252 ; 5.111 ;       ;
; IO2             ; START_B        ; 4.965 ;       ;       ; 4.810 ;
; IO2             ; START_B(n)     ;       ; 4.961 ; 4.814 ;       ;
; IO3             ; PDWN           ; 6.720 ;       ;       ; 7.281 ;
; IO4             ; DTP            ; 8.443 ;       ;       ; 9.082 ;
; IO5             ; IO_5           ; 7.629 ;       ;       ; 7.577 ;
; IO6             ; IO_6           ; 9.126 ;       ;       ; 9.217 ;
; IO7             ; IO_7           ; 9.095 ;       ;       ; 9.177 ;
; IO8             ; IO_8           ; 7.517 ;       ;       ; 7.463 ;
; IO9             ; IO_9           ; 7.569 ;       ;       ; 7.524 ;
; IO10            ; IO_10          ; 7.569 ;       ;       ; 7.496 ;
; IO11            ; IO_11          ; 7.885 ;       ;       ; 7.841 ;
; IO12            ; IO_12          ; 7.496 ;       ;       ; 7.446 ;
; IO13            ; IO_13          ; 7.559 ;       ;       ; 7.505 ;
; IO14            ; IO_14          ; 9.249 ;       ;       ; 9.395 ;
; IO15            ; IO_15          ; 7.585 ;       ;       ; 7.534 ;
; IO16            ; IO_16          ; 9.052 ;       ;       ; 9.139 ;
+-----------------+----------------+-------+-------+-------+-------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+-----------------+----------------+-------+-------+-------+-------+
; Input Port      ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+-----------------+----------------+-------+-------+-------+-------+
; CAM_FLD         ; CAM_FLD_OUT    ; 5.194 ;       ;       ; 5.138 ;
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 7.816 ;       ;       ; 7.980 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 7.798 ;       ;       ; 7.941 ;
; EOS_A           ; EOSA           ; 5.495 ;       ;       ; 5.573 ;
; EOS_B           ; EOSB           ; 5.840 ;       ;       ; 5.916 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 7.998 ;       ;       ; 8.145 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 7.576 ;       ;       ; 7.626 ;
; IO2             ; START_A        ; 5.092 ;       ;       ; 4.942 ;
; IO2             ; START_A(n)     ;       ; 5.088 ; 4.946 ;       ;
; IO2             ; START_B        ; 4.812 ;       ;       ; 4.657 ;
; IO2             ; START_B(n)     ;       ; 4.808 ; 4.661 ;       ;
; IO3             ; PDWN           ; 6.649 ;       ;       ; 7.206 ;
; IO4             ; DTP            ; 8.299 ;       ;       ; 8.927 ;
; IO5             ; IO_5           ; 7.481 ;       ;       ; 7.421 ;
; IO6             ; IO_6           ; 8.979 ;       ;       ; 9.062 ;
; IO7             ; IO_7           ; 8.951 ;       ;       ; 9.026 ;
; IO8             ; IO_8           ; 7.373 ;       ;       ; 7.312 ;
; IO9             ; IO_9           ; 7.423 ;       ;       ; 7.370 ;
; IO10            ; IO_10          ; 7.423 ;       ;       ; 7.344 ;
; IO11            ; IO_11          ; 7.742 ;       ;       ; 7.688 ;
; IO12            ; IO_12          ; 7.352 ;       ;       ; 7.294 ;
; IO13            ; IO_13          ; 7.414 ;       ;       ; 7.352 ;
; IO14            ; IO_14          ; 9.108 ;       ;       ; 9.241 ;
; IO15            ; IO_15          ; 7.438 ;       ;       ; 7.380 ;
; IO16            ; IO_16          ; 8.908 ;       ;       ; 8.987 ;
+-----------------+----------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Q[*]      ; CAM_CLKA   ; 10.256 ; 10.256 ; Rise       ; CAM_CLKA        ;
;  Q[1]     ; CAM_CLKA   ; 10.895 ; 10.895 ; Rise       ; CAM_CLKA        ;
;  Q[2]     ; CAM_CLKA   ; 10.256 ; 10.256 ; Rise       ; CAM_CLKA        ;
;  Q[3]     ; CAM_CLKA   ; 10.976 ; 10.976 ; Rise       ; CAM_CLKA        ;
;  Q[4]     ; CAM_CLKA   ; 10.919 ; 10.919 ; Rise       ; CAM_CLKA        ;
;  Q[5]     ; CAM_CLKA   ; 10.256 ; 10.256 ; Rise       ; CAM_CLKA        ;
;  Q[6]     ; CAM_CLKA   ; 10.976 ; 10.976 ; Rise       ; CAM_CLKA        ;
;  Q[7]     ; CAM_CLKA   ; 10.929 ; 10.929 ; Rise       ; CAM_CLKA        ;
;  Q[8]     ; CAM_CLKA   ; 10.885 ; 10.885 ; Rise       ; CAM_CLKA        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CAM_CLKA   ; 8.482 ; 8.511 ; Rise       ; CAM_CLKA        ;
;  Q[1]     ; CAM_CLKA   ; 9.095 ; 9.124 ; Rise       ; CAM_CLKA        ;
;  Q[2]     ; CAM_CLKA   ; 8.482 ; 8.511 ; Rise       ; CAM_CLKA        ;
;  Q[3]     ; CAM_CLKA   ; 9.173 ; 9.202 ; Rise       ; CAM_CLKA        ;
;  Q[4]     ; CAM_CLKA   ; 9.117 ; 9.146 ; Rise       ; CAM_CLKA        ;
;  Q[5]     ; CAM_CLKA   ; 8.482 ; 8.511 ; Rise       ; CAM_CLKA        ;
;  Q[6]     ; CAM_CLKA   ; 9.173 ; 9.202 ; Rise       ; CAM_CLKA        ;
;  Q[7]     ; CAM_CLKA   ; 9.127 ; 9.156 ; Rise       ; CAM_CLKA        ;
;  Q[8]     ; CAM_CLKA   ; 9.085 ; 9.114 ; Rise       ; CAM_CLKA        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Q[*]      ; CAM_CLKA   ; 10.039    ; 10.165    ; Rise       ; CAM_CLKA        ;
;  Q[1]     ; CAM_CLKA   ; 10.571    ; 10.697    ; Rise       ; CAM_CLKA        ;
;  Q[2]     ; CAM_CLKA   ; 10.039    ; 10.165    ; Rise       ; CAM_CLKA        ;
;  Q[3]     ; CAM_CLKA   ; 10.742    ; 10.868    ; Rise       ; CAM_CLKA        ;
;  Q[4]     ; CAM_CLKA   ; 10.605    ; 10.731    ; Rise       ; CAM_CLKA        ;
;  Q[5]     ; CAM_CLKA   ; 10.039    ; 10.165    ; Rise       ; CAM_CLKA        ;
;  Q[6]     ; CAM_CLKA   ; 10.742    ; 10.868    ; Rise       ; CAM_CLKA        ;
;  Q[7]     ; CAM_CLKA   ; 10.615    ; 10.741    ; Rise       ; CAM_CLKA        ;
;  Q[8]     ; CAM_CLKA   ; 10.561    ; 10.687    ; Rise       ; CAM_CLKA        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Q[*]      ; CAM_CLKA   ; 8.350     ; 8.350     ; Rise       ; CAM_CLKA        ;
;  Q[1]     ; CAM_CLKA   ; 8.861     ; 8.861     ; Rise       ; CAM_CLKA        ;
;  Q[2]     ; CAM_CLKA   ; 8.350     ; 8.350     ; Rise       ; CAM_CLKA        ;
;  Q[3]     ; CAM_CLKA   ; 9.025     ; 9.025     ; Rise       ; CAM_CLKA        ;
;  Q[4]     ; CAM_CLKA   ; 8.893     ; 8.893     ; Rise       ; CAM_CLKA        ;
;  Q[5]     ; CAM_CLKA   ; 8.350     ; 8.350     ; Rise       ; CAM_CLKA        ;
;  Q[6]     ; CAM_CLKA   ; 9.025     ; 9.025     ; Rise       ; CAM_CLKA        ;
;  Q[7]     ; CAM_CLKA   ; 8.903     ; 8.903     ; Rise       ; CAM_CLKA        ;
;  Q[8]     ; CAM_CLKA   ; 8.851     ; 8.851     ; Rise       ; CAM_CLKA        ;
+-----------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                           ;
+------------+-----------------+--------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                   ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------+---------------------------------------------------------------+
; 508.65 MHz ; 402.09 MHz      ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; limit due to minimum period restriction (tmin)                ;
; 859.85 MHz ; 250.0 MHz       ; CAM_CLKA                                                     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; inst27|altpll_component|auto_generated|pll1|clk[0]           ; 4.214  ; 0.000         ;
; CAM_CLKA                                                     ; 11.337 ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 11.517 ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 23.106 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CAM_CLKA                                                     ; 0.401  ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.468  ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.483  ; 0.000         ;
; inst27|altpll_component|auto_generated|pll1|clk[0]           ; 94.151 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CAM_CLKA                                                     ; 5.805  ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.196 ; 0.000         ;
; inst27|altpll_component|auto_generated|pll1|clk[0]           ; 49.694 ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 49.696 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst27|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node          ; Launch Clock                                                 ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 4.214 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ; 74374b:inst19|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.904     ; 1.004      ;
; 4.215 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ; 74374b:inst23|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.904     ; 1.003      ;
; 4.215 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ; 74374b:inst25|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.904     ; 1.003      ;
; 4.216 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ; 74374b:inst21|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.904     ; 1.002      ;
; 4.421 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ; 74374b:inst20|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.904     ; 0.797      ;
; 4.422 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ; 74374b:inst22|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.903     ; 0.797      ;
; 4.422 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ; 74374b:inst24|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.904     ; 0.796      ;
; 4.422 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ; 74374b:inst52|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.904     ; 0.796      ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAM_CLKA'                                                             ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 11.337 ; 22        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.073     ; 1.092      ;
; 11.425 ; 5         ; 6       ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.074     ; 1.003      ;
; 11.427 ; 4         ; 5       ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.074     ; 1.001      ;
; 11.581 ; 3         ; 4       ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.074     ; 0.847      ;
; 11.591 ; 10        ; 3       ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.074     ; 0.837      ;
; 11.595 ; 9         ; 10      ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.074     ; 0.833      ;
; 11.596 ; 8         ; 9       ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.074     ; 0.832      ;
; 11.598 ; 6         ; 7       ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.074     ; 0.830      ;
; 11.599 ; 7         ; 8       ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.074     ; 0.829      ;
; 11.602 ; 21        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.073     ; 0.827      ;
; 11.607 ; 21        ; 22      ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.073     ; 0.822      ;
; 11.659 ; 21        ; 21      ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.073     ; 0.770      ;
; 11.659 ; 23        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.073     ; 0.770      ;
; 11.659 ; 22        ; 22      ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.073     ; 0.770      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 11.517 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.019     ; 0.966      ;
; 11.519 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.017     ; 0.966      ;
; 11.685 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.020     ; 0.797      ;
; 11.687 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.019     ; 0.796      ;
; 11.688 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.019     ; 0.795      ;
; 11.688 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.019     ; 0.795      ;
; 11.689 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.019     ; 0.794      ;
; 11.691 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.017     ; 0.794      ;
; 23.175 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[6]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.134      ; 1.961      ;
; 23.365 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[5]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.125      ; 1.762      ;
; 23.382 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[4]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.118      ; 1.738      ;
; 23.424 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.143      ; 1.721      ;
; 23.471 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.140      ; 1.671      ;
; 23.528 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.090     ; 1.384      ;
; 23.529 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.090     ; 1.383      ;
; 23.530 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.090     ; 1.382      ;
; 23.573 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.090     ; 1.339      ;
; 23.774 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[2]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.135      ; 1.363      ;
; 23.774 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[7]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.136      ; 1.364      ;
; 23.776 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[3]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.135      ; 1.361      ;
; 23.912 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 1.016      ;
; 23.934 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.994      ;
; 23.939 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.989      ;
; 23.942 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.073     ; 0.987      ;
; 23.960 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.073     ; 0.969      ;
; 23.961 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.967      ;
; 23.961 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.967      ;
; 23.961 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.967      ;
; 23.962 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.966      ;
; 23.962 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.073     ; 0.967      ;
; 23.962 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.966      ;
; 23.963 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.073     ; 0.966      ;
; 24.130 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.798      ;
; 24.130 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.798      ;
; 24.131 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.797      ;
; 24.131 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.797      ;
; 24.131 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.797      ;
; 24.132 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.073     ; 0.797      ;
; 24.132 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.073     ; 0.797      ;
; 24.132 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.796      ;
; 24.132 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.796      ;
; 24.132 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.796      ;
; 24.132 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.796      ;
; 24.132 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.073     ; 0.797      ;
; 24.132 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.796      ;
; 24.132 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.796      ;
; 24.132 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.796      ;
; 24.133 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.795      ;
; 24.133 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.795      ;
; 24.133 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.795      ;
; 24.133 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.795      ;
; 24.133 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.073     ; 0.796      ;
; 24.133 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.795      ;
; 24.133 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.073     ; 0.796      ;
; 24.133 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.073     ; 0.796      ;
; 24.134 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.073     ; 0.795      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                       ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 23.106 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.159     ; 1.737      ;
; 23.155 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.159     ; 1.688      ;
; 23.263 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.178     ; 1.561      ;
; 23.302 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.178     ; 1.522      ;
; 23.352 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.178     ; 1.472      ;
; 23.497 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.178     ; 1.327      ;
; 23.649 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.176     ; 1.177      ;
; 23.847 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.175     ; 0.980      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAM_CLKA'                                                             ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.401 ; 22        ; 22      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; 23        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; 21        ; 21      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.073      ; 0.684      ;
; 0.452 ; 21        ; 22      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.073      ; 0.720      ;
; 0.457 ; 21        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.073      ; 0.725      ;
; 0.468 ; 10        ; 3       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.074      ; 0.737      ;
; 0.475 ; 3         ; 4       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.074      ; 0.744      ;
; 0.498 ; 7         ; 8       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.074      ; 0.767      ;
; 0.500 ; 6         ; 7       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.074      ; 0.769      ;
; 0.500 ; 8         ; 9       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.074      ; 0.769      ;
; 0.501 ; 9         ; 10      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.074      ; 0.770      ;
; 0.627 ; 4         ; 5       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.074      ; 0.896      ;
; 0.629 ; 5         ; 6       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.074      ; 0.898      ;
; 0.691 ; 22        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.073      ; 0.959      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.468  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.469  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.470  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.471  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.596  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.865      ;
; 0.596  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.865      ;
; 0.597  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.073      ; 0.865      ;
; 0.598  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.867      ;
; 0.600  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.606  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.875      ;
; 0.609  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.075      ; 0.879      ;
; 0.620  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.889      ;
; 0.625  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.894      ;
; 0.659  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[2]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.250      ; 1.104      ;
; 0.659  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[3]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.250      ; 1.104      ;
; 0.661  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[7]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.249      ; 1.105      ;
; 0.905  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.092      ; 1.192      ;
; 0.932  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.255      ; 1.382      ;
; 0.935  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.092      ; 1.222      ;
; 0.935  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.092      ; 1.222      ;
; 0.942  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.092      ; 1.229      ;
; 0.969  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.257      ; 1.421      ;
; 0.983  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[4]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.268      ; 1.446      ;
; 1.017  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[5]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.238      ; 1.450      ;
; 1.093  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[6]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.248      ; 1.536      ;
; 12.895 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.126      ; 0.736      ;
; 12.895 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.126      ; 0.736      ;
; 12.896 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.126      ; 0.737      ;
; 12.896 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.126      ; 0.737      ;
; 12.898 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.125      ; 0.738      ;
; 12.898 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.125      ; 0.738      ;
; 13.024 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.126      ; 0.865      ;
; 13.025 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.126      ; 0.866      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                       ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.483 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.175      ; 0.873      ;
; 0.687 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.174      ; 1.076      ;
; 0.764 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.172      ; 1.151      ;
; 0.960 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.172      ; 1.347      ;
; 0.994 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.172      ; 1.381      ;
; 1.015 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.172      ; 1.402      ;
; 1.030 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.190      ; 1.435      ;
; 1.061 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.190      ; 1.466      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst27|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node          ; Launch Clock                                                 ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 94.151 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ; 74374b:inst24|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; -93.750      ; -0.008     ; 0.738      ;
; 94.151 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ; 74374b:inst52|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; -93.750      ; -0.008     ; 0.738      ;
; 94.152 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ; 74374b:inst20|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; -93.750      ; -0.008     ; 0.739      ;
; 94.152 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ; 74374b:inst22|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; -93.750      ; -0.008     ; 0.739      ;
; 94.325 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ; 74374b:inst21|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; -93.750      ; -0.008     ; 0.912      ;
; 94.326 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ; 74374b:inst23|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; -93.750      ; -0.008     ; 0.913      ;
; 94.326 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ; 74374b:inst25|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; -93.750      ; -0.008     ; 0.913      ;
; 94.327 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ; 74374b:inst19|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; -93.750      ; -0.008     ; 0.914      ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAM_CLKA'                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+
; 5.805  ; 6.021        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 21                                                                     ;
; 5.805  ; 6.021        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 22                                                                     ;
; 5.805  ; 6.021        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 23                                                                     ;
; 5.806  ; 6.022        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 10                                                                     ;
; 5.806  ; 6.022        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 3                                                                      ;
; 5.806  ; 6.022        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 4                                                                      ;
; 5.806  ; 6.022        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 5                                                                      ;
; 5.806  ; 6.022        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 6                                                                      ;
; 5.806  ; 6.022        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 7                                                                      ;
; 5.806  ; 6.022        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 8                                                                      ;
; 5.806  ; 6.022        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 9                                                                      ;
; 6.057  ; 6.057        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]         ;
; 6.067  ; 6.067        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst27|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 6.074  ; 6.074        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 21|clk                                                                 ;
; 6.074  ; 6.074        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 22|clk                                                                 ;
; 6.074  ; 6.074        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 23|clk                                                                 ;
; 6.076  ; 6.076        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 10|clk                                                                 ;
; 6.076  ; 6.076        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 3|clk                                                                  ;
; 6.076  ; 6.076        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 4|clk                                                                  ;
; 6.076  ; 6.076        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 5|clk                                                                  ;
; 6.076  ; 6.076        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 6|clk                                                                  ;
; 6.076  ; 6.076        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 7|clk                                                                  ;
; 6.076  ; 6.076        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 8|clk                                                                  ;
; 6.076  ; 6.076        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 9|clk                                                                  ;
; 6.077  ; 6.077        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; rx_inclock~clkctrl|inclk[0]                                            ;
; 6.077  ; 6.077        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; rx_inclock~clkctrl|outclk                                              ;
; 6.080  ; 6.080        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst51|o                                                               ;
; 6.126  ; 6.126        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]           ;
; 6.126  ; 6.126        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]           ;
; 6.126  ; 6.126        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|observablevcoout ;
; 6.134  ; 6.134        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0]                     ;
; 6.134  ; 6.134        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst27|altpll_component|auto_generated|pll1|observablevcoout           ;
; 6.250  ; 6.250        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst51|i                                                               ;
; 6.250  ; 6.250        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst51|i                                                               ;
; 6.291  ; 6.475        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 10                                                                     ;
; 6.291  ; 6.475        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 3                                                                      ;
; 6.291  ; 6.475        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 4                                                                      ;
; 6.291  ; 6.475        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 5                                                                      ;
; 6.291  ; 6.475        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 6                                                                      ;
; 6.291  ; 6.475        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 7                                                                      ;
; 6.291  ; 6.475        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 8                                                                      ;
; 6.291  ; 6.475        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 9                                                                      ;
; 6.293  ; 6.477        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 21                                                                     ;
; 6.293  ; 6.477        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 22                                                                     ;
; 6.293  ; 6.477        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 23                                                                     ;
; 6.362  ; 6.362        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0]                     ;
; 6.362  ; 6.362        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst27|altpll_component|auto_generated|pll1|observablevcoout           ;
; 6.370  ; 6.370        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]           ;
; 6.370  ; 6.370        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]           ;
; 6.370  ; 6.370        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|observablevcoout ;
; 6.420  ; 6.420        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst51|o                                                               ;
; 6.423  ; 6.423        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; rx_inclock~clkctrl|inclk[0]                                            ;
; 6.423  ; 6.423        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; rx_inclock~clkctrl|outclk                                              ;
; 6.424  ; 6.424        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 10|clk                                                                 ;
; 6.424  ; 6.424        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 3|clk                                                                  ;
; 6.424  ; 6.424        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 4|clk                                                                  ;
; 6.424  ; 6.424        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 5|clk                                                                  ;
; 6.424  ; 6.424        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 6|clk                                                                  ;
; 6.424  ; 6.424        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 7|clk                                                                  ;
; 6.424  ; 6.424        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 8|clk                                                                  ;
; 6.424  ; 6.424        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 9|clk                                                                  ;
; 6.425  ; 6.425        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 21|clk                                                                 ;
; 6.425  ; 6.425        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 22|clk                                                                 ;
; 6.425  ; 6.425        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 23|clk                                                                 ;
; 6.432  ; 6.432        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst27|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 6.442  ; 6.442        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]         ;
; 8.500  ; 12.500       ; 4.000          ; Port Rate        ; CAM_CLKA ; Rise       ; CAM_CLKA                                                               ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 10                                                                     ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 21                                                                     ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 22                                                                     ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 23                                                                     ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 3                                                                      ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 4                                                                      ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 5                                                                      ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 6                                                                      ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 7                                                                      ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 8                                                                      ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; CAM_CLKA ; Rise       ; 9                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.196 ; 12.412       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ;
; 12.196 ; 12.412       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ;
; 12.196 ; 12.412       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ;
; 12.196 ; 12.412       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ;
; 12.196 ; 12.412       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ;
; 12.196 ; 12.412       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ;
; 12.196 ; 12.412       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ;
; 12.196 ; 12.412       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3]                                           ;
; 12.196 ; 12.412       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ;
; 12.196 ; 12.412       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ;
; 12.196 ; 12.412       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ;
; 12.196 ; 12.412       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3]                                           ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3]                                           ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]                                            ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]                                            ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]                                            ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]                                            ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]                                            ;
; 12.242 ; 12.426       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ;
; 12.242 ; 12.426       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ;
; 12.243 ; 12.427       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 12.243 ; 12.427       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 12.243 ; 12.427       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ;
; 12.243 ; 12.427       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ;
; 12.243 ; 12.427       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ;
; 12.244 ; 12.428       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ;
; 12.249 ; 12.404       ; 0.155          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ;
; 12.249 ; 12.404       ; 0.155          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[5]      ;
; 12.250 ; 12.405       ; 0.155          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ;
; 12.250 ; 12.405       ; 0.155          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[3]      ;
; 12.250 ; 12.405       ; 0.155          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[4]      ;
; 12.250 ; 12.405       ; 0.155          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[6]      ;
; 12.250 ; 12.405       ; 0.155          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[7]      ;
; 12.251 ; 12.406       ; 0.155          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[2]      ;
; 12.352 ; 12.568       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ;
; 12.352 ; 12.568       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ;
; 12.353 ; 12.569       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 12.353 ; 12.569       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 12.353 ; 12.569       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ;
; 12.353 ; 12.569       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ;
; 12.354 ; 12.570       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ;
; 12.354 ; 12.570       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ;
; 12.398 ; 12.582       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ;
; 12.398 ; 12.582       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ;
; 12.398 ; 12.582       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ;
; 12.398 ; 12.582       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ;
; 12.398 ; 12.582       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ;
; 12.398 ; 12.582       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ;
; 12.398 ; 12.582       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ;
; 12.398 ; 12.582       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3]                                           ;
; 12.398 ; 12.582       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]                                            ;
; 12.398 ; 12.582       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ;
; 12.398 ; 12.582       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ;
; 12.398 ; 12.582       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]                                            ;
; 12.398 ; 12.582       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ;
; 12.398 ; 12.582       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ;
; 12.398 ; 12.582       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]                                            ;
; 12.398 ; 12.582       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ;
; 12.398 ; 12.582       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]                                            ;
; 12.398 ; 12.582       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ;
; 12.398 ; 12.582       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ;
; 12.398 ; 12.582       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ;
; 12.398 ; 12.582       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]                                            ;
; 12.399 ; 12.583       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ;
; 12.399 ; 12.583       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ;
; 12.399 ; 12.583       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ;
; 12.399 ; 12.583       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ;
; 12.399 ; 12.583       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 12.399 ; 12.583       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 12.399 ; 12.583       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst27|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 49.694 ; 49.910       ; 0.216          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst19|20                                                         ;
; 49.694 ; 49.910       ; 0.216          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst20|20                                                         ;
; 49.694 ; 49.910       ; 0.216          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst21|20                                                         ;
; 49.694 ; 49.910       ; 0.216          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst22|20                                                         ;
; 49.694 ; 49.910       ; 0.216          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst23|20                                                         ;
; 49.694 ; 49.910       ; 0.216          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst24|20                                                         ;
; 49.694 ; 49.910       ; 0.216          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst25|20                                                         ;
; 49.694 ; 49.910       ; 0.216          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst52|20                                                         ;
; 49.901 ; 50.085       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst19|20                                                         ;
; 49.901 ; 50.085       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst20|20                                                         ;
; 49.901 ; 50.085       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst21|20                                                         ;
; 49.901 ; 50.085       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst23|20                                                         ;
; 49.901 ; 50.085       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst24|20                                                         ;
; 49.901 ; 50.085       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst25|20                                                         ;
; 49.901 ; 50.085       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst52|20                                                         ;
; 49.902 ; 50.086       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst22|20                                                         ;
; 49.964 ; 49.964       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst19|20|clk                                                            ;
; 49.964 ; 49.964       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst20|20|clk                                                            ;
; 49.964 ; 49.964       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst21|20|clk                                                            ;
; 49.964 ; 49.964       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst22|20|clk                                                            ;
; 49.964 ; 49.964       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst23|20|clk                                                            ;
; 49.964 ; 49.964       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst24|20|clk                                                            ;
; 49.964 ; 49.964       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst25|20|clk                                                            ;
; 49.964 ; 49.964       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst52|20|clk                                                            ;
; 49.968 ; 49.968       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst27|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 49.968 ; 49.968       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst27|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 50.031 ; 50.031       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst27|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 50.031 ; 50.031       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst27|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 50.034 ; 50.034       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst19|20|clk                                                            ;
; 50.034 ; 50.034       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst20|20|clk                                                            ;
; 50.034 ; 50.034       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst21|20|clk                                                            ;
; 50.034 ; 50.034       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst23|20|clk                                                            ;
; 50.034 ; 50.034       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst24|20|clk                                                            ;
; 50.034 ; 50.034       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst25|20|clk                                                            ;
; 50.034 ; 50.034       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst52|20|clk                                                            ;
; 50.035 ; 50.035       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst22|20|clk                                                            ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst19|20                                                         ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst20|20                                                         ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst21|20                                                         ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst22|20                                                         ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst23|20                                                         ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst24|20                                                         ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst25|20                                                         ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst52|20                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 49.696 ; 49.912       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ;
; 49.696 ; 49.912       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ;
; 49.696 ; 49.912       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ;
; 49.696 ; 49.912       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ;
; 49.696 ; 49.912       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ;
; 49.696 ; 49.912       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ;
; 49.696 ; 49.912       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ;
; 49.696 ; 49.912       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ;
; 49.900 ; 50.084       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ;
; 49.900 ; 50.084       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ;
; 49.900 ; 50.084       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ;
; 49.900 ; 50.084       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ;
; 49.900 ; 50.084       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ;
; 49.900 ; 50.084       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ;
; 49.900 ; 50.084       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ;
; 49.900 ; 50.084       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ;
; 49.966 ; 49.966       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[15]|clk                                                      ;
; 49.966 ; 49.966       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[23]|clk                                                      ;
; 49.966 ; 49.966       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[31]|clk                                                      ;
; 49.966 ; 49.966       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[39]|clk                                                      ;
; 49.966 ; 49.966       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[47]|clk                                                      ;
; 49.966 ; 49.966       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[55]|clk                                                      ;
; 49.966 ; 49.966       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[63]|clk                                                      ;
; 49.966 ; 49.966       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[7]|clk                                                       ;
; 49.969 ; 49.969       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|inclk[0]                            ;
; 49.969 ; 49.969       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|outclk                              ;
; 50.030 ; 50.030       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|inclk[0]                            ;
; 50.030 ; 50.030       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|outclk                              ;
; 50.033 ; 50.033       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[15]|clk                                                      ;
; 50.033 ; 50.033       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[23]|clk                                                      ;
; 50.033 ; 50.033       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[31]|clk                                                      ;
; 50.033 ; 50.033       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[39]|clk                                                      ;
; 50.033 ; 50.033       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[47]|clk                                                      ;
; 50.033 ; 50.033       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[55]|clk                                                      ;
; 50.033 ; 50.033       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[63]|clk                                                      ;
; 50.033 ; 50.033       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[7]|clk                                                       ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; LVDS_CHANNEL_1 ; CAM_CLKA   ; 6.305 ; 6.229 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; 6.283 ; 6.207 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_3 ; CAM_CLKA   ; 6.289 ; 6.213 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_4 ; CAM_CLKA   ; 6.278 ; 6.202 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_5 ; CAM_CLKA   ; 6.276 ; 6.200 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_6 ; CAM_CLKA   ; 6.305 ; 6.229 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_7 ; CAM_CLKA   ; 6.288 ; 6.212 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_8 ; CAM_CLKA   ; 6.316 ; 6.240 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; LVDS_CHANNEL_1 ; CAM_CLKA   ; -5.694 ; -5.621 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; -5.671 ; -5.598 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_3 ; CAM_CLKA   ; -5.677 ; -5.604 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_4 ; CAM_CLKA   ; -5.666 ; -5.593 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_5 ; CAM_CLKA   ; -5.665 ; -5.592 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_6 ; CAM_CLKA   ; -5.694 ; -5.621 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_7 ; CAM_CLKA   ; -5.676 ; -5.603 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_8 ; CAM_CLKA   ; -5.705 ; -5.632 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; DATA_READY  ; CAM_CLKA   ; 6.440  ; 6.476  ; Rise       ; CAM_CLKA                                           ;
; Q[*]        ; CAM_CLKA   ; 12.834 ; 12.722 ; Rise       ; CAM_CLKA                                           ;
;  Q[1]       ; CAM_CLKA   ; 10.786 ; 10.485 ; Rise       ; CAM_CLKA                                           ;
;  Q[2]       ; CAM_CLKA   ; 11.025 ; 10.670 ; Rise       ; CAM_CLKA                                           ;
;  Q[3]       ; CAM_CLKA   ; 12.550 ; 12.476 ; Rise       ; CAM_CLKA                                           ;
;  Q[4]       ; CAM_CLKA   ; 10.150 ; 9.984  ; Rise       ; CAM_CLKA                                           ;
;  Q[5]       ; CAM_CLKA   ; 12.834 ; 12.722 ; Rise       ; CAM_CLKA                                           ;
;  Q[6]       ; CAM_CLKA   ; 10.741 ; 10.424 ; Rise       ; CAM_CLKA                                           ;
;  Q[7]       ; CAM_CLKA   ; 10.163 ; 9.991  ; Rise       ; CAM_CLKA                                           ;
;  Q[8]       ; CAM_CLKA   ; 10.776 ; 10.475 ; Rise       ; CAM_CLKA                                           ;
; Q[*]        ; CAM_CLKA   ; 11.174 ; 10.835 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 9.126  ; 8.598  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 9.365  ; 8.783  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 10.890 ; 10.589 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 8.490  ; 8.097  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 11.174 ; 10.835 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 9.081  ; 8.537  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 8.503  ; 8.104  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 9.116  ; 8.588  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ; 2.252  ;        ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ;        ; 2.249  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ; 2.253  ;        ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ;        ; 2.250  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ;        ; 2.187  ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ; 2.190  ;        ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ;        ; 2.188  ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ; 2.191  ;        ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; DATA_READY  ; CAM_CLKA   ; 6.323  ; 6.360  ; Rise       ; CAM_CLKA                                           ;
; Q[*]        ; CAM_CLKA   ; 9.330  ; 9.042  ; Rise       ; CAM_CLKA                                           ;
;  Q[1]       ; CAM_CLKA   ; 9.941  ; 9.523  ; Rise       ; CAM_CLKA                                           ;
;  Q[2]       ; CAM_CLKA   ; 10.171 ; 9.701  ; Rise       ; CAM_CLKA                                           ;
;  Q[3]       ; CAM_CLKA   ; 11.706 ; 11.516 ; Rise       ; CAM_CLKA                                           ;
;  Q[4]       ; CAM_CLKA   ; 9.330  ; 9.042  ; Rise       ; CAM_CLKA                                           ;
;  Q[5]       ; CAM_CLKA   ; 11.980 ; 11.753 ; Rise       ; CAM_CLKA                                           ;
;  Q[6]       ; CAM_CLKA   ; 9.897  ; 9.464  ; Rise       ; CAM_CLKA                                           ;
;  Q[7]       ; CAM_CLKA   ; 9.342  ; 9.049  ; Rise       ; CAM_CLKA                                           ;
;  Q[8]       ; CAM_CLKA   ; 9.931  ; 9.513  ; Rise       ; CAM_CLKA                                           ;
; Q[*]        ; CAM_CLKA   ; 6.838  ; 6.467  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 7.449  ; 6.948  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 7.679  ; 7.126  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 9.214  ; 8.941  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 6.838  ; 6.467  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 9.488  ; 9.178  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 7.405  ; 6.889  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 6.850  ; 6.474  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 7.439  ; 6.938  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ; 1.774  ;        ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ;        ; 1.771  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ; 1.774  ;        ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ;        ; 1.771  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ;        ; 1.710  ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ; 1.713  ;        ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ;        ; 1.711  ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ; 1.714  ;        ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+-----------------+----------------+-------+-------+-------+-------+
; Input Port      ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+-----------------+----------------+-------+-------+-------+-------+
; CAM_FLD         ; CAM_FLD_OUT    ; 5.116 ;       ;       ; 5.160 ;
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 7.491 ;       ;       ; 7.536 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 7.482 ;       ;       ; 7.492 ;
; EOS_A           ; EOSA           ; 5.382 ;       ;       ; 5.586 ;
; EOS_B           ; EOSB           ; 5.706 ;       ;       ; 5.936 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 7.661 ;       ;       ; 7.689 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 7.283 ;       ;       ; 7.195 ;
; IO2             ; START_A        ; 4.784 ;       ;       ; 4.845 ;
; IO2             ; START_A(n)     ;       ; 4.781 ; 4.848 ;       ;
; IO2             ; START_B        ; 4.536 ;       ;       ; 4.533 ;
; IO2             ; START_B(n)     ;       ; 4.533 ; 4.536 ;       ;
; IO3             ; PDWN           ; 6.547 ;       ;       ; 7.213 ;
; IO4             ; DTP            ; 8.031 ;       ;       ; 8.578 ;
; IO5             ; IO_5           ; 7.232 ;       ;       ; 7.062 ;
; IO6             ; IO_6           ; 8.729 ;       ;       ; 8.704 ;
; IO7             ; IO_7           ; 8.704 ;       ;       ; 8.673 ;
; IO8             ; IO_8           ; 7.127 ;       ;       ; 6.959 ;
; IO9             ; IO_9           ; 7.173 ;       ;       ; 7.014 ;
; IO10            ; IO_10          ; 7.172 ;       ;       ; 6.991 ;
; IO11            ; IO_11          ; 7.498 ;       ;       ; 7.330 ;
; IO12            ; IO_12          ; 7.105 ;       ;       ; 6.941 ;
; IO13            ; IO_13          ; 7.168 ;       ;       ; 6.998 ;
; IO14            ; IO_14          ; 8.840 ;       ;       ; 8.902 ;
; IO15            ; IO_15          ; 7.188 ;       ;       ; 7.022 ;
; IO16            ; IO_16          ; 8.661 ;       ;       ; 8.634 ;
+-----------------+----------------+-------+-------+-------+-------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+-----------------+----------------+-------+-------+-------+-------+
; Input Port      ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+-----------------+----------------+-------+-------+-------+-------+
; CAM_FLD         ; CAM_FLD_OUT    ; 5.080 ;       ;       ; 5.113 ;
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 7.309 ;       ;       ; 7.351 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 7.301 ;       ;       ; 7.309 ;
; EOS_A           ; EOSA           ; 5.328 ;       ;       ; 5.523 ;
; EOS_B           ; EOSB           ; 5.639 ;       ;       ; 5.860 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 7.474 ;       ;       ; 7.498 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 7.110 ;       ;       ; 7.024 ;
; IO2             ; START_A        ; 4.640 ;       ;       ; 4.691 ;
; IO2             ; START_A(n)     ;       ; 4.637 ; 4.694 ;       ;
; IO2             ; START_B        ; 4.401 ;       ;       ; 4.391 ;
; IO2             ; START_B(n)     ;       ; 4.398 ; 4.394 ;       ;
; IO3             ; PDWN           ; 6.483 ;       ;       ; 7.141 ;
; IO4             ; DTP            ; 7.904 ;       ;       ; 8.444 ;
; IO5             ; IO_5           ; 7.102 ;       ;       ; 6.931 ;
; IO6             ; IO_6           ; 8.600 ;       ;       ; 8.574 ;
; IO7             ; IO_7           ; 8.579 ;       ;       ; 8.546 ;
; IO8             ; IO_8           ; 7.002 ;       ;       ; 6.832 ;
; IO9             ; IO_9           ; 7.045 ;       ;       ; 6.885 ;
; IO10            ; IO_10          ; 7.045 ;       ;       ; 6.863 ;
; IO11            ; IO_11          ; 7.371 ;       ;       ; 7.199 ;
; IO12            ; IO_12          ; 6.979 ;       ;       ; 6.814 ;
; IO13            ; IO_13          ; 7.041 ;       ;       ; 6.870 ;
; IO14            ; IO_14          ; 8.716 ;       ;       ; 8.769 ;
; IO15            ; IO_15          ; 7.059 ;       ;       ; 6.891 ;
; IO16            ; IO_16          ; 8.536 ;       ;       ; 8.507 ;
+-----------------+----------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Q[*]      ; CAM_CLKA   ; 9.381  ; 9.381  ; Rise       ; CAM_CLKA        ;
;  Q[1]     ; CAM_CLKA   ; 10.006 ; 10.006 ; Rise       ; CAM_CLKA        ;
;  Q[2]     ; CAM_CLKA   ; 9.381  ; 9.381  ; Rise       ; CAM_CLKA        ;
;  Q[3]     ; CAM_CLKA   ; 10.080 ; 10.080 ; Rise       ; CAM_CLKA        ;
;  Q[4]     ; CAM_CLKA   ; 10.030 ; 10.030 ; Rise       ; CAM_CLKA        ;
;  Q[5]     ; CAM_CLKA   ; 9.381  ; 9.381  ; Rise       ; CAM_CLKA        ;
;  Q[6]     ; CAM_CLKA   ; 10.080 ; 10.080 ; Rise       ; CAM_CLKA        ;
;  Q[7]     ; CAM_CLKA   ; 10.040 ; 10.040 ; Rise       ; CAM_CLKA        ;
;  Q[8]     ; CAM_CLKA   ; 9.996  ; 9.996  ; Rise       ; CAM_CLKA        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CAM_CLKA   ; 7.786 ; 7.851 ; Rise       ; CAM_CLKA        ;
;  Q[1]     ; CAM_CLKA   ; 8.385 ; 8.450 ; Rise       ; CAM_CLKA        ;
;  Q[2]     ; CAM_CLKA   ; 7.786 ; 7.851 ; Rise       ; CAM_CLKA        ;
;  Q[3]     ; CAM_CLKA   ; 8.455 ; 8.520 ; Rise       ; CAM_CLKA        ;
;  Q[4]     ; CAM_CLKA   ; 8.407 ; 8.472 ; Rise       ; CAM_CLKA        ;
;  Q[5]     ; CAM_CLKA   ; 7.786 ; 7.851 ; Rise       ; CAM_CLKA        ;
;  Q[6]     ; CAM_CLKA   ; 8.455 ; 8.520 ; Rise       ; CAM_CLKA        ;
;  Q[7]     ; CAM_CLKA   ; 8.417 ; 8.482 ; Rise       ; CAM_CLKA        ;
;  Q[8]     ; CAM_CLKA   ; 8.375 ; 8.440 ; Rise       ; CAM_CLKA        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Q[*]      ; CAM_CLKA   ; 8.954     ; 9.088     ; Rise       ; CAM_CLKA        ;
;  Q[1]     ; CAM_CLKA   ; 9.425     ; 9.559     ; Rise       ; CAM_CLKA        ;
;  Q[2]     ; CAM_CLKA   ; 8.954     ; 9.088     ; Rise       ; CAM_CLKA        ;
;  Q[3]     ; CAM_CLKA   ; 9.569     ; 9.703     ; Rise       ; CAM_CLKA        ;
;  Q[4]     ; CAM_CLKA   ; 9.458     ; 9.592     ; Rise       ; CAM_CLKA        ;
;  Q[5]     ; CAM_CLKA   ; 8.954     ; 9.088     ; Rise       ; CAM_CLKA        ;
;  Q[6]     ; CAM_CLKA   ; 9.569     ; 9.703     ; Rise       ; CAM_CLKA        ;
;  Q[7]     ; CAM_CLKA   ; 9.468     ; 9.602     ; Rise       ; CAM_CLKA        ;
;  Q[8]     ; CAM_CLKA   ; 9.415     ; 9.549     ; Rise       ; CAM_CLKA        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Q[*]      ; CAM_CLKA   ; 7.493     ; 7.493     ; Rise       ; CAM_CLKA        ;
;  Q[1]     ; CAM_CLKA   ; 7.945     ; 7.945     ; Rise       ; CAM_CLKA        ;
;  Q[2]     ; CAM_CLKA   ; 7.493     ; 7.493     ; Rise       ; CAM_CLKA        ;
;  Q[3]     ; CAM_CLKA   ; 8.083     ; 8.083     ; Rise       ; CAM_CLKA        ;
;  Q[4]     ; CAM_CLKA   ; 7.976     ; 7.976     ; Rise       ; CAM_CLKA        ;
;  Q[5]     ; CAM_CLKA   ; 7.493     ; 7.493     ; Rise       ; CAM_CLKA        ;
;  Q[6]     ; CAM_CLKA   ; 8.083     ; 8.083     ; Rise       ; CAM_CLKA        ;
;  Q[7]     ; CAM_CLKA   ; 7.986     ; 7.986     ; Rise       ; CAM_CLKA        ;
;  Q[8]     ; CAM_CLKA   ; 7.935     ; 7.935     ; Rise       ; CAM_CLKA        ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; inst27|altpll_component|auto_generated|pll1|clk[0]           ; 5.164  ; 0.000         ;
; CAM_CLKA                                                     ; 11.935 ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 11.985 ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 24.073 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.180  ; 0.000         ;
; CAM_CLKA                                                     ; 0.186  ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.192  ; 0.000         ;
; inst27|altpll_component|auto_generated|pll1|clk[0]           ; 93.836 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CAM_CLKA                                                     ; 6.043  ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.273 ; 0.000         ;
; inst27|altpll_component|auto_generated|pll1|clk[0]           ; 49.780 ; 0.000         ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 49.782 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst27|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node          ; Launch Clock                                                 ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 5.164 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ; 74374b:inst19|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.503     ; 0.440      ;
; 5.165 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ; 74374b:inst21|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.503     ; 0.439      ;
; 5.166 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ; 74374b:inst23|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.503     ; 0.438      ;
; 5.166 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ; 74374b:inst25|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.503     ; 0.438      ;
; 5.229 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ; 74374b:inst20|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.503     ; 0.375      ;
; 5.229 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ; 74374b:inst22|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.503     ; 0.375      ;
; 5.230 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ; 74374b:inst52|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.503     ; 0.374      ;
; 5.231 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ; 74374b:inst24|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; -0.503     ; 0.373      ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAM_CLKA'                                                             ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 11.935 ; 22        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.037     ; 0.515      ;
; 11.981 ; 5         ; 6       ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.037     ; 0.469      ;
; 11.987 ; 4         ; 5       ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.037     ; 0.463      ;
; 12.055 ; 9         ; 10      ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.037     ; 0.395      ;
; 12.056 ; 8         ; 9       ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.037     ; 0.394      ;
; 12.057 ; 6         ; 7       ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.037     ; 0.393      ;
; 12.060 ; 7         ; 8       ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.037     ; 0.390      ;
; 12.064 ; 3         ; 4       ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.037     ; 0.386      ;
; 12.069 ; 10        ; 3       ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.037     ; 0.381      ;
; 12.069 ; 21        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.037     ; 0.381      ;
; 12.074 ; 21        ; 22      ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.037     ; 0.376      ;
; 12.091 ; 21        ; 21      ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.037     ; 0.359      ;
; 12.091 ; 23        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.037     ; 0.359      ;
; 12.091 ; 22        ; 22      ; CAM_CLKA     ; CAM_CLKA    ; 12.500       ; -0.037     ; 0.359      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 11.985 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.056     ; 0.446      ;
; 11.986 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.056     ; 0.445      ;
; 12.058 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.056     ; 0.373      ;
; 12.058 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.056     ; 0.373      ;
; 12.059 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.057     ; 0.371      ;
; 12.059 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.056     ; 0.372      ;
; 12.059 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.056     ; 0.372      ;
; 12.060 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.056     ; 0.371      ;
; 24.222 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[6]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.086      ; 0.851      ;
; 24.273 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[4]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.076      ; 0.790      ;
; 24.274 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[5]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.077      ; 0.790      ;
; 24.284 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.047     ; 0.656      ;
; 24.284 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.047     ; 0.656      ;
; 24.285 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.047     ; 0.655      ;
; 24.304 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.094      ; 0.777      ;
; 24.305 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.047     ; 0.635      ;
; 24.326 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.092      ; 0.753      ;
; 24.485 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[2]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.087      ; 0.589      ;
; 24.486 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[7]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.088      ; 0.589      ;
; 24.488 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[3]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.087      ; 0.586      ;
; 24.491 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.459      ;
; 24.495 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.038     ; 0.454      ;
; 24.500 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.450      ;
; 24.502 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.036     ; 0.449      ;
; 24.502 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.038     ; 0.447      ;
; 24.502 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.448      ;
; 24.503 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.447      ;
; 24.504 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.038     ; 0.445      ;
; 24.504 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.446      ;
; 24.504 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.446      ;
; 24.505 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.445      ;
; 24.505 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.445      ;
; 24.573 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.038     ; 0.376      ;
; 24.574 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.376      ;
; 24.575 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.038     ; 0.374      ;
; 24.575 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.375      ;
; 24.575 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.375      ;
; 24.576 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.038     ; 0.373      ;
; 24.576 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.038     ; 0.373      ;
; 24.576 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.374      ;
; 24.576 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.374      ;
; 24.576 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.374      ;
; 24.576 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.374      ;
; 24.576 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.374      ;
; 24.577 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.038     ; 0.372      ;
; 24.577 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.373      ;
; 24.577 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.373      ;
; 24.577 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.373      ;
; 24.577 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.373      ;
; 24.577 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.373      ;
; 24.577 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.373      ;
; 24.578 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.038     ; 0.371      ;
; 24.578 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.372      ;
; 24.578 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.372      ;
; 24.579 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.371      ;
; 24.579 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.371      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                       ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 24.073 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.080     ; 0.834      ;
; 24.094 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.080     ; 0.813      ;
; 24.152 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.100     ; 0.735      ;
; 24.161 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.100     ; 0.726      ;
; 24.183 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.100     ; 0.704      ;
; 24.259 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.100     ; 0.628      ;
; 24.349 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.096     ; 0.542      ;
; 24.443 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.096     ; 0.448      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                       ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.180 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.095      ; 0.379      ;
; 0.255 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.094      ; 0.453      ;
; 0.334 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.091      ; 0.529      ;
; 0.400 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.091      ; 0.595      ;
; 0.416 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.091      ; 0.611      ;
; 0.422 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.091      ; 0.617      ;
; 0.475 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.111      ; 0.690      ;
; 0.476 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.111      ; 0.691      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAM_CLKA'                                                             ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.186 ; 22        ; 22      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; 23        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; 21        ; 21      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; 21        ; 22      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.037      ; 0.316      ;
; 0.199 ; 21        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.037      ; 0.320      ;
; 0.208 ; 7         ; 8       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; 8         ; 9       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; 10        ; 3       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; 6         ; 7       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.037      ; 0.331      ;
; 0.212 ; 9         ; 10      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.037      ; 0.333      ;
; 0.213 ; 3         ; 4       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.037      ; 0.334      ;
; 0.267 ; 4         ; 5       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.037      ; 0.388      ;
; 0.271 ; 5         ; 6       ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.037      ; 0.392      ;
; 0.297 ; 22        ; 23      ; CAM_CLKA     ; CAM_CLKA    ; 0.000        ; 0.037      ; 0.418      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.192  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.317      ;
; 0.195  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.251  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.373      ;
; 0.251  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
; 0.252  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.374      ;
; 0.252  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.255  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.040      ; 0.379      ;
; 0.255  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.376      ;
; 0.255  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.376      ;
; 0.260  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3]                                           ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.381      ;
; 0.262  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.265  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.387      ;
; 0.319  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[3]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.149      ; 0.552      ;
; 0.322  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[2]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.149      ; 0.555      ;
; 0.323  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[7]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.148      ; 0.555      ;
; 0.403  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.050      ; 0.537      ;
; 0.418  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.050      ; 0.552      ;
; 0.420  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.050      ; 0.554      ;
; 0.420  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.050      ; 0.554      ;
; 0.466  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.153      ; 0.703      ;
; 0.482  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[4]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.161      ; 0.727      ;
; 0.487  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.156      ; 0.727      ;
; 0.515  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[5]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.138      ; 0.737      ;
; 0.560  ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|ddio_l_reg[6]      ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.147      ; 0.791      ;
; 12.688 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.021      ; 0.313      ;
; 12.688 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.022      ; 0.314      ;
; 12.688 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.022      ; 0.314      ;
; 12.689 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.020      ; 0.313      ;
; 12.689 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.021      ; 0.314      ;
; 12.690 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.020      ; 0.314      ;
; 12.747 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.022      ; 0.373      ;
; 12.749 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.020      ; 0.373      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst27|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node          ; Launch Clock                                                 ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 93.836 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ; 74374b:inst24|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; -93.750      ; -0.006     ; 0.314      ;
; 93.838 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ; 74374b:inst20|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; -93.750      ; -0.006     ; 0.316      ;
; 93.838 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ; 74374b:inst52|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; -93.750      ; -0.006     ; 0.316      ;
; 93.839 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ; 74374b:inst22|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; -93.750      ; -0.007     ; 0.316      ;
; 93.909 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ; 74374b:inst21|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; -93.750      ; -0.006     ; 0.387      ;
; 93.909 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ; 74374b:inst23|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; -93.750      ; -0.006     ; 0.387      ;
; 93.909 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ; 74374b:inst25|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; -93.750      ; -0.006     ; 0.387      ;
; 93.910 ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ; 74374b:inst19|20 ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0] ; -93.750      ; -0.006     ; 0.388      ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAM_CLKA'                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+
; 6.043  ; 6.259        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 10                                                                     ;
; 6.043  ; 6.259        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 21                                                                     ;
; 6.043  ; 6.259        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 22                                                                     ;
; 6.043  ; 6.259        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 23                                                                     ;
; 6.043  ; 6.259        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 3                                                                      ;
; 6.043  ; 6.259        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 4                                                                      ;
; 6.043  ; 6.259        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 5                                                                      ;
; 6.043  ; 6.259        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 6                                                                      ;
; 6.043  ; 6.259        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 7                                                                      ;
; 6.043  ; 6.259        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 8                                                                      ;
; 6.043  ; 6.259        ; 0.216          ; High Pulse Width ; CAM_CLKA ; Rise       ; 9                                                                      ;
; 6.055  ; 6.239        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 10                                                                     ;
; 6.055  ; 6.239        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 3                                                                      ;
; 6.055  ; 6.239        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 4                                                                      ;
; 6.055  ; 6.239        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 5                                                                      ;
; 6.055  ; 6.239        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 6                                                                      ;
; 6.055  ; 6.239        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 7                                                                      ;
; 6.055  ; 6.239        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 8                                                                      ;
; 6.055  ; 6.239        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 9                                                                      ;
; 6.056  ; 6.240        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 21                                                                     ;
; 6.056  ; 6.240        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 22                                                                     ;
; 6.056  ; 6.240        ; 0.184          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 23                                                                     ;
; 6.197  ; 6.197        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0]                     ;
; 6.197  ; 6.197        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst27|altpll_component|auto_generated|pll1|observablevcoout           ;
; 6.201  ; 6.201        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]           ;
; 6.201  ; 6.201        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]           ;
; 6.201  ; 6.201        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|observablevcoout ;
; 6.230  ; 6.230        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst51|o                                                               ;
; 6.235  ; 6.235        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 10|clk                                                                 ;
; 6.235  ; 6.235        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 21|clk                                                                 ;
; 6.235  ; 6.235        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 22|clk                                                                 ;
; 6.235  ; 6.235        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 23|clk                                                                 ;
; 6.235  ; 6.235        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 3|clk                                                                  ;
; 6.235  ; 6.235        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 4|clk                                                                  ;
; 6.235  ; 6.235        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 5|clk                                                                  ;
; 6.235  ; 6.235        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 6|clk                                                                  ;
; 6.235  ; 6.235        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 7|clk                                                                  ;
; 6.235  ; 6.235        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 8|clk                                                                  ;
; 6.235  ; 6.235        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; 9|clk                                                                  ;
; 6.236  ; 6.236        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]         ;
; 6.239  ; 6.239        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst27|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 6.244  ; 6.244        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; rx_inclock~clkctrl|inclk[0]                                            ;
; 6.244  ; 6.244        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; rx_inclock~clkctrl|outclk                                              ;
; 6.250  ; 6.250        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst51|i                                                               ;
; 6.250  ; 6.250        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst51|i                                                               ;
; 6.255  ; 6.255        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; rx_inclock~clkctrl|inclk[0]                                            ;
; 6.255  ; 6.255        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; rx_inclock~clkctrl|outclk                                              ;
; 6.261  ; 6.261        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst27|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 6.263  ; 6.263        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]         ;
; 6.264  ; 6.264        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 21|clk                                                                 ;
; 6.264  ; 6.264        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 22|clk                                                                 ;
; 6.264  ; 6.264        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 23|clk                                                                 ;
; 6.265  ; 6.265        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 10|clk                                                                 ;
; 6.265  ; 6.265        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 3|clk                                                                  ;
; 6.265  ; 6.265        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 4|clk                                                                  ;
; 6.265  ; 6.265        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 5|clk                                                                  ;
; 6.265  ; 6.265        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 6|clk                                                                  ;
; 6.265  ; 6.265        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 7|clk                                                                  ;
; 6.265  ; 6.265        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 8|clk                                                                  ;
; 6.265  ; 6.265        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; 9|clk                                                                  ;
; 6.270  ; 6.270        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst51|o                                                               ;
; 6.297  ; 6.297        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]           ;
; 6.297  ; 6.297        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]           ;
; 6.297  ; 6.297        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|observablevcoout ;
; 6.302  ; 6.302        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0]                     ;
; 6.302  ; 6.302        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst27|altpll_component|auto_generated|pll1|observablevcoout           ;
; 8.500  ; 12.500       ; 4.000          ; Port Rate        ; CAM_CLKA ; Rise       ; CAM_CLKA                                                               ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; CAM_CLKA ; Rise       ; 10                                                                     ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; CAM_CLKA ; Rise       ; 21                                                                     ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; CAM_CLKA ; Rise       ; 22                                                                     ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; CAM_CLKA ; Rise       ; 23                                                                     ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; CAM_CLKA ; Rise       ; 3                                                                      ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; CAM_CLKA ; Rise       ; 4                                                                      ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; CAM_CLKA ; Rise       ; 5                                                                      ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; CAM_CLKA ; Rise       ; 6                                                                      ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; CAM_CLKA ; Rise       ; 7                                                                      ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; CAM_CLKA ; Rise       ; 8                                                                      ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; CAM_CLKA ; Rise       ; 9                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.273 ; 12.489       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[2] ;
; 12.273 ; 12.489       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[5] ;
; 12.273 ; 12.489       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[6] ;
; 12.273 ; 12.489       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[7] ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[3] ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_latch[4] ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]                                            ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[0]                                            ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]                                            ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[0]                                            ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]                                            ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[0]                                            ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[1]                                            ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]                                            ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]                                            ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3]                                           ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3]                                           ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3]                                           ;
; 12.314 ; 12.498       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[3]                                           ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[0]            ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[4]            ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[5]            ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[6]            ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[7]            ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[0]                                           ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[1]                                           ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[2]                                           ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg11a[3]                                           ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[0]                                           ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[1]                                           ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg13a[2]                                           ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[0]                                           ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[1]                                           ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[2]                                           ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg15a[3]                                           ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[3]                                            ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[1]                                            ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[2]                                            ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg3a[3]                                            ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[1]                                            ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[2]                                            ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg5a[3]                                            ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[2]                                            ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg7a[3]                                            ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[0]                                            ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[1]                                            ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[2]                                            ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg9a[3]                                            ;
; 12.316 ; 12.500       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[1]            ;
; 12.316 ; 12.500       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[2]            ;
; 12.316 ; 12.500       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_dffpipe:h_dffpipe|dffe17a[3]            ;
; 12.316 ; 12.500       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 12.316 ; 12.500       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 12.316 ; 12.500       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ;
; 12.316 ; 12.500       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[0]                                            ;
; 12.316 ; 12.500       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[1]                                            ;
; 12.316 ; 12.500       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|l_shiftreg1a[2]                                            ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst27|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst22|20                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst19|20                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst20|20                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst21|20                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst23|20                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst24|20                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst25|20                                                         ;
; 49.781 ; 49.997       ; 0.216          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst52|20                                                         ;
; 49.817 ; 50.001       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst19|20                                                         ;
; 49.817 ; 50.001       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst20|20                                                         ;
; 49.817 ; 50.001       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst21|20                                                         ;
; 49.817 ; 50.001       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst23|20                                                         ;
; 49.817 ; 50.001       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst24|20                                                         ;
; 49.817 ; 50.001       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst25|20                                                         ;
; 49.817 ; 50.001       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst52|20                                                         ;
; 49.818 ; 50.002       ; 0.184          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst22|20                                                         ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst27|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst27|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 49.997 ; 49.997       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst19|20|clk                                                            ;
; 49.997 ; 49.997       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst20|20|clk                                                            ;
; 49.997 ; 49.997       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst21|20|clk                                                            ;
; 49.997 ; 49.997       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst23|20|clk                                                            ;
; 49.997 ; 49.997       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst24|20|clk                                                            ;
; 49.997 ; 49.997       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst25|20|clk                                                            ;
; 49.997 ; 49.997       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst52|20|clk                                                            ;
; 49.998 ; 49.998       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst22|20|clk                                                            ;
; 50.002 ; 50.002       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst22|20|clk                                                            ;
; 50.003 ; 50.003       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst19|20|clk                                                            ;
; 50.003 ; 50.003       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst20|20|clk                                                            ;
; 50.003 ; 50.003       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst21|20|clk                                                            ;
; 50.003 ; 50.003       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst23|20|clk                                                            ;
; 50.003 ; 50.003       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst24|20|clk                                                            ;
; 50.003 ; 50.003       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst25|20|clk                                                            ;
; 50.003 ; 50.003       ; 0.000          ; High Pulse Width ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst52|20|clk                                                            ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst27|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst27|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst19|20                                                         ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst20|20                                                         ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst21|20                                                         ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst22|20                                                         ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst23|20                                                         ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst24|20                                                         ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst25|20                                                         ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst27|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst52|20                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ;
; 49.815 ; 49.999       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ;
; 49.815 ; 49.999       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ;
; 49.815 ; 49.999       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ;
; 49.815 ; 49.999       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ;
; 49.815 ; 49.999       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ;
; 49.815 ; 49.999       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ;
; 49.815 ; 49.999       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[15]|clk                                                      ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[23]|clk                                                      ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[39]|clk                                                      ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[47]|clk                                                      ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[55]|clk                                                      ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[63]|clk                                                      ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[7]|clk                                                       ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[31]|clk                                                      ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|inclk[0]                            ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|outclk                              ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[31]|clk                                                      ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|inclk[0]                            ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|outclk                              ;
; 50.005 ; 50.005       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[15]|clk                                                      ;
; 50.005 ; 50.005       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[23]|clk                                                      ;
; 50.005 ; 50.005       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[39]|clk                                                      ;
; 50.005 ; 50.005       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[47]|clk                                                      ;
; 50.005 ; 50.005       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[55]|clk                                                      ;
; 50.005 ; 50.005       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[63]|clk                                                      ;
; 50.005 ; 50.005       ; 0.000          ; High Pulse Width ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst5|ALTLVDS_RX_component|auto_generated|rx_reg[7]|clk                                                       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[15] ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[23] ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[31] ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[39] ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[47] ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[55] ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[63] ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; FLS_DATA_FORMATTER:inst5|altlvds_rx:ALTLVDS_RX_component|FLS_DATA_FORMATTER_lvds_rx:auto_generated|rx_reg[7]  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; LVDS_CHANNEL_1 ; CAM_CLKA   ; 6.312 ; 6.282 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; 6.289 ; 6.259 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_3 ; CAM_CLKA   ; 6.296 ; 6.266 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_4 ; CAM_CLKA   ; 6.285 ; 6.255 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_5 ; CAM_CLKA   ; 6.283 ; 6.253 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_6 ; CAM_CLKA   ; 6.312 ; 6.282 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_7 ; CAM_CLKA   ; 6.295 ; 6.265 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_8 ; CAM_CLKA   ; 6.322 ; 6.292 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; LVDS_CHANNEL_1 ; CAM_CLKA   ; -5.995 ; -5.966 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; -5.973 ; -5.944 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_3 ; CAM_CLKA   ; -5.979 ; -5.950 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_4 ; CAM_CLKA   ; -5.968 ; -5.939 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_5 ; CAM_CLKA   ; -5.967 ; -5.938 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_6 ; CAM_CLKA   ; -5.995 ; -5.966 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_7 ; CAM_CLKA   ; -5.978 ; -5.949 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_8 ; CAM_CLKA   ; -6.006 ; -5.977 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-------------+------------+-------+-------+------------+----------------------------------------------------+
; DATA_READY  ; CAM_CLKA   ; 3.396 ; 3.475 ; Rise       ; CAM_CLKA                                           ;
; Q[*]        ; CAM_CLKA   ; 6.288 ; 6.592 ; Rise       ; CAM_CLKA                                           ;
;  Q[1]       ; CAM_CLKA   ; 5.220 ; 5.343 ; Rise       ; CAM_CLKA                                           ;
;  Q[2]       ; CAM_CLKA   ; 5.321 ; 5.448 ; Rise       ; CAM_CLKA                                           ;
;  Q[3]       ; CAM_CLKA   ; 6.136 ; 6.438 ; Rise       ; CAM_CLKA                                           ;
;  Q[4]       ; CAM_CLKA   ; 4.954 ; 5.051 ; Rise       ; CAM_CLKA                                           ;
;  Q[5]       ; CAM_CLKA   ; 6.288 ; 6.592 ; Rise       ; CAM_CLKA                                           ;
;  Q[6]       ; CAM_CLKA   ; 5.169 ; 5.294 ; Rise       ; CAM_CLKA                                           ;
;  Q[7]       ; CAM_CLKA   ; 4.964 ; 5.061 ; Rise       ; CAM_CLKA                                           ;
;  Q[8]       ; CAM_CLKA   ; 5.210 ; 5.333 ; Rise       ; CAM_CLKA                                           ;
; Q[*]        ; CAM_CLKA   ; 5.220 ; 5.661 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 4.152 ; 4.412 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 4.253 ; 4.517 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 5.068 ; 5.507 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 3.886 ; 4.120 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 5.220 ; 5.661 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 4.101 ; 4.363 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 3.896 ; 4.130 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 4.142 ; 4.402 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ; 1.348 ;       ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ;       ; 1.350 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ; 1.349 ;       ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ;       ; 1.351 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ;       ; 1.373 ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ; 1.371 ;       ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ;       ; 1.374 ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ; 1.372 ;       ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-------------+------------+-------+-------+------------+----------------------------------------------------+
; DATA_READY  ; CAM_CLKA   ; 3.336 ; 3.413 ; Rise       ; CAM_CLKA                                           ;
; Q[*]        ; CAM_CLKA   ; 4.541 ; 4.631 ; Rise       ; CAM_CLKA                                           ;
;  Q[1]       ; CAM_CLKA   ; 4.797 ; 4.912 ; Rise       ; CAM_CLKA                                           ;
;  Q[2]       ; CAM_CLKA   ; 4.895 ; 5.013 ; Rise       ; CAM_CLKA                                           ;
;  Q[3]       ; CAM_CLKA   ; 5.715 ; 6.008 ; Rise       ; CAM_CLKA                                           ;
;  Q[4]       ; CAM_CLKA   ; 4.541 ; 4.631 ; Rise       ; CAM_CLKA                                           ;
;  Q[5]       ; CAM_CLKA   ; 5.862 ; 6.157 ; Rise       ; CAM_CLKA                                           ;
;  Q[6]       ; CAM_CLKA   ; 4.748 ; 4.864 ; Rise       ; CAM_CLKA                                           ;
;  Q[7]       ; CAM_CLKA   ; 4.551 ; 4.640 ; Rise       ; CAM_CLKA                                           ;
;  Q[8]       ; CAM_CLKA   ; 4.787 ; 4.902 ; Rise       ; CAM_CLKA                                           ;
; Q[*]        ; CAM_CLKA   ; 3.134 ; 3.265 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 3.390 ; 3.546 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 3.488 ; 3.647 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 4.308 ; 4.642 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 3.134 ; 3.265 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 4.455 ; 4.791 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 3.341 ; 3.498 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 3.144 ; 3.274 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 3.380 ; 3.536 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ; 1.076 ;       ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ;       ; 1.078 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ; 1.076 ;       ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ;       ; 1.078 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ;       ; 1.099 ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ; 1.097 ;       ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ;       ; 1.100 ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ; 1.098 ;       ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+----------------------------------------------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+-----------------+----------------+-------+-------+-------+-------+
; Input Port      ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+-----------------+----------------+-------+-------+-------+-------+
; CAM_FLD         ; CAM_FLD_OUT    ; 2.621 ;       ;       ; 2.618 ;
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 3.918 ;       ;       ; 4.144 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 3.901 ;       ;       ; 4.119 ;
; EOS_A           ; EOSA           ; 2.651 ;       ;       ; 2.951 ;
; EOS_B           ; EOSB           ; 2.845 ;       ;       ; 3.113 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 4.018 ;       ;       ; 4.245 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 3.779 ;       ;       ; 3.963 ;
; IO2             ; START_A        ; 2.886 ;       ;       ; 2.691 ;
; IO2             ; START_A(n)     ;       ; 2.888 ; 2.689 ;       ;
; IO2             ; START_B        ; 2.735 ;       ;       ; 2.565 ;
; IO2             ; START_B(n)     ;       ; 2.737 ; 2.563 ;       ;
; IO3             ; PDWN           ; 3.699 ;       ;       ; 4.048 ;
; IO4             ; DTP            ; 4.473 ;       ;       ; 5.102 ;
; IO5             ; IO_5           ; 3.743 ;       ;       ; 3.931 ;
; IO6             ; IO_6           ; 4.570 ;       ;       ; 4.847 ;
; IO7             ; IO_7           ; 4.575 ;       ;       ; 4.844 ;
; IO8             ; IO_8           ; 3.687 ;       ;       ; 3.867 ;
; IO9             ; IO_9           ; 3.716 ;       ;       ; 3.901 ;
; IO10            ; IO_10          ; 3.705 ;       ;       ; 3.885 ;
; IO11            ; IO_11          ; 3.889 ;       ;       ; 4.071 ;
; IO12            ; IO_12          ; 3.667 ;       ;       ; 3.847 ;
; IO13            ; IO_13          ; 3.716 ;       ;       ; 3.896 ;
; IO14            ; IO_14          ; 4.660 ;       ;       ; 4.957 ;
; IO15            ; IO_15          ; 3.712 ;       ;       ; 3.898 ;
; IO16            ; IO_16          ; 4.534 ;       ;       ; 4.803 ;
+-----------------+----------------+-------+-------+-------+-------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+-----------------+----------------+-------+-------+-------+-------+
; Input Port      ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+-----------------+----------------+-------+-------+-------+-------+
; CAM_FLD         ; CAM_FLD_OUT    ; 2.601 ;       ;       ; 2.598 ;
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 3.820 ;       ;       ; 4.037 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 3.804 ;       ;       ; 4.013 ;
; EOS_A           ; EOSA           ; 2.621 ;       ;       ; 2.924 ;
; EOS_B           ; EOSB           ; 2.808 ;       ;       ; 3.080 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 3.917 ;       ;       ; 4.134 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 3.687 ;       ;       ; 3.863 ;
; IO2             ; START_A        ; 2.797 ;       ;       ; 2.610 ;
; IO2             ; START_A(n)     ;       ; 2.799 ; 2.608 ;       ;
; IO2             ; START_B        ; 2.651 ;       ;       ; 2.489 ;
; IO2             ; START_B(n)     ;       ; 2.653 ; 2.487 ;       ;
; IO3             ; PDWN           ; 3.663 ;       ;       ; 4.016 ;
; IO4             ; DTP            ; 4.401 ;       ;       ; 5.025 ;
; IO5             ; IO_5           ; 3.675 ;       ;       ; 3.855 ;
; IO6             ; IO_6           ; 4.502 ;       ;       ; 4.771 ;
; IO7             ; IO_7           ; 4.509 ;       ;       ; 4.770 ;
; IO8             ; IO_8           ; 3.621 ;       ;       ; 3.793 ;
; IO9             ; IO_9           ; 3.648 ;       ;       ; 3.826 ;
; IO10            ; IO_10          ; 3.638 ;       ;       ; 3.811 ;
; IO11            ; IO_11          ; 3.819 ;       ;       ; 3.997 ;
; IO12            ; IO_12          ; 3.600 ;       ;       ; 3.773 ;
; IO13            ; IO_13          ; 3.648 ;       ;       ; 3.822 ;
; IO14            ; IO_14          ; 4.589 ;       ;       ; 4.881 ;
; IO15            ; IO_15          ; 3.644 ;       ;       ; 3.823 ;
; IO16            ; IO_16          ; 4.468 ;       ;       ; 4.730 ;
+-----------------+----------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CAM_CLKA   ; 5.262 ; 5.263 ; Rise       ; CAM_CLKA        ;
;  Q[1]     ; CAM_CLKA   ; 5.476 ; 5.477 ; Rise       ; CAM_CLKA        ;
;  Q[2]     ; CAM_CLKA   ; 5.262 ; 5.263 ; Rise       ; CAM_CLKA        ;
;  Q[3]     ; CAM_CLKA   ; 5.549 ; 5.550 ; Rise       ; CAM_CLKA        ;
;  Q[4]     ; CAM_CLKA   ; 5.505 ; 5.506 ; Rise       ; CAM_CLKA        ;
;  Q[5]     ; CAM_CLKA   ; 5.262 ; 5.263 ; Rise       ; CAM_CLKA        ;
;  Q[6]     ; CAM_CLKA   ; 5.549 ; 5.550 ; Rise       ; CAM_CLKA        ;
;  Q[7]     ; CAM_CLKA   ; 5.515 ; 5.516 ; Rise       ; CAM_CLKA        ;
;  Q[8]     ; CAM_CLKA   ; 5.466 ; 5.467 ; Rise       ; CAM_CLKA        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CAM_CLKA   ; 4.288 ; 4.288 ; Rise       ; CAM_CLKA        ;
;  Q[1]     ; CAM_CLKA   ; 4.493 ; 4.493 ; Rise       ; CAM_CLKA        ;
;  Q[2]     ; CAM_CLKA   ; 4.288 ; 4.288 ; Rise       ; CAM_CLKA        ;
;  Q[3]     ; CAM_CLKA   ; 4.563 ; 4.563 ; Rise       ; CAM_CLKA        ;
;  Q[4]     ; CAM_CLKA   ; 4.521 ; 4.521 ; Rise       ; CAM_CLKA        ;
;  Q[5]     ; CAM_CLKA   ; 4.288 ; 4.288 ; Rise       ; CAM_CLKA        ;
;  Q[6]     ; CAM_CLKA   ; 4.563 ; 4.563 ; Rise       ; CAM_CLKA        ;
;  Q[7]     ; CAM_CLKA   ; 4.531 ; 4.531 ; Rise       ; CAM_CLKA        ;
;  Q[8]     ; CAM_CLKA   ; 4.483 ; 4.483 ; Rise       ; CAM_CLKA        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Q[*]      ; CAM_CLKA   ; 5.436     ; 5.436     ; Rise       ; CAM_CLKA        ;
;  Q[1]     ; CAM_CLKA   ; 5.683     ; 5.683     ; Rise       ; CAM_CLKA        ;
;  Q[2]     ; CAM_CLKA   ; 5.436     ; 5.436     ; Rise       ; CAM_CLKA        ;
;  Q[3]     ; CAM_CLKA   ; 5.763     ; 5.763     ; Rise       ; CAM_CLKA        ;
;  Q[4]     ; CAM_CLKA   ; 5.727     ; 5.727     ; Rise       ; CAM_CLKA        ;
;  Q[5]     ; CAM_CLKA   ; 5.436     ; 5.436     ; Rise       ; CAM_CLKA        ;
;  Q[6]     ; CAM_CLKA   ; 5.763     ; 5.763     ; Rise       ; CAM_CLKA        ;
;  Q[7]     ; CAM_CLKA   ; 5.737     ; 5.737     ; Rise       ; CAM_CLKA        ;
;  Q[8]     ; CAM_CLKA   ; 5.673     ; 5.673     ; Rise       ; CAM_CLKA        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Q[*]      ; CAM_CLKA   ; 4.420     ; 4.476     ; Rise       ; CAM_CLKA        ;
;  Q[1]     ; CAM_CLKA   ; 4.657     ; 4.713     ; Rise       ; CAM_CLKA        ;
;  Q[2]     ; CAM_CLKA   ; 4.420     ; 4.476     ; Rise       ; CAM_CLKA        ;
;  Q[3]     ; CAM_CLKA   ; 4.733     ; 4.789     ; Rise       ; CAM_CLKA        ;
;  Q[4]     ; CAM_CLKA   ; 4.699     ; 4.755     ; Rise       ; CAM_CLKA        ;
;  Q[5]     ; CAM_CLKA   ; 4.420     ; 4.476     ; Rise       ; CAM_CLKA        ;
;  Q[6]     ; CAM_CLKA   ; 4.733     ; 4.789     ; Rise       ; CAM_CLKA        ;
;  Q[7]     ; CAM_CLKA   ; 4.709     ; 4.765     ; Rise       ; CAM_CLKA        ;
;  Q[8]     ; CAM_CLKA   ; 4.647     ; 4.703     ; Rise       ; CAM_CLKA        ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                        ;
+---------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                         ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                              ; 3.979  ; 0.180  ; N/A      ; N/A     ; 5.791               ;
;  CAM_CLKA                                                     ; 11.209 ; 0.186  ; N/A      ; N/A     ; 5.791               ;
;  inst27|altpll_component|auto_generated|pll1|clk[0]           ; 3.979  ; 93.836 ; N/A      ; N/A     ; 49.687              ;
;  inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 11.401 ; 0.192  ; N/A      ; N/A     ; 12.189              ;
;  inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 22.989 ; 0.180  ; N/A      ; N/A     ; 49.691              ;
; Design-wide TNS                                               ; 0.0    ; 0.0    ; 0.0      ; 0.0     ; 0.0                 ;
;  CAM_CLKA                                                     ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst27|altpll_component|auto_generated|pll1|clk[0]           ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------+--------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; LVDS_CHANNEL_1 ; CAM_CLKA   ; 6.461 ; 6.383 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; 6.439 ; 6.361 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_3 ; CAM_CLKA   ; 6.445 ; 6.367 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_4 ; CAM_CLKA   ; 6.434 ; 6.356 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_5 ; CAM_CLKA   ; 6.430 ; 6.352 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_6 ; CAM_CLKA   ; 6.461 ; 6.383 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_7 ; CAM_CLKA   ; 6.444 ; 6.366 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_8 ; CAM_CLKA   ; 6.468 ; 6.390 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; LVDS_CHANNEL_1 ; CAM_CLKA   ; -5.694 ; -5.621 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; -5.671 ; -5.598 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_3 ; CAM_CLKA   ; -5.677 ; -5.604 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_4 ; CAM_CLKA   ; -5.666 ; -5.593 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_5 ; CAM_CLKA   ; -5.665 ; -5.592 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_6 ; CAM_CLKA   ; -5.694 ; -5.621 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_7 ; CAM_CLKA   ; -5.676 ; -5.603 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_8 ; CAM_CLKA   ; -5.705 ; -5.632 ; Fall       ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; DATA_READY  ; CAM_CLKA   ; 6.728  ; 6.795  ; Rise       ; CAM_CLKA                                           ;
; Q[*]        ; CAM_CLKA   ; 13.356 ; 13.381 ; Rise       ; CAM_CLKA                                           ;
;  Q[1]       ; CAM_CLKA   ; 11.305 ; 11.121 ; Rise       ; CAM_CLKA                                           ;
;  Q[2]       ; CAM_CLKA   ; 11.547 ; 11.329 ; Rise       ; CAM_CLKA                                           ;
;  Q[3]       ; CAM_CLKA   ; 13.062 ; 13.108 ; Rise       ; CAM_CLKA                                           ;
;  Q[4]       ; CAM_CLKA   ; 10.661 ; 10.571 ; Rise       ; CAM_CLKA                                           ;
;  Q[5]       ; CAM_CLKA   ; 13.356 ; 13.381 ; Rise       ; CAM_CLKA                                           ;
;  Q[6]       ; CAM_CLKA   ; 11.253 ; 11.056 ; Rise       ; CAM_CLKA                                           ;
;  Q[7]       ; CAM_CLKA   ; 10.672 ; 10.577 ; Rise       ; CAM_CLKA                                           ;
;  Q[8]       ; CAM_CLKA   ; 11.295 ; 11.111 ; Rise       ; CAM_CLKA                                           ;
; Q[*]        ; CAM_CLKA   ; 11.341 ; 11.296 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 9.290  ; 9.036  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 9.532  ; 9.244  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 11.047 ; 11.023 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 8.646  ; 8.486  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 11.341 ; 11.296 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 9.238  ; 8.971  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 8.657  ; 8.492  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 9.280  ; 9.026  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ; 2.379  ;        ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ;        ; 2.375  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ; 2.379  ;        ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ;        ; 2.375  ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ;        ; 2.322  ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ; 2.326  ;        ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ;        ; 2.321  ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ; 2.325  ;        ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-------------+------------+-------+-------+------------+----------------------------------------------------+
; DATA_READY  ; CAM_CLKA   ; 3.336 ; 3.413 ; Rise       ; CAM_CLKA                                           ;
; Q[*]        ; CAM_CLKA   ; 4.541 ; 4.631 ; Rise       ; CAM_CLKA                                           ;
;  Q[1]       ; CAM_CLKA   ; 4.797 ; 4.912 ; Rise       ; CAM_CLKA                                           ;
;  Q[2]       ; CAM_CLKA   ; 4.895 ; 5.013 ; Rise       ; CAM_CLKA                                           ;
;  Q[3]       ; CAM_CLKA   ; 5.715 ; 6.008 ; Rise       ; CAM_CLKA                                           ;
;  Q[4]       ; CAM_CLKA   ; 4.541 ; 4.631 ; Rise       ; CAM_CLKA                                           ;
;  Q[5]       ; CAM_CLKA   ; 5.862 ; 6.157 ; Rise       ; CAM_CLKA                                           ;
;  Q[6]       ; CAM_CLKA   ; 4.748 ; 4.864 ; Rise       ; CAM_CLKA                                           ;
;  Q[7]       ; CAM_CLKA   ; 4.551 ; 4.640 ; Rise       ; CAM_CLKA                                           ;
;  Q[8]       ; CAM_CLKA   ; 4.787 ; 4.902 ; Rise       ; CAM_CLKA                                           ;
; Q[*]        ; CAM_CLKA   ; 3.134 ; 3.265 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 3.390 ; 3.546 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 3.488 ; 3.647 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 4.308 ; 4.642 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 3.134 ; 3.265 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 4.455 ; 4.791 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 3.341 ; 3.498 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 3.144 ; 3.274 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 3.380 ; 3.536 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ; 1.076 ;       ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ;       ; 1.078 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ; 1.076 ;       ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ;       ; 1.078 ; Rise       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ;       ; 1.099 ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1(n) ; CAM_CLKA   ; 1.097 ;       ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ;       ; 1.100 ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2(n) ; CAM_CLKA   ; 1.098 ;       ; Fall       ; inst27|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+----------------------------------------------------+


+------------------------------------------------------------------+
; Progagation Delay                                                ;
+-----------------+----------------+-------+-------+-------+-------+
; Input Port      ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+-----------------+----------------+-------+-------+-------+-------+
; CAM_FLD         ; CAM_FLD_OUT    ; 5.235 ;       ;       ; 5.187 ;
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 8.021 ;       ;       ; 8.195 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 8.002 ;       ;       ; 8.154 ;
; EOS_A           ; EOSA           ; 5.556 ;       ;       ; 5.638 ;
; EOS_B           ; EOSB           ; 5.915 ;       ;       ; 5.994 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 8.210 ;       ;       ; 8.367 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 7.770 ;       ;       ; 7.826 ;
; IO2             ; START_A        ; 5.256 ;       ;       ; 5.107 ;
; IO2             ; START_A(n)     ;       ; 5.252 ; 5.111 ;       ;
; IO2             ; START_B        ; 4.965 ;       ;       ; 4.810 ;
; IO2             ; START_B(n)     ;       ; 4.961 ; 4.814 ;       ;
; IO3             ; PDWN           ; 6.720 ;       ;       ; 7.281 ;
; IO4             ; DTP            ; 8.443 ;       ;       ; 9.082 ;
; IO5             ; IO_5           ; 7.629 ;       ;       ; 7.577 ;
; IO6             ; IO_6           ; 9.126 ;       ;       ; 9.217 ;
; IO7             ; IO_7           ; 9.095 ;       ;       ; 9.177 ;
; IO8             ; IO_8           ; 7.517 ;       ;       ; 7.463 ;
; IO9             ; IO_9           ; 7.569 ;       ;       ; 7.524 ;
; IO10            ; IO_10          ; 7.569 ;       ;       ; 7.496 ;
; IO11            ; IO_11          ; 7.885 ;       ;       ; 7.841 ;
; IO12            ; IO_12          ; 7.496 ;       ;       ; 7.446 ;
; IO13            ; IO_13          ; 7.559 ;       ;       ; 7.505 ;
; IO14            ; IO_14          ; 9.249 ;       ;       ; 9.395 ;
; IO15            ; IO_15          ; 7.585 ;       ;       ; 7.534 ;
; IO16            ; IO_16          ; 9.052 ;       ;       ; 9.139 ;
+-----------------+----------------+-------+-------+-------+-------+


+------------------------------------------------------------------+
; Minimum Progagation Delay                                        ;
+-----------------+----------------+-------+-------+-------+-------+
; Input Port      ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+-----------------+----------------+-------+-------+-------+-------+
; CAM_FLD         ; CAM_FLD_OUT    ; 2.601 ;       ;       ; 2.598 ;
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 3.820 ;       ;       ; 4.037 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 3.804 ;       ;       ; 4.013 ;
; EOS_A           ; EOSA           ; 2.621 ;       ;       ; 2.924 ;
; EOS_B           ; EOSB           ; 2.808 ;       ;       ; 3.080 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 3.917 ;       ;       ; 4.134 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 3.687 ;       ;       ; 3.863 ;
; IO2             ; START_A        ; 2.797 ;       ;       ; 2.610 ;
; IO2             ; START_A(n)     ;       ; 2.799 ; 2.608 ;       ;
; IO2             ; START_B        ; 2.651 ;       ;       ; 2.489 ;
; IO2             ; START_B(n)     ;       ; 2.653 ; 2.487 ;       ;
; IO3             ; PDWN           ; 3.663 ;       ;       ; 4.016 ;
; IO4             ; DTP            ; 4.401 ;       ;       ; 5.025 ;
; IO5             ; IO_5           ; 3.675 ;       ;       ; 3.855 ;
; IO6             ; IO_6           ; 4.502 ;       ;       ; 4.771 ;
; IO7             ; IO_7           ; 4.509 ;       ;       ; 4.770 ;
; IO8             ; IO_8           ; 3.621 ;       ;       ; 3.793 ;
; IO9             ; IO_9           ; 3.648 ;       ;       ; 3.826 ;
; IO10            ; IO_10          ; 3.638 ;       ;       ; 3.811 ;
; IO11            ; IO_11          ; 3.819 ;       ;       ; 3.997 ;
; IO12            ; IO_12          ; 3.600 ;       ;       ; 3.773 ;
; IO13            ; IO_13          ; 3.648 ;       ;       ; 3.822 ;
; IO14            ; IO_14          ; 4.589 ;       ;       ; 4.881 ;
; IO15            ; IO_15          ; 3.644 ;       ;       ; 3.823 ;
; IO16            ; IO_16          ; 4.468 ;       ;       ; 4.730 ;
+-----------------+----------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DATA_READY     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CAM_PCLK       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CAM_HS         ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CAM_VS         ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CAM_FLD_OUT    ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PDWN           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DTP            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_5           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_6           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_7           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_8           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_9           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_10          ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_11          ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_12          ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_13          ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_14          ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_15          ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_16          ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FRAME_CLK_OUTB ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FRAME_CLK_OUTA ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA_CLK_OUTA  ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA_CLK_OUTB  ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EOSA           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EOSB           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PLL_LOCK_A     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PLL_LOCK_B     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[8]           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[7]           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[6]           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[5]           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[4]           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[3]           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[2]           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[1]           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; IO2                     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; CAM_CLKA                ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; CAM_FLD                 ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO3                     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO4                     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO5                     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO6                     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO7                     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO8                     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO9                     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO10                    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO11                    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO12                    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO13                    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO14                    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO15                    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO16                    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; FRAME_CLK_OUT_B         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; FRAME_CLK_OUT_A         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; DATA_CLK_OUT_A          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; DATA_CLK_OUT_B          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; EOS_A                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EOS_B                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO1                     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; LVDS_CHANNEL_8          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_7          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_6          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_5          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_4          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_3          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_1          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_2          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FRAME_CLK_OUT_B(n)      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; FRAME_CLK_OUT_A(n)      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; DATA_CLK_OUT_A(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; DATA_CLK_OUT_B(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_8(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_7(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_6(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_5(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_4(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_3(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_1(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_2(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DATA_READY     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.00303 V          ; 0.118 V                              ; 0.017 V                              ; 8.67e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.00303 V         ; 0.118 V                             ; 0.017 V                             ; 8.67e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
; CAM_PCLK       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.19e-07 V                   ; 1.66 V              ; -0.0042 V           ; 0.01 V                               ; 0.009 V                              ; 6.41e-10 s                  ; 6.65e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.19e-07 V                  ; 1.66 V             ; -0.0042 V          ; 0.01 V                              ; 0.009 V                             ; 6.41e-10 s                 ; 6.65e-10 s                 ; Yes                       ; Yes                       ;
; CAM_HS         ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.19e-07 V                   ; 1.66 V              ; -0.0042 V           ; 0.01 V                               ; 0.009 V                              ; 6.41e-10 s                  ; 6.65e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.19e-07 V                  ; 1.66 V             ; -0.0042 V          ; 0.01 V                              ; 0.009 V                             ; 6.41e-10 s                 ; 6.65e-10 s                 ; Yes                       ; Yes                       ;
; CAM_VS         ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.19e-07 V                   ; 1.66 V              ; -7.34e-05 V         ; 0.019 V                              ; 0.016 V                              ; 4.49e-09 s                  ; 4.6e-09 s                   ; Yes                        ; Yes                        ; 1.66 V                      ; 2.19e-07 V                  ; 1.66 V             ; -7.34e-05 V        ; 0.019 V                             ; 0.016 V                             ; 4.49e-09 s                 ; 4.6e-09 s                  ; Yes                       ; Yes                       ;
; CAM_FLD_OUT    ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.19e-07 V                   ; 1.66 V              ; -0.0042 V           ; 0.01 V                               ; 0.009 V                              ; 6.41e-10 s                  ; 6.65e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.19e-07 V                  ; 1.66 V             ; -0.0042 V          ; 0.01 V                              ; 0.009 V                             ; 6.41e-10 s                 ; 6.65e-10 s                 ; Yes                       ; Yes                       ;
; PDWN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.33 V              ; -0.000366 V         ; 0.1 V                                ; 0.033 V                              ; 3.64e-09 s                  ; 4.69e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.33 V             ; -0.000366 V        ; 0.1 V                               ; 0.033 V                             ; 3.64e-09 s                 ; 4.69e-09 s                 ; Yes                       ; Yes                       ;
; DTP            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.33 V              ; -0.000366 V         ; 0.1 V                                ; 0.033 V                              ; 3.64e-09 s                  ; 4.69e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.33 V             ; -0.000366 V        ; 0.1 V                               ; 0.033 V                             ; 3.64e-09 s                 ; 4.69e-09 s                 ; Yes                       ; Yes                       ;
; IO_5           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; IO_6           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.000662 V         ; 0.018 V                              ; 0.018 V                              ; 3.88e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.000662 V        ; 0.018 V                             ; 0.018 V                             ; 3.88e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; IO_7           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.000662 V         ; 0.018 V                              ; 0.018 V                              ; 3.88e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.000662 V        ; 0.018 V                             ; 0.018 V                             ; 3.88e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; IO_8           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; IO_9           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; IO_10          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; IO_11          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.2e-07 V                    ; 1.66 V              ; -0.00368 V          ; 0.014 V                              ; 0.024 V                              ; 9.52e-10 s                  ; 9.67e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.2e-07 V                   ; 1.66 V             ; -0.00368 V         ; 0.014 V                             ; 0.024 V                             ; 9.52e-10 s                 ; 9.67e-10 s                 ; Yes                       ; Yes                       ;
; IO_12          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; IO_13          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; IO_14          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.2e-07 V                    ; 1.66 V              ; -0.000721 V         ; 0.019 V                              ; 0.019 V                              ; 4.07e-09 s                  ; 3.95e-09 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.2e-07 V                   ; 1.66 V             ; -0.000721 V        ; 0.019 V                             ; 0.019 V                             ; 4.07e-09 s                 ; 3.95e-09 s                 ; Yes                       ; Yes                       ;
; IO_15          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; IO_16          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.000662 V         ; 0.018 V                              ; 0.018 V                              ; 3.88e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.000662 V        ; 0.018 V                             ; 0.018 V                             ; 3.88e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; FRAME_CLK_OUTB ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; FRAME_CLK_OUTA ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; DATA_CLK_OUTA  ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; DATA_CLK_OUTB  ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; EOSA           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; EOSB           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; PLL_LOCK_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; PLL_LOCK_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; Q[8]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.19e-07 V                   ; 1.66 V              ; -0.0042 V           ; 0.01 V                               ; 0.009 V                              ; 6.41e-10 s                  ; 6.65e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.19e-07 V                  ; 1.66 V             ; -0.0042 V          ; 0.01 V                              ; 0.009 V                             ; 6.41e-10 s                 ; 6.65e-10 s                 ; Yes                       ; Yes                       ;
; Q[7]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.19e-07 V                   ; 1.66 V              ; -0.0042 V           ; 0.01 V                               ; 0.009 V                              ; 6.41e-10 s                  ; 6.65e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.19e-07 V                  ; 1.66 V             ; -0.0042 V          ; 0.01 V                              ; 0.009 V                             ; 6.41e-10 s                 ; 6.65e-10 s                 ; Yes                       ; Yes                       ;
; Q[6]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.19e-07 V                   ; 1.66 V              ; -0.0042 V           ; 0.01 V                               ; 0.009 V                              ; 6.41e-10 s                  ; 6.65e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.19e-07 V                  ; 1.66 V             ; -0.0042 V          ; 0.01 V                              ; 0.009 V                             ; 6.41e-10 s                 ; 6.65e-10 s                 ; Yes                       ; Yes                       ;
; Q[5]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.19e-07 V                   ; 1.66 V              ; -7.34e-05 V         ; 0.019 V                              ; 0.016 V                              ; 4.49e-09 s                  ; 4.6e-09 s                   ; Yes                        ; Yes                        ; 1.66 V                      ; 2.19e-07 V                  ; 1.66 V             ; -7.34e-05 V        ; 0.019 V                             ; 0.016 V                             ; 4.49e-09 s                 ; 4.6e-09 s                  ; Yes                       ; Yes                       ;
; Q[4]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.19e-07 V                   ; 1.66 V              ; -0.0042 V           ; 0.01 V                               ; 0.009 V                              ; 6.41e-10 s                  ; 6.65e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.19e-07 V                  ; 1.66 V             ; -0.0042 V          ; 0.01 V                              ; 0.009 V                             ; 6.41e-10 s                 ; 6.65e-10 s                 ; Yes                       ; Yes                       ;
; Q[3]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.19e-07 V                   ; 1.66 V              ; -7.34e-05 V         ; 0.019 V                              ; 0.016 V                              ; 4.49e-09 s                  ; 4.6e-09 s                   ; Yes                        ; Yes                        ; 1.66 V                      ; 2.19e-07 V                  ; 1.66 V             ; -7.34e-05 V        ; 0.019 V                             ; 0.016 V                             ; 4.49e-09 s                 ; 4.6e-09 s                  ; Yes                       ; Yes                       ;
; Q[2]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.19e-07 V                   ; 1.66 V              ; -0.0042 V           ; 0.01 V                               ; 0.009 V                              ; 6.41e-10 s                  ; 6.65e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.19e-07 V                  ; 1.66 V             ; -0.0042 V          ; 0.01 V                              ; 0.009 V                             ; 6.41e-10 s                 ; 6.65e-10 s                 ; Yes                       ; Yes                       ;
; Q[1]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.19e-07 V                   ; 1.66 V              ; -0.0042 V           ; 0.01 V                               ; 0.009 V                              ; 6.41e-10 s                  ; 6.65e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.19e-07 V                  ; 1.66 V             ; -0.0042 V          ; 0.01 V                              ; 0.009 V                             ; 6.41e-10 s                 ; 6.65e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.00853 V          ; 0.106 V                              ; 0.017 V                              ; 6.53e-10 s                  ; 5.54e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.00853 V         ; 0.106 V                             ; 0.017 V                             ; 6.53e-10 s                 ; 5.54e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.00303 V          ; 0.118 V                              ; 0.017 V                              ; 8.67e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.00303 V         ; 0.118 V                             ; 0.017 V                             ; 8.67e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DATA_READY     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
; CAM_PCLK       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -4.24e-08 V                  ; 1.94 V              ; -0.0488 V           ; 0.14 V                               ; 0.151 V                              ; 2.86e-10 s                  ; 3.05e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -4.24e-08 V                 ; 1.94 V             ; -0.0488 V          ; 0.14 V                              ; 0.151 V                             ; 2.86e-10 s                 ; 3.05e-10 s                 ; Yes                       ; Yes                       ;
; CAM_HS         ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -4.24e-08 V                  ; 1.94 V              ; -0.0488 V           ; 0.14 V                               ; 0.151 V                              ; 2.86e-10 s                  ; 3.05e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -4.24e-08 V                 ; 1.94 V             ; -0.0488 V          ; 0.14 V                              ; 0.151 V                             ; 2.86e-10 s                 ; 3.05e-10 s                 ; Yes                       ; Yes                       ;
; CAM_VS         ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -4.24e-08 V                  ; 1.9 V               ; -0.00625 V          ; 0.128 V                              ; 0.104 V                              ; 2.4e-09 s                   ; 2.54e-09 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -4.24e-08 V                 ; 1.9 V              ; -0.00625 V         ; 0.128 V                             ; 0.104 V                             ; 2.4e-09 s                  ; 2.54e-09 s                 ; Yes                       ; Yes                       ;
; CAM_FLD_OUT    ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -4.24e-08 V                  ; 1.94 V              ; -0.0488 V           ; 0.14 V                               ; 0.151 V                              ; 2.86e-10 s                  ; 3.05e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -4.24e-08 V                 ; 1.94 V             ; -0.0488 V          ; 0.14 V                              ; 0.151 V                             ; 2.86e-10 s                 ; 3.05e-10 s                 ; Yes                       ; Yes                       ;
; PDWN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.64 V              ; -0.00716 V          ; 0.251 V                              ; 0.15 V                               ; 2.22e-09 s                  ; 2.97e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.64 V             ; -0.00716 V         ; 0.251 V                             ; 0.15 V                              ; 2.22e-09 s                 ; 2.97e-09 s                 ; No                        ; Yes                       ;
; DTP            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.64 V              ; -0.00716 V          ; 0.251 V                              ; 0.15 V                               ; 2.22e-09 s                  ; 2.97e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.64 V             ; -0.00716 V         ; 0.251 V                             ; 0.15 V                              ; 2.22e-09 s                 ; 2.97e-09 s                 ; No                        ; Yes                       ;
; IO_5           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; IO_6           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.9 V               ; -0.00873 V          ; 0.153 V                              ; 0.101 V                              ; 2.14e-09 s                  ; 2.08e-09 s                  ; No                         ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.9 V              ; -0.00873 V         ; 0.153 V                             ; 0.101 V                             ; 2.14e-09 s                 ; 2.08e-09 s                 ; No                        ; Yes                       ;
; IO_7           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.9 V               ; -0.00873 V          ; 0.153 V                              ; 0.101 V                              ; 2.14e-09 s                  ; 2.08e-09 s                  ; No                         ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.9 V              ; -0.00873 V         ; 0.153 V                             ; 0.101 V                             ; 2.14e-09 s                 ; 2.08e-09 s                 ; No                        ; Yes                       ;
; IO_8           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; IO_9           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; IO_10          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; IO_11          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -1.1e-08 V                   ; 1.94 V              ; -0.0339 V           ; 0.143 V                              ; 0.125 V                              ; 4.84e-10 s                  ; 4.92e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -1.1e-08 V                  ; 1.94 V             ; -0.0339 V          ; 0.143 V                             ; 0.125 V                             ; 4.84e-10 s                 ; 4.92e-10 s                 ; Yes                       ; Yes                       ;
; IO_12          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; IO_13          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; IO_14          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -1.1e-08 V                   ; 1.9 V               ; -0.00811 V          ; 0.177 V                              ; 0.084 V                              ; 2.19e-09 s                  ; 2.22e-09 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -1.1e-08 V                  ; 1.9 V              ; -0.00811 V         ; 0.177 V                             ; 0.084 V                             ; 2.19e-09 s                 ; 2.22e-09 s                 ; Yes                       ; Yes                       ;
; IO_15          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; IO_16          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.9 V               ; -0.00873 V          ; 0.153 V                              ; 0.101 V                              ; 2.14e-09 s                  ; 2.08e-09 s                  ; No                         ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.9 V              ; -0.00873 V         ; 0.153 V                             ; 0.101 V                             ; 2.14e-09 s                 ; 2.08e-09 s                 ; No                        ; Yes                       ;
; FRAME_CLK_OUTB ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; FRAME_CLK_OUTA ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; DATA_CLK_OUTA  ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; DATA_CLK_OUTB  ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; EOSA           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; EOSB           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; PLL_LOCK_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; PLL_LOCK_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Q[8]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -4.24e-08 V                  ; 1.94 V              ; -0.0488 V           ; 0.14 V                               ; 0.151 V                              ; 2.86e-10 s                  ; 3.05e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -4.24e-08 V                 ; 1.94 V             ; -0.0488 V          ; 0.14 V                              ; 0.151 V                             ; 2.86e-10 s                 ; 3.05e-10 s                 ; Yes                       ; Yes                       ;
; Q[7]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -4.24e-08 V                  ; 1.94 V              ; -0.0488 V           ; 0.14 V                               ; 0.151 V                              ; 2.86e-10 s                  ; 3.05e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -4.24e-08 V                 ; 1.94 V             ; -0.0488 V          ; 0.14 V                              ; 0.151 V                             ; 2.86e-10 s                 ; 3.05e-10 s                 ; Yes                       ; Yes                       ;
; Q[6]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -4.24e-08 V                  ; 1.94 V              ; -0.0488 V           ; 0.14 V                               ; 0.151 V                              ; 2.86e-10 s                  ; 3.05e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -4.24e-08 V                 ; 1.94 V             ; -0.0488 V          ; 0.14 V                              ; 0.151 V                             ; 2.86e-10 s                 ; 3.05e-10 s                 ; Yes                       ; Yes                       ;
; Q[5]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -4.24e-08 V                  ; 1.9 V               ; -0.00625 V          ; 0.128 V                              ; 0.104 V                              ; 2.4e-09 s                   ; 2.54e-09 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -4.24e-08 V                 ; 1.9 V              ; -0.00625 V         ; 0.128 V                             ; 0.104 V                             ; 2.4e-09 s                  ; 2.54e-09 s                 ; Yes                       ; Yes                       ;
; Q[4]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -4.24e-08 V                  ; 1.94 V              ; -0.0488 V           ; 0.14 V                               ; 0.151 V                              ; 2.86e-10 s                  ; 3.05e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -4.24e-08 V                 ; 1.94 V             ; -0.0488 V          ; 0.14 V                              ; 0.151 V                             ; 2.86e-10 s                 ; 3.05e-10 s                 ; Yes                       ; Yes                       ;
; Q[3]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -4.24e-08 V                  ; 1.9 V               ; -0.00625 V          ; 0.128 V                              ; 0.104 V                              ; 2.4e-09 s                   ; 2.54e-09 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -4.24e-08 V                 ; 1.9 V              ; -0.00625 V         ; 0.128 V                             ; 0.104 V                             ; 2.4e-09 s                  ; 2.54e-09 s                 ; Yes                       ; Yes                       ;
; Q[2]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -4.24e-08 V                  ; 1.94 V              ; -0.0488 V           ; 0.14 V                               ; 0.151 V                              ; 2.86e-10 s                  ; 3.05e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -4.24e-08 V                 ; 1.94 V             ; -0.0488 V          ; 0.14 V                              ; 0.151 V                             ; 2.86e-10 s                 ; 3.05e-10 s                 ; Yes                       ; Yes                       ;
; Q[1]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -4.24e-08 V                  ; 1.94 V              ; -0.0488 V           ; 0.14 V                               ; 0.151 V                              ; 2.86e-10 s                  ; 3.05e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -4.24e-08 V                 ; 1.94 V             ; -0.0488 V          ; 0.14 V                              ; 0.151 V                             ; 2.86e-10 s                 ; 3.05e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                         ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; CAM_CLKA                                                     ; CAM_CLKA                                                     ; 14       ; 0        ; 0        ; 0        ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 40       ; 8        ; 0        ; 8        ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 8        ; 0        ; 0        ; 0        ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0]           ; 8        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; CAM_CLKA                                                     ; CAM_CLKA                                                     ; 14       ; 0        ; 0        ; 0        ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 40       ; 8        ; 0        ; 8        ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 8        ; 0        ; 0        ; 0        ;
; inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst27|altpll_component|auto_generated|pll1|clk[0]           ; 8        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 31    ; 31   ;
; Unconstrained Input Port Paths  ; 44    ; 44   ;
; Unconstrained Output Ports      ; 38    ; 38   ;
; Unconstrained Output Port Paths ; 158   ; 158  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Oct 09 10:53:26 2012
Info: Command: quartus_sta 64bitmux -c 64bitmux
Info: qsta_default_script.tcl version: #2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 12.500 -waveform {0.000 6.250} -name CAM_CLKA CAM_CLKA
    Info (332110): create_generated_clock -source {inst27|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -duty_cycle 50.00 -name {inst27|altpll_component|auto_generated|pll1|clk[0]} {inst27|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]} -divide_by 2 -phase -90.00 -duty_cycle 50.00 -name {inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]} {inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}
    Info (332110): create_generated_clock -source {inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]} -divide_by 8 -phase -22.50 -duty_cycle 50.00 -name {inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]} {inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 3.979
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.979         0.000 inst27|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    11.209         0.000 CAM_CLKA 
    Info (332119):    11.401         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):    22.989         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
Info (332146): Worst-case hold slack is 0.451
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.451         0.000 CAM_CLKA 
    Info (332119):     0.498         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     0.547         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):    94.204         0.000 inst27|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.791
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.791         0.000 CAM_CLKA 
    Info (332119):    12.189         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):    49.687         0.000 inst27|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.691         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.214
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.214         0.000 inst27|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    11.337         0.000 CAM_CLKA 
    Info (332119):    11.517         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):    23.106         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.401         0.000 CAM_CLKA 
    Info (332119):     0.468         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     0.483         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):    94.151         0.000 inst27|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.805
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.805         0.000 CAM_CLKA 
    Info (332119):    12.196         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):    49.694         0.000 inst27|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.696         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.164
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.164         0.000 inst27|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    11.935         0.000 CAM_CLKA 
    Info (332119):    11.985         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):    24.073         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.180         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):     0.186         0.000 CAM_CLKA 
    Info (332119):     0.192         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):    93.836         0.000 inst27|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.043
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.043         0.000 CAM_CLKA 
    Info (332119):    12.273         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):    49.780         0.000 inst27|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.782         0.000 inst5|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (144001): Generated suppressed messages file D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/64bitmux_9_25_2012_restored/64bitmux.sta.smsg
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 333 megabytes
    Info: Processing ended: Tue Oct 09 10:53:29 2012
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


+-----------------------------------------------+
; TimeQuest Timing Analyzer Suppressed Messages ;
+-----------------------------------------------+
The suppressed messages can be found in D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/64bitmux_9_25_2012_restored/64bitmux.sta.smsg.


