
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.423843                       # Number of seconds simulated
sim_ticks                                423842892500                       # Number of ticks simulated
final_tick                               923846562000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 205052                       # Simulator instruction rate (inst/s)
host_op_rate                                   205052                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               28969919                       # Simulator tick rate (ticks/s)
host_mem_usage                                2341408                       # Number of bytes of host memory used
host_seconds                                 14630.45                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        22528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data        28992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              51520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        21312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           21312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data          453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           333                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                333                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        53152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data        68403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                121554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        53152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            53152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           50283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                50283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           50283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        53152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data        68403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               171837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         805                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                        333                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                       805                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                      333                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                      51520                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                   21312                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd                51520                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr                21312                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                  20                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                  51                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                  18                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                  26                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                  23                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                  15                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                 276                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                  36                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                  53                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                  44                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10                 48                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11                 37                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12                 36                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13                 83                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14                 15                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15                 24                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                  19                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                  35                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                  18                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                  20                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                  20                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                  13                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                  17                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                  25                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                  36                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                  30                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10                 35                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11                 12                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12                 10                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13                 15                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14                  6                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15                 22                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  414947609000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                   805                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                  333                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                     700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                      14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                      15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                      15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                      15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                      15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                      15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                      15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                      15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                      15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                      15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    107.555556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.390154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   102.107620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64             438     67.59%     67.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128            122     18.83%     86.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192             47      7.25%     93.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256             13      2.01%     95.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320             11      1.70%     97.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384              1      0.15%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448              3      0.46%     97.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512              5      0.77%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576              3      0.46%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640              1      0.15%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704              2      0.31%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896              1      0.15%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216             1      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          648                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     13335250                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat                38494000                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                    4025000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                  21133750                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     16565.53                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  26253.11                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                47818.63                       # Average memory access latency
system.mem_ctrls.avgRdBW                         0.12                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         0.05                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 0.12                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 0.05                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      11.23                       # Average write queue length over time
system.mem_ctrls.readRowHits                      409                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      70                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                21.02                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  364628830.40                       # Average gap between requests
system.membus.throughput                       171837                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 495                       # Transaction distribution
system.membus.trans_dist::ReadResp                495                       # Transaction distribution
system.membus.trans_dist::Writeback               333                       # Transaction distribution
system.membus.trans_dist::ReadExReq               310                       # Transaction distribution
system.membus.trans_dist::ReadExResp              310                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1943                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port        72832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total               72832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                  72832                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy             1901000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3819500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       307441631                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    175537364                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      8015964                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    202068821                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       155597143                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     77.002054                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        54020927                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        20614                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            621578801                       # DTB read hits
system.switch_cpus.dtb.read_misses             918230                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        622497031                       # DTB read accesses
system.switch_cpus.dtb.write_hits           320327943                       # DTB write hits
system.switch_cpus.dtb.write_misses               932                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       320328875                       # DTB write accesses
system.switch_cpus.dtb.data_hits            941906744                       # DTB hits
system.switch_cpus.dtb.data_misses             919162                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        942825906                       # DTB accesses
system.switch_cpus.itb.fetch_hits           326046290                       # ITB hits
system.switch_cpus.itb.fetch_misses              7536                       # ITB misses
system.switch_cpus.itb.fetch_acv                    1                       # ITB acv
system.switch_cpus.itb.fetch_accesses       326053826                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  215                       # Number of system calls
system.switch_cpus.numCycles                847685795                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    331149348                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2386402363                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           307441631                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    209618070                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             419363089                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        35219432                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       69241261                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles         8830                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        35325                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          139                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         326046290                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       3001409                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    846927114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.817719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.307193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        427564025     50.48%     50.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         20705829      2.44%     52.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         45062889      5.32%     58.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         37298003      4.40%     62.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         37343750      4.41%     67.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         26214680      3.10%     70.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         51445250      6.07%     76.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         35784657      4.23%     80.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        165508031     19.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    846927114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.362683                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.815197                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        350245280                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      54711349                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         395095903                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      19923382                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       26951199                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     60708041                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        178003                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2358614903                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        437271                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       26951199                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        359897227                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        10391420                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      2779852                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         405158405                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      41749010                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2332558698                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         47211                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         565132                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      36668631                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1645217644                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3067536055                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2067054599                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1000481456                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1476162864                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        169054752                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       120531                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        87152                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         114360764                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    637703500                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    326701060                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     17903184                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      6688668                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2181057986                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       173745                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2136523629                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      5215456                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    171462338                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     94226892                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          970                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    846927114                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.522677                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.952583                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    156455328     18.47%     18.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    144966944     17.12%     35.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    148085279     17.49%     53.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    139521825     16.47%     69.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    116818079     13.79%     83.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     70448327      8.32%     91.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     45594233      5.38%     97.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     16555489      1.95%     99.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      8481610      1.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    846927114                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           66304      0.09%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        175826      0.23%      0.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp        101837      0.13%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt          1774      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     13346655     17.66%     18.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv        575796      0.76%     18.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     18.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     18.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     18.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     18.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     18.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     18.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     18.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     18.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     18.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     18.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     18.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     18.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     18.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     18.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     18.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     18.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     18.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     18.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     18.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     18.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       38765429     51.29%     70.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      22546304     29.83%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     869050569     40.68%     40.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       587961      0.03%     40.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     40.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    154812624      7.25%     47.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     40476440      1.89%     49.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      7239762      0.34%     50.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    109027494      5.10%     55.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      3869597      0.18%     55.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt       226526      0.01%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    629709765     29.47%     84.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    321522891     15.05%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2136523629                       # Type of FU issued
system.switch_cpus.iq.rate                   2.520419                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            75579925                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.035375                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3942873925                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1655173806                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1510683701                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1257895825                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    697616693                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    594480895                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1568272354                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       643831200                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads    100048954                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     57081296                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses      2384400                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       101688                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     31051856                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1859                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked           92                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       26951199                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         1793253                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         33808                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2286475240                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      3743117                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     637703500                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    326701060                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        87095                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          12928                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents           103                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       101688                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      5196485                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2883443                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      8079928                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2118207104                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     622497133                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     18316522                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             105243509                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            942826056                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        288324530                       # Number of branches executed
system.switch_cpus.iew.exec_stores          320328923                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.498812                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2109305402                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2105164596                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1047348823                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1478515981                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.483426                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.708378                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    187062475                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       172775                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      7838041                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    819975915                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.560311                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.979010                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    301937081     36.82%     36.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    152604209     18.61%     55.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     74393426      9.07%     64.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     42523677      5.19%     69.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     37067956      4.52%     74.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     29207697      3.56%     77.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     29767844      3.63%     81.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     22278306      2.72%     84.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    130195719     15.88%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    819975915                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2099393359                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2099393359                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              876271395                       # Number of memory references committed
system.switch_cpus.commit.loads             580622191                       # Number of loads committed
system.switch_cpus.commit.membars               86280                       # Number of memory barriers committed
system.switch_cpus.commit.branches          276693124                       # Number of branches committed
system.switch_cpus.commit.fp_insts          572041650                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1679454444                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     49233723                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     130195719                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           2976218740                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4599913262                       # The number of ROB writes
system.switch_cpus.timesIdled                    1336                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  758681                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.423843                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.423843                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.359365                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.359365                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2281104199                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1046349620                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         628884661                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        506036353                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1946992                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         172560                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1              3657                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               266                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.111603                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008118                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                  820807743                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                   53044832                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         1257029.890707                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         83451.300000                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          1340481.190707                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                  47                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                  47                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 17463994.531915                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 1128613.446809                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.939298                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.060702                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            1620.947286                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1        12502                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2        12502                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1        158967                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2         158977                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1      1368627                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2      1368617                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                       366                       # number of replacements
system.l2.tags.tagsinuse                 28848.666735                       # Cycle average of tags in use
system.l2.tags.total_refs                    11001240                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     29253                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    376.072198                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    18488.731529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   255.981579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data    62.399476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1633.223819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       8408.330333                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.564231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.007812                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.001904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.049842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.256602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.880391                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst        37392                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      5291167                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 5328559                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          2626162                       # number of Writeback hits
system.l2.Writeback_hits::total               2626162                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       448407                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                448407                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         37392                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       5739574                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5776966                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        37392                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      5739574                       # number of overall hits
system.l2.overall_hits::total                 5776966                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          352                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          143                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   495                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data          310                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 310                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          352                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          453                       # number of demand (read+write) misses
system.l2.demand_misses::total                    805                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          352                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          453                       # number of overall misses
system.l2.overall_misses::total                   805                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     33159500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data      9860500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        43020000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     22471500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      22471500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     33159500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     32332000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         65491500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     33159500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     32332000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        65491500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        37744                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      5291310                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             5329054                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      2626162                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           2626162                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       448717                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            448717                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        37744                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      5740027                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5777771                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        37744                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      5740027                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5777771                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.009326                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.000027                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000093                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.000691                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000691                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.009326                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000079                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000139                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.009326                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000079                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000139                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 94203.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 68954.545455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 86909.090909                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 72488.709677                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72488.709677                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 94203.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 71373.068433                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81355.900621                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 94203.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 71373.068433                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81355.900621                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  333                       # number of writebacks
system.l2.writebacks::total                       333                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          352                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          143                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              495                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          310                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            310                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               805                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              805                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     29115500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data      8217500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     37333000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     18909500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     18909500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     29115500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     27127000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     56242500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     29115500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     27127000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     56242500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.009326                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.000027                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000093                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.000691                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000691                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.009326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000139                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.009326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000139                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 82714.488636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 57465.034965                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75420.202020                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 60998.387097                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60998.387097                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 82714.488636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 59883.002208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69866.459627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 82714.488636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 59883.002208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69866.459627                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  1268988395                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            5329054                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           5329054                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          2626162                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           448717                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          448717                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        75488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     14106216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14181704                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2415616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    535436096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          537851712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             537851712                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         6828128500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          56710479                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8610152747                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         1847693123                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 8500026.659915                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  8500026.659915                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements             37744                       # number of replacements
system.cpu.icache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           807421644                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             38768                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20827.013104                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   599.315497                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   424.684503                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.585269                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.414731                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    326008367                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       326008367                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    326008367                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        326008367                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    326008367                       # number of overall hits
system.cpu.icache.overall_hits::total       326008367                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        37920                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         37920                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        37920                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          37920                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        37920                       # number of overall misses
system.cpu.icache.overall_misses::total         37920                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    239710227                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    239710227                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    239710227                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    239710227                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    239710227                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    239710227                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    326046287                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    326046287                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    326046287                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    326046287                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    326046287                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    326046287                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000116                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000116                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000116                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000116                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000116                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000116                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  6321.472231                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6321.472231                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  6321.472231                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6321.472231                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  6321.472231                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6321.472231                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3544                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                65                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.523077                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          176                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          176                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          176                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          176                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          176                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          176                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        37744                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        37744                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        37744                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        37744                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        37744                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        37744                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    153486769                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    153486769                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    153486769                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    153486769                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    153486769                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    153486769                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000116                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000116                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000116                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000116                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  4066.521010                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  4066.521010                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  4066.521010                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  4066.521010                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  4066.521010                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  4066.521010                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           78                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            3                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.076172                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.002930                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1          803706977                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2           42985049                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 16924061.029892                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 941832.000759                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  17865893.030651                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          411                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          411                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 1955491.428224                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 104586.493917                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.949232                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.050768                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      59.749230                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1         1233                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2         1233                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1          647                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1        30178                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2        30825                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1       388806                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2       388806                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1     1.574209                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           5734601                       # number of replacements
system.cpu.dcache.tags.tagsinuse           946.625730                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           845498357                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5735547                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            147.413727                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   844.983469                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data   101.642261                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.825179                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.099260                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.924439                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    510425450                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       510425450                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    294475818                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      294475818                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        86277                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        86277                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        86280                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        86280                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    804901268                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        804901268                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    804901268                       # number of overall hits
system.cpu.dcache.overall_hits::total       804901268                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     11016156                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11016156                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1087106                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1087106                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           24                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           24                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     12103262                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12103262                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     12103262                       # number of overall misses
system.cpu.dcache.overall_misses::total      12103262                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  53148780500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  53148780500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   5586334983                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5586334983                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       129500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       129500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  58735115483                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  58735115483                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  58735115483                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  58735115483                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    521441606                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    521441606                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    295562924                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    295562924                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        86301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        86301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        86280                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        86280                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    817004530                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    817004530                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    817004530                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    817004530                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.021126                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021126                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.003678                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003678                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000278                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000278                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.014814                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014814                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.014814                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014814                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  4824.621265                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  4824.621265                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  5138.721507                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  5138.721507                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data  5395.833333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  5395.833333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  4852.833516                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  4852.833516                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  4852.833516                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  4852.833516                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           88                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     2.838710                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2626162                       # number of writebacks
system.cpu.dcache.writebacks::total           2626162                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      5724850                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5724850                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       638390                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       638390                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data           19                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           19                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      6363240                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6363240                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      6363240                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6363240                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      5291306                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5291306                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       448716                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       448716                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      5740022                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5740022                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      5740022                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5740022                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  16308542750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16308542750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   1587081503                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1587081503                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        15000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        15000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  17895624253                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  17895624253                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  17895624253                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  17895624253                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.010147                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010147                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001518                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001518                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000058                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.007026                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007026                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.007026                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007026                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  3082.139409                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  3082.139409                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  3536.939853                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  3536.939853                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  3117.692624                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  3117.692624                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  3117.692624                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  3117.692624                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
