# Week 7: Getting into the real world
- Clock domain crossing
- Common digital design patterns
  - 
- Running through a complete design flow
  - Directory Structure
  - Simulation
  - Synthesis
  - Place and Route/Bitgen
  - Testing

- IDE's
  - [Emacs: verilog mode](https://www.veripool.org/verilog-mode/)
  - Sublime
  - Visual Studio 

- Using IP blocks in your design
  - Introduction to FuseSOC
    - Initialize with `fusesoc library add fusesoc_cores https://github.com/fusesoc/fusesoc-cores`
    - Add a processor, SPI and I2C core to a design
    - Simulations
    - Implementation
  - [LiteX](https://github.com/enjoy-digital/litex)
    - Example of LiteX with the UPduino

## Material
- [Module 7 Slide Deck](Slides/Hands_on_with_FPGA's_Module_7.pdf)
- [Shawn Hymel Video](https://www.youtube.com/watch?v=dXU1py-Od1g)
- [EE Times article on Clock Domain Crossing](https://www.eetimes.com/understanding-clock-domain-crossing-issues/)
- [FuseSoC]()

- Further Reading:


## Challenge:

### Advanced Challenges/Thought experiments:
