#Timing report of worst 16 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: q1[0].Q[0] (.latch clocked by clk1)
Endpoint  : q1[0].D[0] (.latch clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
q1[0].clk[0] (.latch)                                            1.338     1.338
q1[0].Q[0] (.latch) [clock-to-output]                            0.124     1.462
n24.in[1] (.names)                                               1.338     2.800
n24.out[0] (.names)                                              0.261     3.061
q1[0].D[0] (.latch)                                              1.338     4.398
data arrival time                                                          4.398

clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
q1[0].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 2
Startpoint: q1[1].Q[0] (.latch clocked by clk1)
Endpoint  : q1[1].D[0] (.latch clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
q1[1].clk[0] (.latch)                                            1.338     1.338
q1[1].Q[0] (.latch) [clock-to-output]                            0.124     1.462
n28.in[1] (.names)                                               1.338     2.800
n28.out[0] (.names)                                              0.261     3.061
q1[1].D[0] (.latch)                                              1.338     4.398
data arrival time                                                          4.398

clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
q1[1].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 3
Startpoint: q1[1].Q[0] (.latch clocked by clk1)
Endpoint  : q1[2].D[0] (.latch clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
q1[1].clk[0] (.latch)                                            1.338     1.338
q1[1].Q[0] (.latch) [clock-to-output]                            0.124     1.462
n32.in[0] (.names)                                               1.338     2.800
n32.out[0] (.names)                                              0.261     3.061
q1[2].D[0] (.latch)                                              1.338     4.398
data arrival time                                                          4.398

clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
q1[2].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 4
Startpoint: q1[2].Q[0] (.latch clocked by clk1)
Endpoint  : q1[3].D[0] (.latch clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
q1[2].clk[0] (.latch)                                            1.338     1.338
q1[2].Q[0] (.latch) [clock-to-output]                            0.124     1.462
n36.in[0] (.names)                                               1.338     2.800
n36.out[0] (.names)                                              0.261     3.061
q1[3].D[0] (.latch)                                              1.338     4.398
data arrival time                                                          4.398

clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
q1[3].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 5
Startpoint: q0[0].Q[0] (.latch clocked by clk1)
Endpoint  : q0[0].D[0] (.latch clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
q0[0].clk[0] (.latch)                                            1.338     1.338
q0[0].Q[0] (.latch) [clock-to-output]                            0.124     1.462
n40.in[1] (.names)                                               1.338     2.800
n40.out[0] (.names)                                              0.261     3.061
q0[0].D[0] (.latch)                                              1.338     4.398
data arrival time                                                          4.398

clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
q0[0].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 6
Startpoint: q0[1].Q[0] (.latch clocked by clk1)
Endpoint  : q0[1].D[0] (.latch clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
q0[1].clk[0] (.latch)                                            1.338     1.338
q0[1].Q[0] (.latch) [clock-to-output]                            0.124     1.462
n44.in[1] (.names)                                               1.338     2.800
n44.out[0] (.names)                                              0.261     3.061
q0[1].D[0] (.latch)                                              1.338     4.398
data arrival time                                                          4.398

clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
q0[1].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 7
Startpoint: q0[1].Q[0] (.latch clocked by clk1)
Endpoint  : q0[2].D[0] (.latch clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
q0[1].clk[0] (.latch)                                            1.338     1.338
q0[1].Q[0] (.latch) [clock-to-output]                            0.124     1.462
n48.in[0] (.names)                                               1.338     2.800
n48.out[0] (.names)                                              0.261     3.061
q0[2].D[0] (.latch)                                              1.338     4.398
data arrival time                                                          4.398

clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
q0[2].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 8
Startpoint: q0[2].Q[0] (.latch clocked by clk1)
Endpoint  : q0[3].D[0] (.latch clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
q0[2].clk[0] (.latch)                                            1.338     1.338
q0[2].Q[0] (.latch) [clock-to-output]                            0.124     1.462
n52.in[0] (.names)                                               1.338     2.800
n52.out[0] (.names)                                              0.261     3.061
q0[3].D[0] (.latch)                                              1.338     4.398
data arrival time                                                          4.398

clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
q0[3].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.127


#Path 9
Startpoint: q1[0].Q[0] (.latch clocked by clk1)
Endpoint  : out:q1[0].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
q1[0].clk[0] (.latch)                                            1.338     1.338
q1[0].Q[0] (.latch) [clock-to-output]                            0.124     1.462
out:q1[0].outpad[0] (.output)                                    1.338     2.800
data arrival time                                                          2.800

clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 10
Startpoint: q1[1].Q[0] (.latch clocked by clk1)
Endpoint  : out:q1[1].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
q1[1].clk[0] (.latch)                                            1.338     1.338
q1[1].Q[0] (.latch) [clock-to-output]                            0.124     1.462
out:q1[1].outpad[0] (.output)                                    1.338     2.800
data arrival time                                                          2.800

clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 11
Startpoint: q1[2].Q[0] (.latch clocked by clk1)
Endpoint  : out:q1[2].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
q1[2].clk[0] (.latch)                                            1.338     1.338
q1[2].Q[0] (.latch) [clock-to-output]                            0.124     1.462
out:q1[2].outpad[0] (.output)                                    1.338     2.800
data arrival time                                                          2.800

clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 12
Startpoint: q1[3].Q[0] (.latch clocked by clk1)
Endpoint  : out:q1[3].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
q1[3].clk[0] (.latch)                                            1.338     1.338
q1[3].Q[0] (.latch) [clock-to-output]                            0.124     1.462
out:q1[3].outpad[0] (.output)                                    1.338     2.800
data arrival time                                                          2.800

clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 13
Startpoint: q0[0].Q[0] (.latch clocked by clk1)
Endpoint  : out:q0[0].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
q0[0].clk[0] (.latch)                                            1.338     1.338
q0[0].Q[0] (.latch) [clock-to-output]                            0.124     1.462
out:q0[0].outpad[0] (.output)                                    1.338     2.800
data arrival time                                                          2.800

clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 14
Startpoint: q0[1].Q[0] (.latch clocked by clk1)
Endpoint  : out:q0[1].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
q0[1].clk[0] (.latch)                                            1.338     1.338
q0[1].Q[0] (.latch) [clock-to-output]                            0.124     1.462
out:q0[1].outpad[0] (.output)                                    1.338     2.800
data arrival time                                                          2.800

clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 15
Startpoint: q0[2].Q[0] (.latch clocked by clk1)
Endpoint  : out:q0[2].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
q0[2].clk[0] (.latch)                                            1.338     1.338
q0[2].Q[0] (.latch) [clock-to-output]                            0.124     1.462
out:q0[2].outpad[0] (.output)                                    1.338     2.800
data arrival time                                                          2.800

clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 16
Startpoint: q0[3].Q[0] (.latch clocked by clk1)
Endpoint  : out:q0[3].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
q0[3].clk[0] (.latch)                                            1.338     1.338
q0[3].Q[0] (.latch) [clock-to-output]                            0.124     1.462
out:q0[3].outpad[0] (.output)                                    1.338     2.800
data arrival time                                                          2.800

clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#End of timing report
