#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun 23 00:02:35 2025
# Process ID: 684218
# Current directory: /home/marko/vivadoProjekti/add_or_sub/add_or_sub.runs/synth_1
# Command line: vivado -log add_or_sub.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source add_or_sub.tcl
# Log file: /home/marko/vivadoProjekti/add_or_sub/add_or_sub.runs/synth_1/add_or_sub.vds
# Journal file: /home/marko/vivadoProjekti/add_or_sub/add_or_sub.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source add_or_sub.tcl -notrace
Command: synth_design -top add_or_sub -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 684560 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1806.109 ; gain = 201.719 ; free physical = 770 ; free virtual = 17823
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'add_or_sub' [/home/marko/vivadoProjekti/add_or_sub/add_or_sub.srcs/sources_1/new/add_or_sub.vhd:36]
	Parameter N bound to: 4 - type: integer 
	Parameter MODE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fa' declared at '/home/marko/vivadoProjekti/add_or_sub/add_or_sub.srcs/sources_1/new/fa.vhd:5' bound to instance 'faIII' of component 'fa' [/home/marko/vivadoProjekti/add_or_sub/add_or_sub.srcs/sources_1/new/add_or_sub.vhd:72]
INFO: [Synth 8-638] synthesizing module 'fa' [/home/marko/vivadoProjekti/add_or_sub/add_or_sub.srcs/sources_1/new/fa.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'fa' (1#1) [/home/marko/vivadoProjekti/add_or_sub/add_or_sub.srcs/sources_1/new/fa.vhd:13]
INFO: [Synth 8-3491] module 'exor' declared at '/home/marko/vivadoProjekti/add_or_sub/add_or_sub.srcs/sources_1/new/exor.vhd:4' bound to instance 'exorI' of component 'exor' [/home/marko/vivadoProjekti/add_or_sub/add_or_sub.srcs/sources_1/new/add_or_sub.vhd:74]
INFO: [Synth 8-638] synthesizing module 'exor' [/home/marko/vivadoProjekti/add_or_sub/add_or_sub.srcs/sources_1/new/exor.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'exor' (2#1) [/home/marko/vivadoProjekti/add_or_sub/add_or_sub.srcs/sources_1/new/exor.vhd:10]
INFO: [Synth 8-3491] module 'fa' declared at '/home/marko/vivadoProjekti/add_or_sub/add_or_sub.srcs/sources_1/new/fa.vhd:5' bound to instance 'faIII' of component 'fa' [/home/marko/vivadoProjekti/add_or_sub/add_or_sub.srcs/sources_1/new/add_or_sub.vhd:72]
INFO: [Synth 8-3491] module 'exor' declared at '/home/marko/vivadoProjekti/add_or_sub/add_or_sub.srcs/sources_1/new/exor.vhd:4' bound to instance 'exorI' of component 'exor' [/home/marko/vivadoProjekti/add_or_sub/add_or_sub.srcs/sources_1/new/add_or_sub.vhd:74]
INFO: [Synth 8-3491] module 'fa' declared at '/home/marko/vivadoProjekti/add_or_sub/add_or_sub.srcs/sources_1/new/fa.vhd:5' bound to instance 'faIII' of component 'fa' [/home/marko/vivadoProjekti/add_or_sub/add_or_sub.srcs/sources_1/new/add_or_sub.vhd:72]
INFO: [Synth 8-3491] module 'exor' declared at '/home/marko/vivadoProjekti/add_or_sub/add_or_sub.srcs/sources_1/new/exor.vhd:4' bound to instance 'exorI' of component 'exor' [/home/marko/vivadoProjekti/add_or_sub/add_or_sub.srcs/sources_1/new/add_or_sub.vhd:74]
INFO: [Synth 8-3491] module 'fa' declared at '/home/marko/vivadoProjekti/add_or_sub/add_or_sub.srcs/sources_1/new/fa.vhd:5' bound to instance 'faIII' of component 'fa' [/home/marko/vivadoProjekti/add_or_sub/add_or_sub.srcs/sources_1/new/add_or_sub.vhd:72]
INFO: [Synth 8-3491] module 'exor' declared at '/home/marko/vivadoProjekti/add_or_sub/add_or_sub.srcs/sources_1/new/exor.vhd:4' bound to instance 'exorI' of component 'exor' [/home/marko/vivadoProjekti/add_or_sub/add_or_sub.srcs/sources_1/new/add_or_sub.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'add_or_sub' (3#1) [/home/marko/vivadoProjekti/add_or_sub/add_or_sub.srcs/sources_1/new/add_or_sub.vhd:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1867.859 ; gain = 263.469 ; free physical = 823 ; free virtual = 17817
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1867.859 ; gain = 263.469 ; free physical = 814 ; free virtual = 17808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1867.859 ; gain = 263.469 ; free physical = 814 ; free virtual = 17808
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1867.859 ; gain = 0.000 ; free physical = 807 ; free virtual = 17800
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/marko/vivadoProjekti/add_or_sub/add_or_sub.srcs/constrs_1/imports/add_or_sub/Basys3_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk'. [/home/marko/vivadoProjekti/add_or_sub/add_or_sub.srcs/constrs_1/imports/add_or_sub/Basys3_Master.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/marko/vivadoProjekti/add_or_sub/add_or_sub.srcs/constrs_1/imports/add_or_sub/Basys3_Master.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/marko/vivadoProjekti/add_or_sub/add_or_sub.srcs/constrs_1/imports/add_or_sub/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/marko/vivadoProjekti/add_or_sub/add_or_sub.srcs/constrs_1/imports/add_or_sub/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/add_or_sub_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/add_or_sub_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2017.641 ; gain = 0.000 ; free physical = 698 ; free virtual = 17691
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2017.641 ; gain = 0.000 ; free physical = 698 ; free virtual = 17691
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2017.641 ; gain = 413.250 ; free physical = 745 ; free virtual = 17739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2017.641 ; gain = 413.250 ; free physical = 745 ; free virtual = 17739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2017.641 ; gain = 413.250 ; free physical = 745 ; free virtual = 17738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2017.641 ; gain = 413.250 ; free physical = 750 ; free virtual = 17744
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fa 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module exor 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2017.641 ; gain = 413.250 ; free physical = 744 ; free virtual = 17740
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2017.641 ; gain = 413.250 ; free physical = 626 ; free virtual = 17622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2017.641 ; gain = 413.250 ; free physical = 626 ; free virtual = 17622
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2017.641 ; gain = 413.250 ; free physical = 618 ; free virtual = 17614
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2017.641 ; gain = 413.250 ; free physical = 628 ; free virtual = 17625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2017.641 ; gain = 413.250 ; free physical = 628 ; free virtual = 17625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2017.641 ; gain = 413.250 ; free physical = 628 ; free virtual = 17625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2017.641 ; gain = 413.250 ; free physical = 628 ; free virtual = 17625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2017.641 ; gain = 413.250 ; free physical = 628 ; free virtual = 17625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2017.641 ; gain = 413.250 ; free physical = 628 ; free virtual = 17625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     1|
|3     |LUT5 |     2|
|4     |LUT6 |     3|
|5     |IBUF |     9|
|6     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    21|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2017.641 ; gain = 413.250 ; free physical = 628 ; free virtual = 17625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2017.641 ; gain = 263.469 ; free physical = 659 ; free virtual = 17656
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2017.641 ; gain = 413.250 ; free physical = 659 ; free virtual = 17656
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2017.641 ; gain = 0.000 ; free physical = 738 ; free virtual = 17734
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2017.641 ; gain = 0.000 ; free physical = 673 ; free virtual = 17669
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2017.641 ; gain = 537.648 ; free physical = 780 ; free virtual = 17777
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2017.641 ; gain = 0.000 ; free physical = 780 ; free virtual = 17777
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/marko/vivadoProjekti/add_or_sub/add_or_sub.runs/synth_1/add_or_sub.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file add_or_sub_utilization_synth.rpt -pb add_or_sub_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 23 00:03:13 2025...
