# do ex3_6_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /tools/intel/quartus/13.1/modelsim_ase/linux/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /tools/intel/quartus/13.1/modelsim_ase/linux/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+/home/gme/guilherme.manske/quartus/Verilog/ex3_6 {/home/gme/guilherme.manske/quartus/Verilog/ex3_6/ex3_6.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ex3_6
# 
# Top level modules:
# 	ex3_6
# 
# vlog -vlog01compat -work work +incdir+/home/gme/guilherme.manske/quartus/Verilog/ex3_6 {/home/gme/guilherme.manske/quartus/Verilog/ex3_6/tb_average_comparator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tb_average_comparator
# 
# Top level modules:
# 	tb_average_comparator
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  tb_average_comparator
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_average_comparator 
# Loading work.tb_average_comparator
# Loading work.ex3_6
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# A= 7, B= 8, C= 6 | S=1
# A= 4, B= 5, C= 5 | S=0
# A= 6, B= 6, C= 6 | S=1
# A=10, B=10, C=10 | S=1
# A= 1, B= 1, C= 1 | S=0
# A= 5, B= 7, C= 3 | S=0
# Break in Module tb_average_comparator at /home/gme/guilherme.manske/quartus/Verilog/ex3_6/tb_average_comparator.v line 42
# Simulation Breakpoint: Break in Module tb_average_comparator at /home/gme/guilherme.manske/quartus/Verilog/ex3_6/tb_average_comparator.v line 42
# MACRO ./ex3_6_run_msim_rtl_verilog.do PAUSED at line 17
