$date
	Sun Aug 04 22:21:33 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Not_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var integer 32 # output_file [31:0] $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 $ ananda $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
b10000000000000000000000000000011 #
0"
1!
$end
#10000
0!
0$
1"
#20000
