<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="core_sim_behav.wdb" id="1">
         <top_modules>
            <top_module name="core_sim" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="156764fs"></ZoomStartTime>
      <ZoomEndTime time="170185fs"></ZoomEndTime>
      <Cursor1Time time="159000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="158"></NameColumnWidth>
      <ValueColumnWidth column_width="75"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="67" />
   <wvobject fp_name="/core_sim/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/inst_IF" type="array">
      <obj_property name="ElementShortName">inst_IF[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst_IF[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/PC_ID" type="array">
      <obj_property name="ElementShortName">PC_ID[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC_ID[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/inst_ID" type="array">
      <obj_property name="ElementShortName">inst_ID[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst_ID[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/PC_IF" type="array">
      <obj_property name="ElementShortName">PC_IF[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC_IF[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/branch_prediction/BHT" type="array">
      <obj_property name="ElementShortName">BHT[0:63][3:0]</obj_property>
      <obj_property name="ObjectShortName">BHT[0:63][3:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/branch_prediction/BTB" type="array">
      <obj_property name="ElementShortName">BTB[0:63][9:0]</obj_property>
      <obj_property name="ObjectShortName">BTB[0:63][9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/register/register" type="array">
      <obj_property name="ElementShortName">register[1:31][31:0]</obj_property>
      <obj_property name="ObjectShortName">register[1:31][31:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/Branch_ctrl" type="logic">
      <obj_property name="ElementShortName">Branch_ctrl</obj_property>
      <obj_property name="ObjectShortName">Branch_ctrl</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/JALR" type="logic">
      <obj_property name="ElementShortName">JALR</obj_property>
      <obj_property name="ObjectShortName">JALR</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/RegWrite_ctrl" type="logic">
      <obj_property name="ElementShortName">RegWrite_ctrl</obj_property>
      <obj_property name="ObjectShortName">RegWrite_ctrl</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/mem_w_ctrl" type="logic">
      <obj_property name="ElementShortName">mem_w_ctrl</obj_property>
      <obj_property name="ObjectShortName">mem_w_ctrl</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/ALUSrc_A_ctrl" type="logic">
      <obj_property name="ElementShortName">ALUSrc_A_ctrl</obj_property>
      <obj_property name="ObjectShortName">ALUSrc_A_ctrl</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/ALUSrc_B_ctrl" type="logic">
      <obj_property name="ElementShortName">ALUSrc_B_ctrl</obj_property>
      <obj_property name="ObjectShortName">ALUSrc_B_ctrl</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/DatatoReg_ctrl" type="logic">
      <obj_property name="ElementShortName">DatatoReg_ctrl</obj_property>
      <obj_property name="ObjectShortName">DatatoReg_ctrl</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/rs1use_ctrl" type="logic">
      <obj_property name="ElementShortName">rs1use_ctrl</obj_property>
      <obj_property name="ObjectShortName">rs1use_ctrl</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/rs2use_ctrl" type="logic">
      <obj_property name="ElementShortName">rs2use_ctrl</obj_property>
      <obj_property name="ObjectShortName">rs2use_ctrl</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/hazard_optype_ctrl" type="array">
      <obj_property name="ElementShortName">hazard_optype_ctrl[1:0]</obj_property>
      <obj_property name="ObjectShortName">hazard_optype_ctrl[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/ImmSel_ctrl" type="array">
      <obj_property name="ElementShortName">ImmSel_ctrl[2:0]</obj_property>
      <obj_property name="ObjectShortName">ImmSel_ctrl[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/cmp_ctrl" type="array">
      <obj_property name="ElementShortName">cmp_ctrl[2:0]</obj_property>
      <obj_property name="ObjectShortName">cmp_ctrl[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/ALUControl_ctrl" type="array">
      <obj_property name="ElementShortName">ALUControl_ctrl[3:0]</obj_property>
      <obj_property name="ObjectShortName">ALUControl_ctrl[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/forward_ctrl_A" type="array">
      <obj_property name="ElementShortName">forward_ctrl_A[1:0]</obj_property>
      <obj_property name="ObjectShortName">forward_ctrl_A[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/forward_ctrl_B" type="array">
      <obj_property name="ElementShortName">forward_ctrl_B[1:0]</obj_property>
      <obj_property name="ObjectShortName">forward_ctrl_B[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/forward_ctrl_ls" type="logic">
      <obj_property name="ElementShortName">forward_ctrl_ls</obj_property>
      <obj_property name="ObjectShortName">forward_ctrl_ls</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/PC_EXE" type="array">
      <obj_property name="ElementShortName">PC_EXE[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC_EXE[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/inst_EXE" type="array">
      <obj_property name="ElementShortName">inst_EXE[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst_EXE[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/PC_MEM" type="array">
      <obj_property name="ElementShortName">PC_MEM[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC_MEM[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/inst_MEM" type="array">
      <obj_property name="ElementShortName">inst_MEM[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst_MEM[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/PC_WB" type="array">
      <obj_property name="ElementShortName">PC_WB[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC_WB[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/inst_WB" type="array">
      <obj_property name="ElementShortName">inst_WB[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst_WB[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/register/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/register/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/register/R_addr_A" type="array">
      <obj_property name="ElementShortName">R_addr_A[4:0]</obj_property>
      <obj_property name="ObjectShortName">R_addr_A[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/register/R_addr_B" type="array">
      <obj_property name="ElementShortName">R_addr_B[4:0]</obj_property>
      <obj_property name="ObjectShortName">R_addr_B[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/register/Wt_addr" type="array">
      <obj_property name="ElementShortName">Wt_addr[4:0]</obj_property>
      <obj_property name="ObjectShortName">Wt_addr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/register/Wt_data" type="array">
      <obj_property name="ElementShortName">Wt_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">Wt_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/register/L_S" type="logic">
      <obj_property name="ElementShortName">L_S</obj_property>
      <obj_property name="ObjectShortName">L_S</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/register/rdata_A" type="array">
      <obj_property name="ElementShortName">rdata_A[31:0]</obj_property>
      <obj_property name="ObjectShortName">rdata_A[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/register/rdata_B" type="array">
      <obj_property name="ElementShortName">rdata_B[31:0]</obj_property>
      <obj_property name="ObjectShortName">rdata_B[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/register/Debug_addr" type="array">
      <obj_property name="ElementShortName">Debug_addr[4:0]</obj_property>
      <obj_property name="ObjectShortName">Debug_addr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/register/Debug_regs" type="array">
      <obj_property name="ElementShortName">Debug_regs[31:0]</obj_property>
      <obj_property name="ObjectShortName">Debug_regs[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/register/i" type="array">
      <obj_property name="ElementShortName">i[31:0]</obj_property>
      <obj_property name="ObjectShortName">i[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/branch_prediction/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/branch_prediction/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/branch_prediction/PC_Branch" type="array">
      <obj_property name="ElementShortName">PC_Branch[7:0]</obj_property>
      <obj_property name="ObjectShortName">PC_Branch[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/branch_prediction/taken" type="logic">
      <obj_property name="ElementShortName">taken</obj_property>
      <obj_property name="ObjectShortName">taken</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/branch_prediction/PC_to_take" type="array">
      <obj_property name="ElementShortName">PC_to_take[7:0]</obj_property>
      <obj_property name="ObjectShortName">PC_to_take[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/branch_prediction/Branch_ID" type="logic">
      <obj_property name="ElementShortName">Branch_ID</obj_property>
      <obj_property name="ObjectShortName">Branch_ID</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/branch_prediction/J" type="logic">
      <obj_property name="ElementShortName">J</obj_property>
      <obj_property name="ObjectShortName">J</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/branch_prediction/PC_to_branch" type="array">
      <obj_property name="ElementShortName">PC_to_branch[7:0]</obj_property>
      <obj_property name="ObjectShortName">PC_to_branch[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/branch_prediction/refetch" type="logic">
      <obj_property name="ElementShortName">refetch</obj_property>
      <obj_property name="ObjectShortName">refetch</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/branch_prediction/taken_IF" type="logic">
      <obj_property name="ElementShortName">taken_IF</obj_property>
      <obj_property name="ObjectShortName">taken_IF</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/branch_prediction/taken_ID" type="logic">
      <obj_property name="ElementShortName">taken_ID</obj_property>
      <obj_property name="ObjectShortName">taken_ID</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/branch_prediction/refetch_" type="logic">
      <obj_property name="ElementShortName">refetch_</obj_property>
      <obj_property name="ObjectShortName">refetch_</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/branch_prediction/is_refetch_ed" type="logic">
      <obj_property name="ElementShortName">is_refetch_ed</obj_property>
      <obj_property name="ObjectShortName">is_refetch_ed</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/branch_prediction/PC_to_take_" type="array">
      <obj_property name="ElementShortName">PC_to_take_[7:0]</obj_property>
      <obj_property name="ObjectShortName">PC_to_take_[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/branch_prediction/PC_to_take_ID" type="array">
      <obj_property name="ElementShortName">PC_to_take_ID[7:0]</obj_property>
      <obj_property name="ObjectShortName">PC_to_take_ID[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/branch_prediction/index_IF" type="array">
      <obj_property name="ElementShortName">index_IF[5:0]</obj_property>
      <obj_property name="ObjectShortName">index_IF[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/branch_prediction/tag_IF" type="array">
      <obj_property name="ElementShortName">tag_IF[1:0]</obj_property>
      <obj_property name="ObjectShortName">tag_IF[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/branch_prediction/index_ID" type="array">
      <obj_property name="ElementShortName">index_ID[5:0]</obj_property>
      <obj_property name="ObjectShortName">index_ID[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/branch_prediction/tag_ID" type="array">
      <obj_property name="ElementShortName">tag_ID[1:0]</obj_property>
      <obj_property name="ObjectShortName">tag_ID[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/branch_prediction/BHT_Hit_IF" type="logic">
      <obj_property name="ElementShortName">BHT_Hit_IF</obj_property>
      <obj_property name="ObjectShortName">BHT_Hit_IF</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/branch_prediction/BHT_Hit_ID" type="logic">
      <obj_property name="ElementShortName">BHT_Hit_ID</obj_property>
      <obj_property name="ObjectShortName">BHT_Hit_ID</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/branch_prediction/BTB_Hit_IF" type="logic">
      <obj_property name="ElementShortName">BTB_Hit_IF</obj_property>
      <obj_property name="ObjectShortName">BTB_Hit_IF</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/branch_prediction/BTB_Hit_ID" type="logic">
      <obj_property name="ElementShortName">BTB_Hit_ID</obj_property>
      <obj_property name="ObjectShortName">BTB_Hit_ID</obj_property>
   </wvobject>
   <wvobject fp_name="/core_sim/core/branch_prediction/i" type="array">
      <obj_property name="ElementShortName">i[31:0]</obj_property>
      <obj_property name="ObjectShortName">i[31:0]</obj_property>
   </wvobject>
</wave_config>
