Flow report for D_clock
Thu May 31 11:36:22 2018
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Flow Summary                                                             ;
+-------------------------------+------------------------------------------+
; Flow Status                   ; Successful - Thu May 31 11:36:22 2018    ;
; Quartus II Version            ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                 ; D_clock                                  ;
; Top-level Entity Name         ; D_clock                                  ;
; Family                        ; Stratix II                               ;
; Met timing requirements       ; Yes                                      ;
; Logic utilization             ; < 1 %                                    ;
;     Combinational ALUTs       ; 108 / 12,480 ( < 1 % )                   ;
;     Dedicated logic registers ; 45 / 12,480 ( < 1 % )                    ;
; Total registers               ; 45                                       ;
; Total pins                    ; 51 / 343 ( 15 % )                        ;
; Total virtual pins            ; 0                                        ;
; Total block memory bits       ; 0 / 419,328 ( 0 % )                      ;
; DSP block 9-bit elements      ; 0 / 96 ( 0 % )                           ;
; Total PLLs                    ; 0 / 6 ( 0 % )                            ;
; Total DLLs                    ; 0 / 2 ( 0 % )                            ;
; Device                        ; EP2S15F484C3                             ;
; Timing Models                 ; Final                                    ;
+-------------------------------+------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/31/2018 11:36:06 ;
; Main task         ; Compilation         ;
; Revision Name     ; D_clock             ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                   ;
+------------------------------------+--------------------------------+---------------+-------------+----------------+
; Assignment Name                    ; Value                          ; Default Value ; Entity Name ; Section Id     ;
+------------------------------------+--------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID              ; 75006882938669.152773776605452 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT             ; Vhdl                           ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                ; ModelSim-Altera (VHDL)         ; <None>        ; --          ; --             ;
; PARTITION_COLOR                    ; 16764057                       ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE             ; SOURCE                         ; --            ; --          ; Top            ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off                            ; --            ; --          ; eda_blast_fpga ;
+------------------------------------+--------------------------------+---------------+-------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:01     ; 1.0                     ; 194 MB              ; 00:00:01                           ;
; Fitter                  ; 00:00:04     ; 1.4                     ; 224 MB              ; 00:00:03                           ;
; Assembler               ; 00:00:02     ; 1.0                     ; 188 MB              ; 00:00:02                           ;
; Classic Timing Analyzer ; 00:00:00     ; 1.0                     ; 122 MB              ; 00:00:00                           ;
; EDA Netlist Writer      ; 00:00:01     ; 1.0                     ; 125 MB              ; 00:00:00                           ;
; Total                   ; 00:00:08     ; --                      ; --                  ; 00:00:06                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------+
; Flow OS Summary                                                                       ;
+-------------------------+------------------+------------+------------+----------------+
; Module Name             ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+-------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis    ; MICROSOF-CB52    ; Windows XP ; 5.1        ; i686           ;
; Fitter                  ; MICROSOF-CB52    ; Windows XP ; 5.1        ; i686           ;
; Assembler               ; MICROSOF-CB52    ; Windows XP ; 5.1        ; i686           ;
; Classic Timing Analyzer ; MICROSOF-CB52    ; Windows XP ; 5.1        ; i686           ;
; EDA Netlist Writer      ; MICROSOF-CB52    ; Windows XP ; 5.1        ; i686           ;
+-------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off D_clock -c D_clock
quartus_fit --read_settings_files=off --write_settings_files=off D_clock -c D_clock
quartus_asm --read_settings_files=off --write_settings_files=off D_clock -c D_clock
quartus_tan --read_settings_files=off --write_settings_files=off D_clock -c D_clock --timing_analysis_only
quartus_eda --read_settings_files=off --write_settings_files=off D_clock -c D_clock



