// Seed: 1818149892
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output tri1 id_1;
  assign id_1 = -1;
endmodule
module module_1;
  logic id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2;
  wire id_1, id_2, id_3;
endmodule
module module_3 (
    output supply0 id_0,
    output tri0 id_1,
    output wand id_2,
    output tri id_3,
    input supply1 id_4,
    input tri0 id_5
);
  assign id_0 = 1 && id_4;
  module_2 modCall_1 ();
  assign id_3 = -1;
  assign id_0 = 1;
endmodule
