VHDL-Lab Task
--------------------

Blocks:
  - top
  -- Rate       - done
  --- c10ec     - done
  --- c10xc     - done
  --- c12ec     - done
  -- count       
  -- trigger    - done
  -- uart       - done (bit is send in reverse)
  --- fsm       - done
  --- c12bin    - done
  --- reg8      - done
  --- mx2tdo    - done
  -- interface
  --- reg
  --- fsm
  -- control

Testbenches
  - TB-top        
  - TB-count      
  - TB-trigger    - done
  - TB-uart       - done
  - TB-control    
  - TB-interface  

Structure:
  - DOKU    // contains documentation
  --- pdf   // contains final pdf
  --- png   // contains pictures
  --- tex   // contains latex files
  - VHDL    // contains vhdl-project
  --- src   // contains source-code
  --- tb    // contains testbenches

Names:
  Architecture-Files: nme_a.vhd
  Entitie-Files: nme_e.vhd

Schedule:
  27.10.2020 - Requirements
  10.11.2020 - Specification
  15.12.2020 - Sign-Off Simulation
  19.01.2020 - Sign-Off Synthese
  19.01.2020 - Final Specification
  02.02.2021 - Presentation

The Blockdiagrams and Flowcharts are made with: https://www.diagrameditor.com
