module wideexpr_00134(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {(ctrl[7]?(ctrl[0]?5'sb00011:(s7)^(-(^((s5)>>>(6'sb101101))))):(((6'sb110110)>>($signed(+(s4))))|((ctrl[5]?(ctrl[5]?(s4)<<<(1'sb1):+(s2)):-((5'b01110)|(3'sb010)))))>>((5'sb00110)<=(+((ctrl[0]?s1:6'sb001111))))),3'sb101,{u2,(u2)>>>(2'sb10),(s7)>=(5'sb11110)},-({((4'sb0101)<<<($signed((3'sb000)>>>(u4))))>=(+(($unsigned(1'sb1))&($signed(3'sb000)))),$unsigned((({3{2'sb11}})^~(3'b101))>=({4{(s4)&(s5)}}))})};
  assign y1 = {4'sb1100};
  assign y2 = (ctrl[6]?(($signed(2'sb11))-(((s1)^~((s2)^~(+({3{4'b1101}}))))+(s3)))-((3'sb110)^~((4'sb0010)^~(s6))):s4);
  assign y3 = (ctrl[3]?4'sb1000:+(3'sb100));
  assign y4 = $signed(s7);
  assign y5 = ~(s1);
  assign y6 = (s0)>>>((5'sb10111)>>(($unsigned((2'sb10)-(2'sb01)))<<(u6)));
  assign y7 = (ctrl[1]?(5'sb00100)>>((ctrl[2]?({3{s1}})<({4{$signed(s5)}}):(3'b101)>>(((ctrl[3]?s6:1'sb0))>>>(s4)))):-(u0));
endmodule
