
PPM_standalone.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009518  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000138  08009718  08009718  00019718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009850  08009850  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08009850  08009850  00019850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009858  08009858  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009858  08009858  00019858  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800985c  0800985c  0001985c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08009860  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00033598  20000074  080098d4  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2003360c  080098d4  0002360c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001569e  00000000  00000000  000200a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000288a  00000000  00000000  00035740  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000014e0  00000000  00000000  00037fd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001398  00000000  00000000  000394b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000297be  00000000  00000000  0003a848  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000f7eb  00000000  00000000  00064006  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00103781  00000000  00000000  000737f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00176f72  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c94  00000000  00000000  00176ff0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000074 	.word	0x20000074
 800021c:	00000000 	.word	0x00000000
 8000220:	08009700 	.word	0x08009700

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000078 	.word	0x20000078
 800023c:	08009700 	.word	0x08009700

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b972 	b.w	800060c <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9e08      	ldr	r6, [sp, #32]
 8000346:	4604      	mov	r4, r0
 8000348:	4688      	mov	r8, r1
 800034a:	2b00      	cmp	r3, #0
 800034c:	d14b      	bne.n	80003e6 <__udivmoddi4+0xa6>
 800034e:	428a      	cmp	r2, r1
 8000350:	4615      	mov	r5, r2
 8000352:	d967      	bls.n	8000424 <__udivmoddi4+0xe4>
 8000354:	fab2 f282 	clz	r2, r2
 8000358:	b14a      	cbz	r2, 800036e <__udivmoddi4+0x2e>
 800035a:	f1c2 0720 	rsb	r7, r2, #32
 800035e:	fa01 f302 	lsl.w	r3, r1, r2
 8000362:	fa20 f707 	lsr.w	r7, r0, r7
 8000366:	4095      	lsls	r5, r2
 8000368:	ea47 0803 	orr.w	r8, r7, r3
 800036c:	4094      	lsls	r4, r2
 800036e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000372:	0c23      	lsrs	r3, r4, #16
 8000374:	fbb8 f7fe 	udiv	r7, r8, lr
 8000378:	fa1f fc85 	uxth.w	ip, r5
 800037c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000380:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000384:	fb07 f10c 	mul.w	r1, r7, ip
 8000388:	4299      	cmp	r1, r3
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x60>
 800038c:	18eb      	adds	r3, r5, r3
 800038e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000392:	f080 811b 	bcs.w	80005cc <__udivmoddi4+0x28c>
 8000396:	4299      	cmp	r1, r3
 8000398:	f240 8118 	bls.w	80005cc <__udivmoddi4+0x28c>
 800039c:	3f02      	subs	r7, #2
 800039e:	442b      	add	r3, r5
 80003a0:	1a5b      	subs	r3, r3, r1
 80003a2:	b2a4      	uxth	r4, r4
 80003a4:	fbb3 f0fe 	udiv	r0, r3, lr
 80003a8:	fb0e 3310 	mls	r3, lr, r0, r3
 80003ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003b0:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b4:	45a4      	cmp	ip, r4
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x8c>
 80003b8:	192c      	adds	r4, r5, r4
 80003ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80003be:	f080 8107 	bcs.w	80005d0 <__udivmoddi4+0x290>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	f240 8104 	bls.w	80005d0 <__udivmoddi4+0x290>
 80003c8:	3802      	subs	r0, #2
 80003ca:	442c      	add	r4, r5
 80003cc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003d0:	eba4 040c 	sub.w	r4, r4, ip
 80003d4:	2700      	movs	r7, #0
 80003d6:	b11e      	cbz	r6, 80003e0 <__udivmoddi4+0xa0>
 80003d8:	40d4      	lsrs	r4, r2
 80003da:	2300      	movs	r3, #0
 80003dc:	e9c6 4300 	strd	r4, r3, [r6]
 80003e0:	4639      	mov	r1, r7
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d909      	bls.n	80003fe <__udivmoddi4+0xbe>
 80003ea:	2e00      	cmp	r6, #0
 80003ec:	f000 80eb 	beq.w	80005c6 <__udivmoddi4+0x286>
 80003f0:	2700      	movs	r7, #0
 80003f2:	e9c6 0100 	strd	r0, r1, [r6]
 80003f6:	4638      	mov	r0, r7
 80003f8:	4639      	mov	r1, r7
 80003fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fe:	fab3 f783 	clz	r7, r3
 8000402:	2f00      	cmp	r7, #0
 8000404:	d147      	bne.n	8000496 <__udivmoddi4+0x156>
 8000406:	428b      	cmp	r3, r1
 8000408:	d302      	bcc.n	8000410 <__udivmoddi4+0xd0>
 800040a:	4282      	cmp	r2, r0
 800040c:	f200 80fa 	bhi.w	8000604 <__udivmoddi4+0x2c4>
 8000410:	1a84      	subs	r4, r0, r2
 8000412:	eb61 0303 	sbc.w	r3, r1, r3
 8000416:	2001      	movs	r0, #1
 8000418:	4698      	mov	r8, r3
 800041a:	2e00      	cmp	r6, #0
 800041c:	d0e0      	beq.n	80003e0 <__udivmoddi4+0xa0>
 800041e:	e9c6 4800 	strd	r4, r8, [r6]
 8000422:	e7dd      	b.n	80003e0 <__udivmoddi4+0xa0>
 8000424:	b902      	cbnz	r2, 8000428 <__udivmoddi4+0xe8>
 8000426:	deff      	udf	#255	; 0xff
 8000428:	fab2 f282 	clz	r2, r2
 800042c:	2a00      	cmp	r2, #0
 800042e:	f040 808f 	bne.w	8000550 <__udivmoddi4+0x210>
 8000432:	1b49      	subs	r1, r1, r5
 8000434:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000438:	fa1f f885 	uxth.w	r8, r5
 800043c:	2701      	movs	r7, #1
 800043e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000442:	0c23      	lsrs	r3, r4, #16
 8000444:	fb0e 111c 	mls	r1, lr, ip, r1
 8000448:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044c:	fb08 f10c 	mul.w	r1, r8, ip
 8000450:	4299      	cmp	r1, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x124>
 8000454:	18eb      	adds	r3, r5, r3
 8000456:	f10c 30ff 	add.w	r0, ip, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x122>
 800045c:	4299      	cmp	r1, r3
 800045e:	f200 80cd 	bhi.w	80005fc <__udivmoddi4+0x2bc>
 8000462:	4684      	mov	ip, r0
 8000464:	1a59      	subs	r1, r3, r1
 8000466:	b2a3      	uxth	r3, r4
 8000468:	fbb1 f0fe 	udiv	r0, r1, lr
 800046c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000470:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000474:	fb08 f800 	mul.w	r8, r8, r0
 8000478:	45a0      	cmp	r8, r4
 800047a:	d907      	bls.n	800048c <__udivmoddi4+0x14c>
 800047c:	192c      	adds	r4, r5, r4
 800047e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000482:	d202      	bcs.n	800048a <__udivmoddi4+0x14a>
 8000484:	45a0      	cmp	r8, r4
 8000486:	f200 80b6 	bhi.w	80005f6 <__udivmoddi4+0x2b6>
 800048a:	4618      	mov	r0, r3
 800048c:	eba4 0408 	sub.w	r4, r4, r8
 8000490:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000494:	e79f      	b.n	80003d6 <__udivmoddi4+0x96>
 8000496:	f1c7 0c20 	rsb	ip, r7, #32
 800049a:	40bb      	lsls	r3, r7
 800049c:	fa22 fe0c 	lsr.w	lr, r2, ip
 80004a0:	ea4e 0e03 	orr.w	lr, lr, r3
 80004a4:	fa01 f407 	lsl.w	r4, r1, r7
 80004a8:	fa20 f50c 	lsr.w	r5, r0, ip
 80004ac:	fa21 f30c 	lsr.w	r3, r1, ip
 80004b0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80004b4:	4325      	orrs	r5, r4
 80004b6:	fbb3 f9f8 	udiv	r9, r3, r8
 80004ba:	0c2c      	lsrs	r4, r5, #16
 80004bc:	fb08 3319 	mls	r3, r8, r9, r3
 80004c0:	fa1f fa8e 	uxth.w	sl, lr
 80004c4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004c8:	fb09 f40a 	mul.w	r4, r9, sl
 80004cc:	429c      	cmp	r4, r3
 80004ce:	fa02 f207 	lsl.w	r2, r2, r7
 80004d2:	fa00 f107 	lsl.w	r1, r0, r7
 80004d6:	d90b      	bls.n	80004f0 <__udivmoddi4+0x1b0>
 80004d8:	eb1e 0303 	adds.w	r3, lr, r3
 80004dc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e0:	f080 8087 	bcs.w	80005f2 <__udivmoddi4+0x2b2>
 80004e4:	429c      	cmp	r4, r3
 80004e6:	f240 8084 	bls.w	80005f2 <__udivmoddi4+0x2b2>
 80004ea:	f1a9 0902 	sub.w	r9, r9, #2
 80004ee:	4473      	add	r3, lr
 80004f0:	1b1b      	subs	r3, r3, r4
 80004f2:	b2ad      	uxth	r5, r5
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3310 	mls	r3, r8, r0, r3
 80004fc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000500:	fb00 fa0a 	mul.w	sl, r0, sl
 8000504:	45a2      	cmp	sl, r4
 8000506:	d908      	bls.n	800051a <__udivmoddi4+0x1da>
 8000508:	eb1e 0404 	adds.w	r4, lr, r4
 800050c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000510:	d26b      	bcs.n	80005ea <__udivmoddi4+0x2aa>
 8000512:	45a2      	cmp	sl, r4
 8000514:	d969      	bls.n	80005ea <__udivmoddi4+0x2aa>
 8000516:	3802      	subs	r0, #2
 8000518:	4474      	add	r4, lr
 800051a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800051e:	fba0 8902 	umull	r8, r9, r0, r2
 8000522:	eba4 040a 	sub.w	r4, r4, sl
 8000526:	454c      	cmp	r4, r9
 8000528:	46c2      	mov	sl, r8
 800052a:	464b      	mov	r3, r9
 800052c:	d354      	bcc.n	80005d8 <__udivmoddi4+0x298>
 800052e:	d051      	beq.n	80005d4 <__udivmoddi4+0x294>
 8000530:	2e00      	cmp	r6, #0
 8000532:	d069      	beq.n	8000608 <__udivmoddi4+0x2c8>
 8000534:	ebb1 050a 	subs.w	r5, r1, sl
 8000538:	eb64 0403 	sbc.w	r4, r4, r3
 800053c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000540:	40fd      	lsrs	r5, r7
 8000542:	40fc      	lsrs	r4, r7
 8000544:	ea4c 0505 	orr.w	r5, ip, r5
 8000548:	e9c6 5400 	strd	r5, r4, [r6]
 800054c:	2700      	movs	r7, #0
 800054e:	e747      	b.n	80003e0 <__udivmoddi4+0xa0>
 8000550:	f1c2 0320 	rsb	r3, r2, #32
 8000554:	fa20 f703 	lsr.w	r7, r0, r3
 8000558:	4095      	lsls	r5, r2
 800055a:	fa01 f002 	lsl.w	r0, r1, r2
 800055e:	fa21 f303 	lsr.w	r3, r1, r3
 8000562:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000566:	4338      	orrs	r0, r7
 8000568:	0c01      	lsrs	r1, r0, #16
 800056a:	fbb3 f7fe 	udiv	r7, r3, lr
 800056e:	fa1f f885 	uxth.w	r8, r5
 8000572:	fb0e 3317 	mls	r3, lr, r7, r3
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb07 f308 	mul.w	r3, r7, r8
 800057e:	428b      	cmp	r3, r1
 8000580:	fa04 f402 	lsl.w	r4, r4, r2
 8000584:	d907      	bls.n	8000596 <__udivmoddi4+0x256>
 8000586:	1869      	adds	r1, r5, r1
 8000588:	f107 3cff 	add.w	ip, r7, #4294967295
 800058c:	d22f      	bcs.n	80005ee <__udivmoddi4+0x2ae>
 800058e:	428b      	cmp	r3, r1
 8000590:	d92d      	bls.n	80005ee <__udivmoddi4+0x2ae>
 8000592:	3f02      	subs	r7, #2
 8000594:	4429      	add	r1, r5
 8000596:	1acb      	subs	r3, r1, r3
 8000598:	b281      	uxth	r1, r0
 800059a:	fbb3 f0fe 	udiv	r0, r3, lr
 800059e:	fb0e 3310 	mls	r3, lr, r0, r3
 80005a2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005a6:	fb00 f308 	mul.w	r3, r0, r8
 80005aa:	428b      	cmp	r3, r1
 80005ac:	d907      	bls.n	80005be <__udivmoddi4+0x27e>
 80005ae:	1869      	adds	r1, r5, r1
 80005b0:	f100 3cff 	add.w	ip, r0, #4294967295
 80005b4:	d217      	bcs.n	80005e6 <__udivmoddi4+0x2a6>
 80005b6:	428b      	cmp	r3, r1
 80005b8:	d915      	bls.n	80005e6 <__udivmoddi4+0x2a6>
 80005ba:	3802      	subs	r0, #2
 80005bc:	4429      	add	r1, r5
 80005be:	1ac9      	subs	r1, r1, r3
 80005c0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005c4:	e73b      	b.n	800043e <__udivmoddi4+0xfe>
 80005c6:	4637      	mov	r7, r6
 80005c8:	4630      	mov	r0, r6
 80005ca:	e709      	b.n	80003e0 <__udivmoddi4+0xa0>
 80005cc:	4607      	mov	r7, r0
 80005ce:	e6e7      	b.n	80003a0 <__udivmoddi4+0x60>
 80005d0:	4618      	mov	r0, r3
 80005d2:	e6fb      	b.n	80003cc <__udivmoddi4+0x8c>
 80005d4:	4541      	cmp	r1, r8
 80005d6:	d2ab      	bcs.n	8000530 <__udivmoddi4+0x1f0>
 80005d8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005dc:	eb69 020e 	sbc.w	r2, r9, lr
 80005e0:	3801      	subs	r0, #1
 80005e2:	4613      	mov	r3, r2
 80005e4:	e7a4      	b.n	8000530 <__udivmoddi4+0x1f0>
 80005e6:	4660      	mov	r0, ip
 80005e8:	e7e9      	b.n	80005be <__udivmoddi4+0x27e>
 80005ea:	4618      	mov	r0, r3
 80005ec:	e795      	b.n	800051a <__udivmoddi4+0x1da>
 80005ee:	4667      	mov	r7, ip
 80005f0:	e7d1      	b.n	8000596 <__udivmoddi4+0x256>
 80005f2:	4681      	mov	r9, r0
 80005f4:	e77c      	b.n	80004f0 <__udivmoddi4+0x1b0>
 80005f6:	3802      	subs	r0, #2
 80005f8:	442c      	add	r4, r5
 80005fa:	e747      	b.n	800048c <__udivmoddi4+0x14c>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	442b      	add	r3, r5
 8000602:	e72f      	b.n	8000464 <__udivmoddi4+0x124>
 8000604:	4638      	mov	r0, r7
 8000606:	e708      	b.n	800041a <__udivmoddi4+0xda>
 8000608:	4637      	mov	r7, r6
 800060a:	e6e9      	b.n	80003e0 <__udivmoddi4+0xa0>

0800060c <__aeabi_idiv0>:
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop

08000610 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000610:	b580      	push	{r7, lr}
 8000612:	b088      	sub	sp, #32
 8000614:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000616:	f002 fa38 	bl	8002a8a <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800061a:	f000 f847 	bl	80006ac <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800061e:	f000 fe91 	bl	8001344 <MX_GPIO_Init>
	MX_DMA_Init();
 8000622:	f000 fe55 	bl	80012d0 <MX_DMA_Init>
	MX_ADC1_Init();
 8000626:	f000 f8e3 	bl	80007f0 <MX_ADC1_Init>
	MX_SPI1_Init();
 800062a:	f000 f9b3 	bl	8000994 <MX_SPI1_Init>
	MX_TIM1_Init();
 800062e:	f000 fa29 	bl	8000a84 <MX_TIM1_Init>
	MX_TIM2_Init();
 8000632:	f000 fae7 	bl	8000c04 <MX_TIM2_Init>
	MX_TIM3_Init();
 8000636:	f000 fb39 	bl	8000cac <MX_TIM3_Init>
	MX_TIM4_Init();
 800063a:	f000 fbaf 	bl	8000d9c <MX_TIM4_Init>
	MX_TIM8_Init();
 800063e:	f000 fc8b 	bl	8000f58 <MX_TIM8_Init>
	MX_UART5_Init();
 8000642:	f000 fd55 	bl	80010f0 <MX_UART5_Init>
	MX_USART1_UART_Init();
 8000646:	f000 fdb3 	bl	80011b0 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 800064a:	f000 fde1 	bl	8001210 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 800064e:	f000 fe0f 	bl	8001270 <MX_USART3_UART_Init>
	MX_I2C1_Init();
 8000652:	f000 f91f 	bl	8000894 <MX_I2C1_Init>
	MX_I2C3_Init();
 8000656:	f000 f95d 	bl	8000914 <MX_I2C3_Init>
	MX_SPI4_Init();
 800065a:	f000 f9d5 	bl	8000a08 <MX_SPI4_Init>
	MX_TIM5_Init();
 800065e:	f000 fbf7 	bl	8000e50 <MX_TIM5_Init>
	MX_UART7_Init();
 8000662:	f000 fd75 	bl	8001150 <MX_UART7_Init>
	MX_TIM6_Init();
 8000666:	f000 fc41 	bl	8000eec <MX_TIM6_Init>
	/* USER CODE BEGIN 2 */
	HAL_UART_Receive_IT(&huart3, buffer_uart_rx, 1);
 800066a:	2201      	movs	r2, #1
 800066c:	490b      	ldr	r1, [pc, #44]	; (800069c <main+0x8c>)
 800066e:	480c      	ldr	r0, [pc, #48]	; (80006a0 <main+0x90>)
 8000670:	f007 fc94 	bl	8007f9c <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim5);
 8000674:	480b      	ldr	r0, [pc, #44]	; (80006a4 <main+0x94>)
 8000676:	f005 fcf9 	bl	800606c <HAL_TIM_Base_Start_IT>
	char msg_buffers[25];
	uint16_t index = 0;
 800067a:	2300      	movs	r3, #0
 800067c:	83fb      	strh	r3, [r7, #30]
	switchingCircuitIdle();
 800067e:	f001 f827 	bl	80016d0 <switchingCircuitIdle>
	HAL_Delay(1000);
 8000682:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000686:	f002 fa5d 	bl	8002b44 <HAL_Delay>
		 sprintf(msg_buffers, "Idle phase - %hu\n", index);
		 switchingCircuitIdle();
		 HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers), HAL_MAX_DELAY);
		 HAL_Delay(5000);
		 index++;*/
		parseText();
 800068a:	f001 faa5 	bl	8001bd8 <parseText>

		if (state.preparedToRunPolarizationPhase) {
 800068e:	4b06      	ldr	r3, [pc, #24]	; (80006a8 <main+0x98>)
 8000690:	79db      	ldrb	r3, [r3, #7]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d0f9      	beq.n	800068a <main+0x7a>
			chooseActionByState();
 8000696:	f000 fee7 	bl	8001468 <chooseActionByState>
	while (1) {
 800069a:	e7f6      	b.n	800068a <main+0x7a>
 800069c:	2000801c 	.word	0x2000801c
 80006a0:	20007f50 	.word	0x20007f50
 80006a4:	2001d8a8 	.word	0x2001d8a8
 80006a8:	2001d928 	.word	0x2001d928

080006ac <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b0b8      	sub	sp, #224	; 0xe0
 80006b0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80006b2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80006b6:	2234      	movs	r2, #52	; 0x34
 80006b8:	2100      	movs	r1, #0
 80006ba:	4618      	mov	r0, r3
 80006bc:	f008 fba0 	bl	8008e00 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80006c0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80006c4:	2200      	movs	r2, #0
 80006c6:	601a      	str	r2, [r3, #0]
 80006c8:	605a      	str	r2, [r3, #4]
 80006ca:	609a      	str	r2, [r3, #8]
 80006cc:	60da      	str	r2, [r3, #12]
 80006ce:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 80006d0:	f107 0308 	add.w	r3, r7, #8
 80006d4:	2290      	movs	r2, #144	; 0x90
 80006d6:	2100      	movs	r1, #0
 80006d8:	4618      	mov	r0, r3
 80006da:	f008 fb91 	bl	8008e00 <memset>

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 80006de:	f003 fdf5 	bl	80042cc <HAL_PWR_EnableBkUpAccess>
	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80006e2:	4b40      	ldr	r3, [pc, #256]	; (80007e4 <SystemClock_Config+0x138>)
 80006e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006e6:	4a3f      	ldr	r2, [pc, #252]	; (80007e4 <SystemClock_Config+0x138>)
 80006e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006ec:	6413      	str	r3, [r2, #64]	; 0x40
 80006ee:	4b3d      	ldr	r3, [pc, #244]	; (80007e4 <SystemClock_Config+0x138>)
 80006f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006f6:	607b      	str	r3, [r7, #4]
 80006f8:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006fa:	4b3b      	ldr	r3, [pc, #236]	; (80007e8 <SystemClock_Config+0x13c>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	4a3a      	ldr	r2, [pc, #232]	; (80007e8 <SystemClock_Config+0x13c>)
 8000700:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000704:	6013      	str	r3, [r2, #0]
 8000706:	4b38      	ldr	r3, [pc, #224]	; (80007e8 <SystemClock_Config+0x13c>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800070e:	603b      	str	r3, [r7, #0]
 8000710:	683b      	ldr	r3, [r7, #0]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000712:	2301      	movs	r3, #1
 8000714:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000718:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800071c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000720:	2302      	movs	r3, #2
 8000722:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000726:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800072a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLM = 5;
 800072e:	2305      	movs	r3, #5
 8000730:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	RCC_OscInitStruct.PLL.PLLN = 216;
 8000734:	23d8      	movs	r3, #216	; 0xd8
 8000736:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800073a:	2302      	movs	r3, #2
 800073c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8000740:	2302      	movs	r3, #2
 8000742:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000746:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800074a:	4618      	mov	r0, r3
 800074c:	f003 fe1e 	bl	800438c <HAL_RCC_OscConfig>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <SystemClock_Config+0xae>
		Error_Handler();
 8000756:	f001 fbb9 	bl	8001ecc <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 800075a:	f003 fdc7 	bl	80042ec <HAL_PWREx_EnableOverDrive>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d001      	beq.n	8000768 <SystemClock_Config+0xbc>
		Error_Handler();
 8000764:	f001 fbb2 	bl	8001ecc <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000768:	230f      	movs	r3, #15
 800076a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800076e:	2302      	movs	r3, #2
 8000770:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000774:	2300      	movs	r3, #0
 8000776:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800077a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800077e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000782:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000786:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK) {
 800078a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800078e:	2107      	movs	r1, #7
 8000790:	4618      	mov	r0, r3
 8000792:	f004 f8a9 	bl	80048e8 <HAL_RCC_ClockConfig>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d001      	beq.n	80007a0 <SystemClock_Config+0xf4>
		Error_Handler();
 800079c:	f001 fb96 	bl	8001ecc <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_TIM
 80007a0:	4b12      	ldr	r3, [pc, #72]	; (80007ec <SystemClock_Config+0x140>)
 80007a2:	60bb      	str	r3, [r7, #8]
			| RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3
			| RCC_PERIPHCLK_UART5 | RCC_PERIPHCLK_UART7 | RCC_PERIPHCLK_I2C1
			| RCC_PERIPHCLK_I2C3;
	PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80007a4:	2300      	movs	r3, #0
 80007a6:	64fb      	str	r3, [r7, #76]	; 0x4c
	PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80007a8:	2300      	movs	r3, #0
 80007aa:	653b      	str	r3, [r7, #80]	; 0x50
	PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80007ac:	2300      	movs	r3, #0
 80007ae:	657b      	str	r3, [r7, #84]	; 0x54
	PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 80007b0:	2300      	movs	r3, #0
 80007b2:	65fb      	str	r3, [r7, #92]	; 0x5c
	PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 80007b4:	2300      	movs	r3, #0
 80007b6:	667b      	str	r3, [r7, #100]	; 0x64
	PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80007b8:	2300      	movs	r3, #0
 80007ba:	66fb      	str	r3, [r7, #108]	; 0x6c
	PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80007bc:	2300      	movs	r3, #0
 80007be:	677b      	str	r3, [r7, #116]	; 0x74
	PeriphClkInitStruct.TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 80007c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80007c4:	643b      	str	r3, [r7, #64]	; 0x40

	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 80007c6:	f107 0308 	add.w	r3, r7, #8
 80007ca:	4618      	mov	r0, r3
 80007cc:	f004 fa5e 	bl	8004c8c <HAL_RCCEx_PeriphCLKConfig>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <SystemClock_Config+0x12e>
		Error_Handler();
 80007d6:	f001 fb79 	bl	8001ecc <Error_Handler>
	}
}
 80007da:	bf00      	nop
 80007dc:	37e0      	adds	r7, #224	; 0xe0
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	40023800 	.word	0x40023800
 80007e8:	40007000 	.word	0x40007000
 80007ec:	000155d0 	.word	0x000155d0

080007f0 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b084      	sub	sp, #16
 80007f4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 80007f6:	463b      	mov	r3, r7
 80007f8:	2200      	movs	r2, #0
 80007fa:	601a      	str	r2, [r3, #0]
 80007fc:	605a      	str	r2, [r3, #4]
 80007fe:	609a      	str	r2, [r3, #8]
 8000800:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8000802:	4b22      	ldr	r3, [pc, #136]	; (800088c <MX_ADC1_Init+0x9c>)
 8000804:	4a22      	ldr	r2, [pc, #136]	; (8000890 <MX_ADC1_Init+0xa0>)
 8000806:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000808:	4b20      	ldr	r3, [pc, #128]	; (800088c <MX_ADC1_Init+0x9c>)
 800080a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800080e:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000810:	4b1e      	ldr	r3, [pc, #120]	; (800088c <MX_ADC1_Init+0x9c>)
 8000812:	2200      	movs	r2, #0
 8000814:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000816:	4b1d      	ldr	r3, [pc, #116]	; (800088c <MX_ADC1_Init+0x9c>)
 8000818:	2200      	movs	r2, #0
 800081a:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 800081c:	4b1b      	ldr	r3, [pc, #108]	; (800088c <MX_ADC1_Init+0x9c>)
 800081e:	2200      	movs	r2, #0
 8000820:	619a      	str	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000822:	4b1a      	ldr	r3, [pc, #104]	; (800088c <MX_ADC1_Init+0x9c>)
 8000824:	2200      	movs	r2, #0
 8000826:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800082a:	4b18      	ldr	r3, [pc, #96]	; (800088c <MX_ADC1_Init+0x9c>)
 800082c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000830:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T6_TRGO;
 8000832:	4b16      	ldr	r3, [pc, #88]	; (800088c <MX_ADC1_Init+0x9c>)
 8000834:	f04f 6250 	mov.w	r2, #218103808	; 0xd000000
 8000838:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800083a:	4b14      	ldr	r3, [pc, #80]	; (800088c <MX_ADC1_Init+0x9c>)
 800083c:	2200      	movs	r2, #0
 800083e:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 8000840:	4b12      	ldr	r3, [pc, #72]	; (800088c <MX_ADC1_Init+0x9c>)
 8000842:	2201      	movs	r2, #1
 8000844:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8000846:	4b11      	ldr	r3, [pc, #68]	; (800088c <MX_ADC1_Init+0x9c>)
 8000848:	2200      	movs	r2, #0
 800084a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800084e:	4b0f      	ldr	r3, [pc, #60]	; (800088c <MX_ADC1_Init+0x9c>)
 8000850:	2201      	movs	r2, #1
 8000852:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8000854:	480d      	ldr	r0, [pc, #52]	; (800088c <MX_ADC1_Init+0x9c>)
 8000856:	f002 f997 	bl	8002b88 <HAL_ADC_Init>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <MX_ADC1_Init+0x74>
		Error_Handler();
 8000860:	f001 fb34 	bl	8001ecc <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 8000864:	2300      	movs	r3, #0
 8000866:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000868:	2301      	movs	r3, #1
 800086a:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800086c:	2301      	movs	r3, #1
 800086e:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000870:	463b      	mov	r3, r7
 8000872:	4619      	mov	r1, r3
 8000874:	4805      	ldr	r0, [pc, #20]	; (800088c <MX_ADC1_Init+0x9c>)
 8000876:	f002 facd 	bl	8002e14 <HAL_ADC_ConfigChannel>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d001      	beq.n	8000884 <MX_ADC1_Init+0x94>
		Error_Handler();
 8000880:	f001 fb24 	bl	8001ecc <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8000884:	bf00      	nop
 8000886:	3710      	adds	r7, #16
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}
 800088c:	2001d9b4 	.word	0x2001d9b4
 8000890:	40012000 	.word	0x40012000

08000894 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8000898:	4b1b      	ldr	r3, [pc, #108]	; (8000908 <MX_I2C1_Init+0x74>)
 800089a:	4a1c      	ldr	r2, [pc, #112]	; (800090c <MX_I2C1_Init+0x78>)
 800089c:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x20404768;
 800089e:	4b1a      	ldr	r3, [pc, #104]	; (8000908 <MX_I2C1_Init+0x74>)
 80008a0:	4a1b      	ldr	r2, [pc, #108]	; (8000910 <MX_I2C1_Init+0x7c>)
 80008a2:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 80008a4:	4b18      	ldr	r3, [pc, #96]	; (8000908 <MX_I2C1_Init+0x74>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008aa:	4b17      	ldr	r3, [pc, #92]	; (8000908 <MX_I2C1_Init+0x74>)
 80008ac:	2201      	movs	r2, #1
 80008ae:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008b0:	4b15      	ldr	r3, [pc, #84]	; (8000908 <MX_I2C1_Init+0x74>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 80008b6:	4b14      	ldr	r3, [pc, #80]	; (8000908 <MX_I2C1_Init+0x74>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008bc:	4b12      	ldr	r3, [pc, #72]	; (8000908 <MX_I2C1_Init+0x74>)
 80008be:	2200      	movs	r2, #0
 80008c0:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008c2:	4b11      	ldr	r3, [pc, #68]	; (8000908 <MX_I2C1_Init+0x74>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008c8:	4b0f      	ldr	r3, [pc, #60]	; (8000908 <MX_I2C1_Init+0x74>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80008ce:	480e      	ldr	r0, [pc, #56]	; (8000908 <MX_I2C1_Init+0x74>)
 80008d0:	f003 fbd4 	bl	800407c <HAL_I2C_Init>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <MX_I2C1_Init+0x4a>
		Error_Handler();
 80008da:	f001 faf7 	bl	8001ecc <Error_Handler>
	}
	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 80008de:	2100      	movs	r1, #0
 80008e0:	4809      	ldr	r0, [pc, #36]	; (8000908 <MX_I2C1_Init+0x74>)
 80008e2:	f003 fc5b 	bl	800419c <HAL_I2CEx_ConfigAnalogFilter>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <MX_I2C1_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 80008ec:	f001 faee 	bl	8001ecc <Error_Handler>
	}
	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 80008f0:	2100      	movs	r1, #0
 80008f2:	4805      	ldr	r0, [pc, #20]	; (8000908 <MX_I2C1_Init+0x74>)
 80008f4:	f003 fc9d 	bl	8004232 <HAL_I2CEx_ConfigDigitalFilter>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d001      	beq.n	8000902 <MX_I2C1_Init+0x6e>
		Error_Handler();
 80008fe:	f001 fae5 	bl	8001ecc <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8000902:	bf00      	nop
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	20007fd0 	.word	0x20007fd0
 800090c:	40005400 	.word	0x40005400
 8000910:	20404768 	.word	0x20404768

08000914 <MX_I2C3_Init>:
/**
 * @brief I2C3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C3_Init(void) {
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
	/* USER CODE END I2C3_Init 0 */

	/* USER CODE BEGIN I2C3_Init 1 */

	/* USER CODE END I2C3_Init 1 */
	hi2c3.Instance = I2C3;
 8000918:	4b1b      	ldr	r3, [pc, #108]	; (8000988 <MX_I2C3_Init+0x74>)
 800091a:	4a1c      	ldr	r2, [pc, #112]	; (800098c <MX_I2C3_Init+0x78>)
 800091c:	601a      	str	r2, [r3, #0]
	hi2c3.Init.Timing = 0x20404768;
 800091e:	4b1a      	ldr	r3, [pc, #104]	; (8000988 <MX_I2C3_Init+0x74>)
 8000920:	4a1b      	ldr	r2, [pc, #108]	; (8000990 <MX_I2C3_Init+0x7c>)
 8000922:	605a      	str	r2, [r3, #4]
	hi2c3.Init.OwnAddress1 = 0;
 8000924:	4b18      	ldr	r3, [pc, #96]	; (8000988 <MX_I2C3_Init+0x74>)
 8000926:	2200      	movs	r2, #0
 8000928:	609a      	str	r2, [r3, #8]
	hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800092a:	4b17      	ldr	r3, [pc, #92]	; (8000988 <MX_I2C3_Init+0x74>)
 800092c:	2201      	movs	r2, #1
 800092e:	60da      	str	r2, [r3, #12]
	hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000930:	4b15      	ldr	r3, [pc, #84]	; (8000988 <MX_I2C3_Init+0x74>)
 8000932:	2200      	movs	r2, #0
 8000934:	611a      	str	r2, [r3, #16]
	hi2c3.Init.OwnAddress2 = 0;
 8000936:	4b14      	ldr	r3, [pc, #80]	; (8000988 <MX_I2C3_Init+0x74>)
 8000938:	2200      	movs	r2, #0
 800093a:	615a      	str	r2, [r3, #20]
	hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800093c:	4b12      	ldr	r3, [pc, #72]	; (8000988 <MX_I2C3_Init+0x74>)
 800093e:	2200      	movs	r2, #0
 8000940:	619a      	str	r2, [r3, #24]
	hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000942:	4b11      	ldr	r3, [pc, #68]	; (8000988 <MX_I2C3_Init+0x74>)
 8000944:	2200      	movs	r2, #0
 8000946:	61da      	str	r2, [r3, #28]
	hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000948:	4b0f      	ldr	r3, [pc, #60]	; (8000988 <MX_I2C3_Init+0x74>)
 800094a:	2200      	movs	r2, #0
 800094c:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c3) != HAL_OK) {
 800094e:	480e      	ldr	r0, [pc, #56]	; (8000988 <MX_I2C3_Init+0x74>)
 8000950:	f003 fb94 	bl	800407c <HAL_I2C_Init>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d001      	beq.n	800095e <MX_I2C3_Init+0x4a>
		Error_Handler();
 800095a:	f001 fab7 	bl	8001ecc <Error_Handler>
	}
	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE)
 800095e:	2100      	movs	r1, #0
 8000960:	4809      	ldr	r0, [pc, #36]	; (8000988 <MX_I2C3_Init+0x74>)
 8000962:	f003 fc1b 	bl	800419c <HAL_I2CEx_ConfigAnalogFilter>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <MX_I2C3_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 800096c:	f001 faae 	bl	8001ecc <Error_Handler>
	}
	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK) {
 8000970:	2100      	movs	r1, #0
 8000972:	4805      	ldr	r0, [pc, #20]	; (8000988 <MX_I2C3_Init+0x74>)
 8000974:	f003 fc5d 	bl	8004232 <HAL_I2CEx_ConfigDigitalFilter>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d001      	beq.n	8000982 <MX_I2C3_Init+0x6e>
		Error_Handler();
 800097e:	f001 faa5 	bl	8001ecc <Error_Handler>
	}
	/* USER CODE BEGIN I2C3_Init 2 */

	/* USER CODE END I2C3_Init 2 */

}
 8000982:	bf00      	nop
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	20007da4 	.word	0x20007da4
 800098c:	40005c00 	.word	0x40005c00
 8000990:	20404768 	.word	0x20404768

08000994 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000998:	4b19      	ldr	r3, [pc, #100]	; (8000a00 <MX_SPI1_Init+0x6c>)
 800099a:	4a1a      	ldr	r2, [pc, #104]	; (8000a04 <MX_SPI1_Init+0x70>)
 800099c:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_SLAVE;
 800099e:	4b18      	ldr	r3, [pc, #96]	; (8000a00 <MX_SPI1_Init+0x6c>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80009a4:	4b16      	ldr	r3, [pc, #88]	; (8000a00 <MX_SPI1_Init+0x6c>)
 80009a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80009aa:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80009ac:	4b14      	ldr	r3, [pc, #80]	; (8000a00 <MX_SPI1_Init+0x6c>)
 80009ae:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 80009b2:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009b4:	4b12      	ldr	r3, [pc, #72]	; (8000a00 <MX_SPI1_Init+0x6c>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009ba:	4b11      	ldr	r3, [pc, #68]	; (8000a00 <MX_SPI1_Init+0x6c>)
 80009bc:	2200      	movs	r2, #0
 80009be:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 80009c0:	4b0f      	ldr	r3, [pc, #60]	; (8000a00 <MX_SPI1_Init+0x6c>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	619a      	str	r2, [r3, #24]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009c6:	4b0e      	ldr	r3, [pc, #56]	; (8000a00 <MX_SPI1_Init+0x6c>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80009cc:	4b0c      	ldr	r3, [pc, #48]	; (8000a00 <MX_SPI1_Init+0x6c>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009d2:	4b0b      	ldr	r3, [pc, #44]	; (8000a00 <MX_SPI1_Init+0x6c>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 7;
 80009d8:	4b09      	ldr	r3, [pc, #36]	; (8000a00 <MX_SPI1_Init+0x6c>)
 80009da:	2207      	movs	r2, #7
 80009dc:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80009de:	4b08      	ldr	r3, [pc, #32]	; (8000a00 <MX_SPI1_Init+0x6c>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	631a      	str	r2, [r3, #48]	; 0x30
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80009e4:	4b06      	ldr	r3, [pc, #24]	; (8000a00 <MX_SPI1_Init+0x6c>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 80009ea:	4805      	ldr	r0, [pc, #20]	; (8000a00 <MX_SPI1_Init+0x6c>)
 80009ec:	f004 fd74 	bl	80054d8 <HAL_SPI_Init>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <MX_SPI1_Init+0x66>
		Error_Handler();
 80009f6:	f001 fa69 	bl	8001ecc <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 80009fa:	bf00      	nop
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	20033480 	.word	0x20033480
 8000a04:	40013000 	.word	0x40013000

08000a08 <MX_SPI4_Init>:
/**
 * @brief SPI4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI4_Init(void) {
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI4_Init 1 */

	/* USER CODE END SPI4_Init 1 */
	/* SPI4 parameter configuration*/
	hspi4.Instance = SPI4;
 8000a0c:	4b1b      	ldr	r3, [pc, #108]	; (8000a7c <MX_SPI4_Init+0x74>)
 8000a0e:	4a1c      	ldr	r2, [pc, #112]	; (8000a80 <MX_SPI4_Init+0x78>)
 8000a10:	601a      	str	r2, [r3, #0]
	hspi4.Init.Mode = SPI_MODE_MASTER;
 8000a12:	4b1a      	ldr	r3, [pc, #104]	; (8000a7c <MX_SPI4_Init+0x74>)
 8000a14:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000a18:	605a      	str	r2, [r3, #4]
	hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8000a1a:	4b18      	ldr	r3, [pc, #96]	; (8000a7c <MX_SPI4_Init+0x74>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	609a      	str	r2, [r3, #8]
	hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 8000a20:	4b16      	ldr	r3, [pc, #88]	; (8000a7c <MX_SPI4_Init+0x74>)
 8000a22:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000a26:	60da      	str	r2, [r3, #12]
	hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a28:	4b14      	ldr	r3, [pc, #80]	; (8000a7c <MX_SPI4_Init+0x74>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	611a      	str	r2, [r3, #16]
	hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a2e:	4b13      	ldr	r3, [pc, #76]	; (8000a7c <MX_SPI4_Init+0x74>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	615a      	str	r2, [r3, #20]
	hspi4.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000a34:	4b11      	ldr	r3, [pc, #68]	; (8000a7c <MX_SPI4_Init+0x74>)
 8000a36:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000a3a:	619a      	str	r2, [r3, #24]
	hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000a3c:	4b0f      	ldr	r3, [pc, #60]	; (8000a7c <MX_SPI4_Init+0x74>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	61da      	str	r2, [r3, #28]
	hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a42:	4b0e      	ldr	r3, [pc, #56]	; (8000a7c <MX_SPI4_Init+0x74>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	621a      	str	r2, [r3, #32]
	hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a48:	4b0c      	ldr	r3, [pc, #48]	; (8000a7c <MX_SPI4_Init+0x74>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	625a      	str	r2, [r3, #36]	; 0x24
	hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a4e:	4b0b      	ldr	r3, [pc, #44]	; (8000a7c <MX_SPI4_Init+0x74>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	629a      	str	r2, [r3, #40]	; 0x28
	hspi4.Init.CRCPolynomial = 7;
 8000a54:	4b09      	ldr	r3, [pc, #36]	; (8000a7c <MX_SPI4_Init+0x74>)
 8000a56:	2207      	movs	r2, #7
 8000a58:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a5a:	4b08      	ldr	r3, [pc, #32]	; (8000a7c <MX_SPI4_Init+0x74>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	631a      	str	r2, [r3, #48]	; 0x30
	hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000a60:	4b06      	ldr	r3, [pc, #24]	; (8000a7c <MX_SPI4_Init+0x74>)
 8000a62:	2208      	movs	r2, #8
 8000a64:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_SPI_Init(&hspi4) != HAL_OK) {
 8000a66:	4805      	ldr	r0, [pc, #20]	; (8000a7c <MX_SPI4_Init+0x74>)
 8000a68:	f004 fd36 	bl	80054d8 <HAL_SPI_Init>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d001      	beq.n	8000a76 <MX_SPI4_Init+0x6e>
		Error_Handler();
 8000a72:	f001 fa2b 	bl	8001ecc <Error_Handler>
	}
	/* USER CODE BEGIN SPI4_Init 2 */

	/* USER CODE END SPI4_Init 2 */

}
 8000a76:	bf00      	nop
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	20033304 	.word	0x20033304
 8000a80:	40013400 	.word	0x40013400

08000a84 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b09a      	sub	sp, #104	; 0x68
 8000a88:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000a8a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000a8e:	2200      	movs	r2, #0
 8000a90:	601a      	str	r2, [r3, #0]
 8000a92:	605a      	str	r2, [r3, #4]
 8000a94:	609a      	str	r2, [r3, #8]
 8000a96:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000a98:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	601a      	str	r2, [r3, #0]
 8000aa0:	605a      	str	r2, [r3, #4]
 8000aa2:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000aa4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	601a      	str	r2, [r3, #0]
 8000aac:	605a      	str	r2, [r3, #4]
 8000aae:	609a      	str	r2, [r3, #8]
 8000ab0:	60da      	str	r2, [r3, #12]
 8000ab2:	611a      	str	r2, [r3, #16]
 8000ab4:	615a      	str	r2, [r3, #20]
 8000ab6:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8000ab8:	1d3b      	adds	r3, r7, #4
 8000aba:	222c      	movs	r2, #44	; 0x2c
 8000abc:	2100      	movs	r1, #0
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f008 f99e 	bl	8008e00 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8000ac4:	4b4d      	ldr	r3, [pc, #308]	; (8000bfc <MX_TIM1_Init+0x178>)
 8000ac6:	4a4e      	ldr	r2, [pc, #312]	; (8000c00 <MX_TIM1_Init+0x17c>)
 8000ac8:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 0;
 8000aca:	4b4c      	ldr	r3, [pc, #304]	; (8000bfc <MX_TIM1_Init+0x178>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ad0:	4b4a      	ldr	r3, [pc, #296]	; (8000bfc <MX_TIM1_Init+0x178>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 4898 - 1;
 8000ad6:	4b49      	ldr	r3, [pc, #292]	; (8000bfc <MX_TIM1_Init+0x178>)
 8000ad8:	f241 3221 	movw	r2, #4897	; 0x1321
 8000adc:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ade:	4b47      	ldr	r3, [pc, #284]	; (8000bfc <MX_TIM1_Init+0x178>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8000ae4:	4b45      	ldr	r3, [pc, #276]	; (8000bfc <MX_TIM1_Init+0x178>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aea:	4b44      	ldr	r3, [pc, #272]	; (8000bfc <MX_TIM1_Init+0x178>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8000af0:	4842      	ldr	r0, [pc, #264]	; (8000bfc <MX_TIM1_Init+0x178>)
 8000af2:	f005 fa90 	bl	8006016 <HAL_TIM_Base_Init>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d001      	beq.n	8000b00 <MX_TIM1_Init+0x7c>
		Error_Handler();
 8000afc:	f001 f9e6 	bl	8001ecc <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b04:	65bb      	str	r3, [r7, #88]	; 0x58
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8000b06:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	483b      	ldr	r0, [pc, #236]	; (8000bfc <MX_TIM1_Init+0x178>)
 8000b0e:	f006 f91b 	bl	8006d48 <HAL_TIM_ConfigClockSource>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d001      	beq.n	8000b1c <MX_TIM1_Init+0x98>
		Error_Handler();
 8000b18:	f001 f9d8 	bl	8001ecc <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 8000b1c:	4837      	ldr	r0, [pc, #220]	; (8000bfc <MX_TIM1_Init+0x178>)
 8000b1e:	f005 fafa 	bl	8006116 <HAL_TIM_PWM_Init>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d001      	beq.n	8000b2c <MX_TIM1_Init+0xa8>
		Error_Handler();
 8000b28:	f001 f9d0 	bl	8001ecc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000b2c:	2320      	movs	r3, #32
 8000b2e:	64fb      	str	r3, [r7, #76]	; 0x4c
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000b30:	2300      	movs	r3, #0
 8000b32:	653b      	str	r3, [r7, #80]	; 0x50
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8000b34:	2380      	movs	r3, #128	; 0x80
 8000b36:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8000b38:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	482f      	ldr	r0, [pc, #188]	; (8000bfc <MX_TIM1_Init+0x178>)
 8000b40:	f007 f822 	bl	8007b88 <HAL_TIMEx_MasterConfigSynchronization>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d001      	beq.n	8000b4e <MX_TIM1_Init+0xca>
			!= HAL_OK) {
		Error_Handler();
 8000b4a:	f001 f9bf 	bl	8001ecc <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000b4e:	2370      	movs	r3, #112	; 0x70
 8000b50:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.Pulse = 864 + 10;
 8000b52:	f240 336a 	movw	r3, #874	; 0x36a
 8000b56:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000b58:	2302      	movs	r3, #2
 8000b5a:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	63fb      	str	r3, [r7, #60]	; 0x3c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b60:	2300      	movs	r3, #0
 8000b62:	643b      	str	r3, [r7, #64]	; 0x40
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
 8000b64:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b68:	647b      	str	r3, [r7, #68]	; 0x44
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	64bb      	str	r3, [r7, #72]	; 0x48
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1)
 8000b6e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000b72:	2200      	movs	r2, #0
 8000b74:	4619      	mov	r1, r3
 8000b76:	4821      	ldr	r0, [pc, #132]	; (8000bfc <MX_TIM1_Init+0x178>)
 8000b78:	f005 ffce 	bl	8006b18 <HAL_TIM_PWM_ConfigChannel>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d001      	beq.n	8000b86 <MX_TIM1_Init+0x102>
			!= HAL_OK) {
		Error_Handler();
 8000b82:	f001 f9a3 	bl	8001ecc <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b86:	2360      	movs	r3, #96	; 0x60
 8000b88:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.Pulse = 3000;
 8000b8a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8000b8e:	637b      	str	r3, [r7, #52]	; 0x34
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2)
 8000b90:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000b94:	2204      	movs	r2, #4
 8000b96:	4619      	mov	r1, r3
 8000b98:	4818      	ldr	r0, [pc, #96]	; (8000bfc <MX_TIM1_Init+0x178>)
 8000b9a:	f005 ffbd 	bl	8006b18 <HAL_TIM_PWM_ConfigChannel>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d001      	beq.n	8000ba8 <MX_TIM1_Init+0x124>
			!= HAL_OK) {
		Error_Handler();
 8000ba4:	f001 f992 	bl	8001ecc <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000bac:	2300      	movs	r3, #0
 8000bae:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000bbc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bc0:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.BreakFilter = 0;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	61fb      	str	r3, [r7, #28]
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	623b      	str	r3, [r7, #32]
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000bca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000bce:	627b      	str	r3, [r7, #36]	; 0x24
	sBreakDeadTimeConfig.Break2Filter = 0;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	62bb      	str	r3, [r7, #40]	; 0x28
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8000bd8:	1d3b      	adds	r3, r7, #4
 8000bda:	4619      	mov	r1, r3
 8000bdc:	4807      	ldr	r0, [pc, #28]	; (8000bfc <MX_TIM1_Init+0x178>)
 8000bde:	f007 f861 	bl	8007ca4 <HAL_TIMEx_ConfigBreakDeadTime>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <MX_TIM1_Init+0x168>
			!= HAL_OK) {
		Error_Handler();
 8000be8:	f001 f970 	bl	8001ecc <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8000bec:	4803      	ldr	r0, [pc, #12]	; (8000bfc <MX_TIM1_Init+0x178>)
 8000bee:	f001 fc85 	bl	80024fc <HAL_TIM_MspPostInit>

}
 8000bf2:	bf00      	nop
 8000bf4:	3768      	adds	r7, #104	; 0x68
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	20033440 	.word	0x20033440
 8000c00:	40010000 	.word	0x40010000

08000c04 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b088      	sub	sp, #32
 8000c08:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000c0a:	f107 0314 	add.w	r3, r7, #20
 8000c0e:	2200      	movs	r2, #0
 8000c10:	601a      	str	r2, [r3, #0]
 8000c12:	605a      	str	r2, [r3, #4]
 8000c14:	609a      	str	r2, [r3, #8]
	TIM_IC_InitTypeDef sConfigIC = { 0 };
 8000c16:	1d3b      	adds	r3, r7, #4
 8000c18:	2200      	movs	r2, #0
 8000c1a:	601a      	str	r2, [r3, #0]
 8000c1c:	605a      	str	r2, [r3, #4]
 8000c1e:	609a      	str	r2, [r3, #8]
 8000c20:	60da      	str	r2, [r3, #12]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000c22:	4b21      	ldr	r3, [pc, #132]	; (8000ca8 <MX_TIM2_Init+0xa4>)
 8000c24:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c28:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8000c2a:	4b1f      	ldr	r3, [pc, #124]	; (8000ca8 <MX_TIM2_Init+0xa4>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c30:	4b1d      	ldr	r3, [pc, #116]	; (8000ca8 <MX_TIM2_Init+0xa4>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 0xffffffff;
 8000c36:	4b1c      	ldr	r3, [pc, #112]	; (8000ca8 <MX_TIM2_Init+0xa4>)
 8000c38:	f04f 32ff 	mov.w	r2, #4294967295
 8000c3c:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c3e:	4b1a      	ldr	r3, [pc, #104]	; (8000ca8 <MX_TIM2_Init+0xa4>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c44:	4b18      	ldr	r3, [pc, #96]	; (8000ca8 <MX_TIM2_Init+0xa4>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_IC_Init(&htim2) != HAL_OK) {
 8000c4a:	4817      	ldr	r0, [pc, #92]	; (8000ca8 <MX_TIM2_Init+0xa4>)
 8000c4c:	f005 fbb2 	bl	80063b4 <HAL_TIM_IC_Init>
 8000c50:	4603      	mov	r3, r0
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d001      	beq.n	8000c5a <MX_TIM2_Init+0x56>
		Error_Handler();
 8000c56:	f001 f939 	bl	8001ecc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	617b      	str	r3, [r7, #20]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	61fb      	str	r3, [r7, #28]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8000c62:	f107 0314 	add.w	r3, r7, #20
 8000c66:	4619      	mov	r1, r3
 8000c68:	480f      	ldr	r0, [pc, #60]	; (8000ca8 <MX_TIM2_Init+0xa4>)
 8000c6a:	f006 ff8d 	bl	8007b88 <HAL_TIMEx_MasterConfigSynchronization>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d001      	beq.n	8000c78 <MX_TIM2_Init+0x74>
			!= HAL_OK) {
		Error_Handler();
 8000c74:	f001 f92a 	bl	8001ecc <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	607b      	str	r3, [r7, #4]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	60bb      	str	r3, [r7, #8]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000c80:	2300      	movs	r3, #0
 8000c82:	60fb      	str	r3, [r7, #12]
	sConfigIC.ICFilter = 0;
 8000c84:	2300      	movs	r3, #0
 8000c86:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK) {
 8000c88:	1d3b      	adds	r3, r7, #4
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	4806      	ldr	r0, [pc, #24]	; (8000ca8 <MX_TIM2_Init+0xa4>)
 8000c90:	f005 fea5 	bl	80069de <HAL_TIM_IC_ConfigChannel>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d001      	beq.n	8000c9e <MX_TIM2_Init+0x9a>
		Error_Handler();
 8000c9a:	f001 f917 	bl	8001ecc <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8000c9e:	bf00      	nop
 8000ca0:	3720      	adds	r7, #32
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	200334e4 	.word	0x200334e4

08000cac <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b090      	sub	sp, #64	; 0x40
 8000cb0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_SlaveConfigTypeDef sSlaveConfig = { 0 };
 8000cb2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	601a      	str	r2, [r3, #0]
 8000cba:	605a      	str	r2, [r3, #4]
 8000cbc:	609a      	str	r2, [r3, #8]
 8000cbe:	60da      	str	r2, [r3, #12]
 8000cc0:	611a      	str	r2, [r3, #16]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000cc2:	f107 0320 	add.w	r3, r7, #32
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	601a      	str	r2, [r3, #0]
 8000cca:	605a      	str	r2, [r3, #4]
 8000ccc:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000cce:	1d3b      	adds	r3, r7, #4
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	601a      	str	r2, [r3, #0]
 8000cd4:	605a      	str	r2, [r3, #4]
 8000cd6:	609a      	str	r2, [r3, #8]
 8000cd8:	60da      	str	r2, [r3, #12]
 8000cda:	611a      	str	r2, [r3, #16]
 8000cdc:	615a      	str	r2, [r3, #20]
 8000cde:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8000ce0:	4b2c      	ldr	r3, [pc, #176]	; (8000d94 <MX_TIM3_Init+0xe8>)
 8000ce2:	4a2d      	ldr	r2, [pc, #180]	; (8000d98 <MX_TIM3_Init+0xec>)
 8000ce4:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8000ce6:	4b2b      	ldr	r3, [pc, #172]	; (8000d94 <MX_TIM3_Init+0xe8>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cec:	4b29      	ldr	r3, [pc, #164]	; (8000d94 <MX_TIM3_Init+0xe8>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 0;
 8000cf2:	4b28      	ldr	r3, [pc, #160]	; (8000d94 <MX_TIM3_Init+0xe8>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cf8:	4b26      	ldr	r3, [pc, #152]	; (8000d94 <MX_TIM3_Init+0xe8>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cfe:	4b25      	ldr	r3, [pc, #148]	; (8000d94 <MX_TIM3_Init+0xe8>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8000d04:	4823      	ldr	r0, [pc, #140]	; (8000d94 <MX_TIM3_Init+0xe8>)
 8000d06:	f005 f986 	bl	8006016 <HAL_TIM_Base_Init>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d001      	beq.n	8000d14 <MX_TIM3_Init+0x68>
		Error_Handler();
 8000d10:	f001 f8dc 	bl	8001ecc <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 8000d14:	481f      	ldr	r0, [pc, #124]	; (8000d94 <MX_TIM3_Init+0xe8>)
 8000d16:	f005 f9fe 	bl	8006116 <HAL_TIM_PWM_Init>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <MX_TIM3_Init+0x78>
		Error_Handler();
 8000d20:	f001 f8d4 	bl	8001ecc <Error_Handler>
	}
	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8000d24:	2300      	movs	r3, #0
 8000d26:	62fb      	str	r3, [r7, #44]	; 0x2c
	sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	633b      	str	r3, [r7, #48]	; 0x30
	if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK) {
 8000d2c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d30:	4619      	mov	r1, r3
 8000d32:	4818      	ldr	r0, [pc, #96]	; (8000d94 <MX_TIM3_Init+0xe8>)
 8000d34:	f006 f8c2 	bl	8006ebc <HAL_TIM_SlaveConfigSynchro>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <MX_TIM3_Init+0x96>
		Error_Handler();
 8000d3e:	f001 f8c5 	bl	8001ecc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d42:	2300      	movs	r3, #0
 8000d44:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d46:	2300      	movs	r3, #0
 8000d48:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8000d4a:	f107 0320 	add.w	r3, r7, #32
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4810      	ldr	r0, [pc, #64]	; (8000d94 <MX_TIM3_Init+0xe8>)
 8000d52:	f006 ff19 	bl	8007b88 <HAL_TIMEx_MasterConfigSynchronization>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <MX_TIM3_Init+0xb4>
			!= HAL_OK) {
		Error_Handler();
 8000d5c:	f001 f8b6 	bl	8001ecc <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d60:	2360      	movs	r3, #96	; 0x60
 8000d62:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8000d64:	2300      	movs	r3, #0
 8000d66:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)
 8000d70:	1d3b      	adds	r3, r7, #4
 8000d72:	2200      	movs	r2, #0
 8000d74:	4619      	mov	r1, r3
 8000d76:	4807      	ldr	r0, [pc, #28]	; (8000d94 <MX_TIM3_Init+0xe8>)
 8000d78:	f005 fece 	bl	8006b18 <HAL_TIM_PWM_ConfigChannel>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d001      	beq.n	8000d86 <MX_TIM3_Init+0xda>
			!= HAL_OK) {
		Error_Handler();
 8000d82:	f001 f8a3 	bl	8001ecc <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8000d86:	4803      	ldr	r0, [pc, #12]	; (8000d94 <MX_TIM3_Init+0xe8>)
 8000d88:	f001 fbb8 	bl	80024fc <HAL_TIM_MspPostInit>

}
 8000d8c:	bf00      	nop
 8000d8e:	3740      	adds	r7, #64	; 0x40
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	2001d8e8 	.word	0x2001d8e8
 8000d98:	40000400 	.word	0x40000400

08000d9c <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b08a      	sub	sp, #40	; 0x28
 8000da0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000da2:	f107 031c 	add.w	r3, r7, #28
 8000da6:	2200      	movs	r2, #0
 8000da8:	601a      	str	r2, [r3, #0]
 8000daa:	605a      	str	r2, [r3, #4]
 8000dac:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000dae:	463b      	mov	r3, r7
 8000db0:	2200      	movs	r2, #0
 8000db2:	601a      	str	r2, [r3, #0]
 8000db4:	605a      	str	r2, [r3, #4]
 8000db6:	609a      	str	r2, [r3, #8]
 8000db8:	60da      	str	r2, [r3, #12]
 8000dba:	611a      	str	r2, [r3, #16]
 8000dbc:	615a      	str	r2, [r3, #20]
 8000dbe:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8000dc0:	4b21      	ldr	r3, [pc, #132]	; (8000e48 <MX_TIM4_Init+0xac>)
 8000dc2:	4a22      	ldr	r2, [pc, #136]	; (8000e4c <MX_TIM4_Init+0xb0>)
 8000dc4:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 0;
 8000dc6:	4b20      	ldr	r3, [pc, #128]	; (8000e48 <MX_TIM4_Init+0xac>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dcc:	4b1e      	ldr	r3, [pc, #120]	; (8000e48 <MX_TIM4_Init+0xac>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 0;
 8000dd2:	4b1d      	ldr	r3, [pc, #116]	; (8000e48 <MX_TIM4_Init+0xac>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dd8:	4b1b      	ldr	r3, [pc, #108]	; (8000e48 <MX_TIM4_Init+0xac>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000dde:	4b1a      	ldr	r3, [pc, #104]	; (8000e48 <MX_TIM4_Init+0xac>)
 8000de0:	2280      	movs	r2, #128	; 0x80
 8000de2:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim4) != HAL_OK) {
 8000de4:	4818      	ldr	r0, [pc, #96]	; (8000e48 <MX_TIM4_Init+0xac>)
 8000de6:	f005 f996 	bl	8006116 <HAL_TIM_PWM_Init>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d001      	beq.n	8000df4 <MX_TIM4_Init+0x58>
		Error_Handler();
 8000df0:	f001 f86c 	bl	8001ecc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000df4:	2320      	movs	r3, #32
 8000df6:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8000dfc:	f107 031c 	add.w	r3, r7, #28
 8000e00:	4619      	mov	r1, r3
 8000e02:	4811      	ldr	r0, [pc, #68]	; (8000e48 <MX_TIM4_Init+0xac>)
 8000e04:	f006 fec0 	bl	8007b88 <HAL_TIMEx_MasterConfigSynchronization>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <MX_TIM4_Init+0x76>
			!= HAL_OK) {
		Error_Handler();
 8000e0e:	f001 f85d 	bl	8001ecc <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e12:	2360      	movs	r3, #96	; 0x60
 8000e14:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 8000e16:	2300      	movs	r3, #0
 8000e18:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1)
 8000e22:	463b      	mov	r3, r7
 8000e24:	2200      	movs	r2, #0
 8000e26:	4619      	mov	r1, r3
 8000e28:	4807      	ldr	r0, [pc, #28]	; (8000e48 <MX_TIM4_Init+0xac>)
 8000e2a:	f005 fe75 	bl	8006b18 <HAL_TIM_PWM_ConfigChannel>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d001      	beq.n	8000e38 <MX_TIM4_Init+0x9c>
			!= HAL_OK) {
		Error_Handler();
 8000e34:	f001 f84a 	bl	8001ecc <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */
	HAL_TIM_MspPostInit(&htim4);
 8000e38:	4803      	ldr	r0, [pc, #12]	; (8000e48 <MX_TIM4_Init+0xac>)
 8000e3a:	f001 fb5f 	bl	80024fc <HAL_TIM_MspPostInit>

}
 8000e3e:	bf00      	nop
 8000e40:	3728      	adds	r7, #40	; 0x28
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	20007f10 	.word	0x20007f10
 8000e4c:	40000800 	.word	0x40000800

08000e50 <MX_TIM5_Init>:
/**
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void) {
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b088      	sub	sp, #32
 8000e54:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000e56:	f107 0310 	add.w	r3, r7, #16
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	601a      	str	r2, [r3, #0]
 8000e5e:	605a      	str	r2, [r3, #4]
 8000e60:	609a      	str	r2, [r3, #8]
 8000e62:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000e64:	1d3b      	adds	r3, r7, #4
 8000e66:	2200      	movs	r2, #0
 8000e68:	601a      	str	r2, [r3, #0]
 8000e6a:	605a      	str	r2, [r3, #4]
 8000e6c:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 8000e6e:	4b1d      	ldr	r3, [pc, #116]	; (8000ee4 <MX_TIM5_Init+0x94>)
 8000e70:	4a1d      	ldr	r2, [pc, #116]	; (8000ee8 <MX_TIM5_Init+0x98>)
 8000e72:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 0;
 8000e74:	4b1b      	ldr	r3, [pc, #108]	; (8000ee4 <MX_TIM5_Init+0x94>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e7a:	4b1a      	ldr	r3, [pc, #104]	; (8000ee4 <MX_TIM5_Init+0x94>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 2160 - 1;
 8000e80:	4b18      	ldr	r3, [pc, #96]	; (8000ee4 <MX_TIM5_Init+0x94>)
 8000e82:	f640 026f 	movw	r2, #2159	; 0x86f
 8000e86:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e88:	4b16      	ldr	r3, [pc, #88]	; (8000ee4 <MX_TIM5_Init+0x94>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e8e:	4b15      	ldr	r3, [pc, #84]	; (8000ee4 <MX_TIM5_Init+0x94>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim5) != HAL_OK) {
 8000e94:	4813      	ldr	r0, [pc, #76]	; (8000ee4 <MX_TIM5_Init+0x94>)
 8000e96:	f005 f8be 	bl	8006016 <HAL_TIM_Base_Init>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d001      	beq.n	8000ea4 <MX_TIM5_Init+0x54>
		Error_Handler();
 8000ea0:	f001 f814 	bl	8001ecc <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ea4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ea8:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK) {
 8000eaa:	f107 0310 	add.w	r3, r7, #16
 8000eae:	4619      	mov	r1, r3
 8000eb0:	480c      	ldr	r0, [pc, #48]	; (8000ee4 <MX_TIM5_Init+0x94>)
 8000eb2:	f005 ff49 	bl	8006d48 <HAL_TIM_ConfigClockSource>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <MX_TIM5_Init+0x70>
		Error_Handler();
 8000ebc:	f001 f806 	bl	8001ecc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig)
 8000ec8:	1d3b      	adds	r3, r7, #4
 8000eca:	4619      	mov	r1, r3
 8000ecc:	4805      	ldr	r0, [pc, #20]	; (8000ee4 <MX_TIM5_Init+0x94>)
 8000ece:	f006 fe5b 	bl	8007b88 <HAL_TIMEx_MasterConfigSynchronization>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d001      	beq.n	8000edc <MX_TIM5_Init+0x8c>
			!= HAL_OK) {
		Error_Handler();
 8000ed8:	f000 fff8 	bl	8001ecc <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */

}
 8000edc:	bf00      	nop
 8000ede:	3720      	adds	r7, #32
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	2001d8a8 	.word	0x2001d8a8
 8000ee8:	40000c00 	.word	0x40000c00

08000eec <MX_TIM6_Init>:
/**
 * @brief TIM6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM6_Init(void) {
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM6_Init 0 */

	/* USER CODE END TIM6_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000ef2:	1d3b      	adds	r3, r7, #4
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	601a      	str	r2, [r3, #0]
 8000ef8:	605a      	str	r2, [r3, #4]
 8000efa:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM6_Init 1 */

	/* USER CODE END TIM6_Init 1 */
	htim6.Instance = TIM6;
 8000efc:	4b14      	ldr	r3, [pc, #80]	; (8000f50 <MX_TIM6_Init+0x64>)
 8000efe:	4a15      	ldr	r2, [pc, #84]	; (8000f54 <MX_TIM6_Init+0x68>)
 8000f00:	601a      	str	r2, [r3, #0]
	htim6.Init.Prescaler = 0;
 8000f02:	4b13      	ldr	r3, [pc, #76]	; (8000f50 <MX_TIM6_Init+0x64>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	605a      	str	r2, [r3, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f08:	4b11      	ldr	r3, [pc, #68]	; (8000f50 <MX_TIM6_Init+0x64>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	609a      	str	r2, [r3, #8]
	htim6.Init.Period = 4898 - 1;
 8000f0e:	4b10      	ldr	r3, [pc, #64]	; (8000f50 <MX_TIM6_Init+0x64>)
 8000f10:	f241 3221 	movw	r2, #4897	; 0x1321
 8000f14:	60da      	str	r2, [r3, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f16:	4b0e      	ldr	r3, [pc, #56]	; (8000f50 <MX_TIM6_Init+0x64>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK) {
 8000f1c:	480c      	ldr	r0, [pc, #48]	; (8000f50 <MX_TIM6_Init+0x64>)
 8000f1e:	f005 f87a 	bl	8006016 <HAL_TIM_Base_Init>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d001      	beq.n	8000f2c <MX_TIM6_Init+0x40>
		Error_Handler();
 8000f28:	f000 ffd0 	bl	8001ecc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000f2c:	2320      	movs	r3, #32
 8000f2e:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f30:	2300      	movs	r3, #0
 8000f32:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig)
 8000f34:	1d3b      	adds	r3, r7, #4
 8000f36:	4619      	mov	r1, r3
 8000f38:	4805      	ldr	r0, [pc, #20]	; (8000f50 <MX_TIM6_Init+0x64>)
 8000f3a:	f006 fe25 	bl	8007b88 <HAL_TIMEx_MasterConfigSynchronization>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <MX_TIM6_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8000f44:	f000 ffc2 	bl	8001ecc <Error_Handler>
	}
	/* USER CODE BEGIN TIM6_Init 2 */

	/* USER CODE END TIM6_Init 2 */

}
 8000f48:	bf00      	nop
 8000f4a:	3710      	adds	r7, #16
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	200333fc 	.word	0x200333fc
 8000f54:	40001000 	.word	0x40001000

08000f58 <MX_TIM8_Init>:
/**
 * @brief TIM8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM8_Init(void) {
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b09e      	sub	sp, #120	; 0x78
 8000f5c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM8_Init 0 */

	/* USER CODE END TIM8_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000f5e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000f62:	2200      	movs	r2, #0
 8000f64:	601a      	str	r2, [r3, #0]
 8000f66:	605a      	str	r2, [r3, #4]
 8000f68:	609a      	str	r2, [r3, #8]
 8000f6a:	60da      	str	r2, [r3, #12]
	TIM_SlaveConfigTypeDef sSlaveConfig = { 0 };
 8000f6c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000f70:	2200      	movs	r2, #0
 8000f72:	601a      	str	r2, [r3, #0]
 8000f74:	605a      	str	r2, [r3, #4]
 8000f76:	609a      	str	r2, [r3, #8]
 8000f78:	60da      	str	r2, [r3, #12]
 8000f7a:	611a      	str	r2, [r3, #16]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000f7c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000f80:	2200      	movs	r2, #0
 8000f82:	601a      	str	r2, [r3, #0]
 8000f84:	605a      	str	r2, [r3, #4]
 8000f86:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000f88:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
 8000f90:	605a      	str	r2, [r3, #4]
 8000f92:	609a      	str	r2, [r3, #8]
 8000f94:	60da      	str	r2, [r3, #12]
 8000f96:	611a      	str	r2, [r3, #16]
 8000f98:	615a      	str	r2, [r3, #20]
 8000f9a:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8000f9c:	463b      	mov	r3, r7
 8000f9e:	222c      	movs	r2, #44	; 0x2c
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f007 ff2c 	bl	8008e00 <memset>

	/* USER CODE BEGIN TIM8_Init 1 */

	/* USER CODE END TIM8_Init 1 */
	htim8.Instance = TIM8;
 8000fa8:	4b4f      	ldr	r3, [pc, #316]	; (80010e8 <MX_TIM8_Init+0x190>)
 8000faa:	4a50      	ldr	r2, [pc, #320]	; (80010ec <MX_TIM8_Init+0x194>)
 8000fac:	601a      	str	r2, [r3, #0]
	htim8.Init.Prescaler = 0;
 8000fae:	4b4e      	ldr	r3, [pc, #312]	; (80010e8 <MX_TIM8_Init+0x190>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	605a      	str	r2, [r3, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fb4:	4b4c      	ldr	r3, [pc, #304]	; (80010e8 <MX_TIM8_Init+0x190>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	609a      	str	r2, [r3, #8]
	htim8.Init.Period = 108 - 1;
 8000fba:	4b4b      	ldr	r3, [pc, #300]	; (80010e8 <MX_TIM8_Init+0x190>)
 8000fbc:	226b      	movs	r2, #107	; 0x6b
 8000fbe:	60da      	str	r2, [r3, #12]
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fc0:	4b49      	ldr	r3, [pc, #292]	; (80010e8 <MX_TIM8_Init+0x190>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	611a      	str	r2, [r3, #16]
	htim8.Init.RepetitionCounter = 24;
 8000fc6:	4b48      	ldr	r3, [pc, #288]	; (80010e8 <MX_TIM8_Init+0x190>)
 8000fc8:	2218      	movs	r2, #24
 8000fca:	615a      	str	r2, [r3, #20]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fcc:	4b46      	ldr	r3, [pc, #280]	; (80010e8 <MX_TIM8_Init+0x190>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim8) != HAL_OK) {
 8000fd2:	4845      	ldr	r0, [pc, #276]	; (80010e8 <MX_TIM8_Init+0x190>)
 8000fd4:	f005 f81f 	bl	8006016 <HAL_TIM_Base_Init>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <MX_TIM8_Init+0x8a>
		Error_Handler();
 8000fde:	f000 ff75 	bl	8001ecc <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fe2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fe6:	66bb      	str	r3, [r7, #104]	; 0x68
	if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK) {
 8000fe8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000fec:	4619      	mov	r1, r3
 8000fee:	483e      	ldr	r0, [pc, #248]	; (80010e8 <MX_TIM8_Init+0x190>)
 8000ff0:	f005 feaa 	bl	8006d48 <HAL_TIM_ConfigClockSource>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <MX_TIM8_Init+0xa6>
		Error_Handler();
 8000ffa:	f000 ff67 	bl	8001ecc <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim8) != HAL_OK) {
 8000ffe:	483a      	ldr	r0, [pc, #232]	; (80010e8 <MX_TIM8_Init+0x190>)
 8001000:	f005 f889 	bl	8006116 <HAL_TIM_PWM_Init>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <MX_TIM8_Init+0xb6>
		Error_Handler();
 800100a:	f000 ff5f 	bl	8001ecc <Error_Handler>
	}
	if (HAL_TIM_OnePulse_Init(&htim8, TIM_OPMODE_SINGLE) != HAL_OK) {
 800100e:	2108      	movs	r1, #8
 8001010:	4835      	ldr	r0, [pc, #212]	; (80010e8 <MX_TIM8_Init+0x190>)
 8001012:	f005 fb7f 	bl	8006714 <HAL_TIM_OnePulse_Init>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <MX_TIM8_Init+0xc8>
		Error_Handler();
 800101c:	f000 ff56 	bl	8001ecc <Error_Handler>
	}
	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8001020:	2306      	movs	r3, #6
 8001022:	657b      	str	r3, [r7, #84]	; 0x54
	sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8001024:	2300      	movs	r3, #0
 8001026:	65bb      	str	r3, [r7, #88]	; 0x58
	if (HAL_TIM_SlaveConfigSynchro(&htim8, &sSlaveConfig) != HAL_OK) {
 8001028:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800102c:	4619      	mov	r1, r3
 800102e:	482e      	ldr	r0, [pc, #184]	; (80010e8 <MX_TIM8_Init+0x190>)
 8001030:	f005 ff44 	bl	8006ebc <HAL_TIM_SlaveConfigSynchro>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <MX_TIM8_Init+0xe6>
		Error_Handler();
 800103a:	f000 ff47 	bl	8001ecc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800103e:	2300      	movs	r3, #0
 8001040:	64bb      	str	r3, [r7, #72]	; 0x48
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001042:	2300      	movs	r3, #0
 8001044:	64fb      	str	r3, [r7, #76]	; 0x4c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001046:	2300      	movs	r3, #0
 8001048:	653b      	str	r3, [r7, #80]	; 0x50
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig)
 800104a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800104e:	4619      	mov	r1, r3
 8001050:	4825      	ldr	r0, [pc, #148]	; (80010e8 <MX_TIM8_Init+0x190>)
 8001052:	f006 fd99 	bl	8007b88 <HAL_TIMEx_MasterConfigSynchronization>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <MX_TIM8_Init+0x108>
			!= HAL_OK) {
		Error_Handler();
 800105c:	f000 ff36 	bl	8001ecc <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001060:	2370      	movs	r3, #112	; 0x70
 8001062:	62fb      	str	r3, [r7, #44]	; 0x2c
	sConfigOC.Pulse = 54;
 8001064:	2336      	movs	r3, #54	; 0x36
 8001066:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001068:	2300      	movs	r3, #0
 800106a:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800106c:	2300      	movs	r3, #0
 800106e:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001070:	2300      	movs	r3, #0
 8001072:	63fb      	str	r3, [r7, #60]	; 0x3c
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001074:	2300      	movs	r3, #0
 8001076:	643b      	str	r3, [r7, #64]	; 0x40
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001078:	2300      	movs	r3, #0
 800107a:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1)
 800107c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001080:	2200      	movs	r2, #0
 8001082:	4619      	mov	r1, r3
 8001084:	4818      	ldr	r0, [pc, #96]	; (80010e8 <MX_TIM8_Init+0x190>)
 8001086:	f005 fd47 	bl	8006b18 <HAL_TIM_PWM_ConfigChannel>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <MX_TIM8_Init+0x13c>
			!= HAL_OK) {
		Error_Handler();
 8001090:	f000 ff1c 	bl	8001ecc <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001094:	2300      	movs	r3, #0
 8001096:	603b      	str	r3, [r7, #0]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001098:	2300      	movs	r3, #0
 800109a:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800109c:	2300      	movs	r3, #0
 800109e:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.DeadTime = 0;
 80010a0:	2300      	movs	r3, #0
 80010a2:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80010a4:	2300      	movs	r3, #0
 80010a6:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80010a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010ac:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakFilter = 0;
 80010ae:	2300      	movs	r3, #0
 80010b0:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80010b2:	2300      	movs	r3, #0
 80010b4:	61fb      	str	r3, [r7, #28]
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80010b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80010ba:	623b      	str	r3, [r7, #32]
	sBreakDeadTimeConfig.Break2Filter = 0;
 80010bc:	2300      	movs	r3, #0
 80010be:	627b      	str	r3, [r7, #36]	; 0x24
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80010c0:	2300      	movs	r3, #0
 80010c2:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig)
 80010c4:	463b      	mov	r3, r7
 80010c6:	4619      	mov	r1, r3
 80010c8:	4807      	ldr	r0, [pc, #28]	; (80010e8 <MX_TIM8_Init+0x190>)
 80010ca:	f006 fdeb 	bl	8007ca4 <HAL_TIMEx_ConfigBreakDeadTime>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_TIM8_Init+0x180>
			!= HAL_OK) {
		Error_Handler();
 80010d4:	f000 fefa 	bl	8001ecc <Error_Handler>
	}
	/* USER CODE BEGIN TIM8_Init 2 */

	/* USER CODE END TIM8_Init 2 */
	HAL_TIM_MspPostInit(&htim8);
 80010d8:	4803      	ldr	r0, [pc, #12]	; (80010e8 <MX_TIM8_Init+0x190>)
 80010da:	f001 fa0f 	bl	80024fc <HAL_TIM_MspPostInit>

}
 80010de:	bf00      	nop
 80010e0:	3778      	adds	r7, #120	; 0x78
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	20007ed0 	.word	0x20007ed0
 80010ec:	40010400 	.word	0x40010400

080010f0 <MX_UART5_Init>:
/**
 * @brief UART5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART5_Init(void) {
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
	/* USER CODE END UART5_Init 0 */

	/* USER CODE BEGIN UART5_Init 1 */

	/* USER CODE END UART5_Init 1 */
	huart5.Instance = UART5;
 80010f4:	4b14      	ldr	r3, [pc, #80]	; (8001148 <MX_UART5_Init+0x58>)
 80010f6:	4a15      	ldr	r2, [pc, #84]	; (800114c <MX_UART5_Init+0x5c>)
 80010f8:	601a      	str	r2, [r3, #0]
	huart5.Init.BaudRate = 115200;
 80010fa:	4b13      	ldr	r3, [pc, #76]	; (8001148 <MX_UART5_Init+0x58>)
 80010fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001100:	605a      	str	r2, [r3, #4]
	huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001102:	4b11      	ldr	r3, [pc, #68]	; (8001148 <MX_UART5_Init+0x58>)
 8001104:	2200      	movs	r2, #0
 8001106:	609a      	str	r2, [r3, #8]
	huart5.Init.StopBits = UART_STOPBITS_1;
 8001108:	4b0f      	ldr	r3, [pc, #60]	; (8001148 <MX_UART5_Init+0x58>)
 800110a:	2200      	movs	r2, #0
 800110c:	60da      	str	r2, [r3, #12]
	huart5.Init.Parity = UART_PARITY_NONE;
 800110e:	4b0e      	ldr	r3, [pc, #56]	; (8001148 <MX_UART5_Init+0x58>)
 8001110:	2200      	movs	r2, #0
 8001112:	611a      	str	r2, [r3, #16]
	huart5.Init.Mode = UART_MODE_TX_RX;
 8001114:	4b0c      	ldr	r3, [pc, #48]	; (8001148 <MX_UART5_Init+0x58>)
 8001116:	220c      	movs	r2, #12
 8001118:	615a      	str	r2, [r3, #20]
	huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800111a:	4b0b      	ldr	r3, [pc, #44]	; (8001148 <MX_UART5_Init+0x58>)
 800111c:	2200      	movs	r2, #0
 800111e:	619a      	str	r2, [r3, #24]
	huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001120:	4b09      	ldr	r3, [pc, #36]	; (8001148 <MX_UART5_Init+0x58>)
 8001122:	2200      	movs	r2, #0
 8001124:	61da      	str	r2, [r3, #28]
	huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001126:	4b08      	ldr	r3, [pc, #32]	; (8001148 <MX_UART5_Init+0x58>)
 8001128:	2200      	movs	r2, #0
 800112a:	621a      	str	r2, [r3, #32]
	huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800112c:	4b06      	ldr	r3, [pc, #24]	; (8001148 <MX_UART5_Init+0x58>)
 800112e:	2200      	movs	r2, #0
 8001130:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart5) != HAL_OK) {
 8001132:	4805      	ldr	r0, [pc, #20]	; (8001148 <MX_UART5_Init+0x58>)
 8001134:	f006 fe52 	bl	8007ddc <HAL_UART_Init>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <MX_UART5_Init+0x52>
		Error_Handler();
 800113e:	f000 fec5 	bl	8001ecc <Error_Handler>
	}
	/* USER CODE BEGIN UART5_Init 2 */

	/* USER CODE END UART5_Init 2 */

}
 8001142:	bf00      	nop
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	2001d934 	.word	0x2001d934
 800114c:	40005000 	.word	0x40005000

08001150 <MX_UART7_Init>:
/**
 * @brief UART7 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART7_Init(void) {
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
	/* USER CODE END UART7_Init 0 */

	/* USER CODE BEGIN UART7_Init 1 */

	/* USER CODE END UART7_Init 1 */
	huart7.Instance = UART7;
 8001154:	4b14      	ldr	r3, [pc, #80]	; (80011a8 <MX_UART7_Init+0x58>)
 8001156:	4a15      	ldr	r2, [pc, #84]	; (80011ac <MX_UART7_Init+0x5c>)
 8001158:	601a      	str	r2, [r3, #0]
	huart7.Init.BaudRate = 115200;
 800115a:	4b13      	ldr	r3, [pc, #76]	; (80011a8 <MX_UART7_Init+0x58>)
 800115c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001160:	605a      	str	r2, [r3, #4]
	huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8001162:	4b11      	ldr	r3, [pc, #68]	; (80011a8 <MX_UART7_Init+0x58>)
 8001164:	2200      	movs	r2, #0
 8001166:	609a      	str	r2, [r3, #8]
	huart7.Init.StopBits = UART_STOPBITS_1;
 8001168:	4b0f      	ldr	r3, [pc, #60]	; (80011a8 <MX_UART7_Init+0x58>)
 800116a:	2200      	movs	r2, #0
 800116c:	60da      	str	r2, [r3, #12]
	huart7.Init.Parity = UART_PARITY_NONE;
 800116e:	4b0e      	ldr	r3, [pc, #56]	; (80011a8 <MX_UART7_Init+0x58>)
 8001170:	2200      	movs	r2, #0
 8001172:	611a      	str	r2, [r3, #16]
	huart7.Init.Mode = UART_MODE_TX_RX;
 8001174:	4b0c      	ldr	r3, [pc, #48]	; (80011a8 <MX_UART7_Init+0x58>)
 8001176:	220c      	movs	r2, #12
 8001178:	615a      	str	r2, [r3, #20]
	huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800117a:	4b0b      	ldr	r3, [pc, #44]	; (80011a8 <MX_UART7_Init+0x58>)
 800117c:	2200      	movs	r2, #0
 800117e:	619a      	str	r2, [r3, #24]
	huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8001180:	4b09      	ldr	r3, [pc, #36]	; (80011a8 <MX_UART7_Init+0x58>)
 8001182:	2200      	movs	r2, #0
 8001184:	61da      	str	r2, [r3, #28]
	huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001186:	4b08      	ldr	r3, [pc, #32]	; (80011a8 <MX_UART7_Init+0x58>)
 8001188:	2200      	movs	r2, #0
 800118a:	621a      	str	r2, [r3, #32]
	huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800118c:	4b06      	ldr	r3, [pc, #24]	; (80011a8 <MX_UART7_Init+0x58>)
 800118e:	2200      	movs	r2, #0
 8001190:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart7) != HAL_OK) {
 8001192:	4805      	ldr	r0, [pc, #20]	; (80011a8 <MX_UART7_Init+0x58>)
 8001194:	f006 fe22 	bl	8007ddc <HAL_UART_Init>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <MX_UART7_Init+0x52>
		Error_Handler();
 800119e:	f000 fe95 	bl	8001ecc <Error_Handler>
	}
	/* USER CODE BEGIN UART7_Init 2 */

	/* USER CODE END UART7_Init 2 */

}
 80011a2:	bf00      	nop
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	20007e50 	.word	0x20007e50
 80011ac:	40007800 	.word	0x40007800

080011b0 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 80011b4:	4b14      	ldr	r3, [pc, #80]	; (8001208 <MX_USART1_UART_Init+0x58>)
 80011b6:	4a15      	ldr	r2, [pc, #84]	; (800120c <MX_USART1_UART_Init+0x5c>)
 80011b8:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 80011ba:	4b13      	ldr	r3, [pc, #76]	; (8001208 <MX_USART1_UART_Init+0x58>)
 80011bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011c0:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011c2:	4b11      	ldr	r3, [pc, #68]	; (8001208 <MX_USART1_UART_Init+0x58>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80011c8:	4b0f      	ldr	r3, [pc, #60]	; (8001208 <MX_USART1_UART_Init+0x58>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80011ce:	4b0e      	ldr	r3, [pc, #56]	; (8001208 <MX_USART1_UART_Init+0x58>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80011d4:	4b0c      	ldr	r3, [pc, #48]	; (8001208 <MX_USART1_UART_Init+0x58>)
 80011d6:	220c      	movs	r2, #12
 80011d8:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011da:	4b0b      	ldr	r3, [pc, #44]	; (8001208 <MX_USART1_UART_Init+0x58>)
 80011dc:	2200      	movs	r2, #0
 80011de:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011e0:	4b09      	ldr	r3, [pc, #36]	; (8001208 <MX_USART1_UART_Init+0x58>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011e6:	4b08      	ldr	r3, [pc, #32]	; (8001208 <MX_USART1_UART_Init+0x58>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	621a      	str	r2, [r3, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011ec:	4b06      	ldr	r3, [pc, #24]	; (8001208 <MX_USART1_UART_Init+0x58>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 80011f2:	4805      	ldr	r0, [pc, #20]	; (8001208 <MX_USART1_UART_Init+0x58>)
 80011f4:	f006 fdf2 	bl	8007ddc <HAL_UART_Init>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <MX_USART1_UART_Init+0x52>
		Error_Handler();
 80011fe:	f000 fe65 	bl	8001ecc <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8001202:	bf00      	nop
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	2001d9fc 	.word	0x2001d9fc
 800120c:	40011000 	.word	0x40011000

08001210 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001214:	4b14      	ldr	r3, [pc, #80]	; (8001268 <MX_USART2_UART_Init+0x58>)
 8001216:	4a15      	ldr	r2, [pc, #84]	; (800126c <MX_USART2_UART_Init+0x5c>)
 8001218:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800121a:	4b13      	ldr	r3, [pc, #76]	; (8001268 <MX_USART2_UART_Init+0x58>)
 800121c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001220:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001222:	4b11      	ldr	r3, [pc, #68]	; (8001268 <MX_USART2_UART_Init+0x58>)
 8001224:	2200      	movs	r2, #0
 8001226:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001228:	4b0f      	ldr	r3, [pc, #60]	; (8001268 <MX_USART2_UART_Init+0x58>)
 800122a:	2200      	movs	r2, #0
 800122c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800122e:	4b0e      	ldr	r3, [pc, #56]	; (8001268 <MX_USART2_UART_Init+0x58>)
 8001230:	2200      	movs	r2, #0
 8001232:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001234:	4b0c      	ldr	r3, [pc, #48]	; (8001268 <MX_USART2_UART_Init+0x58>)
 8001236:	220c      	movs	r2, #12
 8001238:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800123a:	4b0b      	ldr	r3, [pc, #44]	; (8001268 <MX_USART2_UART_Init+0x58>)
 800123c:	2200      	movs	r2, #0
 800123e:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001240:	4b09      	ldr	r3, [pc, #36]	; (8001268 <MX_USART2_UART_Init+0x58>)
 8001242:	2200      	movs	r2, #0
 8001244:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001246:	4b08      	ldr	r3, [pc, #32]	; (8001268 <MX_USART2_UART_Init+0x58>)
 8001248:	2200      	movs	r2, #0
 800124a:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800124c:	4b06      	ldr	r3, [pc, #24]	; (8001268 <MX_USART2_UART_Init+0x58>)
 800124e:	2200      	movs	r2, #0
 8001250:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8001252:	4805      	ldr	r0, [pc, #20]	; (8001268 <MX_USART2_UART_Init+0x58>)
 8001254:	f006 fdc2 	bl	8007ddc <HAL_UART_Init>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <MX_USART2_UART_Init+0x52>
		Error_Handler();
 800125e:	f000 fe35 	bl	8001ecc <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001262:	bf00      	nop
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	20033524 	.word	0x20033524
 800126c:	40004400 	.word	0x40004400

08001270 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8001274:	4b13      	ldr	r3, [pc, #76]	; (80012c4 <MX_USART3_UART_Init+0x54>)
 8001276:	4a14      	ldr	r2, [pc, #80]	; (80012c8 <MX_USART3_UART_Init+0x58>)
 8001278:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 2000000;
 800127a:	4b12      	ldr	r3, [pc, #72]	; (80012c4 <MX_USART3_UART_Init+0x54>)
 800127c:	4a13      	ldr	r2, [pc, #76]	; (80012cc <MX_USART3_UART_Init+0x5c>)
 800127e:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001280:	4b10      	ldr	r3, [pc, #64]	; (80012c4 <MX_USART3_UART_Init+0x54>)
 8001282:	2200      	movs	r2, #0
 8001284:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8001286:	4b0f      	ldr	r3, [pc, #60]	; (80012c4 <MX_USART3_UART_Init+0x54>)
 8001288:	2200      	movs	r2, #0
 800128a:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 800128c:	4b0d      	ldr	r3, [pc, #52]	; (80012c4 <MX_USART3_UART_Init+0x54>)
 800128e:	2200      	movs	r2, #0
 8001290:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8001292:	4b0c      	ldr	r3, [pc, #48]	; (80012c4 <MX_USART3_UART_Init+0x54>)
 8001294:	220c      	movs	r2, #12
 8001296:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001298:	4b0a      	ldr	r3, [pc, #40]	; (80012c4 <MX_USART3_UART_Init+0x54>)
 800129a:	2200      	movs	r2, #0
 800129c:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800129e:	4b09      	ldr	r3, [pc, #36]	; (80012c4 <MX_USART3_UART_Init+0x54>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012a4:	4b07      	ldr	r3, [pc, #28]	; (80012c4 <MX_USART3_UART_Init+0x54>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	621a      	str	r2, [r3, #32]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012aa:	4b06      	ldr	r3, [pc, #24]	; (80012c4 <MX_USART3_UART_Init+0x54>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 80012b0:	4804      	ldr	r0, [pc, #16]	; (80012c4 <MX_USART3_UART_Init+0x54>)
 80012b2:	f006 fd93 	bl	8007ddc <HAL_UART_Init>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <MX_USART3_UART_Init+0x50>
		Error_Handler();
 80012bc:	f000 fe06 	bl	8001ecc <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 80012c0:	bf00      	nop
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	20007f50 	.word	0x20007f50
 80012c8:	40004800 	.word	0x40004800
 80012cc:	001e8480 	.word	0x001e8480

080012d0 <MX_DMA_Init>:

/** 
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 80012d6:	4b1a      	ldr	r3, [pc, #104]	; (8001340 <MX_DMA_Init+0x70>)
 80012d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012da:	4a19      	ldr	r2, [pc, #100]	; (8001340 <MX_DMA_Init+0x70>)
 80012dc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80012e0:	6313      	str	r3, [r2, #48]	; 0x30
 80012e2:	4b17      	ldr	r3, [pc, #92]	; (8001340 <MX_DMA_Init+0x70>)
 80012e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012ea:	607b      	str	r3, [r7, #4]
 80012ec:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 80012ee:	4b14      	ldr	r3, [pc, #80]	; (8001340 <MX_DMA_Init+0x70>)
 80012f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f2:	4a13      	ldr	r2, [pc, #76]	; (8001340 <MX_DMA_Init+0x70>)
 80012f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80012f8:	6313      	str	r3, [r2, #48]	; 0x30
 80012fa:	4b11      	ldr	r3, [pc, #68]	; (8001340 <MX_DMA_Init+0x70>)
 80012fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001302:	603b      	str	r3, [r7, #0]
 8001304:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001306:	2200      	movs	r2, #0
 8001308:	2100      	movs	r1, #0
 800130a:	2010      	movs	r0, #16
 800130c:	f002 f923 	bl	8003556 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001310:	2010      	movs	r0, #16
 8001312:	f002 f93c 	bl	800358e <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001316:	2200      	movs	r2, #0
 8001318:	2100      	movs	r1, #0
 800131a:	2038      	movs	r0, #56	; 0x38
 800131c:	f002 f91b 	bl	8003556 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001320:	2038      	movs	r0, #56	; 0x38
 8001322:	f002 f934 	bl	800358e <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 8001326:	2200      	movs	r2, #0
 8001328:	2100      	movs	r1, #0
 800132a:	203c      	movs	r0, #60	; 0x3c
 800132c:	f002 f913 	bl	8003556 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8001330:	203c      	movs	r0, #60	; 0x3c
 8001332:	f002 f92c 	bl	800358e <HAL_NVIC_EnableIRQ>

}
 8001336:	bf00      	nop
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	40023800 	.word	0x40023800

08001344 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001344:	b580      	push	{r7, lr}
 8001346:	b08c      	sub	sp, #48	; 0x30
 8001348:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800134a:	f107 031c 	add.w	r3, r7, #28
 800134e:	2200      	movs	r2, #0
 8001350:	601a      	str	r2, [r3, #0]
 8001352:	605a      	str	r2, [r3, #4]
 8001354:	609a      	str	r2, [r3, #8]
 8001356:	60da      	str	r2, [r3, #12]
 8001358:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800135a:	4b40      	ldr	r3, [pc, #256]	; (800145c <MX_GPIO_Init+0x118>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135e:	4a3f      	ldr	r2, [pc, #252]	; (800145c <MX_GPIO_Init+0x118>)
 8001360:	f043 0310 	orr.w	r3, r3, #16
 8001364:	6313      	str	r3, [r2, #48]	; 0x30
 8001366:	4b3d      	ldr	r3, [pc, #244]	; (800145c <MX_GPIO_Init+0x118>)
 8001368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136a:	f003 0310 	and.w	r3, r3, #16
 800136e:	61bb      	str	r3, [r7, #24]
 8001370:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001372:	4b3a      	ldr	r3, [pc, #232]	; (800145c <MX_GPIO_Init+0x118>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001376:	4a39      	ldr	r2, [pc, #228]	; (800145c <MX_GPIO_Init+0x118>)
 8001378:	f043 0304 	orr.w	r3, r3, #4
 800137c:	6313      	str	r3, [r2, #48]	; 0x30
 800137e:	4b37      	ldr	r3, [pc, #220]	; (800145c <MX_GPIO_Init+0x118>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001382:	f003 0304 	and.w	r3, r3, #4
 8001386:	617b      	str	r3, [r7, #20]
 8001388:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800138a:	4b34      	ldr	r3, [pc, #208]	; (800145c <MX_GPIO_Init+0x118>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138e:	4a33      	ldr	r2, [pc, #204]	; (800145c <MX_GPIO_Init+0x118>)
 8001390:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001394:	6313      	str	r3, [r2, #48]	; 0x30
 8001396:	4b31      	ldr	r3, [pc, #196]	; (800145c <MX_GPIO_Init+0x118>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800139e:	613b      	str	r3, [r7, #16]
 80013a0:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80013a2:	4b2e      	ldr	r3, [pc, #184]	; (800145c <MX_GPIO_Init+0x118>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a6:	4a2d      	ldr	r2, [pc, #180]	; (800145c <MX_GPIO_Init+0x118>)
 80013a8:	f043 0301 	orr.w	r3, r3, #1
 80013ac:	6313      	str	r3, [r2, #48]	; 0x30
 80013ae:	4b2b      	ldr	r3, [pc, #172]	; (800145c <MX_GPIO_Init+0x118>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b2:	f003 0301 	and.w	r3, r3, #1
 80013b6:	60fb      	str	r3, [r7, #12]
 80013b8:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80013ba:	4b28      	ldr	r3, [pc, #160]	; (800145c <MX_GPIO_Init+0x118>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013be:	4a27      	ldr	r2, [pc, #156]	; (800145c <MX_GPIO_Init+0x118>)
 80013c0:	f043 0302 	orr.w	r3, r3, #2
 80013c4:	6313      	str	r3, [r2, #48]	; 0x30
 80013c6:	4b25      	ldr	r3, [pc, #148]	; (800145c <MX_GPIO_Init+0x118>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ca:	f003 0302 	and.w	r3, r3, #2
 80013ce:	60bb      	str	r3, [r7, #8]
 80013d0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80013d2:	4b22      	ldr	r3, [pc, #136]	; (800145c <MX_GPIO_Init+0x118>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d6:	4a21      	ldr	r2, [pc, #132]	; (800145c <MX_GPIO_Init+0x118>)
 80013d8:	f043 0308 	orr.w	r3, r3, #8
 80013dc:	6313      	str	r3, [r2, #48]	; 0x30
 80013de:	4b1f      	ldr	r3, [pc, #124]	; (800145c <MX_GPIO_Init+0x118>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e2:	f003 0308 	and.w	r3, r3, #8
 80013e6:	607b      	str	r3, [r7, #4]
 80013e8:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SN6505_EN_GPIO_Port, SN6505_EN_Pin, GPIO_PIN_RESET);
 80013ea:	2200      	movs	r2, #0
 80013ec:	2108      	movs	r1, #8
 80013ee:	481c      	ldr	r0, [pc, #112]	; (8001460 <MX_GPIO_Init+0x11c>)
 80013f0:	f002 fe2a 	bl	8004048 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD,
 80013f4:	2200      	movs	r2, #0
 80013f6:	f64e 717f 	movw	r1, #61311	; 0xef7f
 80013fa:	481a      	ldr	r0, [pc, #104]	; (8001464 <MX_GPIO_Init+0x120>)
 80013fc:	f002 fe24 	bl	8004048 <HAL_GPIO_WritePin>
					| LED3_Pin | LED4_Pin | Switches_driver_enable_Pin | S1_Pin
					| S2_Pin | S3_Pin | S4_Pin | S5_Pin | S6_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pin : SN6505_EN_Pin */
	GPIO_InitStruct.Pin = SN6505_EN_Pin;
 8001400:	2308      	movs	r3, #8
 8001402:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001404:	2301      	movs	r3, #1
 8001406:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001408:	2300      	movs	r3, #0
 800140a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800140c:	2300      	movs	r3, #0
 800140e:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(SN6505_EN_GPIO_Port, &GPIO_InitStruct);
 8001410:	f107 031c 	add.w	r3, r7, #28
 8001414:	4619      	mov	r1, r3
 8001416:	4812      	ldr	r0, [pc, #72]	; (8001460 <MX_GPIO_Init+0x11c>)
 8001418:	f002 fc6c 	bl	8003cf4 <HAL_GPIO_Init>

	/*Configure GPIO pins : LED1_R_Pin LED1_G_Pin LED1_B_Pin SN6505_END11_Pin
	 LED2_Pin LED3_Pin LED4_Pin Switches_driver_enable_Pin
	 S1_Pin S2_Pin S3_Pin S4_Pin
	 S5_Pin S6_Pin */
	GPIO_InitStruct.Pin = LED1_R_Pin | LED1_G_Pin | LED1_B_Pin
 800141c:	f64e 737f 	movw	r3, #61311	; 0xef7f
 8001420:	61fb      	str	r3, [r7, #28]
			| SN6505_END11_Pin | LED2_Pin | LED3_Pin | LED4_Pin
			| Switches_driver_enable_Pin | S1_Pin | S2_Pin | S3_Pin | S4_Pin
			| S5_Pin | S6_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001422:	2301      	movs	r3, #1
 8001424:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001426:	2300      	movs	r3, #0
 8001428:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800142a:	2300      	movs	r3, #0
 800142c:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800142e:	f107 031c 	add.w	r3, r7, #28
 8001432:	4619      	mov	r1, r3
 8001434:	480b      	ldr	r0, [pc, #44]	; (8001464 <MX_GPIO_Init+0x120>)
 8001436:	f002 fc5d 	bl	8003cf4 <HAL_GPIO_Init>

	/*Configure GPIO pins : BTN1_Pin BTN2_Pin */
	GPIO_InitStruct.Pin = BTN1_Pin | BTN2_Pin;
 800143a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800143e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001440:	2300      	movs	r3, #0
 8001442:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001444:	2300      	movs	r3, #0
 8001446:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001448:	f107 031c 	add.w	r3, r7, #28
 800144c:	4619      	mov	r1, r3
 800144e:	4804      	ldr	r0, [pc, #16]	; (8001460 <MX_GPIO_Init+0x11c>)
 8001450:	f002 fc50 	bl	8003cf4 <HAL_GPIO_Init>

}
 8001454:	bf00      	nop
 8001456:	3730      	adds	r7, #48	; 0x30
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	40023800 	.word	0x40023800
 8001460:	40020800 	.word	0x40020800
 8001464:	40020c00 	.word	0x40020c00

08001468 <chooseActionByState>:

/* USER CODE BEGIN 4 */

void chooseActionByState() {
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
	// if new measurement technique was set, update remaining measurements as well
	if (state.measureTechniqueUpdated) {
 800146c:	4b1b      	ldr	r3, [pc, #108]	; (80014dc <chooseActionByState+0x74>)
 800146e:	799b      	ldrb	r3, [r3, #6]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d00b      	beq.n	800148c <chooseActionByState+0x24>
		state.remainingMeasurements = state.setMeasurements;
 8001474:	4b19      	ldr	r3, [pc, #100]	; (80014dc <chooseActionByState+0x74>)
 8001476:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 800147a:	4b18      	ldr	r3, [pc, #96]	; (80014dc <chooseActionByState+0x74>)
 800147c:	805a      	strh	r2, [r3, #2]
		state.activeMeasureTechnique = state.setMeasureTechnique;
 800147e:	4b17      	ldr	r3, [pc, #92]	; (80014dc <chooseActionByState+0x74>)
 8001480:	781a      	ldrb	r2, [r3, #0]
 8001482:	4b16      	ldr	r3, [pc, #88]	; (80014dc <chooseActionByState+0x74>)
 8001484:	705a      	strb	r2, [r3, #1]
		state.measureTechniqueUpdated = 0;
 8001486:	4b15      	ldr	r3, [pc, #84]	; (80014dc <chooseActionByState+0x74>)
 8001488:	2200      	movs	r2, #0
 800148a:	719a      	strb	r2, [r3, #6]

	}
	switch (state.activeMeasureTechnique) {
 800148c:	4b13      	ldr	r3, [pc, #76]	; (80014dc <chooseActionByState+0x74>)
 800148e:	785b      	ldrb	r3, [r3, #1]
 8001490:	2b03      	cmp	r3, #3
 8001492:	d820      	bhi.n	80014d6 <chooseActionByState+0x6e>
 8001494:	a201      	add	r2, pc, #4	; (adr r2, 800149c <chooseActionByState+0x34>)
 8001496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800149a:	bf00      	nop
 800149c:	080014ad 	.word	0x080014ad
 80014a0:	080014b9 	.word	0x080014b9
 80014a4:	080014c3 	.word	0x080014c3
 80014a8:	080014cd 	.word	0x080014cd

	case 0:
		// Idle state
		set_LED1(0, 0, 0);
 80014ac:	2200      	movs	r2, #0
 80014ae:	2100      	movs	r1, #0
 80014b0:	2000      	movs	r0, #0
 80014b2:	f000 f8e9 	bl	8001688 <set_LED1>
		break;
 80014b6:	e00e      	b.n	80014d6 <chooseActionByState+0x6e>
	case 1:
		// measure with external ADC
		runPolarizationSequence();
 80014b8:	f000 f812 	bl	80014e0 <runPolarizationSequence>
		measureWithExternalADC();
 80014bc:	f000 f966 	bl	800178c <measureWithExternalADC>
		break;
 80014c0:	e009      	b.n	80014d6 <chooseActionByState+0x6e>
	case 2:
		// measure with internal ADC
		runPolarizationSequence();
 80014c2:	f000 f80d 	bl	80014e0 <runPolarizationSequence>
		measureWithInternalADC();
 80014c6:	f000 f989 	bl	80017dc <measureWithInternalADC>
		break;
 80014ca:	e004      	b.n	80014d6 <chooseActionByState+0x6e>
	case 3:
		// measure with comparator
		runPolarizationSequence();
 80014cc:	f000 f808 	bl	80014e0 <runPolarizationSequence>
		measureWithComparator();
 80014d0:	f000 f9a0 	bl	8001814 <measureWithComparator>
		break;
 80014d4:	bf00      	nop

	}
}
 80014d6:	bf00      	nop
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	2001d928 	.word	0x2001d928

080014e0 <runPolarizationSequence>:
void runPolarizationSequence() {
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0

	//polarization phase will be ready after measurements
	state.preparedToRunPolarizationPhase = 0;
 80014e4:	4b66      	ldr	r3, [pc, #408]	; (8001680 <runPolarizationSequence+0x1a0>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	71da      	strb	r2, [r3, #7]
	// visualise
	set_LED1(1, 1, 1);
 80014ea:	2201      	movs	r2, #1
 80014ec:	2101      	movs	r1, #1
 80014ee:	2001      	movs	r0, #1
 80014f0:	f000 f8ca 	bl	8001688 <set_LED1>
	//run sequnece T2 - prepare for polarization
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 1);
 80014f4:	2201      	movs	r2, #1
 80014f6:	2102      	movs	r1, #2
 80014f8:	4862      	ldr	r0, [pc, #392]	; (8001684 <runPolarizationSequence+0x1a4>)
 80014fa:	f002 fda5 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 0);
 80014fe:	2200      	movs	r2, #0
 8001500:	2104      	movs	r1, #4
 8001502:	4860      	ldr	r0, [pc, #384]	; (8001684 <runPolarizationSequence+0x1a4>)
 8001504:	f002 fda0 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 1);
 8001508:	2201      	movs	r2, #1
 800150a:	2108      	movs	r1, #8
 800150c:	485d      	ldr	r0, [pc, #372]	; (8001684 <runPolarizationSequence+0x1a4>)
 800150e:	f002 fd9b 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 0);
 8001512:	2200      	movs	r2, #0
 8001514:	2110      	movs	r1, #16
 8001516:	485b      	ldr	r0, [pc, #364]	; (8001684 <runPolarizationSequence+0x1a4>)
 8001518:	f002 fd96 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 0);
 800151c:	2200      	movs	r2, #0
 800151e:	2120      	movs	r1, #32
 8001520:	4858      	ldr	r0, [pc, #352]	; (8001684 <runPolarizationSequence+0x1a4>)
 8001522:	f002 fd91 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 1);
 8001526:	2201      	movs	r2, #1
 8001528:	2140      	movs	r1, #64	; 0x40
 800152a:	4856      	ldr	r0, [pc, #344]	; (8001684 <runPolarizationSequence+0x1a4>)
 800152c:	f002 fd8c 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8001530:	2005      	movs	r0, #5
 8001532:	f001 fb07 	bl	8002b44 <HAL_Delay>

	//run sequnece T3 - Polarization phase
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 1);
 8001536:	2201      	movs	r2, #1
 8001538:	2102      	movs	r1, #2
 800153a:	4852      	ldr	r0, [pc, #328]	; (8001684 <runPolarizationSequence+0x1a4>)
 800153c:	f002 fd84 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 0);
 8001540:	2200      	movs	r2, #0
 8001542:	2104      	movs	r1, #4
 8001544:	484f      	ldr	r0, [pc, #316]	; (8001684 <runPolarizationSequence+0x1a4>)
 8001546:	f002 fd7f 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 1);
 800154a:	2201      	movs	r2, #1
 800154c:	2108      	movs	r1, #8
 800154e:	484d      	ldr	r0, [pc, #308]	; (8001684 <runPolarizationSequence+0x1a4>)
 8001550:	f002 fd7a 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 1);
 8001554:	2201      	movs	r2, #1
 8001556:	2110      	movs	r1, #16
 8001558:	484a      	ldr	r0, [pc, #296]	; (8001684 <runPolarizationSequence+0x1a4>)
 800155a:	f002 fd75 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 0);
 800155e:	2200      	movs	r2, #0
 8001560:	2120      	movs	r1, #32
 8001562:	4848      	ldr	r0, [pc, #288]	; (8001684 <runPolarizationSequence+0x1a4>)
 8001564:	f002 fd70 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 1);
 8001568:	2201      	movs	r2, #1
 800156a:	2140      	movs	r1, #64	; 0x40
 800156c:	4845      	ldr	r0, [pc, #276]	; (8001684 <runPolarizationSequence+0x1a4>)
 800156e:	f002 fd6b 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_Delay(5000);
 8001572:	f241 3088 	movw	r0, #5000	; 0x1388
 8001576:	f001 fae5 	bl	8002b44 <HAL_Delay>

	//run sequnece T4 - Coil discharge
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 0);
 800157a:	2200      	movs	r2, #0
 800157c:	2102      	movs	r1, #2
 800157e:	4841      	ldr	r0, [pc, #260]	; (8001684 <runPolarizationSequence+0x1a4>)
 8001580:	f002 fd62 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 0);
 8001584:	2200      	movs	r2, #0
 8001586:	2104      	movs	r1, #4
 8001588:	483e      	ldr	r0, [pc, #248]	; (8001684 <runPolarizationSequence+0x1a4>)
 800158a:	f002 fd5d 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 1);
 800158e:	2201      	movs	r2, #1
 8001590:	2108      	movs	r1, #8
 8001592:	483c      	ldr	r0, [pc, #240]	; (8001684 <runPolarizationSequence+0x1a4>)
 8001594:	f002 fd58 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 0);
 8001598:	2200      	movs	r2, #0
 800159a:	2110      	movs	r1, #16
 800159c:	4839      	ldr	r0, [pc, #228]	; (8001684 <runPolarizationSequence+0x1a4>)
 800159e:	f002 fd53 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 0);
 80015a2:	2200      	movs	r2, #0
 80015a4:	2120      	movs	r1, #32
 80015a6:	4837      	ldr	r0, [pc, #220]	; (8001684 <runPolarizationSequence+0x1a4>)
 80015a8:	f002 fd4e 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 1);
 80015ac:	2201      	movs	r2, #1
 80015ae:	2140      	movs	r1, #64	; 0x40
 80015b0:	4834      	ldr	r0, [pc, #208]	; (8001684 <runPolarizationSequence+0x1a4>)
 80015b2:	f002 fd49 	bl	8004048 <HAL_GPIO_WritePin>
	delay_us(200);
 80015b6:	20c8      	movs	r0, #200	; 0xc8
 80015b8:	f000 f8d4 	bl	8001764 <delay_us>

	//run sequnece T5 - Coil discharge
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 0);
 80015bc:	2200      	movs	r2, #0
 80015be:	2102      	movs	r1, #2
 80015c0:	4830      	ldr	r0, [pc, #192]	; (8001684 <runPolarizationSequence+0x1a4>)
 80015c2:	f002 fd41 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 0);
 80015c6:	2200      	movs	r2, #0
 80015c8:	2104      	movs	r1, #4
 80015ca:	482e      	ldr	r0, [pc, #184]	; (8001684 <runPolarizationSequence+0x1a4>)
 80015cc:	f002 fd3c 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 1);
 80015d0:	2201      	movs	r2, #1
 80015d2:	2108      	movs	r1, #8
 80015d4:	482b      	ldr	r0, [pc, #172]	; (8001684 <runPolarizationSequence+0x1a4>)
 80015d6:	f002 fd37 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 0);
 80015da:	2200      	movs	r2, #0
 80015dc:	2110      	movs	r1, #16
 80015de:	4829      	ldr	r0, [pc, #164]	; (8001684 <runPolarizationSequence+0x1a4>)
 80015e0:	f002 fd32 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 1);
 80015e4:	2201      	movs	r2, #1
 80015e6:	2120      	movs	r1, #32
 80015e8:	4826      	ldr	r0, [pc, #152]	; (8001684 <runPolarizationSequence+0x1a4>)
 80015ea:	f002 fd2d 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 1);
 80015ee:	2201      	movs	r2, #1
 80015f0:	2140      	movs	r1, #64	; 0x40
 80015f2:	4824      	ldr	r0, [pc, #144]	; (8001684 <runPolarizationSequence+0x1a4>)
 80015f4:	f002 fd28 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80015f8:	200a      	movs	r0, #10
 80015fa:	f001 faa3 	bl	8002b44 <HAL_Delay>

	//run sequnece T6 - wait before measuring
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 0);
 80015fe:	2200      	movs	r2, #0
 8001600:	2102      	movs	r1, #2
 8001602:	4820      	ldr	r0, [pc, #128]	; (8001684 <runPolarizationSequence+0x1a4>)
 8001604:	f002 fd20 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 0);
 8001608:	2200      	movs	r2, #0
 800160a:	2104      	movs	r1, #4
 800160c:	481d      	ldr	r0, [pc, #116]	; (8001684 <runPolarizationSequence+0x1a4>)
 800160e:	f002 fd1b 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 1);
 8001612:	2201      	movs	r2, #1
 8001614:	2108      	movs	r1, #8
 8001616:	481b      	ldr	r0, [pc, #108]	; (8001684 <runPolarizationSequence+0x1a4>)
 8001618:	f002 fd16 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 0);
 800161c:	2200      	movs	r2, #0
 800161e:	2110      	movs	r1, #16
 8001620:	4818      	ldr	r0, [pc, #96]	; (8001684 <runPolarizationSequence+0x1a4>)
 8001622:	f002 fd11 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 1);
 8001626:	2201      	movs	r2, #1
 8001628:	2120      	movs	r1, #32
 800162a:	4816      	ldr	r0, [pc, #88]	; (8001684 <runPolarizationSequence+0x1a4>)
 800162c:	f002 fd0c 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 0);
 8001630:	2200      	movs	r2, #0
 8001632:	2140      	movs	r1, #64	; 0x40
 8001634:	4813      	ldr	r0, [pc, #76]	; (8001684 <runPolarizationSequence+0x1a4>)
 8001636:	f002 fd07 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 800163a:	2005      	movs	r0, #5
 800163c:	f001 fa82 	bl	8002b44 <HAL_Delay>
	//run sequnece T7 - measure
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 0);
 8001640:	2200      	movs	r2, #0
 8001642:	2102      	movs	r1, #2
 8001644:	480f      	ldr	r0, [pc, #60]	; (8001684 <runPolarizationSequence+0x1a4>)
 8001646:	f002 fcff 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 1);
 800164a:	2201      	movs	r2, #1
 800164c:	2104      	movs	r1, #4
 800164e:	480d      	ldr	r0, [pc, #52]	; (8001684 <runPolarizationSequence+0x1a4>)
 8001650:	f002 fcfa 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 0);
 8001654:	2200      	movs	r2, #0
 8001656:	2108      	movs	r1, #8
 8001658:	480a      	ldr	r0, [pc, #40]	; (8001684 <runPolarizationSequence+0x1a4>)
 800165a:	f002 fcf5 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 0);
 800165e:	2200      	movs	r2, #0
 8001660:	2110      	movs	r1, #16
 8001662:	4808      	ldr	r0, [pc, #32]	; (8001684 <runPolarizationSequence+0x1a4>)
 8001664:	f002 fcf0 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 1);
 8001668:	2201      	movs	r2, #1
 800166a:	2120      	movs	r1, #32
 800166c:	4805      	ldr	r0, [pc, #20]	; (8001684 <runPolarizationSequence+0x1a4>)
 800166e:	f002 fceb 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 0);
 8001672:	2200      	movs	r2, #0
 8001674:	2140      	movs	r1, #64	; 0x40
 8001676:	4803      	ldr	r0, [pc, #12]	; (8001684 <runPolarizationSequence+0x1a4>)
 8001678:	f002 fce6 	bl	8004048 <HAL_GPIO_WritePin>

}
 800167c:	bf00      	nop
 800167e:	bd80      	pop	{r7, pc}
 8001680:	2001d928 	.word	0x2001d928
 8001684:	40020c00 	.word	0x40020c00

08001688 <set_LED1>:

void set_LED1(uint8_t R, uint8_t G, uint8_t B) {
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	4603      	mov	r3, r0
 8001690:	71fb      	strb	r3, [r7, #7]
 8001692:	460b      	mov	r3, r1
 8001694:	71bb      	strb	r3, [r7, #6]
 8001696:	4613      	mov	r3, r2
 8001698:	717b      	strb	r3, [r7, #5]

	HAL_GPIO_WritePin(LED1_R_GPIO_Port, LED1_R_Pin, R);
 800169a:	79fb      	ldrb	r3, [r7, #7]
 800169c:	461a      	mov	r2, r3
 800169e:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016a2:	480a      	ldr	r0, [pc, #40]	; (80016cc <set_LED1+0x44>)
 80016a4:	f002 fcd0 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED1_G_GPIO_Port, LED1_G_Pin, G);
 80016a8:	79bb      	ldrb	r3, [r7, #6]
 80016aa:	461a      	mov	r2, r3
 80016ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016b0:	4806      	ldr	r0, [pc, #24]	; (80016cc <set_LED1+0x44>)
 80016b2:	f002 fcc9 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED1_B_GPIO_Port, LED1_B_Pin, B);
 80016b6:	797b      	ldrb	r3, [r7, #5]
 80016b8:	461a      	mov	r2, r3
 80016ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016be:	4803      	ldr	r0, [pc, #12]	; (80016cc <set_LED1+0x44>)
 80016c0:	f002 fcc2 	bl	8004048 <HAL_GPIO_WritePin>
}
 80016c4:	bf00      	nop
 80016c6:	3708      	adds	r7, #8
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	40020c00 	.word	0x40020c00

080016d0 <switchingCircuitIdle>:

void switchingCircuitIdle() {
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
	// visualise
	set_LED1(0, 0, 0);
 80016d4:	2200      	movs	r2, #0
 80016d6:	2100      	movs	r1, #0
 80016d8:	2000      	movs	r0, #0
 80016da:	f7ff ffd5 	bl	8001688 <set_LED1>
	// active low output enable
	HAL_GPIO_WritePin(Switches_driver_enable_GPIO_Port,
 80016de:	2200      	movs	r2, #0
 80016e0:	2101      	movs	r1, #1
 80016e2:	4811      	ldr	r0, [pc, #68]	; (8001728 <switchingCircuitIdle+0x58>)
 80016e4:	f002 fcb0 	bl	8004048 <HAL_GPIO_WritePin>
	Switches_driver_enable_Pin, 0);
	//also run the sequnece T1 (isolate amplifier)
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 0);
 80016e8:	2200      	movs	r2, #0
 80016ea:	2102      	movs	r1, #2
 80016ec:	480e      	ldr	r0, [pc, #56]	; (8001728 <switchingCircuitIdle+0x58>)
 80016ee:	f002 fcab 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 0);
 80016f2:	2200      	movs	r2, #0
 80016f4:	2104      	movs	r1, #4
 80016f6:	480c      	ldr	r0, [pc, #48]	; (8001728 <switchingCircuitIdle+0x58>)
 80016f8:	f002 fca6 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 1);
 80016fc:	2201      	movs	r2, #1
 80016fe:	2108      	movs	r1, #8
 8001700:	4809      	ldr	r0, [pc, #36]	; (8001728 <switchingCircuitIdle+0x58>)
 8001702:	f002 fca1 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 0);
 8001706:	2200      	movs	r2, #0
 8001708:	2110      	movs	r1, #16
 800170a:	4807      	ldr	r0, [pc, #28]	; (8001728 <switchingCircuitIdle+0x58>)
 800170c:	f002 fc9c 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 0);
 8001710:	2200      	movs	r2, #0
 8001712:	2120      	movs	r1, #32
 8001714:	4804      	ldr	r0, [pc, #16]	; (8001728 <switchingCircuitIdle+0x58>)
 8001716:	f002 fc97 	bl	8004048 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 0);
 800171a:	2200      	movs	r2, #0
 800171c:	2140      	movs	r1, #64	; 0x40
 800171e:	4802      	ldr	r0, [pc, #8]	; (8001728 <switchingCircuitIdle+0x58>)
 8001720:	f002 fc92 	bl	8004048 <HAL_GPIO_WritePin>
}
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}
 8001728:	40020c00 	.word	0x40020c00

0800172c <HAL_TIM_PeriodElapsedCallback>:
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 0);
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 0);
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 0);
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM5) {
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a08      	ldr	r2, [pc, #32]	; (800175c <HAL_TIM_PeriodElapsedCallback+0x30>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d108      	bne.n	8001750 <HAL_TIM_PeriodElapsedCallback+0x24>
		//HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
		if (timeIndex > 0) {
 800173e:	4b08      	ldr	r3, [pc, #32]	; (8001760 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d004      	beq.n	8001750 <HAL_TIM_PeriodElapsedCallback+0x24>
			timeIndex -= 10;
 8001746:	4b06      	ldr	r3, [pc, #24]	; (8001760 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	3b0a      	subs	r3, #10
 800174c:	4a04      	ldr	r2, [pc, #16]	; (8001760 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800174e:	6013      	str	r3, [r2, #0]

	if (htim->Instance == TIM6) {
		//HAL_GPIO_TogglePin(LED1_R_GPIO_Port, LED1_R_Pin);
	}

}
 8001750:	bf00      	nop
 8001752:	370c      	adds	r7, #12
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr
 800175c:	40000c00 	.word	0x40000c00
 8001760:	20000094 	.word	0x20000094

08001764 <delay_us>:

void delay_us(uint32_t delay_us) {
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
	timeIndex = delay_us;
 800176c:	4a06      	ldr	r2, [pc, #24]	; (8001788 <delay_us+0x24>)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6013      	str	r3, [r2, #0]
	while (timeIndex > 0)
 8001772:	bf00      	nop
 8001774:	4b04      	ldr	r3, [pc, #16]	; (8001788 <delay_us+0x24>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d1fb      	bne.n	8001774 <delay_us+0x10>
		;
}
 800177c:	bf00      	nop
 800177e:	370c      	adds	r7, #12
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr
 8001788:	20000094 	.word	0x20000094

0800178c <measureWithExternalADC>:

void measureWithExternalADC() {
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
	// visualise
	set_LED1(1, 0, 0);
 8001790:	2200      	movs	r2, #0
 8001792:	2100      	movs	r1, #0
 8001794:	2001      	movs	r0, #1
 8001796:	f7ff ff77 	bl	8001688 <set_LED1>
	// Start SPI communication over DMA
	HAL_SPI_Receive_DMA(&hspi1, buffer_rx1.uint8, samplesPerPeriod);
 800179a:	4b0b      	ldr	r3, [pc, #44]	; (80017c8 <measureWithExternalADC+0x3c>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	b29b      	uxth	r3, r3
 80017a0:	461a      	mov	r2, r3
 80017a2:	490a      	ldr	r1, [pc, #40]	; (80017cc <measureWithExternalADC+0x40>)
 80017a4:	480a      	ldr	r0, [pc, #40]	; (80017d0 <measureWithExternalADC+0x44>)
 80017a6:	f003 ff29 	bl	80055fc <HAL_SPI_Receive_DMA>
	//turn on timers
	HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1);	// SPI -  MCU NSS
 80017aa:	2100      	movs	r1, #0
 80017ac:	4809      	ldr	r0, [pc, #36]	; (80017d4 <measureWithExternalADC+0x48>)
 80017ae:	f004 fcdd 	bl	800616c <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_2); 	// SPI -  External ADC NSS
 80017b2:	2104      	movs	r1, #4
 80017b4:	4807      	ldr	r0, [pc, #28]	; (80017d4 <measureWithExternalADC+0x48>)
 80017b6:	f004 fcd9 	bl	800616c <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim8, TIM_CHANNEL_1);	// SPI -  CLK
 80017ba:	2100      	movs	r1, #0
 80017bc:	4806      	ldr	r0, [pc, #24]	; (80017d8 <measureWithExternalADC+0x4c>)
 80017be:	f004 fcd5 	bl	800616c <HAL_TIM_PWM_Start_IT>
}
 80017c2:	bf00      	nop
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	20000000 	.word	0x20000000
 80017cc:	2001da7c 	.word	0x2001da7c
 80017d0:	20033480 	.word	0x20033480
 80017d4:	20033440 	.word	0x20033440
 80017d8:	20007ed0 	.word	0x20007ed0

080017dc <measureWithInternalADC>:

void measureWithInternalADC() {
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
	// visualise
	set_LED1(0, 1, 0);
 80017e0:	2200      	movs	r2, #0
 80017e2:	2101      	movs	r1, #1
 80017e4:	2000      	movs	r0, #0
 80017e6:	f7ff ff4f 	bl	8001688 <set_LED1>
	//start ADC
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &buffer_rx1.uint16, samplesPerPeriod);
 80017ea:	4b06      	ldr	r3, [pc, #24]	; (8001804 <measureWithInternalADC+0x28>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	461a      	mov	r2, r3
 80017f0:	4905      	ldr	r1, [pc, #20]	; (8001808 <measureWithInternalADC+0x2c>)
 80017f2:	4806      	ldr	r0, [pc, #24]	; (800180c <measureWithInternalADC+0x30>)
 80017f4:	f001 fa0c 	bl	8002c10 <HAL_ADC_Start_DMA>
	// start timer
	HAL_TIM_Base_Start_IT(&htim6);
 80017f8:	4805      	ldr	r0, [pc, #20]	; (8001810 <measureWithInternalADC+0x34>)
 80017fa:	f004 fc37 	bl	800606c <HAL_TIM_Base_Start_IT>
}
 80017fe:	bf00      	nop
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	20000000 	.word	0x20000000
 8001808:	2001da7c 	.word	0x2001da7c
 800180c:	2001d9b4 	.word	0x2001d9b4
 8001810:	200333fc 	.word	0x200333fc

08001814 <measureWithComparator>:

void measureWithComparator() {
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
	// visualise
	set_LED1(0, 0, 1);
 8001818:	2201      	movs	r2, #1
 800181a:	2100      	movs	r1, #0
 800181c:	2000      	movs	r0, #0
 800181e:	f7ff ff33 	bl	8001688 <set_LED1>
	// run the timer
	//HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
	HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_1, buffer_comp, 8000);
 8001822:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8001826:	4a03      	ldr	r2, [pc, #12]	; (8001834 <measureWithComparator+0x20>)
 8001828:	2100      	movs	r1, #0
 800182a:	4803      	ldr	r0, [pc, #12]	; (8001838 <measureWithComparator+0x24>)
 800182c:	f004 fdee 	bl	800640c <HAL_TIM_IC_Start_DMA>
}
 8001830:	bf00      	nop
 8001832:	bd80      	pop	{r7, pc}
 8001834:	200000a4 	.word	0x200000a4
 8001838:	200334e4 	.word	0x200334e4

0800183c <measureFrequencyWithTimer>:

//mode = 1 ... run only once, mode = 0 ... run infinity times
void measureFrequencyWithTimer(TIM_HandleTypeDef *htim) {
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
	 state.activeMeasureTechnique = 0;
	 } else {
	 //state.preparedToRunPolarizationPhase = 1;
	 }
	 }*/
	HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_1);
 8001844:	2100      	movs	r1, #0
 8001846:	480f      	ldr	r0, [pc, #60]	; (8001884 <measureFrequencyWithTimer+0x48>)
 8001848:	f004 fedc 	bl	8006604 <HAL_TIM_IC_Stop_DMA>
	sendDataOverUART();
 800184c:	f000 f82e 	bl	80018ac <sendDataOverUART>
	state.remainingMeasurements--;
 8001850:	4b0d      	ldr	r3, [pc, #52]	; (8001888 <measureFrequencyWithTimer+0x4c>)
 8001852:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001856:	b29b      	uxth	r3, r3
 8001858:	3b01      	subs	r3, #1
 800185a:	b29b      	uxth	r3, r3
 800185c:	b21a      	sxth	r2, r3
 800185e:	4b0a      	ldr	r3, [pc, #40]	; (8001888 <measureFrequencyWithTimer+0x4c>)
 8001860:	805a      	strh	r2, [r3, #2]
	//if freq should be measured only once, after the measurement, go to idle state
	if (state.remainingMeasurements == 0) {
 8001862:	4b09      	ldr	r3, [pc, #36]	; (8001888 <measureFrequencyWithTimer+0x4c>)
 8001864:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d103      	bne.n	8001874 <measureFrequencyWithTimer+0x38>
		state.activeMeasureTechnique = 0;
 800186c:	4b06      	ldr	r3, [pc, #24]	; (8001888 <measureFrequencyWithTimer+0x4c>)
 800186e:	2200      	movs	r2, #0
 8001870:	705a      	strb	r2, [r3, #1]
	} else {
		state.preparedToRunPolarizationPhase = 1;
	}

}
 8001872:	e002      	b.n	800187a <measureFrequencyWithTimer+0x3e>
		state.preparedToRunPolarizationPhase = 1;
 8001874:	4b04      	ldr	r3, [pc, #16]	; (8001888 <measureFrequencyWithTimer+0x4c>)
 8001876:	2201      	movs	r2, #1
 8001878:	71da      	strb	r2, [r3, #7]
}
 800187a:	bf00      	nop
 800187c:	3708      	adds	r7, #8
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	200334e4 	.word	0x200334e4
 8001888:	2001d928 	.word	0x2001d928

0800188c <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800189c:	d102      	bne.n	80018a4 <HAL_TIM_IC_CaptureCallback+0x18>
		measureFrequencyWithTimer(htim);
 800189e:	6878      	ldr	r0, [r7, #4]
 80018a0:	f7ff ffcc 	bl	800183c <measureFrequencyWithTimer>

	}
}
 80018a4:	bf00      	nop
 80018a6:	3708      	adds	r7, #8
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}

080018ac <sendDataOverUART>:
	state.remainingMeasurements = 0;
	state.preparedToRunPolarizationPhase = 0;
	state.index = 0;
}

void sendDataOverUART() {
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b08c      	sub	sp, #48	; 0x30
 80018b0:	af00      	add	r7, sp, #0
	char msg_freq[16];
	char msg_buffers[16];
	uint16_t adc = 0;
 80018b2:	2300      	movs	r3, #0
 80018b4:	857b      	strh	r3, [r7, #42]	; 0x2a
	int i = 0;
 80018b6:	2300      	movs	r3, #0
 80018b8:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (state.activeMeasureTechnique == extADC
 80018ba:	4b54      	ldr	r3, [pc, #336]	; (8001a0c <sendDataOverUART+0x160>)
 80018bc:	785b      	ldrb	r3, [r3, #1]
 80018be:	2b01      	cmp	r3, #1
 80018c0:	d003      	beq.n	80018ca <sendDataOverUART+0x1e>
			|| state.activeMeasureTechnique == intADC) {
 80018c2:	4b52      	ldr	r3, [pc, #328]	; (8001a0c <sendDataOverUART+0x160>)
 80018c4:	785b      	ldrb	r3, [r3, #1]
 80018c6:	2b02      	cmp	r3, #2
 80018c8:	d16e      	bne.n	80019a8 <sendDataOverUART+0xfc>
		// first buffer
		for (i = 0; i < samplesPerPeriod; i++) {
 80018ca:	2300      	movs	r3, #0
 80018cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018ce:	e025      	b.n	800191c <sendDataOverUART+0x70>
			adc = (uint16_t) (buffer_rx1.uint8[i])
 80018d0:	4a4f      	ldr	r2, [pc, #316]	; (8001a10 <sendDataOverUART+0x164>)
 80018d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018d4:	4413      	add	r3, r2
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	b29a      	uxth	r2, r3
					+ (uint16_t) (256 * buffer_rx1.uint8[i + 1]);
 80018da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018dc:	3301      	adds	r3, #1
 80018de:	494c      	ldr	r1, [pc, #304]	; (8001a10 <sendDataOverUART+0x164>)
 80018e0:	5ccb      	ldrb	r3, [r1, r3]
 80018e2:	b29b      	uxth	r3, r3
 80018e4:	021b      	lsls	r3, r3, #8
 80018e6:	b29b      	uxth	r3, r3
			adc = (uint16_t) (buffer_rx1.uint8[i])
 80018e8:	4413      	add	r3, r2
 80018ea:	857b      	strh	r3, [r7, #42]	; 0x2a
			sprintf(msg_buffers, "%hu\n", adc);
 80018ec:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 80018ee:	1d3b      	adds	r3, r7, #4
 80018f0:	4948      	ldr	r1, [pc, #288]	; (8001a14 <sendDataOverUART+0x168>)
 80018f2:	4618      	mov	r0, r3
 80018f4:	f007 fa8c 	bl	8008e10 <siprintf>
			HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers,
					strlen(msg_buffers),
 80018f8:	1d3b      	adds	r3, r7, #4
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7fe fcaa 	bl	8000254 <strlen>
 8001900:	4603      	mov	r3, r0
			HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers,
 8001902:	b29a      	uxth	r2, r3
 8001904:	1d39      	adds	r1, r7, #4
 8001906:	f04f 33ff 	mov.w	r3, #4294967295
 800190a:	4843      	ldr	r0, [pc, #268]	; (8001a18 <sendDataOverUART+0x16c>)
 800190c:	f006 fab4 	bl	8007e78 <HAL_UART_Transmit>
					HAL_MAX_DELAY);
			i++;
 8001910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001912:	3301      	adds	r3, #1
 8001914:	62fb      	str	r3, [r7, #44]	; 0x2c
		for (i = 0; i < samplesPerPeriod; i++) {
 8001916:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001918:	3301      	adds	r3, #1
 800191a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800191c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800191e:	4b3f      	ldr	r3, [pc, #252]	; (8001a1c <sendDataOverUART+0x170>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	429a      	cmp	r2, r3
 8001924:	d3d4      	bcc.n	80018d0 <sendDataOverUART+0x24>
		}
		//second buffer
		for (i = 0; i < samplesPerPeriod; i++) {
 8001926:	2300      	movs	r3, #0
 8001928:	62fb      	str	r3, [r7, #44]	; 0x2c
 800192a:	e025      	b.n	8001978 <sendDataOverUART+0xcc>
			adc = (uint16_t) (buffer_rx2.uint8[i])
 800192c:	4a3c      	ldr	r2, [pc, #240]	; (8001a20 <sendDataOverUART+0x174>)
 800192e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001930:	4413      	add	r3, r2
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	b29a      	uxth	r2, r3
					+ (uint16_t) (256 * buffer_rx2.uint8[i + 1]);
 8001936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001938:	3301      	adds	r3, #1
 800193a:	4939      	ldr	r1, [pc, #228]	; (8001a20 <sendDataOverUART+0x174>)
 800193c:	5ccb      	ldrb	r3, [r1, r3]
 800193e:	b29b      	uxth	r3, r3
 8001940:	021b      	lsls	r3, r3, #8
 8001942:	b29b      	uxth	r3, r3
			adc = (uint16_t) (buffer_rx2.uint8[i])
 8001944:	4413      	add	r3, r2
 8001946:	857b      	strh	r3, [r7, #42]	; 0x2a
			sprintf(msg_buffers, "%hu\n", adc);
 8001948:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 800194a:	1d3b      	adds	r3, r7, #4
 800194c:	4931      	ldr	r1, [pc, #196]	; (8001a14 <sendDataOverUART+0x168>)
 800194e:	4618      	mov	r0, r3
 8001950:	f007 fa5e 	bl	8008e10 <siprintf>
			HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers,
					strlen(msg_buffers),
 8001954:	1d3b      	adds	r3, r7, #4
 8001956:	4618      	mov	r0, r3
 8001958:	f7fe fc7c 	bl	8000254 <strlen>
 800195c:	4603      	mov	r3, r0
			HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers,
 800195e:	b29a      	uxth	r2, r3
 8001960:	1d39      	adds	r1, r7, #4
 8001962:	f04f 33ff 	mov.w	r3, #4294967295
 8001966:	482c      	ldr	r0, [pc, #176]	; (8001a18 <sendDataOverUART+0x16c>)
 8001968:	f006 fa86 	bl	8007e78 <HAL_UART_Transmit>
					HAL_MAX_DELAY);
			i++;
 800196c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800196e:	3301      	adds	r3, #1
 8001970:	62fb      	str	r3, [r7, #44]	; 0x2c
		for (i = 0; i < samplesPerPeriod; i++) {
 8001972:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001974:	3301      	adds	r3, #1
 8001976:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001978:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800197a:	4b28      	ldr	r3, [pc, #160]	; (8001a1c <sendDataOverUART+0x170>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	429a      	cmp	r2, r3
 8001980:	d3d4      	bcc.n	800192c <sendDataOverUART+0x80>
		}
		sprintf(msg_buffers, ";%hu\n", 50);
 8001982:	1d3b      	adds	r3, r7, #4
 8001984:	2232      	movs	r2, #50	; 0x32
 8001986:	4927      	ldr	r1, [pc, #156]	; (8001a24 <sendDataOverUART+0x178>)
 8001988:	4618      	mov	r0, r3
 800198a:	f007 fa41 	bl	8008e10 <siprintf>
		HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers),
 800198e:	1d3b      	adds	r3, r7, #4
 8001990:	4618      	mov	r0, r3
 8001992:	f7fe fc5f 	bl	8000254 <strlen>
 8001996:	4603      	mov	r3, r0
 8001998:	b29a      	uxth	r2, r3
 800199a:	1d39      	adds	r1, r7, #4
 800199c:	f04f 33ff 	mov.w	r3, #4294967295
 80019a0:	481d      	ldr	r0, [pc, #116]	; (8001a18 <sendDataOverUART+0x16c>)
 80019a2:	f006 fa69 	bl	8007e78 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart3, (uint8_t*) msg_freq, strlen(msg_freq),
			HAL_MAX_DELAY);
		}
	}

}
 80019a6:	e02d      	b.n	8001a04 <sendDataOverUART+0x158>
	} else if (state.activeMeasureTechnique == comp) {
 80019a8:	4b18      	ldr	r3, [pc, #96]	; (8001a0c <sendDataOverUART+0x160>)
 80019aa:	785b      	ldrb	r3, [r3, #1]
 80019ac:	2b03      	cmp	r3, #3
 80019ae:	d129      	bne.n	8001a04 <sendDataOverUART+0x158>
		for (i = 0; i < 4000; i += 2) {
 80019b0:	2300      	movs	r3, #0
 80019b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80019b4:	e022      	b.n	80019fc <sendDataOverUART+0x150>
			uint32_t freq = buffer_comp[i + 1] - buffer_comp[i];
 80019b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019b8:	3301      	adds	r3, #1
 80019ba:	4a1b      	ldr	r2, [pc, #108]	; (8001a28 <sendDataOverUART+0x17c>)
 80019bc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80019c0:	4919      	ldr	r1, [pc, #100]	; (8001a28 <sendDataOverUART+0x17c>)
 80019c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019c4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	627b      	str	r3, [r7, #36]	; 0x24
			sprintf(msg_freq, "%d\n", freq);
 80019cc:	f107 0314 	add.w	r3, r7, #20
 80019d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019d2:	4916      	ldr	r1, [pc, #88]	; (8001a2c <sendDataOverUART+0x180>)
 80019d4:	4618      	mov	r0, r3
 80019d6:	f007 fa1b 	bl	8008e10 <siprintf>
			HAL_UART_Transmit(&huart3, (uint8_t*) msg_freq, strlen(msg_freq),
 80019da:	f107 0314 	add.w	r3, r7, #20
 80019de:	4618      	mov	r0, r3
 80019e0:	f7fe fc38 	bl	8000254 <strlen>
 80019e4:	4603      	mov	r3, r0
 80019e6:	b29a      	uxth	r2, r3
 80019e8:	f107 0114 	add.w	r1, r7, #20
 80019ec:	f04f 33ff 	mov.w	r3, #4294967295
 80019f0:	4809      	ldr	r0, [pc, #36]	; (8001a18 <sendDataOverUART+0x16c>)
 80019f2:	f006 fa41 	bl	8007e78 <HAL_UART_Transmit>
		for (i = 0; i < 4000; i += 2) {
 80019f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019f8:	3302      	adds	r3, #2
 80019fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80019fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019fe:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8001a02:	dbd8      	blt.n	80019b6 <sendDataOverUART+0x10a>
}
 8001a04:	bf00      	nop
 8001a06:	3730      	adds	r7, #48	; 0x30
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	2001d928 	.word	0x2001d928
 8001a10:	2001da7c 	.word	0x2001da7c
 8001a14:	08009718 	.word	0x08009718
 8001a18:	20007f50 	.word	0x20007f50
 8001a1c:	20000000 	.word	0x20000000
 8001a20:	20008020 	.word	0x20008020
 8001a24:	08009720 	.word	0x08009720
 8001a28:	200000a4 	.word	0x200000a4
 8001a2c:	08009728 	.word	0x08009728

08001a30 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
	//stop the ADC when in interrupt
	ADC1->CR2 &= ~ADC_CR2_DMA;
 8001a38:	4b1f      	ldr	r3, [pc, #124]	; (8001ab8 <HAL_ADC_ConvCpltCallback+0x88>)
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	4a1e      	ldr	r2, [pc, #120]	; (8001ab8 <HAL_ADC_ConvCpltCallback+0x88>)
 8001a3e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001a42:	6093      	str	r3, [r2, #8]
	// if function HAL_ADC_Stop_DMA(&hadc1) would be called, it wouldn't be possible to Start DMA again.

	filledBuffers++;
 8001a44:	4b1d      	ldr	r3, [pc, #116]	; (8001abc <HAL_ADC_ConvCpltCallback+0x8c>)
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	3301      	adds	r3, #1
 8001a4a:	b2da      	uxtb	r2, r3
 8001a4c:	4b1b      	ldr	r3, [pc, #108]	; (8001abc <HAL_ADC_ConvCpltCallback+0x8c>)
 8001a4e:	701a      	strb	r2, [r3, #0]

	//first buffer is filled
	if (filledBuffers == 1) {
 8001a50:	4b1a      	ldr	r3, [pc, #104]	; (8001abc <HAL_ADC_ConvCpltCallback+0x8c>)
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	2b01      	cmp	r3, #1
 8001a56:	d107      	bne.n	8001a68 <HAL_ADC_ConvCpltCallback+0x38>
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &buffer_rx2.uint16,
 8001a58:	4b19      	ldr	r3, [pc, #100]	; (8001ac0 <HAL_ADC_ConvCpltCallback+0x90>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	461a      	mov	r2, r3
 8001a5e:	4919      	ldr	r1, [pc, #100]	; (8001ac4 <HAL_ADC_ConvCpltCallback+0x94>)
 8001a60:	4819      	ldr	r0, [pc, #100]	; (8001ac8 <HAL_ADC_ConvCpltCallback+0x98>)
 8001a62:	f001 f8d5 	bl	8002c10 <HAL_ADC_Start_DMA>
			state.activeMeasureTechnique = 0;
		} else {
			state.preparedToRunPolarizationPhase = 1;
		}
	}
}
 8001a66:	e022      	b.n	8001aae <HAL_ADC_ConvCpltCallback+0x7e>
	else if (filledBuffers == 2) {
 8001a68:	4b14      	ldr	r3, [pc, #80]	; (8001abc <HAL_ADC_ConvCpltCallback+0x8c>)
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	2b02      	cmp	r3, #2
 8001a6e:	d11e      	bne.n	8001aae <HAL_ADC_ConvCpltCallback+0x7e>
		switchingCircuitIdle();
 8001a70:	f7ff fe2e 	bl	80016d0 <switchingCircuitIdle>
		HAL_TIM_Base_Stop_IT(&htim6);
 8001a74:	4815      	ldr	r0, [pc, #84]	; (8001acc <HAL_ADC_ConvCpltCallback+0x9c>)
 8001a76:	f004 fb23 	bl	80060c0 <HAL_TIM_Base_Stop_IT>
		filledBuffers = 0;
 8001a7a:	4b10      	ldr	r3, [pc, #64]	; (8001abc <HAL_ADC_ConvCpltCallback+0x8c>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	701a      	strb	r2, [r3, #0]
		sendDataOverUART();
 8001a80:	f7ff ff14 	bl	80018ac <sendDataOverUART>
		state.remainingMeasurements--;
 8001a84:	4b12      	ldr	r3, [pc, #72]	; (8001ad0 <HAL_ADC_ConvCpltCallback+0xa0>)
 8001a86:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	3b01      	subs	r3, #1
 8001a8e:	b29b      	uxth	r3, r3
 8001a90:	b21a      	sxth	r2, r3
 8001a92:	4b0f      	ldr	r3, [pc, #60]	; (8001ad0 <HAL_ADC_ConvCpltCallback+0xa0>)
 8001a94:	805a      	strh	r2, [r3, #2]
		if (state.remainingMeasurements == 0) {
 8001a96:	4b0e      	ldr	r3, [pc, #56]	; (8001ad0 <HAL_ADC_ConvCpltCallback+0xa0>)
 8001a98:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d103      	bne.n	8001aa8 <HAL_ADC_ConvCpltCallback+0x78>
			state.activeMeasureTechnique = 0;
 8001aa0:	4b0b      	ldr	r3, [pc, #44]	; (8001ad0 <HAL_ADC_ConvCpltCallback+0xa0>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	705a      	strb	r2, [r3, #1]
}
 8001aa6:	e002      	b.n	8001aae <HAL_ADC_ConvCpltCallback+0x7e>
			state.preparedToRunPolarizationPhase = 1;
 8001aa8:	4b09      	ldr	r3, [pc, #36]	; (8001ad0 <HAL_ADC_ConvCpltCallback+0xa0>)
 8001aaa:	2201      	movs	r2, #1
 8001aac:	71da      	strb	r2, [r3, #7]
}
 8001aae:	bf00      	nop
 8001ab0:	3708      	adds	r7, #8
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	40012000 	.word	0x40012000
 8001abc:	20000090 	.word	0x20000090
 8001ac0:	20000000 	.word	0x20000000
 8001ac4:	20008020 	.word	0x20008020
 8001ac8:	2001d9b4 	.word	0x2001d9b4
 8001acc:	200333fc 	.word	0x200333fc
 8001ad0:	2001d928 	.word	0x2001d928

08001ad4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a0c      	ldr	r2, [pc, #48]	; (8001b14 <HAL_UART_RxCpltCallback+0x40>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d112      	bne.n	8001b0c <HAL_UART_RxCpltCallback+0x38>
		state.measureTechniqueUpdated = 1;
 8001ae6:	4b0c      	ldr	r3, [pc, #48]	; (8001b18 <HAL_UART_RxCpltCallback+0x44>)
 8001ae8:	2201      	movs	r2, #1
 8001aea:	719a      	strb	r2, [r3, #6]
		//prepareForNextMeasurements(buffer_uart_rx);
		receivedChars[receivedCharIndex++] = buffer_uart_rx[0];
 8001aec:	4b0b      	ldr	r3, [pc, #44]	; (8001b1c <HAL_UART_RxCpltCallback+0x48>)
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	1c5a      	adds	r2, r3, #1
 8001af2:	b2d1      	uxtb	r1, r2
 8001af4:	4a09      	ldr	r2, [pc, #36]	; (8001b1c <HAL_UART_RxCpltCallback+0x48>)
 8001af6:	7011      	strb	r1, [r2, #0]
 8001af8:	461a      	mov	r2, r3
 8001afa:	4b09      	ldr	r3, [pc, #36]	; (8001b20 <HAL_UART_RxCpltCallback+0x4c>)
 8001afc:	7819      	ldrb	r1, [r3, #0]
 8001afe:	4b09      	ldr	r3, [pc, #36]	; (8001b24 <HAL_UART_RxCpltCallback+0x50>)
 8001b00:	5499      	strb	r1, [r3, r2]
		//wait for next incomming data
		HAL_UART_Receive_IT(&huart3, buffer_uart_rx, 1);
 8001b02:	2201      	movs	r2, #1
 8001b04:	4906      	ldr	r1, [pc, #24]	; (8001b20 <HAL_UART_RxCpltCallback+0x4c>)
 8001b06:	4808      	ldr	r0, [pc, #32]	; (8001b28 <HAL_UART_RxCpltCallback+0x54>)
 8001b08:	f006 fa48 	bl	8007f9c <HAL_UART_Receive_IT>
	}
}
 8001b0c:	bf00      	nop
 8001b0e:	3708      	adds	r7, #8
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	40004800 	.word	0x40004800
 8001b18:	2001d928 	.word	0x2001d928
 8001b1c:	2003343c 	.word	0x2003343c
 8001b20:	2000801c 	.word	0x2000801c
 8001b24:	200333c8 	.word	0x200333c8
 8001b28:	20007f50 	.word	0x20007f50

08001b2c <HAL_SPI_RxCpltCallback>:
		break;
	}
	state.preparedToRunPolarizationPhase = 1;
}

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
	filledBuffers++;
 8001b34:	4b21      	ldr	r3, [pc, #132]	; (8001bbc <HAL_SPI_RxCpltCallback+0x90>)
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	3301      	adds	r3, #1
 8001b3a:	b2da      	uxtb	r2, r3
 8001b3c:	4b1f      	ldr	r3, [pc, #124]	; (8001bbc <HAL_SPI_RxCpltCallback+0x90>)
 8001b3e:	701a      	strb	r2, [r3, #0]

	//first buffer is filled
	if (filledBuffers == 1) {
 8001b40:	4b1e      	ldr	r3, [pc, #120]	; (8001bbc <HAL_SPI_RxCpltCallback+0x90>)
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d108      	bne.n	8001b5a <HAL_SPI_RxCpltCallback+0x2e>
		HAL_SPI_Receive_DMA(&hspi1, buffer_rx2.uint8, samplesPerPeriod);
 8001b48:	4b1d      	ldr	r3, [pc, #116]	; (8001bc0 <HAL_SPI_RxCpltCallback+0x94>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	b29b      	uxth	r3, r3
 8001b4e:	461a      	mov	r2, r3
 8001b50:	491c      	ldr	r1, [pc, #112]	; (8001bc4 <HAL_SPI_RxCpltCallback+0x98>)
 8001b52:	481d      	ldr	r0, [pc, #116]	; (8001bc8 <HAL_SPI_RxCpltCallback+0x9c>)
 8001b54:	f003 fd52 	bl	80055fc <HAL_SPI_Receive_DMA>
		} else {
			state.preparedToRunPolarizationPhase = 1;
		}

	}
}
 8001b58:	e02b      	b.n	8001bb2 <HAL_SPI_RxCpltCallback+0x86>
	else if (filledBuffers == 2) {
 8001b5a:	4b18      	ldr	r3, [pc, #96]	; (8001bbc <HAL_SPI_RxCpltCallback+0x90>)
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	2b02      	cmp	r3, #2
 8001b60:	d127      	bne.n	8001bb2 <HAL_SPI_RxCpltCallback+0x86>
		switchingCircuitIdle();
 8001b62:	f7ff fdb5 	bl	80016d0 <switchingCircuitIdle>
		HAL_TIM_PWM_Stop_IT(&htim1, TIM_CHANNEL_1);
 8001b66:	2100      	movs	r1, #0
 8001b68:	4818      	ldr	r0, [pc, #96]	; (8001bcc <HAL_SPI_RxCpltCallback+0xa0>)
 8001b6a:	f004 fb89 	bl	8006280 <HAL_TIM_PWM_Stop_IT>
		HAL_TIM_PWM_Stop_IT(&htim1, TIM_CHANNEL_2);
 8001b6e:	2104      	movs	r1, #4
 8001b70:	4816      	ldr	r0, [pc, #88]	; (8001bcc <HAL_SPI_RxCpltCallback+0xa0>)
 8001b72:	f004 fb85 	bl	8006280 <HAL_TIM_PWM_Stop_IT>
		HAL_TIM_PWM_Stop_IT(&htim8, TIM_CHANNEL_1);
 8001b76:	2100      	movs	r1, #0
 8001b78:	4815      	ldr	r0, [pc, #84]	; (8001bd0 <HAL_SPI_RxCpltCallback+0xa4>)
 8001b7a:	f004 fb81 	bl	8006280 <HAL_TIM_PWM_Stop_IT>
		filledBuffers = 0;
 8001b7e:	4b0f      	ldr	r3, [pc, #60]	; (8001bbc <HAL_SPI_RxCpltCallback+0x90>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	701a      	strb	r2, [r3, #0]
		sendDataOverUART();
 8001b84:	f7ff fe92 	bl	80018ac <sendDataOverUART>
		state.remainingMeasurements--;
 8001b88:	4b12      	ldr	r3, [pc, #72]	; (8001bd4 <HAL_SPI_RxCpltCallback+0xa8>)
 8001b8a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001b8e:	b29b      	uxth	r3, r3
 8001b90:	3b01      	subs	r3, #1
 8001b92:	b29b      	uxth	r3, r3
 8001b94:	b21a      	sxth	r2, r3
 8001b96:	4b0f      	ldr	r3, [pc, #60]	; (8001bd4 <HAL_SPI_RxCpltCallback+0xa8>)
 8001b98:	805a      	strh	r2, [r3, #2]
		if (state.remainingMeasurements == 0) {
 8001b9a:	4b0e      	ldr	r3, [pc, #56]	; (8001bd4 <HAL_SPI_RxCpltCallback+0xa8>)
 8001b9c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d103      	bne.n	8001bac <HAL_SPI_RxCpltCallback+0x80>
			state.activeMeasureTechnique = 0;
 8001ba4:	4b0b      	ldr	r3, [pc, #44]	; (8001bd4 <HAL_SPI_RxCpltCallback+0xa8>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	705a      	strb	r2, [r3, #1]
}
 8001baa:	e002      	b.n	8001bb2 <HAL_SPI_RxCpltCallback+0x86>
			state.preparedToRunPolarizationPhase = 1;
 8001bac:	4b09      	ldr	r3, [pc, #36]	; (8001bd4 <HAL_SPI_RxCpltCallback+0xa8>)
 8001bae:	2201      	movs	r2, #1
 8001bb0:	71da      	strb	r2, [r3, #7]
}
 8001bb2:	bf00      	nop
 8001bb4:	3708      	adds	r7, #8
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	20000090 	.word	0x20000090
 8001bc0:	20000000 	.word	0x20000000
 8001bc4:	20008020 	.word	0x20008020
 8001bc8:	20033480 	.word	0x20033480
 8001bcc:	20033440 	.word	0x20033440
 8001bd0:	20007ed0 	.word	0x20007ed0
 8001bd4:	2001d928 	.word	0x2001d928

08001bd8 <parseText>:

int parseText() {
 8001bd8:	b5b0      	push	{r4, r5, r7, lr}
 8001bda:	b09e      	sub	sp, #120	; 0x78
 8001bdc:	af00      	add	r7, sp, #0
	//check if there is two times character * indicating complete command
	uint8_t
	i,indexOfFirstSpecialChar , indexOfSecondSpecialChar, specialCharCount = 0;
 8001bde:	2300      	movs	r3, #0
 8001be0:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
	char msg_buffers[50];
	char receivedCommand[50];
	for(i = 0; i<strlen(receivedCommand); i++){
 8001be4:	2300      	movs	r3, #0
 8001be6:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8001bea:	e014      	b.n	8001c16 <parseText+0x3e>
		msg_buffers[i] = '/0';
 8001bec:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001bf0:	f107 0278 	add.w	r2, r7, #120	; 0x78
 8001bf4:	4413      	add	r3, r2
 8001bf6:	2230      	movs	r2, #48	; 0x30
 8001bf8:	f803 2c44 	strb.w	r2, [r3, #-68]
		receivedCommand[i] = '/0';
 8001bfc:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001c00:	f107 0278 	add.w	r2, r7, #120	; 0x78
 8001c04:	4413      	add	r3, r2
 8001c06:	2230      	movs	r2, #48	; 0x30
 8001c08:	f803 2c78 	strb.w	r2, [r3, #-120]
	for(i = 0; i<strlen(receivedCommand); i++){
 8001c0c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001c10:	3301      	adds	r3, #1
 8001c12:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8001c16:	f897 4077 	ldrb.w	r4, [r7, #119]	; 0x77
 8001c1a:	463b      	mov	r3, r7
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f7fe fb19 	bl	8000254 <strlen>
 8001c22:	4603      	mov	r3, r0
 8001c24:	429c      	cmp	r4, r3
 8001c26:	d3e1      	bcc.n	8001bec <parseText+0x14>
	}

	for (i = 0; i < strlen(receivedChars); i++) {
 8001c28:	2300      	movs	r3, #0
 8001c2a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8001c2e:	e020      	b.n	8001c72 <parseText+0x9a>
		if (receivedChars[i] == '*') {
 8001c30:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001c34:	4a97      	ldr	r2, [pc, #604]	; (8001e94 <parseText+0x2bc>)
 8001c36:	5cd3      	ldrb	r3, [r2, r3]
 8001c38:	2b2a      	cmp	r3, #42	; 0x2a
 8001c3a:	d115      	bne.n	8001c68 <parseText+0x90>
			if (specialCharCount == 0) {
 8001c3c:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d104      	bne.n	8001c4e <parseText+0x76>
				indexOfFirstSpecialChar = i;
 8001c44:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001c48:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
 8001c4c:	e007      	b.n	8001c5e <parseText+0x86>
			} else if (specialCharCount == 1) {
 8001c4e:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8001c52:	2b01      	cmp	r3, #1
 8001c54:	d103      	bne.n	8001c5e <parseText+0x86>
				indexOfSecondSpecialChar = i;
 8001c56:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001c5a:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
			}
			specialCharCount++;
 8001c5e:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8001c62:	3301      	adds	r3, #1
 8001c64:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
	for (i = 0; i < strlen(receivedChars); i++) {
 8001c68:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001c6c:	3301      	adds	r3, #1
 8001c6e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8001c72:	f897 4077 	ldrb.w	r4, [r7, #119]	; 0x77
 8001c76:	4887      	ldr	r0, [pc, #540]	; (8001e94 <parseText+0x2bc>)
 8001c78:	f7fe faec 	bl	8000254 <strlen>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	429c      	cmp	r4, r3
 8001c80:	d3d6      	bcc.n	8001c30 <parseText+0x58>
		}
	}
	if (specialCharCount == 1) {
 8001c82:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	d11b      	bne.n	8001cc2 <parseText+0xea>
		sprintf(msg_buffers,
 8001c8a:	4b83      	ldr	r3, [pc, #524]	; (8001e98 <parseText+0x2c0>)
 8001c8c:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8001c90:	461d      	mov	r5, r3
 8001c92:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c94:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c96:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c98:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c9a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c9c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c9e:	682b      	ldr	r3, [r5, #0]
 8001ca0:	8023      	strh	r3, [r4, #0]
				"The command is not complete. second * is missing\n");
		HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers),
 8001ca2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f7fe fad4 	bl	8000254 <strlen>
 8001cac:	4603      	mov	r3, r0
 8001cae:	b29a      	uxth	r2, r3
 8001cb0:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8001cb4:	f04f 33ff 	mov.w	r3, #4294967295
 8001cb8:	4878      	ldr	r0, [pc, #480]	; (8001e9c <parseText+0x2c4>)
 8001cba:	f006 f8dd 	bl	8007e78 <HAL_UART_Transmit>
				HAL_MAX_DELAY);
		return 0;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	e0e3      	b.n	8001e8a <parseText+0x2b2>

	} else if (specialCharCount == 2) {
 8001cc2:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8001cc6:	2b02      	cmp	r3, #2
 8001cc8:	d14d      	bne.n	8001d66 <parseText+0x18e>
		sprintf(msg_buffers, "New state was set\n");
 8001cca:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001cce:	4a74      	ldr	r2, [pc, #464]	; (8001ea0 <parseText+0x2c8>)
 8001cd0:	461c      	mov	r4, r3
 8001cd2:	4615      	mov	r5, r2
 8001cd4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001cd6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001cd8:	682b      	ldr	r3, [r5, #0]
 8001cda:	461a      	mov	r2, r3
 8001cdc:	8022      	strh	r2, [r4, #0]
 8001cde:	3402      	adds	r4, #2
 8001ce0:	0c1b      	lsrs	r3, r3, #16
 8001ce2:	7023      	strb	r3, [r4, #0]
		HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers),
 8001ce4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7fe fab3 	bl	8000254 <strlen>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	b29a      	uxth	r2, r3
 8001cf2:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8001cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8001cfa:	4868      	ldr	r0, [pc, #416]	; (8001e9c <parseText+0x2c4>)
 8001cfc:	f006 f8bc 	bl	8007e78 <HAL_UART_Transmit>
	} else {
		return 0;
	}

	// get string between special chars
	strncpy(receivedCommand, receivedChars + indexOfFirstSpecialChar + 1, indexOfSecondSpecialChar - indexOfFirstSpecialChar-1);
 8001d00:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8001d04:	3301      	adds	r3, #1
 8001d06:	4a63      	ldr	r2, [pc, #396]	; (8001e94 <parseText+0x2bc>)
 8001d08:	1899      	adds	r1, r3, r2
 8001d0a:	f897 2075 	ldrb.w	r2, [r7, #117]	; 0x75
 8001d0e:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8001d12:	1ad3      	subs	r3, r2, r3
 8001d14:	3b01      	subs	r3, #1
 8001d16:	461a      	mov	r2, r3
 8001d18:	463b      	mov	r3, r7
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f007 f898 	bl	8008e50 <strncpy>
	receivedCommand[indexOfSecondSpecialChar - indexOfFirstSpecialChar] = '\0';
 8001d20:	f897 2075 	ldrb.w	r2, [r7, #117]	; 0x75
 8001d24:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	f107 0278 	add.w	r2, r7, #120	; 0x78
 8001d2e:	4413      	add	r3, r2
 8001d30:	2200      	movs	r2, #0
 8001d32:	f803 2c78 	strb.w	r2, [r3, #-120]

	//if specialCharCount == 2
	// Extract the first token - command


	char *command = strtok(receivedCommand, ":");
 8001d36:	463b      	mov	r3, r7
 8001d38:	495a      	ldr	r1, [pc, #360]	; (8001ea4 <parseText+0x2cc>)
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f007 f89e 	bl	8008e7c <strtok>
 8001d40:	6738      	str	r0, [r7, #112]	; 0x70
	char *method = strtok(NULL, ":");
 8001d42:	4958      	ldr	r1, [pc, #352]	; (8001ea4 <parseText+0x2cc>)
 8001d44:	2000      	movs	r0, #0
 8001d46:	f007 f899 	bl	8008e7c <strtok>
 8001d4a:	66f8      	str	r0, [r7, #108]	; 0x6c
	char *count = strtok(NULL, ":");
 8001d4c:	4955      	ldr	r1, [pc, #340]	; (8001ea4 <parseText+0x2cc>)
 8001d4e:	2000      	movs	r0, #0
 8001d50:	f007 f894 	bl	8008e7c <strtok>
 8001d54:	66b8      	str	r0, [r7, #104]	; 0x68

	//*IDN*
	if (strcmp(command, "IDN") == 0) {
 8001d56:	4954      	ldr	r1, [pc, #336]	; (8001ea8 <parseText+0x2d0>)
 8001d58:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8001d5a:	f7fe fa71 	bl	8000240 <strcmp>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d140      	bne.n	8001de6 <parseText+0x20e>
 8001d64:	e023      	b.n	8001dae <parseText+0x1d6>
	} else if (specialCharCount > 2) {
 8001d66:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8001d6a:	2b02      	cmp	r3, #2
 8001d6c:	d91d      	bls.n	8001daa <parseText+0x1d2>
		sprintf(msg_buffers,
 8001d6e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001d72:	4a4e      	ldr	r2, [pc, #312]	; (8001eac <parseText+0x2d4>)
 8001d74:	461c      	mov	r4, r3
 8001d76:	4615      	mov	r5, r2
 8001d78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d80:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001d84:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers),
 8001d88:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f7fe fa61 	bl	8000254 <strlen>
 8001d92:	4603      	mov	r3, r0
 8001d94:	b29a      	uxth	r2, r3
 8001d96:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8001d9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d9e:	483f      	ldr	r0, [pc, #252]	; (8001e9c <parseText+0x2c4>)
 8001da0:	f006 f86a 	bl	8007e78 <HAL_UART_Transmit>
		return -1; // receivedChars needs to be cleared
 8001da4:	f04f 33ff 	mov.w	r3, #4294967295
 8001da8:	e06f      	b.n	8001e8a <parseText+0x2b2>
		return 0;
 8001daa:	2300      	movs	r3, #0
 8001dac:	e06d      	b.n	8001e8a <parseText+0x2b2>
		sprintf(msg_buffers,
 8001dae:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001db2:	4a3f      	ldr	r2, [pc, #252]	; (8001eb0 <parseText+0x2d8>)
 8001db4:	461c      	mov	r4, r3
 8001db6:	4615      	mov	r5, r2
 8001db8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001dba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001dbc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001dbe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001dc0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001dc4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
				"This is proton precession magnetometer, ver. 1\n");
		HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers),
 8001dc8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7fe fa41 	bl	8000254 <strlen>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	b29a      	uxth	r2, r3
 8001dd6:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8001dda:	f04f 33ff 	mov.w	r3, #4294967295
 8001dde:	482f      	ldr	r0, [pc, #188]	; (8001e9c <parseText+0x2c4>)
 8001de0:	f006 f84a 	bl	8007e78 <HAL_UART_Transmit>
 8001de4:	e038      	b.n	8001e58 <parseText+0x280>
				HAL_MAX_DELAY);
	}
	//*MEAS:method:count*
	else if (strcmp(command, "MEAS") == 0) {
 8001de6:	4933      	ldr	r1, [pc, #204]	; (8001eb4 <parseText+0x2dc>)
 8001de8:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8001dea:	f7fe fa29 	bl	8000240 <strcmp>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d131      	bne.n	8001e58 <parseText+0x280>

		if (strcmp(method, "extADC") == 0) {
 8001df4:	4930      	ldr	r1, [pc, #192]	; (8001eb8 <parseText+0x2e0>)
 8001df6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8001df8:	f7fe fa22 	bl	8000240 <strcmp>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d109      	bne.n	8001e16 <parseText+0x23e>
			state.setMeasureTechnique = extADC;
 8001e02:	4b2e      	ldr	r3, [pc, #184]	; (8001ebc <parseText+0x2e4>)
 8001e04:	2201      	movs	r2, #1
 8001e06:	701a      	strb	r2, [r3, #0]
			state.remainingMeasurements = 10;
 8001e08:	4b2c      	ldr	r3, [pc, #176]	; (8001ebc <parseText+0x2e4>)
 8001e0a:	220a      	movs	r2, #10
 8001e0c:	805a      	strh	r2, [r3, #2]
			state.preparedToRunPolarizationPhase = 1;
 8001e0e:	4b2b      	ldr	r3, [pc, #172]	; (8001ebc <parseText+0x2e4>)
 8001e10:	2201      	movs	r2, #1
 8001e12:	71da      	strb	r2, [r3, #7]
 8001e14:	e020      	b.n	8001e58 <parseText+0x280>
		}
		else if (strcmp(method, "intADC") == 0) {
 8001e16:	492a      	ldr	r1, [pc, #168]	; (8001ec0 <parseText+0x2e8>)
 8001e18:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8001e1a:	f7fe fa11 	bl	8000240 <strcmp>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d109      	bne.n	8001e38 <parseText+0x260>

			state.setMeasureTechnique = intADC;
 8001e24:	4b25      	ldr	r3, [pc, #148]	; (8001ebc <parseText+0x2e4>)
 8001e26:	2202      	movs	r2, #2
 8001e28:	701a      	strb	r2, [r3, #0]
			state.remainingMeasurements = 10;
 8001e2a:	4b24      	ldr	r3, [pc, #144]	; (8001ebc <parseText+0x2e4>)
 8001e2c:	220a      	movs	r2, #10
 8001e2e:	805a      	strh	r2, [r3, #2]
			state.preparedToRunPolarizationPhase = 1;
 8001e30:	4b22      	ldr	r3, [pc, #136]	; (8001ebc <parseText+0x2e4>)
 8001e32:	2201      	movs	r2, #1
 8001e34:	71da      	strb	r2, [r3, #7]
 8001e36:	e00f      	b.n	8001e58 <parseText+0x280>
		}
		else if (strcmp(method, "comp") == 0) {
 8001e38:	4922      	ldr	r1, [pc, #136]	; (8001ec4 <parseText+0x2ec>)
 8001e3a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8001e3c:	f7fe fa00 	bl	8000240 <strcmp>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d108      	bne.n	8001e58 <parseText+0x280>
			state.setMeasureTechnique = comp;
 8001e46:	4b1d      	ldr	r3, [pc, #116]	; (8001ebc <parseText+0x2e4>)
 8001e48:	2203      	movs	r2, #3
 8001e4a:	701a      	strb	r2, [r3, #0]
			state.remainingMeasurements = 10;
 8001e4c:	4b1b      	ldr	r3, [pc, #108]	; (8001ebc <parseText+0x2e4>)
 8001e4e:	220a      	movs	r2, #10
 8001e50:	805a      	strh	r2, [r3, #2]
			state.preparedToRunPolarizationPhase = 1;
 8001e52:	4b1a      	ldr	r3, [pc, #104]	; (8001ebc <parseText+0x2e4>)
 8001e54:	2201      	movs	r2, #1
 8001e56:	71da      	strb	r2, [r3, #7]
	}
	/* more else if clauses */
	else /* default: */
	{
	}
	receivedCharIndex = 0;
 8001e58:	4b1b      	ldr	r3, [pc, #108]	; (8001ec8 <parseText+0x2f0>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	701a      	strb	r2, [r3, #0]
	for(i = 0; i<strlen(receivedChars); i++){
 8001e5e:	2300      	movs	r3, #0
 8001e60:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8001e64:	e009      	b.n	8001e7a <parseText+0x2a2>
		receivedChars[i] = '/0';
 8001e66:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001e6a:	4a0a      	ldr	r2, [pc, #40]	; (8001e94 <parseText+0x2bc>)
 8001e6c:	2130      	movs	r1, #48	; 0x30
 8001e6e:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i<strlen(receivedChars); i++){
 8001e70:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001e74:	3301      	adds	r3, #1
 8001e76:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8001e7a:	f897 4077 	ldrb.w	r4, [r7, #119]	; 0x77
 8001e7e:	4805      	ldr	r0, [pc, #20]	; (8001e94 <parseText+0x2bc>)
 8001e80:	f7fe f9e8 	bl	8000254 <strlen>
 8001e84:	4603      	mov	r3, r0
 8001e86:	429c      	cmp	r4, r3
 8001e88:	d3ed      	bcc.n	8001e66 <parseText+0x28e>
	}
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	3778      	adds	r7, #120	; 0x78
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bdb0      	pop	{r4, r5, r7, pc}
 8001e92:	bf00      	nop
 8001e94:	200333c8 	.word	0x200333c8
 8001e98:	0800972c 	.word	0x0800972c
 8001e9c:	20007f50 	.word	0x20007f50
 8001ea0:	08009760 	.word	0x08009760
 8001ea4:	080097a4 	.word	0x080097a4
 8001ea8:	080097a8 	.word	0x080097a8
 8001eac:	08009774 	.word	0x08009774
 8001eb0:	080097ac 	.word	0x080097ac
 8001eb4:	080097dc 	.word	0x080097dc
 8001eb8:	080097e4 	.word	0x080097e4
 8001ebc:	2001d928 	.word	0x2001d928
 8001ec0:	080097ec 	.word	0x080097ec
 8001ec4:	080097f4 	.word	0x080097f4
 8001ec8:	2003343c 	.word	0x2003343c

08001ecc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8001ed0:	bf00      	nop
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr
	...

08001edc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b083      	sub	sp, #12
 8001ee0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001ee2:	4b0f      	ldr	r3, [pc, #60]	; (8001f20 <HAL_MspInit+0x44>)
 8001ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee6:	4a0e      	ldr	r2, [pc, #56]	; (8001f20 <HAL_MspInit+0x44>)
 8001ee8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001eec:	6413      	str	r3, [r2, #64]	; 0x40
 8001eee:	4b0c      	ldr	r3, [pc, #48]	; (8001f20 <HAL_MspInit+0x44>)
 8001ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ef6:	607b      	str	r3, [r7, #4]
 8001ef8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001efa:	4b09      	ldr	r3, [pc, #36]	; (8001f20 <HAL_MspInit+0x44>)
 8001efc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001efe:	4a08      	ldr	r2, [pc, #32]	; (8001f20 <HAL_MspInit+0x44>)
 8001f00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f04:	6453      	str	r3, [r2, #68]	; 0x44
 8001f06:	4b06      	ldr	r3, [pc, #24]	; (8001f20 <HAL_MspInit+0x44>)
 8001f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f0e:	603b      	str	r3, [r7, #0]
 8001f10:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f12:	bf00      	nop
 8001f14:	370c      	adds	r7, #12
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	40023800 	.word	0x40023800

08001f24 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b08a      	sub	sp, #40	; 0x28
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f2c:	f107 0314 	add.w	r3, r7, #20
 8001f30:	2200      	movs	r2, #0
 8001f32:	601a      	str	r2, [r3, #0]
 8001f34:	605a      	str	r2, [r3, #4]
 8001f36:	609a      	str	r2, [r3, #8]
 8001f38:	60da      	str	r2, [r3, #12]
 8001f3a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a2c      	ldr	r2, [pc, #176]	; (8001ff4 <HAL_ADC_MspInit+0xd0>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d152      	bne.n	8001fec <HAL_ADC_MspInit+0xc8>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001f46:	4b2c      	ldr	r3, [pc, #176]	; (8001ff8 <HAL_ADC_MspInit+0xd4>)
 8001f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f4a:	4a2b      	ldr	r2, [pc, #172]	; (8001ff8 <HAL_ADC_MspInit+0xd4>)
 8001f4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f50:	6453      	str	r3, [r2, #68]	; 0x44
 8001f52:	4b29      	ldr	r3, [pc, #164]	; (8001ff8 <HAL_ADC_MspInit+0xd4>)
 8001f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f5a:	613b      	str	r3, [r7, #16]
 8001f5c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f5e:	4b26      	ldr	r3, [pc, #152]	; (8001ff8 <HAL_ADC_MspInit+0xd4>)
 8001f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f62:	4a25      	ldr	r2, [pc, #148]	; (8001ff8 <HAL_ADC_MspInit+0xd4>)
 8001f64:	f043 0301 	orr.w	r3, r3, #1
 8001f68:	6313      	str	r3, [r2, #48]	; 0x30
 8001f6a:	4b23      	ldr	r3, [pc, #140]	; (8001ff8 <HAL_ADC_MspInit+0xd4>)
 8001f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6e:	f003 0301 	and.w	r3, r3, #1
 8001f72:	60fb      	str	r3, [r7, #12]
 8001f74:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA0/WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = Amp_fil_sig_int_ADC_Pin;
 8001f76:	2301      	movs	r3, #1
 8001f78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Amp_fil_sig_int_ADC_GPIO_Port, &GPIO_InitStruct);
 8001f82:	f107 0314 	add.w	r3, r7, #20
 8001f86:	4619      	mov	r1, r3
 8001f88:	481c      	ldr	r0, [pc, #112]	; (8001ffc <HAL_ADC_MspInit+0xd8>)
 8001f8a:	f001 feb3 	bl	8003cf4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream4;
 8001f8e:	4b1c      	ldr	r3, [pc, #112]	; (8002000 <HAL_ADC_MspInit+0xdc>)
 8001f90:	4a1c      	ldr	r2, [pc, #112]	; (8002004 <HAL_ADC_MspInit+0xe0>)
 8001f92:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001f94:	4b1a      	ldr	r3, [pc, #104]	; (8002000 <HAL_ADC_MspInit+0xdc>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f9a:	4b19      	ldr	r3, [pc, #100]	; (8002000 <HAL_ADC_MspInit+0xdc>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fa0:	4b17      	ldr	r3, [pc, #92]	; (8002000 <HAL_ADC_MspInit+0xdc>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001fa6:	4b16      	ldr	r3, [pc, #88]	; (8002000 <HAL_ADC_MspInit+0xdc>)
 8001fa8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fac:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001fae:	4b14      	ldr	r3, [pc, #80]	; (8002000 <HAL_ADC_MspInit+0xdc>)
 8001fb0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001fb4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001fb6:	4b12      	ldr	r3, [pc, #72]	; (8002000 <HAL_ADC_MspInit+0xdc>)
 8001fb8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001fbc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001fbe:	4b10      	ldr	r3, [pc, #64]	; (8002000 <HAL_ADC_MspInit+0xdc>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001fc4:	4b0e      	ldr	r3, [pc, #56]	; (8002000 <HAL_ADC_MspInit+0xdc>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001fca:	4b0d      	ldr	r3, [pc, #52]	; (8002000 <HAL_ADC_MspInit+0xdc>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001fd0:	480b      	ldr	r0, [pc, #44]	; (8002000 <HAL_ADC_MspInit+0xdc>)
 8001fd2:	f001 faf7 	bl	80035c4 <HAL_DMA_Init>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <HAL_ADC_MspInit+0xbc>
    {
      Error_Handler();
 8001fdc:	f7ff ff76 	bl	8001ecc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	4a07      	ldr	r2, [pc, #28]	; (8002000 <HAL_ADC_MspInit+0xdc>)
 8001fe4:	639a      	str	r2, [r3, #56]	; 0x38
 8001fe6:	4a06      	ldr	r2, [pc, #24]	; (8002000 <HAL_ADC_MspInit+0xdc>)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001fec:	bf00      	nop
 8001fee:	3728      	adds	r7, #40	; 0x28
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	40012000 	.word	0x40012000
 8001ff8:	40023800 	.word	0x40023800
 8001ffc:	40020000 	.word	0x40020000
 8002000:	20033368 	.word	0x20033368
 8002004:	40026470 	.word	0x40026470

08002008 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b08c      	sub	sp, #48	; 0x30
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002010:	f107 031c 	add.w	r3, r7, #28
 8002014:	2200      	movs	r2, #0
 8002016:	601a      	str	r2, [r3, #0]
 8002018:	605a      	str	r2, [r3, #4]
 800201a:	609a      	str	r2, [r3, #8]
 800201c:	60da      	str	r2, [r3, #12]
 800201e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a3d      	ldr	r2, [pc, #244]	; (800211c <HAL_I2C_MspInit+0x114>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d128      	bne.n	800207c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800202a:	4b3d      	ldr	r3, [pc, #244]	; (8002120 <HAL_I2C_MspInit+0x118>)
 800202c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800202e:	4a3c      	ldr	r2, [pc, #240]	; (8002120 <HAL_I2C_MspInit+0x118>)
 8002030:	f043 0302 	orr.w	r3, r3, #2
 8002034:	6313      	str	r3, [r2, #48]	; 0x30
 8002036:	4b3a      	ldr	r3, [pc, #232]	; (8002120 <HAL_I2C_MspInit+0x118>)
 8002038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203a:	f003 0302 	and.w	r3, r3, #2
 800203e:	61bb      	str	r3, [r7, #24]
 8002040:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002042:	23c0      	movs	r3, #192	; 0xc0
 8002044:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002046:	2312      	movs	r3, #18
 8002048:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800204a:	2301      	movs	r3, #1
 800204c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800204e:	2303      	movs	r3, #3
 8002050:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002052:	2304      	movs	r3, #4
 8002054:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002056:	f107 031c 	add.w	r3, r7, #28
 800205a:	4619      	mov	r1, r3
 800205c:	4831      	ldr	r0, [pc, #196]	; (8002124 <HAL_I2C_MspInit+0x11c>)
 800205e:	f001 fe49 	bl	8003cf4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002062:	4b2f      	ldr	r3, [pc, #188]	; (8002120 <HAL_I2C_MspInit+0x118>)
 8002064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002066:	4a2e      	ldr	r2, [pc, #184]	; (8002120 <HAL_I2C_MspInit+0x118>)
 8002068:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800206c:	6413      	str	r3, [r2, #64]	; 0x40
 800206e:	4b2c      	ldr	r3, [pc, #176]	; (8002120 <HAL_I2C_MspInit+0x118>)
 8002070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002072:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002076:	617b      	str	r3, [r7, #20]
 8002078:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 800207a:	e04a      	b.n	8002112 <HAL_I2C_MspInit+0x10a>
  else if(hi2c->Instance==I2C3)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a29      	ldr	r2, [pc, #164]	; (8002128 <HAL_I2C_MspInit+0x120>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d145      	bne.n	8002112 <HAL_I2C_MspInit+0x10a>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002086:	4b26      	ldr	r3, [pc, #152]	; (8002120 <HAL_I2C_MspInit+0x118>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208a:	4a25      	ldr	r2, [pc, #148]	; (8002120 <HAL_I2C_MspInit+0x118>)
 800208c:	f043 0304 	orr.w	r3, r3, #4
 8002090:	6313      	str	r3, [r2, #48]	; 0x30
 8002092:	4b23      	ldr	r3, [pc, #140]	; (8002120 <HAL_I2C_MspInit+0x118>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002096:	f003 0304 	and.w	r3, r3, #4
 800209a:	613b      	str	r3, [r7, #16]
 800209c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800209e:	4b20      	ldr	r3, [pc, #128]	; (8002120 <HAL_I2C_MspInit+0x118>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a2:	4a1f      	ldr	r2, [pc, #124]	; (8002120 <HAL_I2C_MspInit+0x118>)
 80020a4:	f043 0301 	orr.w	r3, r3, #1
 80020a8:	6313      	str	r3, [r2, #48]	; 0x30
 80020aa:	4b1d      	ldr	r3, [pc, #116]	; (8002120 <HAL_I2C_MspInit+0x118>)
 80020ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ae:	f003 0301 	and.w	r3, r3, #1
 80020b2:	60fb      	str	r3, [r7, #12]
 80020b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80020b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80020ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020bc:	2312      	movs	r3, #18
 80020be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020c0:	2301      	movs	r3, #1
 80020c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020c4:	2303      	movs	r3, #3
 80020c6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80020c8:	2304      	movs	r3, #4
 80020ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020cc:	f107 031c 	add.w	r3, r7, #28
 80020d0:	4619      	mov	r1, r3
 80020d2:	4816      	ldr	r0, [pc, #88]	; (800212c <HAL_I2C_MspInit+0x124>)
 80020d4:	f001 fe0e 	bl	8003cf4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80020d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020de:	2312      	movs	r3, #18
 80020e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020e2:	2301      	movs	r3, #1
 80020e4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020e6:	2303      	movs	r3, #3
 80020e8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80020ea:	2304      	movs	r3, #4
 80020ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ee:	f107 031c 	add.w	r3, r7, #28
 80020f2:	4619      	mov	r1, r3
 80020f4:	480e      	ldr	r0, [pc, #56]	; (8002130 <HAL_I2C_MspInit+0x128>)
 80020f6:	f001 fdfd 	bl	8003cf4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80020fa:	4b09      	ldr	r3, [pc, #36]	; (8002120 <HAL_I2C_MspInit+0x118>)
 80020fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fe:	4a08      	ldr	r2, [pc, #32]	; (8002120 <HAL_I2C_MspInit+0x118>)
 8002100:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002104:	6413      	str	r3, [r2, #64]	; 0x40
 8002106:	4b06      	ldr	r3, [pc, #24]	; (8002120 <HAL_I2C_MspInit+0x118>)
 8002108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800210e:	60bb      	str	r3, [r7, #8]
 8002110:	68bb      	ldr	r3, [r7, #8]
}
 8002112:	bf00      	nop
 8002114:	3730      	adds	r7, #48	; 0x30
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	40005400 	.word	0x40005400
 8002120:	40023800 	.word	0x40023800
 8002124:	40020400 	.word	0x40020400
 8002128:	40005c00 	.word	0x40005c00
 800212c:	40020800 	.word	0x40020800
 8002130:	40020000 	.word	0x40020000

08002134 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b08c      	sub	sp, #48	; 0x30
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800213c:	f107 031c 	add.w	r3, r7, #28
 8002140:	2200      	movs	r2, #0
 8002142:	601a      	str	r2, [r3, #0]
 8002144:	605a      	str	r2, [r3, #4]
 8002146:	609a      	str	r2, [r3, #8]
 8002148:	60da      	str	r2, [r3, #12]
 800214a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a46      	ldr	r2, [pc, #280]	; (800226c <HAL_SPI_MspInit+0x138>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d158      	bne.n	8002208 <HAL_SPI_MspInit+0xd4>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002156:	4b46      	ldr	r3, [pc, #280]	; (8002270 <HAL_SPI_MspInit+0x13c>)
 8002158:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800215a:	4a45      	ldr	r2, [pc, #276]	; (8002270 <HAL_SPI_MspInit+0x13c>)
 800215c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002160:	6453      	str	r3, [r2, #68]	; 0x44
 8002162:	4b43      	ldr	r3, [pc, #268]	; (8002270 <HAL_SPI_MspInit+0x13c>)
 8002164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002166:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800216a:	61bb      	str	r3, [r7, #24]
 800216c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800216e:	4b40      	ldr	r3, [pc, #256]	; (8002270 <HAL_SPI_MspInit+0x13c>)
 8002170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002172:	4a3f      	ldr	r2, [pc, #252]	; (8002270 <HAL_SPI_MspInit+0x13c>)
 8002174:	f043 0301 	orr.w	r3, r3, #1
 8002178:	6313      	str	r3, [r2, #48]	; 0x30
 800217a:	4b3d      	ldr	r3, [pc, #244]	; (8002270 <HAL_SPI_MspInit+0x13c>)
 800217c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217e:	f003 0301 	and.w	r3, r3, #1
 8002182:	617b      	str	r3, [r7, #20]
 8002184:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration    
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_NSS_for_MCU_Pin|SPI1_CLK_ext_ADC_Pin|SPI1_MOSI_ext_ADC_Pin;
 8002186:	23b0      	movs	r3, #176	; 0xb0
 8002188:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800218a:	2302      	movs	r3, #2
 800218c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800218e:	2300      	movs	r3, #0
 8002190:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002192:	2303      	movs	r3, #3
 8002194:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002196:	2305      	movs	r3, #5
 8002198:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800219a:	f107 031c 	add.w	r3, r7, #28
 800219e:	4619      	mov	r1, r3
 80021a0:	4834      	ldr	r0, [pc, #208]	; (8002274 <HAL_SPI_MspInit+0x140>)
 80021a2:	f001 fda7 	bl	8003cf4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 80021a6:	4b34      	ldr	r3, [pc, #208]	; (8002278 <HAL_SPI_MspInit+0x144>)
 80021a8:	4a34      	ldr	r2, [pc, #208]	; (800227c <HAL_SPI_MspInit+0x148>)
 80021aa:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 80021ac:	4b32      	ldr	r3, [pc, #200]	; (8002278 <HAL_SPI_MspInit+0x144>)
 80021ae:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80021b2:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021b4:	4b30      	ldr	r3, [pc, #192]	; (8002278 <HAL_SPI_MspInit+0x144>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021ba:	4b2f      	ldr	r3, [pc, #188]	; (8002278 <HAL_SPI_MspInit+0x144>)
 80021bc:	2200      	movs	r2, #0
 80021be:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80021c0:	4b2d      	ldr	r3, [pc, #180]	; (8002278 <HAL_SPI_MspInit+0x144>)
 80021c2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021c6:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80021c8:	4b2b      	ldr	r3, [pc, #172]	; (8002278 <HAL_SPI_MspInit+0x144>)
 80021ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80021ce:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80021d0:	4b29      	ldr	r3, [pc, #164]	; (8002278 <HAL_SPI_MspInit+0x144>)
 80021d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80021d6:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80021d8:	4b27      	ldr	r3, [pc, #156]	; (8002278 <HAL_SPI_MspInit+0x144>)
 80021da:	2200      	movs	r2, #0
 80021dc:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80021de:	4b26      	ldr	r3, [pc, #152]	; (8002278 <HAL_SPI_MspInit+0x144>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80021e4:	4b24      	ldr	r3, [pc, #144]	; (8002278 <HAL_SPI_MspInit+0x144>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80021ea:	4823      	ldr	r0, [pc, #140]	; (8002278 <HAL_SPI_MspInit+0x144>)
 80021ec:	f001 f9ea 	bl	80035c4 <HAL_DMA_Init>
 80021f0:	4603      	mov	r3, r0
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d001      	beq.n	80021fa <HAL_SPI_MspInit+0xc6>
    {
      Error_Handler();
 80021f6:	f7ff fe69 	bl	8001ecc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4a1e      	ldr	r2, [pc, #120]	; (8002278 <HAL_SPI_MspInit+0x144>)
 80021fe:	659a      	str	r2, [r3, #88]	; 0x58
 8002200:	4a1d      	ldr	r2, [pc, #116]	; (8002278 <HAL_SPI_MspInit+0x144>)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 8002206:	e02c      	b.n	8002262 <HAL_SPI_MspInit+0x12e>
  else if(hspi->Instance==SPI4)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a1c      	ldr	r2, [pc, #112]	; (8002280 <HAL_SPI_MspInit+0x14c>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d127      	bne.n	8002262 <HAL_SPI_MspInit+0x12e>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002212:	4b17      	ldr	r3, [pc, #92]	; (8002270 <HAL_SPI_MspInit+0x13c>)
 8002214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002216:	4a16      	ldr	r2, [pc, #88]	; (8002270 <HAL_SPI_MspInit+0x13c>)
 8002218:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800221c:	6453      	str	r3, [r2, #68]	; 0x44
 800221e:	4b14      	ldr	r3, [pc, #80]	; (8002270 <HAL_SPI_MspInit+0x13c>)
 8002220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002222:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002226:	613b      	str	r3, [r7, #16]
 8002228:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800222a:	4b11      	ldr	r3, [pc, #68]	; (8002270 <HAL_SPI_MspInit+0x13c>)
 800222c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222e:	4a10      	ldr	r2, [pc, #64]	; (8002270 <HAL_SPI_MspInit+0x13c>)
 8002230:	f043 0310 	orr.w	r3, r3, #16
 8002234:	6313      	str	r3, [r2, #48]	; 0x30
 8002236:	4b0e      	ldr	r3, [pc, #56]	; (8002270 <HAL_SPI_MspInit+0x13c>)
 8002238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223a:	f003 0310 	and.w	r3, r3, #16
 800223e:	60fb      	str	r3, [r7, #12]
 8002240:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8002242:	2374      	movs	r3, #116	; 0x74
 8002244:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002246:	2302      	movs	r3, #2
 8002248:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224a:	2300      	movs	r3, #0
 800224c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800224e:	2303      	movs	r3, #3
 8002250:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002252:	2305      	movs	r3, #5
 8002254:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002256:	f107 031c 	add.w	r3, r7, #28
 800225a:	4619      	mov	r1, r3
 800225c:	4809      	ldr	r0, [pc, #36]	; (8002284 <HAL_SPI_MspInit+0x150>)
 800225e:	f001 fd49 	bl	8003cf4 <HAL_GPIO_Init>
}
 8002262:	bf00      	nop
 8002264:	3730      	adds	r7, #48	; 0x30
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	40013000 	.word	0x40013000
 8002270:	40023800 	.word	0x40023800
 8002274:	40020000 	.word	0x40020000
 8002278:	200335a4 	.word	0x200335a4
 800227c:	40026410 	.word	0x40026410
 8002280:	40013400 	.word	0x40013400
 8002284:	40021000 	.word	0x40021000

08002288 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b088      	sub	sp, #32
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a41      	ldr	r2, [pc, #260]	; (800239c <HAL_TIM_Base_MspInit+0x114>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d114      	bne.n	80022c4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800229a:	4b41      	ldr	r3, [pc, #260]	; (80023a0 <HAL_TIM_Base_MspInit+0x118>)
 800229c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800229e:	4a40      	ldr	r2, [pc, #256]	; (80023a0 <HAL_TIM_Base_MspInit+0x118>)
 80022a0:	f043 0301 	orr.w	r3, r3, #1
 80022a4:	6453      	str	r3, [r2, #68]	; 0x44
 80022a6:	4b3e      	ldr	r3, [pc, #248]	; (80023a0 <HAL_TIM_Base_MspInit+0x118>)
 80022a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022aa:	f003 0301 	and.w	r3, r3, #1
 80022ae:	61fb      	str	r3, [r7, #28]
 80022b0:	69fb      	ldr	r3, [r7, #28]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 1, 0);
 80022b2:	2200      	movs	r2, #0
 80022b4:	2101      	movs	r1, #1
 80022b6:	201b      	movs	r0, #27
 80022b8:	f001 f94d 	bl	8003556 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80022bc:	201b      	movs	r0, #27
 80022be:	f001 f966 	bl	800358e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80022c2:	e066      	b.n	8002392 <HAL_TIM_Base_MspInit+0x10a>
  else if(htim_base->Instance==TIM3)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a36      	ldr	r2, [pc, #216]	; (80023a4 <HAL_TIM_Base_MspInit+0x11c>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d114      	bne.n	80022f8 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80022ce:	4b34      	ldr	r3, [pc, #208]	; (80023a0 <HAL_TIM_Base_MspInit+0x118>)
 80022d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d2:	4a33      	ldr	r2, [pc, #204]	; (80023a0 <HAL_TIM_Base_MspInit+0x118>)
 80022d4:	f043 0302 	orr.w	r3, r3, #2
 80022d8:	6413      	str	r3, [r2, #64]	; 0x40
 80022da:	4b31      	ldr	r3, [pc, #196]	; (80023a0 <HAL_TIM_Base_MspInit+0x118>)
 80022dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022de:	f003 0302 	and.w	r3, r3, #2
 80022e2:	61bb      	str	r3, [r7, #24]
 80022e4:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 80022e6:	2200      	movs	r2, #0
 80022e8:	2101      	movs	r1, #1
 80022ea:	201d      	movs	r0, #29
 80022ec:	f001 f933 	bl	8003556 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80022f0:	201d      	movs	r0, #29
 80022f2:	f001 f94c 	bl	800358e <HAL_NVIC_EnableIRQ>
}
 80022f6:	e04c      	b.n	8002392 <HAL_TIM_Base_MspInit+0x10a>
  else if(htim_base->Instance==TIM5)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a2a      	ldr	r2, [pc, #168]	; (80023a8 <HAL_TIM_Base_MspInit+0x120>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d114      	bne.n	800232c <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002302:	4b27      	ldr	r3, [pc, #156]	; (80023a0 <HAL_TIM_Base_MspInit+0x118>)
 8002304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002306:	4a26      	ldr	r2, [pc, #152]	; (80023a0 <HAL_TIM_Base_MspInit+0x118>)
 8002308:	f043 0308 	orr.w	r3, r3, #8
 800230c:	6413      	str	r3, [r2, #64]	; 0x40
 800230e:	4b24      	ldr	r3, [pc, #144]	; (80023a0 <HAL_TIM_Base_MspInit+0x118>)
 8002310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002312:	f003 0308 	and.w	r3, r3, #8
 8002316:	617b      	str	r3, [r7, #20]
 8002318:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM5_IRQn, 1, 0);
 800231a:	2200      	movs	r2, #0
 800231c:	2101      	movs	r1, #1
 800231e:	2032      	movs	r0, #50	; 0x32
 8002320:	f001 f919 	bl	8003556 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002324:	2032      	movs	r0, #50	; 0x32
 8002326:	f001 f932 	bl	800358e <HAL_NVIC_EnableIRQ>
}
 800232a:	e032      	b.n	8002392 <HAL_TIM_Base_MspInit+0x10a>
  else if(htim_base->Instance==TIM6)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a1e      	ldr	r2, [pc, #120]	; (80023ac <HAL_TIM_Base_MspInit+0x124>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d114      	bne.n	8002360 <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002336:	4b1a      	ldr	r3, [pc, #104]	; (80023a0 <HAL_TIM_Base_MspInit+0x118>)
 8002338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800233a:	4a19      	ldr	r2, [pc, #100]	; (80023a0 <HAL_TIM_Base_MspInit+0x118>)
 800233c:	f043 0310 	orr.w	r3, r3, #16
 8002340:	6413      	str	r3, [r2, #64]	; 0x40
 8002342:	4b17      	ldr	r3, [pc, #92]	; (80023a0 <HAL_TIM_Base_MspInit+0x118>)
 8002344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002346:	f003 0310 	and.w	r3, r3, #16
 800234a:	613b      	str	r3, [r7, #16]
 800234c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800234e:	2200      	movs	r2, #0
 8002350:	2100      	movs	r1, #0
 8002352:	2036      	movs	r0, #54	; 0x36
 8002354:	f001 f8ff 	bl	8003556 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002358:	2036      	movs	r0, #54	; 0x36
 800235a:	f001 f918 	bl	800358e <HAL_NVIC_EnableIRQ>
}
 800235e:	e018      	b.n	8002392 <HAL_TIM_Base_MspInit+0x10a>
  else if(htim_base->Instance==TIM8)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a12      	ldr	r2, [pc, #72]	; (80023b0 <HAL_TIM_Base_MspInit+0x128>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d113      	bne.n	8002392 <HAL_TIM_Base_MspInit+0x10a>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800236a:	4b0d      	ldr	r3, [pc, #52]	; (80023a0 <HAL_TIM_Base_MspInit+0x118>)
 800236c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800236e:	4a0c      	ldr	r2, [pc, #48]	; (80023a0 <HAL_TIM_Base_MspInit+0x118>)
 8002370:	f043 0302 	orr.w	r3, r3, #2
 8002374:	6453      	str	r3, [r2, #68]	; 0x44
 8002376:	4b0a      	ldr	r3, [pc, #40]	; (80023a0 <HAL_TIM_Base_MspInit+0x118>)
 8002378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800237a:	f003 0302 	and.w	r3, r3, #2
 800237e:	60fb      	str	r3, [r7, #12]
 8002380:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 1, 0);
 8002382:	2200      	movs	r2, #0
 8002384:	2101      	movs	r1, #1
 8002386:	202e      	movs	r0, #46	; 0x2e
 8002388:	f001 f8e5 	bl	8003556 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 800238c:	202e      	movs	r0, #46	; 0x2e
 800238e:	f001 f8fe 	bl	800358e <HAL_NVIC_EnableIRQ>
}
 8002392:	bf00      	nop
 8002394:	3720      	adds	r7, #32
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	40010000 	.word	0x40010000
 80023a0:	40023800 	.word	0x40023800
 80023a4:	40000400 	.word	0x40000400
 80023a8:	40000c00 	.word	0x40000c00
 80023ac:	40001000 	.word	0x40001000
 80023b0:	40010400 	.word	0x40010400

080023b4 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b08a      	sub	sp, #40	; 0x28
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023bc:	f107 0314 	add.w	r3, r7, #20
 80023c0:	2200      	movs	r2, #0
 80023c2:	601a      	str	r2, [r3, #0]
 80023c4:	605a      	str	r2, [r3, #4]
 80023c6:	609a      	str	r2, [r3, #8]
 80023c8:	60da      	str	r2, [r3, #12]
 80023ca:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023d4:	d160      	bne.n	8002498 <HAL_TIM_IC_MspInit+0xe4>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023d6:	4b32      	ldr	r3, [pc, #200]	; (80024a0 <HAL_TIM_IC_MspInit+0xec>)
 80023d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023da:	4a31      	ldr	r2, [pc, #196]	; (80024a0 <HAL_TIM_IC_MspInit+0xec>)
 80023dc:	f043 0301 	orr.w	r3, r3, #1
 80023e0:	6413      	str	r3, [r2, #64]	; 0x40
 80023e2:	4b2f      	ldr	r3, [pc, #188]	; (80024a0 <HAL_TIM_IC_MspInit+0xec>)
 80023e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e6:	f003 0301 	and.w	r3, r3, #1
 80023ea:	613b      	str	r3, [r7, #16]
 80023ec:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ee:	4b2c      	ldr	r3, [pc, #176]	; (80024a0 <HAL_TIM_IC_MspInit+0xec>)
 80023f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f2:	4a2b      	ldr	r2, [pc, #172]	; (80024a0 <HAL_TIM_IC_MspInit+0xec>)
 80023f4:	f043 0301 	orr.w	r3, r3, #1
 80023f8:	6313      	str	r3, [r2, #48]	; 0x30
 80023fa:	4b29      	ldr	r3, [pc, #164]	; (80024a0 <HAL_TIM_IC_MspInit+0xec>)
 80023fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023fe:	f003 0301 	and.w	r3, r3, #1
 8002402:	60fb      	str	r3, [r7, #12]
 8002404:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA15     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = Comp_Pin;
 8002406:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800240a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800240c:	2302      	movs	r3, #2
 800240e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002410:	2300      	movs	r3, #0
 8002412:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002414:	2300      	movs	r3, #0
 8002416:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002418:	2301      	movs	r3, #1
 800241a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Comp_GPIO_Port, &GPIO_InitStruct);
 800241c:	f107 0314 	add.w	r3, r7, #20
 8002420:	4619      	mov	r1, r3
 8002422:	4820      	ldr	r0, [pc, #128]	; (80024a4 <HAL_TIM_IC_MspInit+0xf0>)
 8002424:	f001 fc66 	bl	8003cf4 <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Stream5;
 8002428:	4b1f      	ldr	r3, [pc, #124]	; (80024a8 <HAL_TIM_IC_MspInit+0xf4>)
 800242a:	4a20      	ldr	r2, [pc, #128]	; (80024ac <HAL_TIM_IC_MspInit+0xf8>)
 800242c:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Channel = DMA_CHANNEL_3;
 800242e:	4b1e      	ldr	r3, [pc, #120]	; (80024a8 <HAL_TIM_IC_MspInit+0xf4>)
 8002430:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002434:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002436:	4b1c      	ldr	r3, [pc, #112]	; (80024a8 <HAL_TIM_IC_MspInit+0xf4>)
 8002438:	2200      	movs	r2, #0
 800243a:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800243c:	4b1a      	ldr	r3, [pc, #104]	; (80024a8 <HAL_TIM_IC_MspInit+0xf4>)
 800243e:	2200      	movs	r2, #0
 8002440:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002442:	4b19      	ldr	r3, [pc, #100]	; (80024a8 <HAL_TIM_IC_MspInit+0xf4>)
 8002444:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002448:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800244a:	4b17      	ldr	r3, [pc, #92]	; (80024a8 <HAL_TIM_IC_MspInit+0xf4>)
 800244c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002450:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002452:	4b15      	ldr	r3, [pc, #84]	; (80024a8 <HAL_TIM_IC_MspInit+0xf4>)
 8002454:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002458:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 800245a:	4b13      	ldr	r3, [pc, #76]	; (80024a8 <HAL_TIM_IC_MspInit+0xf4>)
 800245c:	2200      	movs	r2, #0
 800245e:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002460:	4b11      	ldr	r3, [pc, #68]	; (80024a8 <HAL_TIM_IC_MspInit+0xf4>)
 8002462:	2200      	movs	r2, #0
 8002464:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002466:	4b10      	ldr	r3, [pc, #64]	; (80024a8 <HAL_TIM_IC_MspInit+0xf4>)
 8002468:	2200      	movs	r2, #0
 800246a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 800246c:	480e      	ldr	r0, [pc, #56]	; (80024a8 <HAL_TIM_IC_MspInit+0xf4>)
 800246e:	f001 f8a9 	bl	80035c4 <HAL_DMA_Init>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d001      	beq.n	800247c <HAL_TIM_IC_MspInit+0xc8>
    {
      Error_Handler();
 8002478:	f7ff fd28 	bl	8001ecc <Error_Handler>
    }

    __HAL_LINKDMA(htim_ic,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	4a0a      	ldr	r2, [pc, #40]	; (80024a8 <HAL_TIM_IC_MspInit+0xf4>)
 8002480:	625a      	str	r2, [r3, #36]	; 0x24
 8002482:	4a09      	ldr	r2, [pc, #36]	; (80024a8 <HAL_TIM_IC_MspInit+0xf4>)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8002488:	2200      	movs	r2, #0
 800248a:	2101      	movs	r1, #1
 800248c:	201c      	movs	r0, #28
 800248e:	f001 f862 	bl	8003556 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002492:	201c      	movs	r0, #28
 8002494:	f001 f87b 	bl	800358e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002498:	bf00      	nop
 800249a:	3728      	adds	r7, #40	; 0x28
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	40023800 	.word	0x40023800
 80024a4:	40020000 	.word	0x40020000
 80024a8:	20007df0 	.word	0x20007df0
 80024ac:	40026088 	.word	0x40026088

080024b0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b084      	sub	sp, #16
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a0d      	ldr	r2, [pc, #52]	; (80024f4 <HAL_TIM_PWM_MspInit+0x44>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d113      	bne.n	80024ea <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80024c2:	4b0d      	ldr	r3, [pc, #52]	; (80024f8 <HAL_TIM_PWM_MspInit+0x48>)
 80024c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c6:	4a0c      	ldr	r2, [pc, #48]	; (80024f8 <HAL_TIM_PWM_MspInit+0x48>)
 80024c8:	f043 0304 	orr.w	r3, r3, #4
 80024cc:	6413      	str	r3, [r2, #64]	; 0x40
 80024ce:	4b0a      	ldr	r3, [pc, #40]	; (80024f8 <HAL_TIM_PWM_MspInit+0x48>)
 80024d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d2:	f003 0304 	and.w	r3, r3, #4
 80024d6:	60fb      	str	r3, [r7, #12]
 80024d8:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 80024da:	2200      	movs	r2, #0
 80024dc:	2101      	movs	r1, #1
 80024de:	201e      	movs	r0, #30
 80024e0:	f001 f839 	bl	8003556 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80024e4:	201e      	movs	r0, #30
 80024e6:	f001 f852 	bl	800358e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80024ea:	bf00      	nop
 80024ec:	3710      	adds	r7, #16
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	40000800 	.word	0x40000800
 80024f8:	40023800 	.word	0x40023800

080024fc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b08c      	sub	sp, #48	; 0x30
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002504:	f107 031c 	add.w	r3, r7, #28
 8002508:	2200      	movs	r2, #0
 800250a:	601a      	str	r2, [r3, #0]
 800250c:	605a      	str	r2, [r3, #4]
 800250e:	609a      	str	r2, [r3, #8]
 8002510:	60da      	str	r2, [r3, #12]
 8002512:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a45      	ldr	r2, [pc, #276]	; (8002630 <HAL_TIM_MspPostInit+0x134>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d11d      	bne.n	800255a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800251e:	4b45      	ldr	r3, [pc, #276]	; (8002634 <HAL_TIM_MspPostInit+0x138>)
 8002520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002522:	4a44      	ldr	r2, [pc, #272]	; (8002634 <HAL_TIM_MspPostInit+0x138>)
 8002524:	f043 0310 	orr.w	r3, r3, #16
 8002528:	6313      	str	r3, [r2, #48]	; 0x30
 800252a:	4b42      	ldr	r3, [pc, #264]	; (8002634 <HAL_TIM_MspPostInit+0x138>)
 800252c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252e:	f003 0310 	and.w	r3, r3, #16
 8002532:	61bb      	str	r3, [r7, #24]
 8002534:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration    
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = Gen_SP1I_NSS_MCU_Pin|Gen_SPI1_NSS_ext_ADC_Pin;
 8002536:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800253a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800253c:	2302      	movs	r3, #2
 800253e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002540:	2300      	movs	r3, #0
 8002542:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002544:	2300      	movs	r3, #0
 8002546:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002548:	2301      	movs	r3, #1
 800254a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800254c:	f107 031c 	add.w	r3, r7, #28
 8002550:	4619      	mov	r1, r3
 8002552:	4839      	ldr	r0, [pc, #228]	; (8002638 <HAL_TIM_MspPostInit+0x13c>)
 8002554:	f001 fbce 	bl	8003cf4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8002558:	e065      	b.n	8002626 <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM3)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a37      	ldr	r2, [pc, #220]	; (800263c <HAL_TIM_MspPostInit+0x140>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d11c      	bne.n	800259e <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002564:	4b33      	ldr	r3, [pc, #204]	; (8002634 <HAL_TIM_MspPostInit+0x138>)
 8002566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002568:	4a32      	ldr	r2, [pc, #200]	; (8002634 <HAL_TIM_MspPostInit+0x138>)
 800256a:	f043 0301 	orr.w	r3, r3, #1
 800256e:	6313      	str	r3, [r2, #48]	; 0x30
 8002570:	4b30      	ldr	r3, [pc, #192]	; (8002634 <HAL_TIM_MspPostInit+0x138>)
 8002572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002574:	f003 0301 	and.w	r3, r3, #1
 8002578:	617b      	str	r3, [r7, #20]
 800257a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = LT1777_SYNC_Pin;
 800257c:	2340      	movs	r3, #64	; 0x40
 800257e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002580:	2302      	movs	r3, #2
 8002582:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002584:	2300      	movs	r3, #0
 8002586:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002588:	2300      	movs	r3, #0
 800258a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800258c:	2302      	movs	r3, #2
 800258e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(LT1777_SYNC_GPIO_Port, &GPIO_InitStruct);
 8002590:	f107 031c 	add.w	r3, r7, #28
 8002594:	4619      	mov	r1, r3
 8002596:	482a      	ldr	r0, [pc, #168]	; (8002640 <HAL_TIM_MspPostInit+0x144>)
 8002598:	f001 fbac 	bl	8003cf4 <HAL_GPIO_Init>
}
 800259c:	e043      	b.n	8002626 <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM4)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a28      	ldr	r2, [pc, #160]	; (8002644 <HAL_TIM_MspPostInit+0x148>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d11d      	bne.n	80025e4 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80025a8:	4b22      	ldr	r3, [pc, #136]	; (8002634 <HAL_TIM_MspPostInit+0x138>)
 80025aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ac:	4a21      	ldr	r2, [pc, #132]	; (8002634 <HAL_TIM_MspPostInit+0x138>)
 80025ae:	f043 0308 	orr.w	r3, r3, #8
 80025b2:	6313      	str	r3, [r2, #48]	; 0x30
 80025b4:	4b1f      	ldr	r3, [pc, #124]	; (8002634 <HAL_TIM_MspPostInit+0x138>)
 80025b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b8:	f003 0308 	and.w	r3, r3, #8
 80025bc:	613b      	str	r3, [r7, #16]
 80025be:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = SN6505_SYNC_Pin;
 80025c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025c6:	2302      	movs	r3, #2
 80025c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ca:	2300      	movs	r3, #0
 80025cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ce:	2300      	movs	r3, #0
 80025d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80025d2:	2302      	movs	r3, #2
 80025d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SN6505_SYNC_GPIO_Port, &GPIO_InitStruct);
 80025d6:	f107 031c 	add.w	r3, r7, #28
 80025da:	4619      	mov	r1, r3
 80025dc:	481a      	ldr	r0, [pc, #104]	; (8002648 <HAL_TIM_MspPostInit+0x14c>)
 80025de:	f001 fb89 	bl	8003cf4 <HAL_GPIO_Init>
}
 80025e2:	e020      	b.n	8002626 <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM8)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a18      	ldr	r2, [pc, #96]	; (800264c <HAL_TIM_MspPostInit+0x150>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d11b      	bne.n	8002626 <HAL_TIM_MspPostInit+0x12a>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025ee:	4b11      	ldr	r3, [pc, #68]	; (8002634 <HAL_TIM_MspPostInit+0x138>)
 80025f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f2:	4a10      	ldr	r2, [pc, #64]	; (8002634 <HAL_TIM_MspPostInit+0x138>)
 80025f4:	f043 0304 	orr.w	r3, r3, #4
 80025f8:	6313      	str	r3, [r2, #48]	; 0x30
 80025fa:	4b0e      	ldr	r3, [pc, #56]	; (8002634 <HAL_TIM_MspPostInit+0x138>)
 80025fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fe:	f003 0304 	and.w	r3, r3, #4
 8002602:	60fb      	str	r3, [r7, #12]
 8002604:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Gen_SPI1_CLK_for_ext_ADC_Pin;
 8002606:	2340      	movs	r3, #64	; 0x40
 8002608:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800260a:	2302      	movs	r3, #2
 800260c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800260e:	2300      	movs	r3, #0
 8002610:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002612:	2300      	movs	r3, #0
 8002614:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002616:	2303      	movs	r3, #3
 8002618:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Gen_SPI1_CLK_for_ext_ADC_GPIO_Port, &GPIO_InitStruct);
 800261a:	f107 031c 	add.w	r3, r7, #28
 800261e:	4619      	mov	r1, r3
 8002620:	480b      	ldr	r0, [pc, #44]	; (8002650 <HAL_TIM_MspPostInit+0x154>)
 8002622:	f001 fb67 	bl	8003cf4 <HAL_GPIO_Init>
}
 8002626:	bf00      	nop
 8002628:	3730      	adds	r7, #48	; 0x30
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	40010000 	.word	0x40010000
 8002634:	40023800 	.word	0x40023800
 8002638:	40021000 	.word	0x40021000
 800263c:	40000400 	.word	0x40000400
 8002640:	40020000 	.word	0x40020000
 8002644:	40000800 	.word	0x40000800
 8002648:	40020c00 	.word	0x40020c00
 800264c:	40010400 	.word	0x40010400
 8002650:	40020800 	.word	0x40020800

08002654 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b092      	sub	sp, #72	; 0x48
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800265c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002660:	2200      	movs	r2, #0
 8002662:	601a      	str	r2, [r3, #0]
 8002664:	605a      	str	r2, [r3, #4]
 8002666:	609a      	str	r2, [r3, #8]
 8002668:	60da      	str	r2, [r3, #12]
 800266a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a79      	ldr	r2, [pc, #484]	; (8002858 <HAL_UART_MspInit+0x204>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d129      	bne.n	80026ca <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8002676:	4b79      	ldr	r3, [pc, #484]	; (800285c <HAL_UART_MspInit+0x208>)
 8002678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267a:	4a78      	ldr	r2, [pc, #480]	; (800285c <HAL_UART_MspInit+0x208>)
 800267c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002680:	6413      	str	r3, [r2, #64]	; 0x40
 8002682:	4b76      	ldr	r3, [pc, #472]	; (800285c <HAL_UART_MspInit+0x208>)
 8002684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002686:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800268a:	633b      	str	r3, [r7, #48]	; 0x30
 800268c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800268e:	4b73      	ldr	r3, [pc, #460]	; (800285c <HAL_UART_MspInit+0x208>)
 8002690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002692:	4a72      	ldr	r2, [pc, #456]	; (800285c <HAL_UART_MspInit+0x208>)
 8002694:	f043 0302 	orr.w	r3, r3, #2
 8002698:	6313      	str	r3, [r2, #48]	; 0x30
 800269a:	4b70      	ldr	r3, [pc, #448]	; (800285c <HAL_UART_MspInit+0x208>)
 800269c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269e:	f003 0302 	and.w	r3, r3, #2
 80026a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80026a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    /**UART5 GPIO Configuration    
    PB12     ------> UART5_RX
    PB13     ------> UART5_TX 
    */
    GPIO_InitStruct.Pin = UART5_RX_Pin|UART5_TX_Pin;
 80026a6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80026aa:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ac:	2302      	movs	r3, #2
 80026ae:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b0:	2300      	movs	r3, #0
 80026b2:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026b4:	2303      	movs	r3, #3
 80026b6:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80026b8:	2308      	movs	r3, #8
 80026ba:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026bc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80026c0:	4619      	mov	r1, r3
 80026c2:	4867      	ldr	r0, [pc, #412]	; (8002860 <HAL_UART_MspInit+0x20c>)
 80026c4:	f001 fb16 	bl	8003cf4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80026c8:	e0c1      	b.n	800284e <HAL_UART_MspInit+0x1fa>
  else if(huart->Instance==UART7)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a65      	ldr	r2, [pc, #404]	; (8002864 <HAL_UART_MspInit+0x210>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d129      	bne.n	8002728 <HAL_UART_MspInit+0xd4>
    __HAL_RCC_UART7_CLK_ENABLE();
 80026d4:	4b61      	ldr	r3, [pc, #388]	; (800285c <HAL_UART_MspInit+0x208>)
 80026d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d8:	4a60      	ldr	r2, [pc, #384]	; (800285c <HAL_UART_MspInit+0x208>)
 80026da:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80026de:	6413      	str	r3, [r2, #64]	; 0x40
 80026e0:	4b5e      	ldr	r3, [pc, #376]	; (800285c <HAL_UART_MspInit+0x208>)
 80026e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80026e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80026ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80026ec:	4b5b      	ldr	r3, [pc, #364]	; (800285c <HAL_UART_MspInit+0x208>)
 80026ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f0:	4a5a      	ldr	r2, [pc, #360]	; (800285c <HAL_UART_MspInit+0x208>)
 80026f2:	f043 0310 	orr.w	r3, r3, #16
 80026f6:	6313      	str	r3, [r2, #48]	; 0x30
 80026f8:	4b58      	ldr	r3, [pc, #352]	; (800285c <HAL_UART_MspInit+0x208>)
 80026fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fc:	f003 0310 	and.w	r3, r3, #16
 8002700:	627b      	str	r3, [r7, #36]	; 0x24
 8002702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002704:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002708:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800270a:	2302      	movs	r3, #2
 800270c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800270e:	2300      	movs	r3, #0
 8002710:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002712:	2303      	movs	r3, #3
 8002714:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8002716:	2308      	movs	r3, #8
 8002718:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800271a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800271e:	4619      	mov	r1, r3
 8002720:	4851      	ldr	r0, [pc, #324]	; (8002868 <HAL_UART_MspInit+0x214>)
 8002722:	f001 fae7 	bl	8003cf4 <HAL_GPIO_Init>
}
 8002726:	e092      	b.n	800284e <HAL_UART_MspInit+0x1fa>
  else if(huart->Instance==USART1)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a4f      	ldr	r2, [pc, #316]	; (800286c <HAL_UART_MspInit+0x218>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d129      	bne.n	8002786 <HAL_UART_MspInit+0x132>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002732:	4b4a      	ldr	r3, [pc, #296]	; (800285c <HAL_UART_MspInit+0x208>)
 8002734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002736:	4a49      	ldr	r2, [pc, #292]	; (800285c <HAL_UART_MspInit+0x208>)
 8002738:	f043 0310 	orr.w	r3, r3, #16
 800273c:	6453      	str	r3, [r2, #68]	; 0x44
 800273e:	4b47      	ldr	r3, [pc, #284]	; (800285c <HAL_UART_MspInit+0x208>)
 8002740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002742:	f003 0310 	and.w	r3, r3, #16
 8002746:	623b      	str	r3, [r7, #32]
 8002748:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800274a:	4b44      	ldr	r3, [pc, #272]	; (800285c <HAL_UART_MspInit+0x208>)
 800274c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274e:	4a43      	ldr	r2, [pc, #268]	; (800285c <HAL_UART_MspInit+0x208>)
 8002750:	f043 0302 	orr.w	r3, r3, #2
 8002754:	6313      	str	r3, [r2, #48]	; 0x30
 8002756:	4b41      	ldr	r3, [pc, #260]	; (800285c <HAL_UART_MspInit+0x208>)
 8002758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275a:	f003 0302 	and.w	r3, r3, #2
 800275e:	61fb      	str	r3, [r7, #28]
 8002760:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = UART1_TX_Pin|UART1_RX_Pin;
 8002762:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002766:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002768:	2302      	movs	r3, #2
 800276a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800276c:	2300      	movs	r3, #0
 800276e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002770:	2303      	movs	r3, #3
 8002772:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8002774:	2304      	movs	r3, #4
 8002776:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002778:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800277c:	4619      	mov	r1, r3
 800277e:	4838      	ldr	r0, [pc, #224]	; (8002860 <HAL_UART_MspInit+0x20c>)
 8002780:	f001 fab8 	bl	8003cf4 <HAL_GPIO_Init>
}
 8002784:	e063      	b.n	800284e <HAL_UART_MspInit+0x1fa>
  else if(huart->Instance==USART2)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a39      	ldr	r2, [pc, #228]	; (8002870 <HAL_UART_MspInit+0x21c>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d128      	bne.n	80027e2 <HAL_UART_MspInit+0x18e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002790:	4b32      	ldr	r3, [pc, #200]	; (800285c <HAL_UART_MspInit+0x208>)
 8002792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002794:	4a31      	ldr	r2, [pc, #196]	; (800285c <HAL_UART_MspInit+0x208>)
 8002796:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800279a:	6413      	str	r3, [r2, #64]	; 0x40
 800279c:	4b2f      	ldr	r3, [pc, #188]	; (800285c <HAL_UART_MspInit+0x208>)
 800279e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027a4:	61bb      	str	r3, [r7, #24]
 80027a6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027a8:	4b2c      	ldr	r3, [pc, #176]	; (800285c <HAL_UART_MspInit+0x208>)
 80027aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ac:	4a2b      	ldr	r2, [pc, #172]	; (800285c <HAL_UART_MspInit+0x208>)
 80027ae:	f043 0301 	orr.w	r3, r3, #1
 80027b2:	6313      	str	r3, [r2, #48]	; 0x30
 80027b4:	4b29      	ldr	r3, [pc, #164]	; (800285c <HAL_UART_MspInit+0x208>)
 80027b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b8:	f003 0301 	and.w	r3, r3, #1
 80027bc:	617b      	str	r3, [r7, #20]
 80027be:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = UART2_TX_RS232_Pin|UART2_RX_RS232_Pin;
 80027c0:	230c      	movs	r3, #12
 80027c2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027c4:	2302      	movs	r3, #2
 80027c6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c8:	2300      	movs	r3, #0
 80027ca:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027cc:	2303      	movs	r3, #3
 80027ce:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80027d0:	2307      	movs	r3, #7
 80027d2:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027d4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80027d8:	4619      	mov	r1, r3
 80027da:	4826      	ldr	r0, [pc, #152]	; (8002874 <HAL_UART_MspInit+0x220>)
 80027dc:	f001 fa8a 	bl	8003cf4 <HAL_GPIO_Init>
}
 80027e0:	e035      	b.n	800284e <HAL_UART_MspInit+0x1fa>
  else if(huart->Instance==USART3)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a24      	ldr	r2, [pc, #144]	; (8002878 <HAL_UART_MspInit+0x224>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d130      	bne.n	800284e <HAL_UART_MspInit+0x1fa>
    __HAL_RCC_USART3_CLK_ENABLE();
 80027ec:	4b1b      	ldr	r3, [pc, #108]	; (800285c <HAL_UART_MspInit+0x208>)
 80027ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f0:	4a1a      	ldr	r2, [pc, #104]	; (800285c <HAL_UART_MspInit+0x208>)
 80027f2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80027f6:	6413      	str	r3, [r2, #64]	; 0x40
 80027f8:	4b18      	ldr	r3, [pc, #96]	; (800285c <HAL_UART_MspInit+0x208>)
 80027fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002800:	613b      	str	r3, [r7, #16]
 8002802:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002804:	4b15      	ldr	r3, [pc, #84]	; (800285c <HAL_UART_MspInit+0x208>)
 8002806:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002808:	4a14      	ldr	r2, [pc, #80]	; (800285c <HAL_UART_MspInit+0x208>)
 800280a:	f043 0302 	orr.w	r3, r3, #2
 800280e:	6313      	str	r3, [r2, #48]	; 0x30
 8002810:	4b12      	ldr	r3, [pc, #72]	; (800285c <HAL_UART_MspInit+0x208>)
 8002812:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002814:	f003 0302 	and.w	r3, r3, #2
 8002818:	60fb      	str	r3, [r7, #12]
 800281a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = UART3_TX_FT230_Pin|UART3_RX_FT230_Pin;
 800281c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002820:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002822:	2302      	movs	r3, #2
 8002824:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002826:	2300      	movs	r3, #0
 8002828:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800282a:	2303      	movs	r3, #3
 800282c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800282e:	2307      	movs	r3, #7
 8002830:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002832:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002836:	4619      	mov	r1, r3
 8002838:	4809      	ldr	r0, [pc, #36]	; (8002860 <HAL_UART_MspInit+0x20c>)
 800283a:	f001 fa5b 	bl	8003cf4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800283e:	2200      	movs	r2, #0
 8002840:	2100      	movs	r1, #0
 8002842:	2027      	movs	r0, #39	; 0x27
 8002844:	f000 fe87 	bl	8003556 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002848:	2027      	movs	r0, #39	; 0x27
 800284a:	f000 fea0 	bl	800358e <HAL_NVIC_EnableIRQ>
}
 800284e:	bf00      	nop
 8002850:	3748      	adds	r7, #72	; 0x48
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	40005000 	.word	0x40005000
 800285c:	40023800 	.word	0x40023800
 8002860:	40020400 	.word	0x40020400
 8002864:	40007800 	.word	0x40007800
 8002868:	40021000 	.word	0x40021000
 800286c:	40011000 	.word	0x40011000
 8002870:	40004400 	.word	0x40004400
 8002874:	40020000 	.word	0x40020000
 8002878:	40004800 	.word	0x40004800

0800287c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002880:	bf00      	nop
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr

0800288a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800288a:	b480      	push	{r7}
 800288c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800288e:	e7fe      	b.n	800288e <HardFault_Handler+0x4>

08002890 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002894:	e7fe      	b.n	8002894 <MemManage_Handler+0x4>

08002896 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002896:	b480      	push	{r7}
 8002898:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800289a:	e7fe      	b.n	800289a <BusFault_Handler+0x4>

0800289c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028a0:	e7fe      	b.n	80028a0 <UsageFault_Handler+0x4>

080028a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028a2:	b480      	push	{r7}
 80028a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028a6:	bf00      	nop
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr

080028b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028b0:	b480      	push	{r7}
 80028b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028b4:	bf00      	nop
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr

080028be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028be:	b480      	push	{r7}
 80028c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028c2:	bf00      	nop
 80028c4:	46bd      	mov	sp, r7
 80028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ca:	4770      	bx	lr

080028cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028d0:	f000 f918 	bl	8002b04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028d4:	bf00      	nop
 80028d6:	bd80      	pop	{r7, pc}

080028d8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 80028dc:	4802      	ldr	r0, [pc, #8]	; (80028e8 <DMA1_Stream5_IRQHandler+0x10>)
 80028de:	f000 ffa1 	bl	8003824 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80028e2:	bf00      	nop
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	20007df0 	.word	0x20007df0

080028ec <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80028f0:	4802      	ldr	r0, [pc, #8]	; (80028fc <TIM1_CC_IRQHandler+0x10>)
 80028f2:	f003 ff55 	bl	80067a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80028f6:	bf00      	nop
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	20033440 	.word	0x20033440

08002900 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002904:	4802      	ldr	r0, [pc, #8]	; (8002910 <TIM2_IRQHandler+0x10>)
 8002906:	f003 ff4b 	bl	80067a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800290a:	bf00      	nop
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	200334e4 	.word	0x200334e4

08002914 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002918:	4802      	ldr	r0, [pc, #8]	; (8002924 <TIM3_IRQHandler+0x10>)
 800291a:	f003 ff41 	bl	80067a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800291e:	bf00      	nop
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	2001d8e8 	.word	0x2001d8e8

08002928 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800292c:	4802      	ldr	r0, [pc, #8]	; (8002938 <TIM4_IRQHandler+0x10>)
 800292e:	f003 ff37 	bl	80067a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002932:	bf00      	nop
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	20007f10 	.word	0x20007f10

0800293c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002940:	4802      	ldr	r0, [pc, #8]	; (800294c <USART3_IRQHandler+0x10>)
 8002942:	f005 fbcd 	bl	80080e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002946:	bf00      	nop
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	20007f50 	.word	0x20007f50

08002950 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8002954:	4802      	ldr	r0, [pc, #8]	; (8002960 <TIM8_CC_IRQHandler+0x10>)
 8002956:	f003 ff23 	bl	80067a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 800295a:	bf00      	nop
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	20007ed0 	.word	0x20007ed0

08002964 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002968:	4802      	ldr	r0, [pc, #8]	; (8002974 <TIM5_IRQHandler+0x10>)
 800296a:	f003 ff19 	bl	80067a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800296e:	bf00      	nop
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	2001d8a8 	.word	0x2001d8a8

08002978 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800297c:	4802      	ldr	r0, [pc, #8]	; (8002988 <TIM6_DAC_IRQHandler+0x10>)
 800297e:	f003 ff0f 	bl	80067a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002982:	bf00      	nop
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	200333fc 	.word	0x200333fc

0800298c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002990:	4802      	ldr	r0, [pc, #8]	; (800299c <DMA2_Stream0_IRQHandler+0x10>)
 8002992:	f000 ff47 	bl	8003824 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002996:	bf00      	nop
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	200335a4 	.word	0x200335a4

080029a0 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80029a4:	4802      	ldr	r0, [pc, #8]	; (80029b0 <DMA2_Stream4_IRQHandler+0x10>)
 80029a6:	f000 ff3d 	bl	8003824 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 80029aa:	bf00      	nop
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	20033368 	.word	0x20033368

080029b4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b084      	sub	sp, #16
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80029bc:	4b11      	ldr	r3, [pc, #68]	; (8002a04 <_sbrk+0x50>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d102      	bne.n	80029ca <_sbrk+0x16>
		heap_end = &end;
 80029c4:	4b0f      	ldr	r3, [pc, #60]	; (8002a04 <_sbrk+0x50>)
 80029c6:	4a10      	ldr	r2, [pc, #64]	; (8002a08 <_sbrk+0x54>)
 80029c8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80029ca:	4b0e      	ldr	r3, [pc, #56]	; (8002a04 <_sbrk+0x50>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80029d0:	4b0c      	ldr	r3, [pc, #48]	; (8002a04 <_sbrk+0x50>)
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	4413      	add	r3, r2
 80029d8:	466a      	mov	r2, sp
 80029da:	4293      	cmp	r3, r2
 80029dc:	d907      	bls.n	80029ee <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80029de:	f006 f9e5 	bl	8008dac <__errno>
 80029e2:	4602      	mov	r2, r0
 80029e4:	230c      	movs	r3, #12
 80029e6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80029e8:	f04f 33ff 	mov.w	r3, #4294967295
 80029ec:	e006      	b.n	80029fc <_sbrk+0x48>
	}

	heap_end += incr;
 80029ee:	4b05      	ldr	r3, [pc, #20]	; (8002a04 <_sbrk+0x50>)
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4413      	add	r3, r2
 80029f6:	4a03      	ldr	r2, [pc, #12]	; (8002a04 <_sbrk+0x50>)
 80029f8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80029fa:	68fb      	ldr	r3, [r7, #12]
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3710      	adds	r7, #16
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	20000098 	.word	0x20000098
 8002a08:	20033610 	.word	0x20033610

08002a0c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a10:	4b08      	ldr	r3, [pc, #32]	; (8002a34 <SystemInit+0x28>)
 8002a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a16:	4a07      	ldr	r2, [pc, #28]	; (8002a34 <SystemInit+0x28>)
 8002a18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002a1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002a20:	4b04      	ldr	r3, [pc, #16]	; (8002a34 <SystemInit+0x28>)
 8002a22:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002a26:	609a      	str	r2, [r3, #8]
#endif
}
 8002a28:	bf00      	nop
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	e000ed00 	.word	0xe000ed00

08002a38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002a38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a70 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002a3c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002a3e:	e003      	b.n	8002a48 <LoopCopyDataInit>

08002a40 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002a40:	4b0c      	ldr	r3, [pc, #48]	; (8002a74 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002a42:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002a44:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002a46:	3104      	adds	r1, #4

08002a48 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002a48:	480b      	ldr	r0, [pc, #44]	; (8002a78 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002a4a:	4b0c      	ldr	r3, [pc, #48]	; (8002a7c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002a4c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002a4e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002a50:	d3f6      	bcc.n	8002a40 <CopyDataInit>
  ldr  r2, =_sbss
 8002a52:	4a0b      	ldr	r2, [pc, #44]	; (8002a80 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002a54:	e002      	b.n	8002a5c <LoopFillZerobss>

08002a56 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002a56:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002a58:	f842 3b04 	str.w	r3, [r2], #4

08002a5c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002a5c:	4b09      	ldr	r3, [pc, #36]	; (8002a84 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002a5e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002a60:	d3f9      	bcc.n	8002a56 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002a62:	f7ff ffd3 	bl	8002a0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a66:	f006 f9a7 	bl	8008db8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a6a:	f7fd fdd1 	bl	8000610 <main>
  bx  lr    
 8002a6e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002a70:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8002a74:	08009860 	.word	0x08009860
  ldr  r0, =_sdata
 8002a78:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002a7c:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8002a80:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8002a84:	2003360c 	.word	0x2003360c

08002a88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a88:	e7fe      	b.n	8002a88 <ADC_IRQHandler>

08002a8a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a8a:	b580      	push	{r7, lr}
 8002a8c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a8e:	2003      	movs	r0, #3
 8002a90:	f000 fd56 	bl	8003540 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a94:	2000      	movs	r0, #0
 8002a96:	f000 f805 	bl	8002aa4 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002a9a:	f7ff fa1f 	bl	8001edc <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002a9e:	2300      	movs	r3, #0
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002aac:	4b12      	ldr	r3, [pc, #72]	; (8002af8 <HAL_InitTick+0x54>)
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	4b12      	ldr	r3, [pc, #72]	; (8002afc <HAL_InitTick+0x58>)
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002aba:	fbb3 f3f1 	udiv	r3, r3, r1
 8002abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f000 fd71 	bl	80035aa <HAL_SYSTICK_Config>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d001      	beq.n	8002ad2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e00e      	b.n	8002af0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2b0f      	cmp	r3, #15
 8002ad6:	d80a      	bhi.n	8002aee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ad8:	2200      	movs	r2, #0
 8002ada:	6879      	ldr	r1, [r7, #4]
 8002adc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ae0:	f000 fd39 	bl	8003556 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ae4:	4a06      	ldr	r2, [pc, #24]	; (8002b00 <HAL_InitTick+0x5c>)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002aea:	2300      	movs	r3, #0
 8002aec:	e000      	b.n	8002af0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	3708      	adds	r7, #8
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	20000004 	.word	0x20000004
 8002afc:	2000000c 	.word	0x2000000c
 8002b00:	20000008 	.word	0x20000008

08002b04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b08:	4b06      	ldr	r3, [pc, #24]	; (8002b24 <HAL_IncTick+0x20>)
 8002b0a:	781b      	ldrb	r3, [r3, #0]
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	4b06      	ldr	r3, [pc, #24]	; (8002b28 <HAL_IncTick+0x24>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4413      	add	r3, r2
 8002b14:	4a04      	ldr	r2, [pc, #16]	; (8002b28 <HAL_IncTick+0x24>)
 8002b16:	6013      	str	r3, [r2, #0]
}
 8002b18:	bf00      	nop
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr
 8002b22:	bf00      	nop
 8002b24:	2000000c 	.word	0x2000000c
 8002b28:	20033604 	.word	0x20033604

08002b2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	af00      	add	r7, sp, #0
  return uwTick;
 8002b30:	4b03      	ldr	r3, [pc, #12]	; (8002b40 <HAL_GetTick+0x14>)
 8002b32:	681b      	ldr	r3, [r3, #0]
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr
 8002b3e:	bf00      	nop
 8002b40:	20033604 	.word	0x20033604

08002b44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b084      	sub	sp, #16
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b4c:	f7ff ffee 	bl	8002b2c <HAL_GetTick>
 8002b50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b5c:	d005      	beq.n	8002b6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b5e:	4b09      	ldr	r3, [pc, #36]	; (8002b84 <HAL_Delay+0x40>)
 8002b60:	781b      	ldrb	r3, [r3, #0]
 8002b62:	461a      	mov	r2, r3
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	4413      	add	r3, r2
 8002b68:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002b6a:	bf00      	nop
 8002b6c:	f7ff ffde 	bl	8002b2c <HAL_GetTick>
 8002b70:	4602      	mov	r2, r0
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	68fa      	ldr	r2, [r7, #12]
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d8f7      	bhi.n	8002b6c <HAL_Delay+0x28>
  {
  }
}
 8002b7c:	bf00      	nop
 8002b7e:	3710      	adds	r7, #16
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	2000000c 	.word	0x2000000c

08002b88 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b084      	sub	sp, #16
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b90:	2300      	movs	r3, #0
 8002b92:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d101      	bne.n	8002b9e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e031      	b.n	8002c02 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d109      	bne.n	8002bba <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f7ff f9bc 	bl	8001f24 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbe:	f003 0310 	and.w	r3, r3, #16
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d116      	bne.n	8002bf4 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002bca:	4b10      	ldr	r3, [pc, #64]	; (8002c0c <HAL_ADC_Init+0x84>)
 8002bcc:	4013      	ands	r3, r2
 8002bce:	f043 0202 	orr.w	r2, r3, #2
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002bd6:	6878      	ldr	r0, [r7, #4]
 8002bd8:	f000 fa66 	bl	80030a8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2200      	movs	r2, #0
 8002be0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be6:	f023 0303 	bic.w	r3, r3, #3
 8002bea:	f043 0201 	orr.w	r2, r3, #1
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	641a      	str	r2, [r3, #64]	; 0x40
 8002bf2:	e001      	b.n	8002bf8 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002c00:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3710      	adds	r7, #16
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	ffffeefd 	.word	0xffffeefd

08002c10 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b086      	sub	sp, #24
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	60b9      	str	r1, [r7, #8]
 8002c1a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c26:	2b01      	cmp	r3, #1
 8002c28:	d101      	bne.n	8002c2e <HAL_ADC_Start_DMA+0x1e>
 8002c2a:	2302      	movs	r3, #2
 8002c2c:	e0c7      	b.n	8002dbe <HAL_ADC_Start_DMA+0x1ae>
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	2201      	movs	r2, #1
 8002c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	f003 0301 	and.w	r3, r3, #1
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d018      	beq.n	8002c76 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	689a      	ldr	r2, [r3, #8]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f042 0201 	orr.w	r2, r2, #1
 8002c52:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002c54:	4b5c      	ldr	r3, [pc, #368]	; (8002dc8 <HAL_ADC_Start_DMA+0x1b8>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a5c      	ldr	r2, [pc, #368]	; (8002dcc <HAL_ADC_Start_DMA+0x1bc>)
 8002c5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c5e:	0c9a      	lsrs	r2, r3, #18
 8002c60:	4613      	mov	r3, r2
 8002c62:	005b      	lsls	r3, r3, #1
 8002c64:	4413      	add	r3, r2
 8002c66:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8002c68:	e002      	b.n	8002c70 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	3b01      	subs	r3, #1
 8002c6e:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d1f9      	bne.n	8002c6a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	f003 0301 	and.w	r3, r3, #1
 8002c80:	2b01      	cmp	r3, #1
 8002c82:	f040 809b 	bne.w	8002dbc <HAL_ADC_Start_DMA+0x1ac>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c8a:	4b51      	ldr	r3, [pc, #324]	; (8002dd0 <HAL_ADC_Start_DMA+0x1c0>)
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d007      	beq.n	8002cb4 <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002cac:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002cbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002cc0:	d106      	bne.n	8002cd0 <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cc6:	f023 0206 	bic.w	r2, r3, #6
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	645a      	str	r2, [r3, #68]	; 0x44
 8002cce:	e002      	b.n	8002cd6 <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ce2:	4a3c      	ldr	r2, [pc, #240]	; (8002dd4 <HAL_ADC_Start_DMA+0x1c4>)
 8002ce4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cea:	4a3b      	ldr	r2, [pc, #236]	; (8002dd8 <HAL_ADC_Start_DMA+0x1c8>)
 8002cec:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cf2:	4a3a      	ldr	r2, [pc, #232]	; (8002ddc <HAL_ADC_Start_DMA+0x1cc>)
 8002cf4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002cfe:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	685a      	ldr	r2, [r3, #4]
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002d0e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	689a      	ldr	r2, [r3, #8]
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d1e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	334c      	adds	r3, #76	; 0x4c
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	68ba      	ldr	r2, [r7, #8]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	f000 fcf6 	bl	8003720 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8002d34:	4b2a      	ldr	r3, [pc, #168]	; (8002de0 <HAL_ADC_Start_DMA+0x1d0>)
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f003 031f 	and.w	r3, r3, #31
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d10f      	bne.n	8002d60 <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d136      	bne.n	8002dbc <HAL_ADC_Start_DMA+0x1ac>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	689a      	ldr	r2, [r3, #8]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002d5c:	609a      	str	r2, [r3, #8]
 8002d5e:	e02d      	b.n	8002dbc <HAL_ADC_Start_DMA+0x1ac>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a1f      	ldr	r2, [pc, #124]	; (8002de4 <HAL_ADC_Start_DMA+0x1d4>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d10e      	bne.n	8002d88 <HAL_ADC_Start_DMA+0x178>
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d107      	bne.n	8002d88 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	689a      	ldr	r2, [r3, #8]
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002d86:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8002d88:	4b15      	ldr	r3, [pc, #84]	; (8002de0 <HAL_ADC_Start_DMA+0x1d0>)
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	f003 0310 	and.w	r3, r3, #16
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d113      	bne.n	8002dbc <HAL_ADC_Start_DMA+0x1ac>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a13      	ldr	r2, [pc, #76]	; (8002de8 <HAL_ADC_Start_DMA+0x1d8>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d10e      	bne.n	8002dbc <HAL_ADC_Start_DMA+0x1ac>
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d107      	bne.n	8002dbc <HAL_ADC_Start_DMA+0x1ac>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	689a      	ldr	r2, [r3, #8]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002dba:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8002dbc:	2300      	movs	r3, #0
}
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	3718      	adds	r7, #24
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	20000004 	.word	0x20000004
 8002dcc:	431bde83 	.word	0x431bde83
 8002dd0:	fffff8fe 	.word	0xfffff8fe
 8002dd4:	0800329d 	.word	0x0800329d
 8002dd8:	08003357 	.word	0x08003357
 8002ddc:	08003373 	.word	0x08003373
 8002de0:	40012300 	.word	0x40012300
 8002de4:	40012000 	.word	0x40012000
 8002de8:	40012200 	.word	0x40012200

08002dec <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002df4:	bf00      	nop
 8002df6:	370c      	adds	r7, #12
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr

08002e00 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002e08:	bf00      	nop
 8002e0a:	370c      	adds	r7, #12
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e12:	4770      	bx	lr

08002e14 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b085      	sub	sp, #20
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
 8002e1c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	d101      	bne.n	8002e30 <HAL_ADC_ConfigChannel+0x1c>
 8002e2c:	2302      	movs	r3, #2
 8002e2e:	e12a      	b.n	8003086 <HAL_ADC_ConfigChannel+0x272>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2201      	movs	r2, #1
 8002e34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	2b09      	cmp	r3, #9
 8002e3e:	d93a      	bls.n	8002eb6 <HAL_ADC_ConfigChannel+0xa2>
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002e48:	d035      	beq.n	8002eb6 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	68d9      	ldr	r1, [r3, #12]
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	b29b      	uxth	r3, r3
 8002e56:	461a      	mov	r2, r3
 8002e58:	4613      	mov	r3, r2
 8002e5a:	005b      	lsls	r3, r3, #1
 8002e5c:	4413      	add	r3, r2
 8002e5e:	3b1e      	subs	r3, #30
 8002e60:	2207      	movs	r2, #7
 8002e62:	fa02 f303 	lsl.w	r3, r2, r3
 8002e66:	43da      	mvns	r2, r3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	400a      	ands	r2, r1
 8002e6e:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a87      	ldr	r2, [pc, #540]	; (8003094 <HAL_ADC_ConfigChannel+0x280>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d10a      	bne.n	8002e90 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	68d9      	ldr	r1, [r3, #12]
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	061a      	lsls	r2, r3, #24
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	430a      	orrs	r2, r1
 8002e8c:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e8e:	e035      	b.n	8002efc <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	68d9      	ldr	r1, [r3, #12]
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	689a      	ldr	r2, [r3, #8]
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	b29b      	uxth	r3, r3
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	005b      	lsls	r3, r3, #1
 8002ea6:	4403      	add	r3, r0
 8002ea8:	3b1e      	subs	r3, #30
 8002eaa:	409a      	lsls	r2, r3
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	430a      	orrs	r2, r1
 8002eb2:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002eb4:	e022      	b.n	8002efc <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	6919      	ldr	r1, [r3, #16]
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	b29b      	uxth	r3, r3
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	4613      	mov	r3, r2
 8002ec6:	005b      	lsls	r3, r3, #1
 8002ec8:	4413      	add	r3, r2
 8002eca:	2207      	movs	r2, #7
 8002ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed0:	43da      	mvns	r2, r3
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	400a      	ands	r2, r1
 8002ed8:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	6919      	ldr	r1, [r3, #16]
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	689a      	ldr	r2, [r3, #8]
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	b29b      	uxth	r3, r3
 8002eea:	4618      	mov	r0, r3
 8002eec:	4603      	mov	r3, r0
 8002eee:	005b      	lsls	r3, r3, #1
 8002ef0:	4403      	add	r3, r0
 8002ef2:	409a      	lsls	r2, r3
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	430a      	orrs	r2, r1
 8002efa:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	2b06      	cmp	r3, #6
 8002f02:	d824      	bhi.n	8002f4e <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	685a      	ldr	r2, [r3, #4]
 8002f0e:	4613      	mov	r3, r2
 8002f10:	009b      	lsls	r3, r3, #2
 8002f12:	4413      	add	r3, r2
 8002f14:	3b05      	subs	r3, #5
 8002f16:	221f      	movs	r2, #31
 8002f18:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1c:	43da      	mvns	r2, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	400a      	ands	r2, r1
 8002f24:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	b29b      	uxth	r3, r3
 8002f32:	4618      	mov	r0, r3
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	685a      	ldr	r2, [r3, #4]
 8002f38:	4613      	mov	r3, r2
 8002f3a:	009b      	lsls	r3, r3, #2
 8002f3c:	4413      	add	r3, r2
 8002f3e:	3b05      	subs	r3, #5
 8002f40:	fa00 f203 	lsl.w	r2, r0, r3
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	430a      	orrs	r2, r1
 8002f4a:	635a      	str	r2, [r3, #52]	; 0x34
 8002f4c:	e04c      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	2b0c      	cmp	r3, #12
 8002f54:	d824      	bhi.n	8002fa0 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	685a      	ldr	r2, [r3, #4]
 8002f60:	4613      	mov	r3, r2
 8002f62:	009b      	lsls	r3, r3, #2
 8002f64:	4413      	add	r3, r2
 8002f66:	3b23      	subs	r3, #35	; 0x23
 8002f68:	221f      	movs	r2, #31
 8002f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6e:	43da      	mvns	r2, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	400a      	ands	r2, r1
 8002f76:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	4618      	mov	r0, r3
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	685a      	ldr	r2, [r3, #4]
 8002f8a:	4613      	mov	r3, r2
 8002f8c:	009b      	lsls	r3, r3, #2
 8002f8e:	4413      	add	r3, r2
 8002f90:	3b23      	subs	r3, #35	; 0x23
 8002f92:	fa00 f203 	lsl.w	r2, r0, r3
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	430a      	orrs	r2, r1
 8002f9c:	631a      	str	r2, [r3, #48]	; 0x30
 8002f9e:	e023      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	685a      	ldr	r2, [r3, #4]
 8002faa:	4613      	mov	r3, r2
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	4413      	add	r3, r2
 8002fb0:	3b41      	subs	r3, #65	; 0x41
 8002fb2:	221f      	movs	r2, #31
 8002fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb8:	43da      	mvns	r2, r3
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	400a      	ands	r2, r1
 8002fc0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	b29b      	uxth	r3, r3
 8002fce:	4618      	mov	r0, r3
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	685a      	ldr	r2, [r3, #4]
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	4413      	add	r3, r2
 8002fda:	3b41      	subs	r3, #65	; 0x41
 8002fdc:	fa00 f203 	lsl.w	r2, r0, r3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	430a      	orrs	r2, r1
 8002fe6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a2a      	ldr	r2, [pc, #168]	; (8003098 <HAL_ADC_ConfigChannel+0x284>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d10a      	bne.n	8003008 <HAL_ADC_ConfigChannel+0x1f4>
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002ffa:	d105      	bne.n	8003008 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002ffc:	4b27      	ldr	r3, [pc, #156]	; (800309c <HAL_ADC_ConfigChannel+0x288>)
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	4a26      	ldr	r2, [pc, #152]	; (800309c <HAL_ADC_ConfigChannel+0x288>)
 8003002:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003006:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a22      	ldr	r2, [pc, #136]	; (8003098 <HAL_ADC_ConfigChannel+0x284>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d109      	bne.n	8003026 <HAL_ADC_ConfigChannel+0x212>
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	2b12      	cmp	r3, #18
 8003018:	d105      	bne.n	8003026 <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800301a:	4b20      	ldr	r3, [pc, #128]	; (800309c <HAL_ADC_ConfigChannel+0x288>)
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	4a1f      	ldr	r2, [pc, #124]	; (800309c <HAL_ADC_ConfigChannel+0x288>)
 8003020:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003024:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a1b      	ldr	r2, [pc, #108]	; (8003098 <HAL_ADC_ConfigChannel+0x284>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d125      	bne.n	800307c <HAL_ADC_ConfigChannel+0x268>
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a17      	ldr	r2, [pc, #92]	; (8003094 <HAL_ADC_ConfigChannel+0x280>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d003      	beq.n	8003042 <HAL_ADC_ConfigChannel+0x22e>
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	2b11      	cmp	r3, #17
 8003040:	d11c      	bne.n	800307c <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003042:	4b16      	ldr	r3, [pc, #88]	; (800309c <HAL_ADC_ConfigChannel+0x288>)
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	4a15      	ldr	r2, [pc, #84]	; (800309c <HAL_ADC_ConfigChannel+0x288>)
 8003048:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800304c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a10      	ldr	r2, [pc, #64]	; (8003094 <HAL_ADC_ConfigChannel+0x280>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d111      	bne.n	800307c <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8003058:	4b11      	ldr	r3, [pc, #68]	; (80030a0 <HAL_ADC_ConfigChannel+0x28c>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a11      	ldr	r2, [pc, #68]	; (80030a4 <HAL_ADC_ConfigChannel+0x290>)
 800305e:	fba2 2303 	umull	r2, r3, r2, r3
 8003062:	0c9a      	lsrs	r2, r3, #18
 8003064:	4613      	mov	r3, r2
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	4413      	add	r3, r2
 800306a:	005b      	lsls	r3, r3, #1
 800306c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800306e:	e002      	b.n	8003076 <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	3b01      	subs	r3, #1
 8003074:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d1f9      	bne.n	8003070 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2200      	movs	r2, #0
 8003080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003084:	2300      	movs	r3, #0
}
 8003086:	4618      	mov	r0, r3
 8003088:	3714      	adds	r7, #20
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop
 8003094:	10000012 	.word	0x10000012
 8003098:	40012000 	.word	0x40012000
 800309c:	40012300 	.word	0x40012300
 80030a0:	20000004 	.word	0x20000004
 80030a4:	431bde83 	.word	0x431bde83

080030a8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80030b0:	4b78      	ldr	r3, [pc, #480]	; (8003294 <ADC_Init+0x1ec>)
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	4a77      	ldr	r2, [pc, #476]	; (8003294 <ADC_Init+0x1ec>)
 80030b6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80030ba:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80030bc:	4b75      	ldr	r3, [pc, #468]	; (8003294 <ADC_Init+0x1ec>)
 80030be:	685a      	ldr	r2, [r3, #4]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	4973      	ldr	r1, [pc, #460]	; (8003294 <ADC_Init+0x1ec>)
 80030c6:	4313      	orrs	r3, r2
 80030c8:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	685a      	ldr	r2, [r3, #4]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80030d8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	6859      	ldr	r1, [r3, #4]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	691b      	ldr	r3, [r3, #16]
 80030e4:	021a      	lsls	r2, r3, #8
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	430a      	orrs	r2, r1
 80030ec:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	685a      	ldr	r2, [r3, #4]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80030fc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	6859      	ldr	r1, [r3, #4]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	689a      	ldr	r2, [r3, #8]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	430a      	orrs	r2, r1
 800310e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	689a      	ldr	r2, [r3, #8]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800311e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	6899      	ldr	r1, [r3, #8]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	68da      	ldr	r2, [r3, #12]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	430a      	orrs	r2, r1
 8003130:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003136:	4a58      	ldr	r2, [pc, #352]	; (8003298 <ADC_Init+0x1f0>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d022      	beq.n	8003182 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	689a      	ldr	r2, [r3, #8]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800314a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	6899      	ldr	r1, [r3, #8]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	430a      	orrs	r2, r1
 800315c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	689a      	ldr	r2, [r3, #8]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800316c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	6899      	ldr	r1, [r3, #8]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	430a      	orrs	r2, r1
 800317e:	609a      	str	r2, [r3, #8]
 8003180:	e00f      	b.n	80031a2 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	689a      	ldr	r2, [r3, #8]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003190:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	689a      	ldr	r2, [r3, #8]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80031a0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	689a      	ldr	r2, [r3, #8]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f022 0202 	bic.w	r2, r2, #2
 80031b0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	6899      	ldr	r1, [r3, #8]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	699b      	ldr	r3, [r3, #24]
 80031bc:	005a      	lsls	r2, r3, #1
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	430a      	orrs	r2, r1
 80031c4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d01b      	beq.n	8003208 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	685a      	ldr	r2, [r3, #4]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80031de:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	685a      	ldr	r2, [r3, #4]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80031ee:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	6859      	ldr	r1, [r3, #4]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031fa:	3b01      	subs	r3, #1
 80031fc:	035a      	lsls	r2, r3, #13
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	430a      	orrs	r2, r1
 8003204:	605a      	str	r2, [r3, #4]
 8003206:	e007      	b.n	8003218 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	685a      	ldr	r2, [r3, #4]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003216:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003226:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	69db      	ldr	r3, [r3, #28]
 8003232:	3b01      	subs	r3, #1
 8003234:	051a      	lsls	r2, r3, #20
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	430a      	orrs	r2, r1
 800323c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	689a      	ldr	r2, [r3, #8]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800324c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	6899      	ldr	r1, [r3, #8]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800325a:	025a      	lsls	r2, r3, #9
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	430a      	orrs	r2, r1
 8003262:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	689a      	ldr	r2, [r3, #8]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003272:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	6899      	ldr	r1, [r3, #8]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	695b      	ldr	r3, [r3, #20]
 800327e:	029a      	lsls	r2, r3, #10
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	430a      	orrs	r2, r1
 8003286:	609a      	str	r2, [r3, #8]
}
 8003288:	bf00      	nop
 800328a:	370c      	adds	r7, #12
 800328c:	46bd      	mov	sp, r7
 800328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003292:	4770      	bx	lr
 8003294:	40012300 	.word	0x40012300
 8003298:	0f000001 	.word	0x0f000001

0800329c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032a8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ae:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d13c      	bne.n	8003330 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ba:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d12b      	bne.n	8003328 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d127      	bne.n	8003328 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032de:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d006      	beq.n	80032f4 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d119      	bne.n	8003328 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	685a      	ldr	r2, [r3, #4]
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f022 0220 	bic.w	r2, r2, #32
 8003302:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003308:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003314:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003318:	2b00      	cmp	r3, #0
 800331a:	d105      	bne.n	8003328 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003320:	f043 0201 	orr.w	r2, r3, #1
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003328:	68f8      	ldr	r0, [r7, #12]
 800332a:	f7fe fb81 	bl	8001a30 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800332e:	e00e      	b.n	800334e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003334:	f003 0310 	and.w	r3, r3, #16
 8003338:	2b00      	cmp	r3, #0
 800333a:	d003      	beq.n	8003344 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800333c:	68f8      	ldr	r0, [r7, #12]
 800333e:	f7ff fd5f 	bl	8002e00 <HAL_ADC_ErrorCallback>
}
 8003342:	e004      	b.n	800334e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003348:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	4798      	blx	r3
}
 800334e:	bf00      	nop
 8003350:	3710      	adds	r7, #16
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}

08003356 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003356:	b580      	push	{r7, lr}
 8003358:	b084      	sub	sp, #16
 800335a:	af00      	add	r7, sp, #0
 800335c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003362:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003364:	68f8      	ldr	r0, [r7, #12]
 8003366:	f7ff fd41 	bl	8002dec <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800336a:	bf00      	nop
 800336c:	3710      	adds	r7, #16
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}

08003372 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003372:	b580      	push	{r7, lr}
 8003374:	b084      	sub	sp, #16
 8003376:	af00      	add	r7, sp, #0
 8003378:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800337e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2240      	movs	r2, #64	; 0x40
 8003384:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800338a:	f043 0204 	orr.w	r2, r3, #4
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003392:	68f8      	ldr	r0, [r7, #12]
 8003394:	f7ff fd34 	bl	8002e00 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003398:	bf00      	nop
 800339a:	3710      	adds	r7, #16
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}

080033a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b085      	sub	sp, #20
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	f003 0307 	and.w	r3, r3, #7
 80033ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033b0:	4b0b      	ldr	r3, [pc, #44]	; (80033e0 <__NVIC_SetPriorityGrouping+0x40>)
 80033b2:	68db      	ldr	r3, [r3, #12]
 80033b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033b6:	68ba      	ldr	r2, [r7, #8]
 80033b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80033bc:	4013      	ands	r3, r2
 80033be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80033c8:	4b06      	ldr	r3, [pc, #24]	; (80033e4 <__NVIC_SetPriorityGrouping+0x44>)
 80033ca:	4313      	orrs	r3, r2
 80033cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033ce:	4a04      	ldr	r2, [pc, #16]	; (80033e0 <__NVIC_SetPriorityGrouping+0x40>)
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	60d3      	str	r3, [r2, #12]
}
 80033d4:	bf00      	nop
 80033d6:	3714      	adds	r7, #20
 80033d8:	46bd      	mov	sp, r7
 80033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033de:	4770      	bx	lr
 80033e0:	e000ed00 	.word	0xe000ed00
 80033e4:	05fa0000 	.word	0x05fa0000

080033e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033e8:	b480      	push	{r7}
 80033ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033ec:	4b04      	ldr	r3, [pc, #16]	; (8003400 <__NVIC_GetPriorityGrouping+0x18>)
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	0a1b      	lsrs	r3, r3, #8
 80033f2:	f003 0307 	and.w	r3, r3, #7
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr
 8003400:	e000ed00 	.word	0xe000ed00

08003404 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003404:	b480      	push	{r7}
 8003406:	b083      	sub	sp, #12
 8003408:	af00      	add	r7, sp, #0
 800340a:	4603      	mov	r3, r0
 800340c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800340e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003412:	2b00      	cmp	r3, #0
 8003414:	db0b      	blt.n	800342e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003416:	79fb      	ldrb	r3, [r7, #7]
 8003418:	f003 021f 	and.w	r2, r3, #31
 800341c:	4907      	ldr	r1, [pc, #28]	; (800343c <__NVIC_EnableIRQ+0x38>)
 800341e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003422:	095b      	lsrs	r3, r3, #5
 8003424:	2001      	movs	r0, #1
 8003426:	fa00 f202 	lsl.w	r2, r0, r2
 800342a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800342e:	bf00      	nop
 8003430:	370c      	adds	r7, #12
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
 800343a:	bf00      	nop
 800343c:	e000e100 	.word	0xe000e100

08003440 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003440:	b480      	push	{r7}
 8003442:	b083      	sub	sp, #12
 8003444:	af00      	add	r7, sp, #0
 8003446:	4603      	mov	r3, r0
 8003448:	6039      	str	r1, [r7, #0]
 800344a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800344c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003450:	2b00      	cmp	r3, #0
 8003452:	db0a      	blt.n	800346a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	b2da      	uxtb	r2, r3
 8003458:	490c      	ldr	r1, [pc, #48]	; (800348c <__NVIC_SetPriority+0x4c>)
 800345a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800345e:	0112      	lsls	r2, r2, #4
 8003460:	b2d2      	uxtb	r2, r2
 8003462:	440b      	add	r3, r1
 8003464:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003468:	e00a      	b.n	8003480 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	b2da      	uxtb	r2, r3
 800346e:	4908      	ldr	r1, [pc, #32]	; (8003490 <__NVIC_SetPriority+0x50>)
 8003470:	79fb      	ldrb	r3, [r7, #7]
 8003472:	f003 030f 	and.w	r3, r3, #15
 8003476:	3b04      	subs	r3, #4
 8003478:	0112      	lsls	r2, r2, #4
 800347a:	b2d2      	uxtb	r2, r2
 800347c:	440b      	add	r3, r1
 800347e:	761a      	strb	r2, [r3, #24]
}
 8003480:	bf00      	nop
 8003482:	370c      	adds	r7, #12
 8003484:	46bd      	mov	sp, r7
 8003486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348a:	4770      	bx	lr
 800348c:	e000e100 	.word	0xe000e100
 8003490:	e000ed00 	.word	0xe000ed00

08003494 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003494:	b480      	push	{r7}
 8003496:	b089      	sub	sp, #36	; 0x24
 8003498:	af00      	add	r7, sp, #0
 800349a:	60f8      	str	r0, [r7, #12]
 800349c:	60b9      	str	r1, [r7, #8]
 800349e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	f003 0307 	and.w	r3, r3, #7
 80034a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034a8:	69fb      	ldr	r3, [r7, #28]
 80034aa:	f1c3 0307 	rsb	r3, r3, #7
 80034ae:	2b04      	cmp	r3, #4
 80034b0:	bf28      	it	cs
 80034b2:	2304      	movcs	r3, #4
 80034b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	3304      	adds	r3, #4
 80034ba:	2b06      	cmp	r3, #6
 80034bc:	d902      	bls.n	80034c4 <NVIC_EncodePriority+0x30>
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	3b03      	subs	r3, #3
 80034c2:	e000      	b.n	80034c6 <NVIC_EncodePriority+0x32>
 80034c4:	2300      	movs	r3, #0
 80034c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034c8:	f04f 32ff 	mov.w	r2, #4294967295
 80034cc:	69bb      	ldr	r3, [r7, #24]
 80034ce:	fa02 f303 	lsl.w	r3, r2, r3
 80034d2:	43da      	mvns	r2, r3
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	401a      	ands	r2, r3
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034dc:	f04f 31ff 	mov.w	r1, #4294967295
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	fa01 f303 	lsl.w	r3, r1, r3
 80034e6:	43d9      	mvns	r1, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034ec:	4313      	orrs	r3, r2
         );
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3724      	adds	r7, #36	; 0x24
 80034f2:	46bd      	mov	sp, r7
 80034f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f8:	4770      	bx	lr
	...

080034fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b082      	sub	sp, #8
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	3b01      	subs	r3, #1
 8003508:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800350c:	d301      	bcc.n	8003512 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800350e:	2301      	movs	r3, #1
 8003510:	e00f      	b.n	8003532 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003512:	4a0a      	ldr	r2, [pc, #40]	; (800353c <SysTick_Config+0x40>)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	3b01      	subs	r3, #1
 8003518:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800351a:	210f      	movs	r1, #15
 800351c:	f04f 30ff 	mov.w	r0, #4294967295
 8003520:	f7ff ff8e 	bl	8003440 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003524:	4b05      	ldr	r3, [pc, #20]	; (800353c <SysTick_Config+0x40>)
 8003526:	2200      	movs	r2, #0
 8003528:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800352a:	4b04      	ldr	r3, [pc, #16]	; (800353c <SysTick_Config+0x40>)
 800352c:	2207      	movs	r2, #7
 800352e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003530:	2300      	movs	r3, #0
}
 8003532:	4618      	mov	r0, r3
 8003534:	3708      	adds	r7, #8
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	e000e010 	.word	0xe000e010

08003540 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b082      	sub	sp, #8
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003548:	6878      	ldr	r0, [r7, #4]
 800354a:	f7ff ff29 	bl	80033a0 <__NVIC_SetPriorityGrouping>
}
 800354e:	bf00      	nop
 8003550:	3708      	adds	r7, #8
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}

08003556 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003556:	b580      	push	{r7, lr}
 8003558:	b086      	sub	sp, #24
 800355a:	af00      	add	r7, sp, #0
 800355c:	4603      	mov	r3, r0
 800355e:	60b9      	str	r1, [r7, #8]
 8003560:	607a      	str	r2, [r7, #4]
 8003562:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003564:	2300      	movs	r3, #0
 8003566:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003568:	f7ff ff3e 	bl	80033e8 <__NVIC_GetPriorityGrouping>
 800356c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800356e:	687a      	ldr	r2, [r7, #4]
 8003570:	68b9      	ldr	r1, [r7, #8]
 8003572:	6978      	ldr	r0, [r7, #20]
 8003574:	f7ff ff8e 	bl	8003494 <NVIC_EncodePriority>
 8003578:	4602      	mov	r2, r0
 800357a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800357e:	4611      	mov	r1, r2
 8003580:	4618      	mov	r0, r3
 8003582:	f7ff ff5d 	bl	8003440 <__NVIC_SetPriority>
}
 8003586:	bf00      	nop
 8003588:	3718      	adds	r7, #24
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}

0800358e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800358e:	b580      	push	{r7, lr}
 8003590:	b082      	sub	sp, #8
 8003592:	af00      	add	r7, sp, #0
 8003594:	4603      	mov	r3, r0
 8003596:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003598:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800359c:	4618      	mov	r0, r3
 800359e:	f7ff ff31 	bl	8003404 <__NVIC_EnableIRQ>
}
 80035a2:	bf00      	nop
 80035a4:	3708      	adds	r7, #8
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}

080035aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035aa:	b580      	push	{r7, lr}
 80035ac:	b082      	sub	sp, #8
 80035ae:	af00      	add	r7, sp, #0
 80035b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f7ff ffa2 	bl	80034fc <SysTick_Config>
 80035b8:	4603      	mov	r3, r0
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3708      	adds	r7, #8
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
	...

080035c4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b086      	sub	sp, #24
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80035cc:	2300      	movs	r3, #0
 80035ce:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80035d0:	f7ff faac 	bl	8002b2c <HAL_GetTick>
 80035d4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d101      	bne.n	80035e0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e099      	b.n	8003714 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2200      	movs	r2, #0
 80035e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2202      	movs	r2, #2
 80035ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f022 0201 	bic.w	r2, r2, #1
 80035fe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003600:	e00f      	b.n	8003622 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003602:	f7ff fa93 	bl	8002b2c <HAL_GetTick>
 8003606:	4602      	mov	r2, r0
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	1ad3      	subs	r3, r2, r3
 800360c:	2b05      	cmp	r3, #5
 800360e:	d908      	bls.n	8003622 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2220      	movs	r2, #32
 8003614:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2203      	movs	r2, #3
 800361a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800361e:	2303      	movs	r3, #3
 8003620:	e078      	b.n	8003714 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f003 0301 	and.w	r3, r3, #1
 800362c:	2b00      	cmp	r3, #0
 800362e:	d1e8      	bne.n	8003602 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003638:	697a      	ldr	r2, [r7, #20]
 800363a:	4b38      	ldr	r3, [pc, #224]	; (800371c <HAL_DMA_Init+0x158>)
 800363c:	4013      	ands	r3, r2
 800363e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	685a      	ldr	r2, [r3, #4]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	689b      	ldr	r3, [r3, #8]
 8003648:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800364e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	691b      	ldr	r3, [r3, #16]
 8003654:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800365a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	699b      	ldr	r3, [r3, #24]
 8003660:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003666:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6a1b      	ldr	r3, [r3, #32]
 800366c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800366e:	697a      	ldr	r2, [r7, #20]
 8003670:	4313      	orrs	r3, r2
 8003672:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003678:	2b04      	cmp	r3, #4
 800367a:	d107      	bne.n	800368c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003684:	4313      	orrs	r3, r2
 8003686:	697a      	ldr	r2, [r7, #20]
 8003688:	4313      	orrs	r3, r2
 800368a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	697a      	ldr	r2, [r7, #20]
 8003692:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	695b      	ldr	r3, [r3, #20]
 800369a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	f023 0307 	bic.w	r3, r3, #7
 80036a2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a8:	697a      	ldr	r2, [r7, #20]
 80036aa:	4313      	orrs	r3, r2
 80036ac:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b2:	2b04      	cmp	r3, #4
 80036b4:	d117      	bne.n	80036e6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ba:	697a      	ldr	r2, [r7, #20]
 80036bc:	4313      	orrs	r3, r2
 80036be:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d00e      	beq.n	80036e6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80036c8:	6878      	ldr	r0, [r7, #4]
 80036ca:	f000 fa99 	bl	8003c00 <DMA_CheckFifoParam>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d008      	beq.n	80036e6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2240      	movs	r2, #64	; 0x40
 80036d8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2201      	movs	r2, #1
 80036de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80036e2:	2301      	movs	r3, #1
 80036e4:	e016      	b.n	8003714 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	697a      	ldr	r2, [r7, #20]
 80036ec:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80036ee:	6878      	ldr	r0, [r7, #4]
 80036f0:	f000 fa50 	bl	8003b94 <DMA_CalcBaseAndBitshift>
 80036f4:	4603      	mov	r3, r0
 80036f6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036fc:	223f      	movs	r2, #63	; 0x3f
 80036fe:	409a      	lsls	r2, r3
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2200      	movs	r2, #0
 8003708:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2201      	movs	r2, #1
 800370e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003712:	2300      	movs	r3, #0
}
 8003714:	4618      	mov	r0, r3
 8003716:	3718      	adds	r7, #24
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}
 800371c:	e010803f 	.word	0xe010803f

08003720 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b086      	sub	sp, #24
 8003724:	af00      	add	r7, sp, #0
 8003726:	60f8      	str	r0, [r7, #12]
 8003728:	60b9      	str	r1, [r7, #8]
 800372a:	607a      	str	r2, [r7, #4]
 800372c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800372e:	2300      	movs	r3, #0
 8003730:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003736:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800373e:	2b01      	cmp	r3, #1
 8003740:	d101      	bne.n	8003746 <HAL_DMA_Start_IT+0x26>
 8003742:	2302      	movs	r3, #2
 8003744:	e048      	b.n	80037d8 <HAL_DMA_Start_IT+0xb8>
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2201      	movs	r2, #1
 800374a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003754:	b2db      	uxtb	r3, r3
 8003756:	2b01      	cmp	r3, #1
 8003758:	d137      	bne.n	80037ca <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2202      	movs	r2, #2
 800375e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2200      	movs	r2, #0
 8003766:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	687a      	ldr	r2, [r7, #4]
 800376c:	68b9      	ldr	r1, [r7, #8]
 800376e:	68f8      	ldr	r0, [r7, #12]
 8003770:	f000 f9e2 	bl	8003b38 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003778:	223f      	movs	r2, #63	; 0x3f
 800377a:	409a      	lsls	r2, r3
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f042 0216 	orr.w	r2, r2, #22
 800378e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	695a      	ldr	r2, [r3, #20]
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800379e:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d007      	beq.n	80037b8 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f042 0208 	orr.w	r2, r2, #8
 80037b6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f042 0201 	orr.w	r2, r2, #1
 80037c6:	601a      	str	r2, [r3, #0]
 80037c8:	e005      	b.n	80037d6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2200      	movs	r2, #0
 80037ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80037d2:	2302      	movs	r3, #2
 80037d4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80037d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80037d8:	4618      	mov	r0, r3
 80037da:	3718      	adds	r7, #24
 80037dc:	46bd      	mov	sp, r7
 80037de:	bd80      	pop	{r7, pc}

080037e0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b083      	sub	sp, #12
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	2b02      	cmp	r3, #2
 80037f2:	d004      	beq.n	80037fe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2280      	movs	r2, #128	; 0x80
 80037f8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e00c      	b.n	8003818 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2205      	movs	r2, #5
 8003802:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f022 0201 	bic.w	r2, r2, #1
 8003814:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003816:	2300      	movs	r3, #0
}
 8003818:	4618      	mov	r0, r3
 800381a:	370c      	adds	r7, #12
 800381c:	46bd      	mov	sp, r7
 800381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003822:	4770      	bx	lr

08003824 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b086      	sub	sp, #24
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 800382c:	2300      	movs	r3, #0
 800382e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003830:	4b92      	ldr	r3, [pc, #584]	; (8003a7c <HAL_DMA_IRQHandler+0x258>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a92      	ldr	r2, [pc, #584]	; (8003a80 <HAL_DMA_IRQHandler+0x25c>)
 8003836:	fba2 2303 	umull	r2, r3, r2, r3
 800383a:	0a9b      	lsrs	r3, r3, #10
 800383c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003842:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800384e:	2208      	movs	r2, #8
 8003850:	409a      	lsls	r2, r3
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	4013      	ands	r3, r2
 8003856:	2b00      	cmp	r3, #0
 8003858:	d01a      	beq.n	8003890 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f003 0304 	and.w	r3, r3, #4
 8003864:	2b00      	cmp	r3, #0
 8003866:	d013      	beq.n	8003890 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f022 0204 	bic.w	r2, r2, #4
 8003876:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800387c:	2208      	movs	r2, #8
 800387e:	409a      	lsls	r2, r3
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003888:	f043 0201 	orr.w	r2, r3, #1
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003894:	2201      	movs	r2, #1
 8003896:	409a      	lsls	r2, r3
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	4013      	ands	r3, r2
 800389c:	2b00      	cmp	r3, #0
 800389e:	d012      	beq.n	80038c6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	695b      	ldr	r3, [r3, #20]
 80038a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d00b      	beq.n	80038c6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038b2:	2201      	movs	r2, #1
 80038b4:	409a      	lsls	r2, r3
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038be:	f043 0202 	orr.w	r2, r3, #2
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038ca:	2204      	movs	r2, #4
 80038cc:	409a      	lsls	r2, r3
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	4013      	ands	r3, r2
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d012      	beq.n	80038fc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 0302 	and.w	r3, r3, #2
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d00b      	beq.n	80038fc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038e8:	2204      	movs	r2, #4
 80038ea:	409a      	lsls	r2, r3
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038f4:	f043 0204 	orr.w	r2, r3, #4
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003900:	2210      	movs	r2, #16
 8003902:	409a      	lsls	r2, r3
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	4013      	ands	r3, r2
 8003908:	2b00      	cmp	r3, #0
 800390a:	d043      	beq.n	8003994 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f003 0308 	and.w	r3, r3, #8
 8003916:	2b00      	cmp	r3, #0
 8003918:	d03c      	beq.n	8003994 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800391e:	2210      	movs	r2, #16
 8003920:	409a      	lsls	r2, r3
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003930:	2b00      	cmp	r3, #0
 8003932:	d018      	beq.n	8003966 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800393e:	2b00      	cmp	r3, #0
 8003940:	d108      	bne.n	8003954 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003946:	2b00      	cmp	r3, #0
 8003948:	d024      	beq.n	8003994 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	4798      	blx	r3
 8003952:	e01f      	b.n	8003994 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003958:	2b00      	cmp	r3, #0
 800395a:	d01b      	beq.n	8003994 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003960:	6878      	ldr	r0, [r7, #4]
 8003962:	4798      	blx	r3
 8003964:	e016      	b.n	8003994 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003970:	2b00      	cmp	r3, #0
 8003972:	d107      	bne.n	8003984 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f022 0208 	bic.w	r2, r2, #8
 8003982:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003988:	2b00      	cmp	r3, #0
 800398a:	d003      	beq.n	8003994 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003998:	2220      	movs	r2, #32
 800399a:	409a      	lsls	r2, r3
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	4013      	ands	r3, r2
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	f000 808e 	beq.w	8003ac2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f003 0310 	and.w	r3, r3, #16
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	f000 8086 	beq.w	8003ac2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039ba:	2220      	movs	r2, #32
 80039bc:	409a      	lsls	r2, r3
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	2b05      	cmp	r3, #5
 80039cc:	d136      	bne.n	8003a3c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f022 0216 	bic.w	r2, r2, #22
 80039dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	695a      	ldr	r2, [r3, #20]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80039ec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d103      	bne.n	80039fe <HAL_DMA_IRQHandler+0x1da>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d007      	beq.n	8003a0e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f022 0208 	bic.w	r2, r2, #8
 8003a0c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a12:	223f      	movs	r2, #63	; 0x3f
 8003a14:	409a      	lsls	r2, r3
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2201      	movs	r2, #1
 8003a26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d07d      	beq.n	8003b2e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a36:	6878      	ldr	r0, [r7, #4]
 8003a38:	4798      	blx	r3
        }
        return;
 8003a3a:	e078      	b.n	8003b2e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d01c      	beq.n	8003a84 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d108      	bne.n	8003a6a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d030      	beq.n	8003ac2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a64:	6878      	ldr	r0, [r7, #4]
 8003a66:	4798      	blx	r3
 8003a68:	e02b      	b.n	8003ac2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d027      	beq.n	8003ac2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	4798      	blx	r3
 8003a7a:	e022      	b.n	8003ac2 <HAL_DMA_IRQHandler+0x29e>
 8003a7c:	20000004 	.word	0x20000004
 8003a80:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d10f      	bne.n	8003ab2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f022 0210 	bic.w	r2, r2, #16
 8003aa0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2201      	movs	r2, #1
 8003aae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d003      	beq.n	8003ac2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d032      	beq.n	8003b30 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ace:	f003 0301 	and.w	r3, r3, #1
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d022      	beq.n	8003b1c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2205      	movs	r2, #5
 8003ada:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f022 0201 	bic.w	r2, r2, #1
 8003aec:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	3301      	adds	r3, #1
 8003af2:	60bb      	str	r3, [r7, #8]
 8003af4:	697a      	ldr	r2, [r7, #20]
 8003af6:	429a      	cmp	r2, r3
 8003af8:	d307      	bcc.n	8003b0a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 0301 	and.w	r3, r3, #1
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d1f2      	bne.n	8003aee <HAL_DMA_IRQHandler+0x2ca>
 8003b08:	e000      	b.n	8003b0c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003b0a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2201      	movs	r2, #1
 8003b18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d005      	beq.n	8003b30 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	4798      	blx	r3
 8003b2c:	e000      	b.n	8003b30 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003b2e:	bf00      	nop
    }
  }
}
 8003b30:	3718      	adds	r7, #24
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	bf00      	nop

08003b38 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b085      	sub	sp, #20
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	60f8      	str	r0, [r7, #12]
 8003b40:	60b9      	str	r1, [r7, #8]
 8003b42:	607a      	str	r2, [r7, #4]
 8003b44:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003b54:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	683a      	ldr	r2, [r7, #0]
 8003b5c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	2b40      	cmp	r3, #64	; 0x40
 8003b64:	d108      	bne.n	8003b78 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	687a      	ldr	r2, [r7, #4]
 8003b6c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	68ba      	ldr	r2, [r7, #8]
 8003b74:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003b76:	e007      	b.n	8003b88 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	68ba      	ldr	r2, [r7, #8]
 8003b7e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	687a      	ldr	r2, [r7, #4]
 8003b86:	60da      	str	r2, [r3, #12]
}
 8003b88:	bf00      	nop
 8003b8a:	3714      	adds	r7, #20
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b92:	4770      	bx	lr

08003b94 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b085      	sub	sp, #20
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	b2db      	uxtb	r3, r3
 8003ba2:	3b10      	subs	r3, #16
 8003ba4:	4a13      	ldr	r2, [pc, #76]	; (8003bf4 <DMA_CalcBaseAndBitshift+0x60>)
 8003ba6:	fba2 2303 	umull	r2, r3, r2, r3
 8003baa:	091b      	lsrs	r3, r3, #4
 8003bac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003bae:	4a12      	ldr	r2, [pc, #72]	; (8003bf8 <DMA_CalcBaseAndBitshift+0x64>)
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	4413      	add	r3, r2
 8003bb4:	781b      	ldrb	r3, [r3, #0]
 8003bb6:	461a      	mov	r2, r3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2b03      	cmp	r3, #3
 8003bc0:	d908      	bls.n	8003bd4 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	461a      	mov	r2, r3
 8003bc8:	4b0c      	ldr	r3, [pc, #48]	; (8003bfc <DMA_CalcBaseAndBitshift+0x68>)
 8003bca:	4013      	ands	r3, r2
 8003bcc:	1d1a      	adds	r2, r3, #4
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	659a      	str	r2, [r3, #88]	; 0x58
 8003bd2:	e006      	b.n	8003be2 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	461a      	mov	r2, r3
 8003bda:	4b08      	ldr	r3, [pc, #32]	; (8003bfc <DMA_CalcBaseAndBitshift+0x68>)
 8003bdc:	4013      	ands	r3, r2
 8003bde:	687a      	ldr	r2, [r7, #4]
 8003be0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3714      	adds	r7, #20
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop
 8003bf4:	aaaaaaab 	.word	0xaaaaaaab
 8003bf8:	08009814 	.word	0x08009814
 8003bfc:	fffffc00 	.word	0xfffffc00

08003c00 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003c00:	b480      	push	{r7}
 8003c02:	b085      	sub	sp, #20
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c10:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	699b      	ldr	r3, [r3, #24]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d11f      	bne.n	8003c5a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	2b03      	cmp	r3, #3
 8003c1e:	d855      	bhi.n	8003ccc <DMA_CheckFifoParam+0xcc>
 8003c20:	a201      	add	r2, pc, #4	; (adr r2, 8003c28 <DMA_CheckFifoParam+0x28>)
 8003c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c26:	bf00      	nop
 8003c28:	08003c39 	.word	0x08003c39
 8003c2c:	08003c4b 	.word	0x08003c4b
 8003c30:	08003c39 	.word	0x08003c39
 8003c34:	08003ccd 	.word	0x08003ccd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c3c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d045      	beq.n	8003cd0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c48:	e042      	b.n	8003cd0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c4e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003c52:	d13f      	bne.n	8003cd4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c58:	e03c      	b.n	8003cd4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	699b      	ldr	r3, [r3, #24]
 8003c5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c62:	d121      	bne.n	8003ca8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	2b03      	cmp	r3, #3
 8003c68:	d836      	bhi.n	8003cd8 <DMA_CheckFifoParam+0xd8>
 8003c6a:	a201      	add	r2, pc, #4	; (adr r2, 8003c70 <DMA_CheckFifoParam+0x70>)
 8003c6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c70:	08003c81 	.word	0x08003c81
 8003c74:	08003c87 	.word	0x08003c87
 8003c78:	08003c81 	.word	0x08003c81
 8003c7c:	08003c99 	.word	0x08003c99
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	73fb      	strb	r3, [r7, #15]
      break;
 8003c84:	e02f      	b.n	8003ce6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c8a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d024      	beq.n	8003cdc <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c96:	e021      	b.n	8003cdc <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c9c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003ca0:	d11e      	bne.n	8003ce0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003ca6:	e01b      	b.n	8003ce0 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	2b02      	cmp	r3, #2
 8003cac:	d902      	bls.n	8003cb4 <DMA_CheckFifoParam+0xb4>
 8003cae:	2b03      	cmp	r3, #3
 8003cb0:	d003      	beq.n	8003cba <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003cb2:	e018      	b.n	8003ce6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	73fb      	strb	r3, [r7, #15]
      break;
 8003cb8:	e015      	b.n	8003ce6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cbe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d00e      	beq.n	8003ce4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	73fb      	strb	r3, [r7, #15]
      break;
 8003cca:	e00b      	b.n	8003ce4 <DMA_CheckFifoParam+0xe4>
      break;
 8003ccc:	bf00      	nop
 8003cce:	e00a      	b.n	8003ce6 <DMA_CheckFifoParam+0xe6>
      break;
 8003cd0:	bf00      	nop
 8003cd2:	e008      	b.n	8003ce6 <DMA_CheckFifoParam+0xe6>
      break;
 8003cd4:	bf00      	nop
 8003cd6:	e006      	b.n	8003ce6 <DMA_CheckFifoParam+0xe6>
      break;
 8003cd8:	bf00      	nop
 8003cda:	e004      	b.n	8003ce6 <DMA_CheckFifoParam+0xe6>
      break;
 8003cdc:	bf00      	nop
 8003cde:	e002      	b.n	8003ce6 <DMA_CheckFifoParam+0xe6>
      break;   
 8003ce0:	bf00      	nop
 8003ce2:	e000      	b.n	8003ce6 <DMA_CheckFifoParam+0xe6>
      break;
 8003ce4:	bf00      	nop
    }
  } 
  
  return status; 
 8003ce6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3714      	adds	r7, #20
 8003cec:	46bd      	mov	sp, r7
 8003cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf2:	4770      	bx	lr

08003cf4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b089      	sub	sp, #36	; 0x24
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
 8003cfc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003d02:	2300      	movs	r3, #0
 8003d04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003d06:	2300      	movs	r3, #0
 8003d08:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003d0e:	2300      	movs	r3, #0
 8003d10:	61fb      	str	r3, [r7, #28]
 8003d12:	e175      	b.n	8004000 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003d14:	2201      	movs	r2, #1
 8003d16:	69fb      	ldr	r3, [r7, #28]
 8003d18:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	697a      	ldr	r2, [r7, #20]
 8003d24:	4013      	ands	r3, r2
 8003d26:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003d28:	693a      	ldr	r2, [r7, #16]
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	f040 8164 	bne.w	8003ffa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	2b01      	cmp	r3, #1
 8003d38:	d00b      	beq.n	8003d52 <HAL_GPIO_Init+0x5e>
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	2b02      	cmp	r3, #2
 8003d40:	d007      	beq.n	8003d52 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003d46:	2b11      	cmp	r3, #17
 8003d48:	d003      	beq.n	8003d52 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	2b12      	cmp	r3, #18
 8003d50:	d130      	bne.n	8003db4 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	005b      	lsls	r3, r3, #1
 8003d5c:	2203      	movs	r2, #3
 8003d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d62:	43db      	mvns	r3, r3
 8003d64:	69ba      	ldr	r2, [r7, #24]
 8003d66:	4013      	ands	r3, r2
 8003d68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	68da      	ldr	r2, [r3, #12]
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	005b      	lsls	r3, r3, #1
 8003d72:	fa02 f303 	lsl.w	r3, r2, r3
 8003d76:	69ba      	ldr	r2, [r7, #24]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	69ba      	ldr	r2, [r7, #24]
 8003d80:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d88:	2201      	movs	r2, #1
 8003d8a:	69fb      	ldr	r3, [r7, #28]
 8003d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d90:	43db      	mvns	r3, r3
 8003d92:	69ba      	ldr	r2, [r7, #24]
 8003d94:	4013      	ands	r3, r2
 8003d96:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	091b      	lsrs	r3, r3, #4
 8003d9e:	f003 0201 	and.w	r2, r3, #1
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	fa02 f303 	lsl.w	r3, r2, r3
 8003da8:	69ba      	ldr	r2, [r7, #24]
 8003daa:	4313      	orrs	r3, r2
 8003dac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	69ba      	ldr	r2, [r7, #24]
 8003db2:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	68db      	ldr	r3, [r3, #12]
 8003db8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003dba:	69fb      	ldr	r3, [r7, #28]
 8003dbc:	005b      	lsls	r3, r3, #1
 8003dbe:	2203      	movs	r2, #3
 8003dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc4:	43db      	mvns	r3, r3
 8003dc6:	69ba      	ldr	r2, [r7, #24]
 8003dc8:	4013      	ands	r3, r2
 8003dca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	689a      	ldr	r2, [r3, #8]
 8003dd0:	69fb      	ldr	r3, [r7, #28]
 8003dd2:	005b      	lsls	r3, r3, #1
 8003dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd8:	69ba      	ldr	r2, [r7, #24]
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	69ba      	ldr	r2, [r7, #24]
 8003de2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	2b02      	cmp	r3, #2
 8003dea:	d003      	beq.n	8003df4 <HAL_GPIO_Init+0x100>
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	2b12      	cmp	r3, #18
 8003df2:	d123      	bne.n	8003e3c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003df4:	69fb      	ldr	r3, [r7, #28]
 8003df6:	08da      	lsrs	r2, r3, #3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	3208      	adds	r2, #8
 8003dfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003e02:	69fb      	ldr	r3, [r7, #28]
 8003e04:	f003 0307 	and.w	r3, r3, #7
 8003e08:	009b      	lsls	r3, r3, #2
 8003e0a:	220f      	movs	r2, #15
 8003e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e10:	43db      	mvns	r3, r3
 8003e12:	69ba      	ldr	r2, [r7, #24]
 8003e14:	4013      	ands	r3, r2
 8003e16:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	691a      	ldr	r2, [r3, #16]
 8003e1c:	69fb      	ldr	r3, [r7, #28]
 8003e1e:	f003 0307 	and.w	r3, r3, #7
 8003e22:	009b      	lsls	r3, r3, #2
 8003e24:	fa02 f303 	lsl.w	r3, r2, r3
 8003e28:	69ba      	ldr	r2, [r7, #24]
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003e2e:	69fb      	ldr	r3, [r7, #28]
 8003e30:	08da      	lsrs	r2, r3, #3
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	3208      	adds	r2, #8
 8003e36:	69b9      	ldr	r1, [r7, #24]
 8003e38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003e42:	69fb      	ldr	r3, [r7, #28]
 8003e44:	005b      	lsls	r3, r3, #1
 8003e46:	2203      	movs	r2, #3
 8003e48:	fa02 f303 	lsl.w	r3, r2, r3
 8003e4c:	43db      	mvns	r3, r3
 8003e4e:	69ba      	ldr	r2, [r7, #24]
 8003e50:	4013      	ands	r3, r2
 8003e52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	f003 0203 	and.w	r2, r3, #3
 8003e5c:	69fb      	ldr	r3, [r7, #28]
 8003e5e:	005b      	lsls	r3, r3, #1
 8003e60:	fa02 f303 	lsl.w	r3, r2, r3
 8003e64:	69ba      	ldr	r2, [r7, #24]
 8003e66:	4313      	orrs	r3, r2
 8003e68:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	69ba      	ldr	r2, [r7, #24]
 8003e6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	f000 80be 	beq.w	8003ffa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e7e:	4b65      	ldr	r3, [pc, #404]	; (8004014 <HAL_GPIO_Init+0x320>)
 8003e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e82:	4a64      	ldr	r2, [pc, #400]	; (8004014 <HAL_GPIO_Init+0x320>)
 8003e84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e88:	6453      	str	r3, [r2, #68]	; 0x44
 8003e8a:	4b62      	ldr	r3, [pc, #392]	; (8004014 <HAL_GPIO_Init+0x320>)
 8003e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e92:	60fb      	str	r3, [r7, #12]
 8003e94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003e96:	4a60      	ldr	r2, [pc, #384]	; (8004018 <HAL_GPIO_Init+0x324>)
 8003e98:	69fb      	ldr	r3, [r7, #28]
 8003e9a:	089b      	lsrs	r3, r3, #2
 8003e9c:	3302      	adds	r3, #2
 8003e9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ea2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	f003 0303 	and.w	r3, r3, #3
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	220f      	movs	r2, #15
 8003eae:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb2:	43db      	mvns	r3, r3
 8003eb4:	69ba      	ldr	r2, [r7, #24]
 8003eb6:	4013      	ands	r3, r2
 8003eb8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	4a57      	ldr	r2, [pc, #348]	; (800401c <HAL_GPIO_Init+0x328>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d037      	beq.n	8003f32 <HAL_GPIO_Init+0x23e>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	4a56      	ldr	r2, [pc, #344]	; (8004020 <HAL_GPIO_Init+0x32c>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d031      	beq.n	8003f2e <HAL_GPIO_Init+0x23a>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	4a55      	ldr	r2, [pc, #340]	; (8004024 <HAL_GPIO_Init+0x330>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d02b      	beq.n	8003f2a <HAL_GPIO_Init+0x236>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	4a54      	ldr	r2, [pc, #336]	; (8004028 <HAL_GPIO_Init+0x334>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d025      	beq.n	8003f26 <HAL_GPIO_Init+0x232>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	4a53      	ldr	r2, [pc, #332]	; (800402c <HAL_GPIO_Init+0x338>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d01f      	beq.n	8003f22 <HAL_GPIO_Init+0x22e>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a52      	ldr	r2, [pc, #328]	; (8004030 <HAL_GPIO_Init+0x33c>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d019      	beq.n	8003f1e <HAL_GPIO_Init+0x22a>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4a51      	ldr	r2, [pc, #324]	; (8004034 <HAL_GPIO_Init+0x340>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d013      	beq.n	8003f1a <HAL_GPIO_Init+0x226>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a50      	ldr	r2, [pc, #320]	; (8004038 <HAL_GPIO_Init+0x344>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d00d      	beq.n	8003f16 <HAL_GPIO_Init+0x222>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a4f      	ldr	r2, [pc, #316]	; (800403c <HAL_GPIO_Init+0x348>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d007      	beq.n	8003f12 <HAL_GPIO_Init+0x21e>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4a4e      	ldr	r2, [pc, #312]	; (8004040 <HAL_GPIO_Init+0x34c>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d101      	bne.n	8003f0e <HAL_GPIO_Init+0x21a>
 8003f0a:	2309      	movs	r3, #9
 8003f0c:	e012      	b.n	8003f34 <HAL_GPIO_Init+0x240>
 8003f0e:	230a      	movs	r3, #10
 8003f10:	e010      	b.n	8003f34 <HAL_GPIO_Init+0x240>
 8003f12:	2308      	movs	r3, #8
 8003f14:	e00e      	b.n	8003f34 <HAL_GPIO_Init+0x240>
 8003f16:	2307      	movs	r3, #7
 8003f18:	e00c      	b.n	8003f34 <HAL_GPIO_Init+0x240>
 8003f1a:	2306      	movs	r3, #6
 8003f1c:	e00a      	b.n	8003f34 <HAL_GPIO_Init+0x240>
 8003f1e:	2305      	movs	r3, #5
 8003f20:	e008      	b.n	8003f34 <HAL_GPIO_Init+0x240>
 8003f22:	2304      	movs	r3, #4
 8003f24:	e006      	b.n	8003f34 <HAL_GPIO_Init+0x240>
 8003f26:	2303      	movs	r3, #3
 8003f28:	e004      	b.n	8003f34 <HAL_GPIO_Init+0x240>
 8003f2a:	2302      	movs	r3, #2
 8003f2c:	e002      	b.n	8003f34 <HAL_GPIO_Init+0x240>
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e000      	b.n	8003f34 <HAL_GPIO_Init+0x240>
 8003f32:	2300      	movs	r3, #0
 8003f34:	69fa      	ldr	r2, [r7, #28]
 8003f36:	f002 0203 	and.w	r2, r2, #3
 8003f3a:	0092      	lsls	r2, r2, #2
 8003f3c:	4093      	lsls	r3, r2
 8003f3e:	69ba      	ldr	r2, [r7, #24]
 8003f40:	4313      	orrs	r3, r2
 8003f42:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003f44:	4934      	ldr	r1, [pc, #208]	; (8004018 <HAL_GPIO_Init+0x324>)
 8003f46:	69fb      	ldr	r3, [r7, #28]
 8003f48:	089b      	lsrs	r3, r3, #2
 8003f4a:	3302      	adds	r3, #2
 8003f4c:	69ba      	ldr	r2, [r7, #24]
 8003f4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f52:	4b3c      	ldr	r3, [pc, #240]	; (8004044 <HAL_GPIO_Init+0x350>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	43db      	mvns	r3, r3
 8003f5c:	69ba      	ldr	r2, [r7, #24]
 8003f5e:	4013      	ands	r3, r2
 8003f60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d003      	beq.n	8003f76 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003f6e:	69ba      	ldr	r2, [r7, #24]
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	4313      	orrs	r3, r2
 8003f74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003f76:	4a33      	ldr	r2, [pc, #204]	; (8004044 <HAL_GPIO_Init+0x350>)
 8003f78:	69bb      	ldr	r3, [r7, #24]
 8003f7a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003f7c:	4b31      	ldr	r3, [pc, #196]	; (8004044 <HAL_GPIO_Init+0x350>)
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	43db      	mvns	r3, r3
 8003f86:	69ba      	ldr	r2, [r7, #24]
 8003f88:	4013      	ands	r3, r2
 8003f8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d003      	beq.n	8003fa0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003f98:	69ba      	ldr	r2, [r7, #24]
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003fa0:	4a28      	ldr	r2, [pc, #160]	; (8004044 <HAL_GPIO_Init+0x350>)
 8003fa2:	69bb      	ldr	r3, [r7, #24]
 8003fa4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003fa6:	4b27      	ldr	r3, [pc, #156]	; (8004044 <HAL_GPIO_Init+0x350>)
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	43db      	mvns	r3, r3
 8003fb0:	69ba      	ldr	r2, [r7, #24]
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d003      	beq.n	8003fca <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003fc2:	69ba      	ldr	r2, [r7, #24]
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003fca:	4a1e      	ldr	r2, [pc, #120]	; (8004044 <HAL_GPIO_Init+0x350>)
 8003fcc:	69bb      	ldr	r3, [r7, #24]
 8003fce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003fd0:	4b1c      	ldr	r3, [pc, #112]	; (8004044 <HAL_GPIO_Init+0x350>)
 8003fd2:	68db      	ldr	r3, [r3, #12]
 8003fd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	43db      	mvns	r3, r3
 8003fda:	69ba      	ldr	r2, [r7, #24]
 8003fdc:	4013      	ands	r3, r2
 8003fde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d003      	beq.n	8003ff4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003fec:	69ba      	ldr	r2, [r7, #24]
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ff4:	4a13      	ldr	r2, [pc, #76]	; (8004044 <HAL_GPIO_Init+0x350>)
 8003ff6:	69bb      	ldr	r3, [r7, #24]
 8003ff8:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	3301      	adds	r3, #1
 8003ffe:	61fb      	str	r3, [r7, #28]
 8004000:	69fb      	ldr	r3, [r7, #28]
 8004002:	2b0f      	cmp	r3, #15
 8004004:	f67f ae86 	bls.w	8003d14 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004008:	bf00      	nop
 800400a:	3724      	adds	r7, #36	; 0x24
 800400c:	46bd      	mov	sp, r7
 800400e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004012:	4770      	bx	lr
 8004014:	40023800 	.word	0x40023800
 8004018:	40013800 	.word	0x40013800
 800401c:	40020000 	.word	0x40020000
 8004020:	40020400 	.word	0x40020400
 8004024:	40020800 	.word	0x40020800
 8004028:	40020c00 	.word	0x40020c00
 800402c:	40021000 	.word	0x40021000
 8004030:	40021400 	.word	0x40021400
 8004034:	40021800 	.word	0x40021800
 8004038:	40021c00 	.word	0x40021c00
 800403c:	40022000 	.word	0x40022000
 8004040:	40022400 	.word	0x40022400
 8004044:	40013c00 	.word	0x40013c00

08004048 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004048:	b480      	push	{r7}
 800404a:	b083      	sub	sp, #12
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
 8004050:	460b      	mov	r3, r1
 8004052:	807b      	strh	r3, [r7, #2]
 8004054:	4613      	mov	r3, r2
 8004056:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004058:	787b      	ldrb	r3, [r7, #1]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d003      	beq.n	8004066 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800405e:	887a      	ldrh	r2, [r7, #2]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004064:	e003      	b.n	800406e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004066:	887b      	ldrh	r3, [r7, #2]
 8004068:	041a      	lsls	r2, r3, #16
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	619a      	str	r2, [r3, #24]
}
 800406e:	bf00      	nop
 8004070:	370c      	adds	r7, #12
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr
	...

0800407c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b082      	sub	sp, #8
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d101      	bne.n	800408e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	e07f      	b.n	800418e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004094:	b2db      	uxtb	r3, r3
 8004096:	2b00      	cmp	r3, #0
 8004098:	d106      	bne.n	80040a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f7fd ffb0 	bl	8002008 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2224      	movs	r2, #36	; 0x24
 80040ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f022 0201 	bic.w	r2, r2, #1
 80040be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	685a      	ldr	r2, [r3, #4]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80040cc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	689a      	ldr	r2, [r3, #8]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80040dc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	68db      	ldr	r3, [r3, #12]
 80040e2:	2b01      	cmp	r3, #1
 80040e4:	d107      	bne.n	80040f6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	689a      	ldr	r2, [r3, #8]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80040f2:	609a      	str	r2, [r3, #8]
 80040f4:	e006      	b.n	8004104 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	689a      	ldr	r2, [r3, #8]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004102:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	68db      	ldr	r3, [r3, #12]
 8004108:	2b02      	cmp	r3, #2
 800410a:	d104      	bne.n	8004116 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004114:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	6859      	ldr	r1, [r3, #4]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	4b1d      	ldr	r3, [pc, #116]	; (8004198 <HAL_I2C_Init+0x11c>)
 8004122:	430b      	orrs	r3, r1
 8004124:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	68da      	ldr	r2, [r3, #12]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004134:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	691a      	ldr	r2, [r3, #16]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	695b      	ldr	r3, [r3, #20]
 800413e:	ea42 0103 	orr.w	r1, r2, r3
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	699b      	ldr	r3, [r3, #24]
 8004146:	021a      	lsls	r2, r3, #8
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	430a      	orrs	r2, r1
 800414e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	69d9      	ldr	r1, [r3, #28]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6a1a      	ldr	r2, [r3, #32]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	430a      	orrs	r2, r1
 800415e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681a      	ldr	r2, [r3, #0]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f042 0201 	orr.w	r2, r2, #1
 800416e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2200      	movs	r2, #0
 8004174:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2220      	movs	r2, #32
 800417a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2200      	movs	r2, #0
 8004182:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2200      	movs	r2, #0
 8004188:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800418c:	2300      	movs	r3, #0
}
 800418e:	4618      	mov	r0, r3
 8004190:	3708      	adds	r7, #8
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}
 8004196:	bf00      	nop
 8004198:	02008000 	.word	0x02008000

0800419c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800419c:	b480      	push	{r7}
 800419e:	b083      	sub	sp, #12
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
 80041a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	2b20      	cmp	r3, #32
 80041b0:	d138      	bne.n	8004224 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d101      	bne.n	80041c0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80041bc:	2302      	movs	r3, #2
 80041be:	e032      	b.n	8004226 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2224      	movs	r2, #36	; 0x24
 80041cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681a      	ldr	r2, [r3, #0]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f022 0201 	bic.w	r2, r2, #1
 80041de:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80041ee:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	6819      	ldr	r1, [r3, #0]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	683a      	ldr	r2, [r7, #0]
 80041fc:	430a      	orrs	r2, r1
 80041fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f042 0201 	orr.w	r2, r2, #1
 800420e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2220      	movs	r2, #32
 8004214:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2200      	movs	r2, #0
 800421c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004220:	2300      	movs	r3, #0
 8004222:	e000      	b.n	8004226 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004224:	2302      	movs	r3, #2
  }
}
 8004226:	4618      	mov	r0, r3
 8004228:	370c      	adds	r7, #12
 800422a:	46bd      	mov	sp, r7
 800422c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004230:	4770      	bx	lr

08004232 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004232:	b480      	push	{r7}
 8004234:	b085      	sub	sp, #20
 8004236:	af00      	add	r7, sp, #0
 8004238:	6078      	str	r0, [r7, #4]
 800423a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004242:	b2db      	uxtb	r3, r3
 8004244:	2b20      	cmp	r3, #32
 8004246:	d139      	bne.n	80042bc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800424e:	2b01      	cmp	r3, #1
 8004250:	d101      	bne.n	8004256 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004252:	2302      	movs	r3, #2
 8004254:	e033      	b.n	80042be <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2201      	movs	r2, #1
 800425a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2224      	movs	r2, #36	; 0x24
 8004262:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	681a      	ldr	r2, [r3, #0]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f022 0201 	bic.w	r2, r2, #1
 8004274:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004284:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	021b      	lsls	r3, r3, #8
 800428a:	68fa      	ldr	r2, [r7, #12]
 800428c:	4313      	orrs	r3, r2
 800428e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	68fa      	ldr	r2, [r7, #12]
 8004296:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f042 0201 	orr.w	r2, r2, #1
 80042a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2220      	movs	r2, #32
 80042ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2200      	movs	r2, #0
 80042b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80042b8:	2300      	movs	r3, #0
 80042ba:	e000      	b.n	80042be <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80042bc:	2302      	movs	r3, #2
  }
}
 80042be:	4618      	mov	r0, r3
 80042c0:	3714      	adds	r7, #20
 80042c2:	46bd      	mov	sp, r7
 80042c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c8:	4770      	bx	lr
	...

080042cc <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80042cc:	b480      	push	{r7}
 80042ce:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80042d0:	4b05      	ldr	r3, [pc, #20]	; (80042e8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a04      	ldr	r2, [pc, #16]	; (80042e8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80042d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042da:	6013      	str	r3, [r2, #0]
}
 80042dc:	bf00      	nop
 80042de:	46bd      	mov	sp, r7
 80042e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e4:	4770      	bx	lr
 80042e6:	bf00      	nop
 80042e8:	40007000 	.word	0x40007000

080042ec <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b082      	sub	sp, #8
 80042f0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80042f2:	2300      	movs	r3, #0
 80042f4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80042f6:	4b23      	ldr	r3, [pc, #140]	; (8004384 <HAL_PWREx_EnableOverDrive+0x98>)
 80042f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042fa:	4a22      	ldr	r2, [pc, #136]	; (8004384 <HAL_PWREx_EnableOverDrive+0x98>)
 80042fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004300:	6413      	str	r3, [r2, #64]	; 0x40
 8004302:	4b20      	ldr	r3, [pc, #128]	; (8004384 <HAL_PWREx_EnableOverDrive+0x98>)
 8004304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004306:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800430a:	603b      	str	r3, [r7, #0]
 800430c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800430e:	4b1e      	ldr	r3, [pc, #120]	; (8004388 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a1d      	ldr	r2, [pc, #116]	; (8004388 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004314:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004318:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800431a:	f7fe fc07 	bl	8002b2c <HAL_GetTick>
 800431e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004320:	e009      	b.n	8004336 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004322:	f7fe fc03 	bl	8002b2c <HAL_GetTick>
 8004326:	4602      	mov	r2, r0
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	1ad3      	subs	r3, r2, r3
 800432c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004330:	d901      	bls.n	8004336 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004332:	2303      	movs	r3, #3
 8004334:	e022      	b.n	800437c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004336:	4b14      	ldr	r3, [pc, #80]	; (8004388 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800433e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004342:	d1ee      	bne.n	8004322 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004344:	4b10      	ldr	r3, [pc, #64]	; (8004388 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a0f      	ldr	r2, [pc, #60]	; (8004388 <HAL_PWREx_EnableOverDrive+0x9c>)
 800434a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800434e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004350:	f7fe fbec 	bl	8002b2c <HAL_GetTick>
 8004354:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004356:	e009      	b.n	800436c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004358:	f7fe fbe8 	bl	8002b2c <HAL_GetTick>
 800435c:	4602      	mov	r2, r0
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004366:	d901      	bls.n	800436c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004368:	2303      	movs	r3, #3
 800436a:	e007      	b.n	800437c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800436c:	4b06      	ldr	r3, [pc, #24]	; (8004388 <HAL_PWREx_EnableOverDrive+0x9c>)
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004374:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004378:	d1ee      	bne.n	8004358 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800437a:	2300      	movs	r3, #0
}
 800437c:	4618      	mov	r0, r3
 800437e:	3708      	adds	r7, #8
 8004380:	46bd      	mov	sp, r7
 8004382:	bd80      	pop	{r7, pc}
 8004384:	40023800 	.word	0x40023800
 8004388:	40007000 	.word	0x40007000

0800438c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b086      	sub	sp, #24
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004394:	2300      	movs	r3, #0
 8004396:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d101      	bne.n	80043a2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	e29b      	b.n	80048da <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f003 0301 	and.w	r3, r3, #1
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	f000 8087 	beq.w	80044be <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80043b0:	4b96      	ldr	r3, [pc, #600]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	f003 030c 	and.w	r3, r3, #12
 80043b8:	2b04      	cmp	r3, #4
 80043ba:	d00c      	beq.n	80043d6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043bc:	4b93      	ldr	r3, [pc, #588]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	f003 030c 	and.w	r3, r3, #12
 80043c4:	2b08      	cmp	r3, #8
 80043c6:	d112      	bne.n	80043ee <HAL_RCC_OscConfig+0x62>
 80043c8:	4b90      	ldr	r3, [pc, #576]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80043d4:	d10b      	bne.n	80043ee <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043d6:	4b8d      	ldr	r3, [pc, #564]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d06c      	beq.n	80044bc <HAL_RCC_OscConfig+0x130>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d168      	bne.n	80044bc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	e275      	b.n	80048da <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043f6:	d106      	bne.n	8004406 <HAL_RCC_OscConfig+0x7a>
 80043f8:	4b84      	ldr	r3, [pc, #528]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a83      	ldr	r2, [pc, #524]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80043fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004402:	6013      	str	r3, [r2, #0]
 8004404:	e02e      	b.n	8004464 <HAL_RCC_OscConfig+0xd8>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d10c      	bne.n	8004428 <HAL_RCC_OscConfig+0x9c>
 800440e:	4b7f      	ldr	r3, [pc, #508]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a7e      	ldr	r2, [pc, #504]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004414:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004418:	6013      	str	r3, [r2, #0]
 800441a:	4b7c      	ldr	r3, [pc, #496]	; (800460c <HAL_RCC_OscConfig+0x280>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a7b      	ldr	r2, [pc, #492]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004420:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004424:	6013      	str	r3, [r2, #0]
 8004426:	e01d      	b.n	8004464 <HAL_RCC_OscConfig+0xd8>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004430:	d10c      	bne.n	800444c <HAL_RCC_OscConfig+0xc0>
 8004432:	4b76      	ldr	r3, [pc, #472]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a75      	ldr	r2, [pc, #468]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004438:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800443c:	6013      	str	r3, [r2, #0]
 800443e:	4b73      	ldr	r3, [pc, #460]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a72      	ldr	r2, [pc, #456]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004444:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004448:	6013      	str	r3, [r2, #0]
 800444a:	e00b      	b.n	8004464 <HAL_RCC_OscConfig+0xd8>
 800444c:	4b6f      	ldr	r3, [pc, #444]	; (800460c <HAL_RCC_OscConfig+0x280>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a6e      	ldr	r2, [pc, #440]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004452:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004456:	6013      	str	r3, [r2, #0]
 8004458:	4b6c      	ldr	r3, [pc, #432]	; (800460c <HAL_RCC_OscConfig+0x280>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a6b      	ldr	r2, [pc, #428]	; (800460c <HAL_RCC_OscConfig+0x280>)
 800445e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004462:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d013      	beq.n	8004494 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800446c:	f7fe fb5e 	bl	8002b2c <HAL_GetTick>
 8004470:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004472:	e008      	b.n	8004486 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004474:	f7fe fb5a 	bl	8002b2c <HAL_GetTick>
 8004478:	4602      	mov	r2, r0
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	2b64      	cmp	r3, #100	; 0x64
 8004480:	d901      	bls.n	8004486 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e229      	b.n	80048da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004486:	4b61      	ldr	r3, [pc, #388]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800448e:	2b00      	cmp	r3, #0
 8004490:	d0f0      	beq.n	8004474 <HAL_RCC_OscConfig+0xe8>
 8004492:	e014      	b.n	80044be <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004494:	f7fe fb4a 	bl	8002b2c <HAL_GetTick>
 8004498:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800449a:	e008      	b.n	80044ae <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800449c:	f7fe fb46 	bl	8002b2c <HAL_GetTick>
 80044a0:	4602      	mov	r2, r0
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	1ad3      	subs	r3, r2, r3
 80044a6:	2b64      	cmp	r3, #100	; 0x64
 80044a8:	d901      	bls.n	80044ae <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80044aa:	2303      	movs	r3, #3
 80044ac:	e215      	b.n	80048da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044ae:	4b57      	ldr	r3, [pc, #348]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d1f0      	bne.n	800449c <HAL_RCC_OscConfig+0x110>
 80044ba:	e000      	b.n	80044be <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f003 0302 	and.w	r3, r3, #2
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d069      	beq.n	800459e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80044ca:	4b50      	ldr	r3, [pc, #320]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	f003 030c 	and.w	r3, r3, #12
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d00b      	beq.n	80044ee <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044d6:	4b4d      	ldr	r3, [pc, #308]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	f003 030c 	and.w	r3, r3, #12
 80044de:	2b08      	cmp	r3, #8
 80044e0:	d11c      	bne.n	800451c <HAL_RCC_OscConfig+0x190>
 80044e2:	4b4a      	ldr	r3, [pc, #296]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d116      	bne.n	800451c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044ee:	4b47      	ldr	r3, [pc, #284]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f003 0302 	and.w	r3, r3, #2
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d005      	beq.n	8004506 <HAL_RCC_OscConfig+0x17a>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	68db      	ldr	r3, [r3, #12]
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d001      	beq.n	8004506 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e1e9      	b.n	80048da <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004506:	4b41      	ldr	r3, [pc, #260]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	691b      	ldr	r3, [r3, #16]
 8004512:	00db      	lsls	r3, r3, #3
 8004514:	493d      	ldr	r1, [pc, #244]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004516:	4313      	orrs	r3, r2
 8004518:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800451a:	e040      	b.n	800459e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	68db      	ldr	r3, [r3, #12]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d023      	beq.n	800456c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004524:	4b39      	ldr	r3, [pc, #228]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a38      	ldr	r2, [pc, #224]	; (800460c <HAL_RCC_OscConfig+0x280>)
 800452a:	f043 0301 	orr.w	r3, r3, #1
 800452e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004530:	f7fe fafc 	bl	8002b2c <HAL_GetTick>
 8004534:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004536:	e008      	b.n	800454a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004538:	f7fe faf8 	bl	8002b2c <HAL_GetTick>
 800453c:	4602      	mov	r2, r0
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	1ad3      	subs	r3, r2, r3
 8004542:	2b02      	cmp	r3, #2
 8004544:	d901      	bls.n	800454a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004546:	2303      	movs	r3, #3
 8004548:	e1c7      	b.n	80048da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800454a:	4b30      	ldr	r3, [pc, #192]	; (800460c <HAL_RCC_OscConfig+0x280>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0302 	and.w	r3, r3, #2
 8004552:	2b00      	cmp	r3, #0
 8004554:	d0f0      	beq.n	8004538 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004556:	4b2d      	ldr	r3, [pc, #180]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	691b      	ldr	r3, [r3, #16]
 8004562:	00db      	lsls	r3, r3, #3
 8004564:	4929      	ldr	r1, [pc, #164]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004566:	4313      	orrs	r3, r2
 8004568:	600b      	str	r3, [r1, #0]
 800456a:	e018      	b.n	800459e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800456c:	4b27      	ldr	r3, [pc, #156]	; (800460c <HAL_RCC_OscConfig+0x280>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a26      	ldr	r2, [pc, #152]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004572:	f023 0301 	bic.w	r3, r3, #1
 8004576:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004578:	f7fe fad8 	bl	8002b2c <HAL_GetTick>
 800457c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800457e:	e008      	b.n	8004592 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004580:	f7fe fad4 	bl	8002b2c <HAL_GetTick>
 8004584:	4602      	mov	r2, r0
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	1ad3      	subs	r3, r2, r3
 800458a:	2b02      	cmp	r3, #2
 800458c:	d901      	bls.n	8004592 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800458e:	2303      	movs	r3, #3
 8004590:	e1a3      	b.n	80048da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004592:	4b1e      	ldr	r3, [pc, #120]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 0302 	and.w	r3, r3, #2
 800459a:	2b00      	cmp	r3, #0
 800459c:	d1f0      	bne.n	8004580 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f003 0308 	and.w	r3, r3, #8
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d038      	beq.n	800461c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	695b      	ldr	r3, [r3, #20]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d019      	beq.n	80045e6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045b2:	4b16      	ldr	r3, [pc, #88]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80045b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045b6:	4a15      	ldr	r2, [pc, #84]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80045b8:	f043 0301 	orr.w	r3, r3, #1
 80045bc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045be:	f7fe fab5 	bl	8002b2c <HAL_GetTick>
 80045c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045c4:	e008      	b.n	80045d8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045c6:	f7fe fab1 	bl	8002b2c <HAL_GetTick>
 80045ca:	4602      	mov	r2, r0
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	1ad3      	subs	r3, r2, r3
 80045d0:	2b02      	cmp	r3, #2
 80045d2:	d901      	bls.n	80045d8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80045d4:	2303      	movs	r3, #3
 80045d6:	e180      	b.n	80048da <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045d8:	4b0c      	ldr	r3, [pc, #48]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80045da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045dc:	f003 0302 	and.w	r3, r3, #2
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d0f0      	beq.n	80045c6 <HAL_RCC_OscConfig+0x23a>
 80045e4:	e01a      	b.n	800461c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045e6:	4b09      	ldr	r3, [pc, #36]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80045e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045ea:	4a08      	ldr	r2, [pc, #32]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80045ec:	f023 0301 	bic.w	r3, r3, #1
 80045f0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045f2:	f7fe fa9b 	bl	8002b2c <HAL_GetTick>
 80045f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045f8:	e00a      	b.n	8004610 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045fa:	f7fe fa97 	bl	8002b2c <HAL_GetTick>
 80045fe:	4602      	mov	r2, r0
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	1ad3      	subs	r3, r2, r3
 8004604:	2b02      	cmp	r3, #2
 8004606:	d903      	bls.n	8004610 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004608:	2303      	movs	r3, #3
 800460a:	e166      	b.n	80048da <HAL_RCC_OscConfig+0x54e>
 800460c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004610:	4b92      	ldr	r3, [pc, #584]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 8004612:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004614:	f003 0302 	and.w	r3, r3, #2
 8004618:	2b00      	cmp	r3, #0
 800461a:	d1ee      	bne.n	80045fa <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f003 0304 	and.w	r3, r3, #4
 8004624:	2b00      	cmp	r3, #0
 8004626:	f000 80a4 	beq.w	8004772 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800462a:	4b8c      	ldr	r3, [pc, #560]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 800462c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800462e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004632:	2b00      	cmp	r3, #0
 8004634:	d10d      	bne.n	8004652 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004636:	4b89      	ldr	r3, [pc, #548]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 8004638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800463a:	4a88      	ldr	r2, [pc, #544]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 800463c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004640:	6413      	str	r3, [r2, #64]	; 0x40
 8004642:	4b86      	ldr	r3, [pc, #536]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 8004644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004646:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800464a:	60bb      	str	r3, [r7, #8]
 800464c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800464e:	2301      	movs	r3, #1
 8004650:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004652:	4b83      	ldr	r3, [pc, #524]	; (8004860 <HAL_RCC_OscConfig+0x4d4>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800465a:	2b00      	cmp	r3, #0
 800465c:	d118      	bne.n	8004690 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800465e:	4b80      	ldr	r3, [pc, #512]	; (8004860 <HAL_RCC_OscConfig+0x4d4>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a7f      	ldr	r2, [pc, #508]	; (8004860 <HAL_RCC_OscConfig+0x4d4>)
 8004664:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004668:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800466a:	f7fe fa5f 	bl	8002b2c <HAL_GetTick>
 800466e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004670:	e008      	b.n	8004684 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004672:	f7fe fa5b 	bl	8002b2c <HAL_GetTick>
 8004676:	4602      	mov	r2, r0
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	1ad3      	subs	r3, r2, r3
 800467c:	2b64      	cmp	r3, #100	; 0x64
 800467e:	d901      	bls.n	8004684 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004680:	2303      	movs	r3, #3
 8004682:	e12a      	b.n	80048da <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004684:	4b76      	ldr	r3, [pc, #472]	; (8004860 <HAL_RCC_OscConfig+0x4d4>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800468c:	2b00      	cmp	r3, #0
 800468e:	d0f0      	beq.n	8004672 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	2b01      	cmp	r3, #1
 8004696:	d106      	bne.n	80046a6 <HAL_RCC_OscConfig+0x31a>
 8004698:	4b70      	ldr	r3, [pc, #448]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 800469a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800469c:	4a6f      	ldr	r2, [pc, #444]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 800469e:	f043 0301 	orr.w	r3, r3, #1
 80046a2:	6713      	str	r3, [r2, #112]	; 0x70
 80046a4:	e02d      	b.n	8004702 <HAL_RCC_OscConfig+0x376>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d10c      	bne.n	80046c8 <HAL_RCC_OscConfig+0x33c>
 80046ae:	4b6b      	ldr	r3, [pc, #428]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 80046b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046b2:	4a6a      	ldr	r2, [pc, #424]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 80046b4:	f023 0301 	bic.w	r3, r3, #1
 80046b8:	6713      	str	r3, [r2, #112]	; 0x70
 80046ba:	4b68      	ldr	r3, [pc, #416]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 80046bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046be:	4a67      	ldr	r2, [pc, #412]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 80046c0:	f023 0304 	bic.w	r3, r3, #4
 80046c4:	6713      	str	r3, [r2, #112]	; 0x70
 80046c6:	e01c      	b.n	8004702 <HAL_RCC_OscConfig+0x376>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	2b05      	cmp	r3, #5
 80046ce:	d10c      	bne.n	80046ea <HAL_RCC_OscConfig+0x35e>
 80046d0:	4b62      	ldr	r3, [pc, #392]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 80046d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046d4:	4a61      	ldr	r2, [pc, #388]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 80046d6:	f043 0304 	orr.w	r3, r3, #4
 80046da:	6713      	str	r3, [r2, #112]	; 0x70
 80046dc:	4b5f      	ldr	r3, [pc, #380]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 80046de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046e0:	4a5e      	ldr	r2, [pc, #376]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 80046e2:	f043 0301 	orr.w	r3, r3, #1
 80046e6:	6713      	str	r3, [r2, #112]	; 0x70
 80046e8:	e00b      	b.n	8004702 <HAL_RCC_OscConfig+0x376>
 80046ea:	4b5c      	ldr	r3, [pc, #368]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 80046ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046ee:	4a5b      	ldr	r2, [pc, #364]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 80046f0:	f023 0301 	bic.w	r3, r3, #1
 80046f4:	6713      	str	r3, [r2, #112]	; 0x70
 80046f6:	4b59      	ldr	r3, [pc, #356]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 80046f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046fa:	4a58      	ldr	r2, [pc, #352]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 80046fc:	f023 0304 	bic.w	r3, r3, #4
 8004700:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	689b      	ldr	r3, [r3, #8]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d015      	beq.n	8004736 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800470a:	f7fe fa0f 	bl	8002b2c <HAL_GetTick>
 800470e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004710:	e00a      	b.n	8004728 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004712:	f7fe fa0b 	bl	8002b2c <HAL_GetTick>
 8004716:	4602      	mov	r2, r0
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	1ad3      	subs	r3, r2, r3
 800471c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004720:	4293      	cmp	r3, r2
 8004722:	d901      	bls.n	8004728 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004724:	2303      	movs	r3, #3
 8004726:	e0d8      	b.n	80048da <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004728:	4b4c      	ldr	r3, [pc, #304]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 800472a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800472c:	f003 0302 	and.w	r3, r3, #2
 8004730:	2b00      	cmp	r3, #0
 8004732:	d0ee      	beq.n	8004712 <HAL_RCC_OscConfig+0x386>
 8004734:	e014      	b.n	8004760 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004736:	f7fe f9f9 	bl	8002b2c <HAL_GetTick>
 800473a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800473c:	e00a      	b.n	8004754 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800473e:	f7fe f9f5 	bl	8002b2c <HAL_GetTick>
 8004742:	4602      	mov	r2, r0
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	1ad3      	subs	r3, r2, r3
 8004748:	f241 3288 	movw	r2, #5000	; 0x1388
 800474c:	4293      	cmp	r3, r2
 800474e:	d901      	bls.n	8004754 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004750:	2303      	movs	r3, #3
 8004752:	e0c2      	b.n	80048da <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004754:	4b41      	ldr	r3, [pc, #260]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 8004756:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004758:	f003 0302 	and.w	r3, r3, #2
 800475c:	2b00      	cmp	r3, #0
 800475e:	d1ee      	bne.n	800473e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004760:	7dfb      	ldrb	r3, [r7, #23]
 8004762:	2b01      	cmp	r3, #1
 8004764:	d105      	bne.n	8004772 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004766:	4b3d      	ldr	r3, [pc, #244]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 8004768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476a:	4a3c      	ldr	r2, [pc, #240]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 800476c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004770:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	699b      	ldr	r3, [r3, #24]
 8004776:	2b00      	cmp	r3, #0
 8004778:	f000 80ae 	beq.w	80048d8 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800477c:	4b37      	ldr	r3, [pc, #220]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	f003 030c 	and.w	r3, r3, #12
 8004784:	2b08      	cmp	r3, #8
 8004786:	d06d      	beq.n	8004864 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	699b      	ldr	r3, [r3, #24]
 800478c:	2b02      	cmp	r3, #2
 800478e:	d14b      	bne.n	8004828 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004790:	4b32      	ldr	r3, [pc, #200]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a31      	ldr	r2, [pc, #196]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 8004796:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800479a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800479c:	f7fe f9c6 	bl	8002b2c <HAL_GetTick>
 80047a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047a2:	e008      	b.n	80047b6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047a4:	f7fe f9c2 	bl	8002b2c <HAL_GetTick>
 80047a8:	4602      	mov	r2, r0
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	2b02      	cmp	r3, #2
 80047b0:	d901      	bls.n	80047b6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80047b2:	2303      	movs	r3, #3
 80047b4:	e091      	b.n	80048da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047b6:	4b29      	ldr	r3, [pc, #164]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d1f0      	bne.n	80047a4 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	69da      	ldr	r2, [r3, #28]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6a1b      	ldr	r3, [r3, #32]
 80047ca:	431a      	orrs	r2, r3
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d0:	019b      	lsls	r3, r3, #6
 80047d2:	431a      	orrs	r2, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047d8:	085b      	lsrs	r3, r3, #1
 80047da:	3b01      	subs	r3, #1
 80047dc:	041b      	lsls	r3, r3, #16
 80047de:	431a      	orrs	r2, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047e4:	061b      	lsls	r3, r3, #24
 80047e6:	431a      	orrs	r2, r3
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ec:	071b      	lsls	r3, r3, #28
 80047ee:	491b      	ldr	r1, [pc, #108]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 80047f0:	4313      	orrs	r3, r2
 80047f2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047f4:	4b19      	ldr	r3, [pc, #100]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a18      	ldr	r2, [pc, #96]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 80047fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80047fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004800:	f7fe f994 	bl	8002b2c <HAL_GetTick>
 8004804:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004806:	e008      	b.n	800481a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004808:	f7fe f990 	bl	8002b2c <HAL_GetTick>
 800480c:	4602      	mov	r2, r0
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	1ad3      	subs	r3, r2, r3
 8004812:	2b02      	cmp	r3, #2
 8004814:	d901      	bls.n	800481a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004816:	2303      	movs	r3, #3
 8004818:	e05f      	b.n	80048da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800481a:	4b10      	ldr	r3, [pc, #64]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d0f0      	beq.n	8004808 <HAL_RCC_OscConfig+0x47c>
 8004826:	e057      	b.n	80048d8 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004828:	4b0c      	ldr	r3, [pc, #48]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4a0b      	ldr	r2, [pc, #44]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 800482e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004832:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004834:	f7fe f97a 	bl	8002b2c <HAL_GetTick>
 8004838:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800483a:	e008      	b.n	800484e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800483c:	f7fe f976 	bl	8002b2c <HAL_GetTick>
 8004840:	4602      	mov	r2, r0
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	1ad3      	subs	r3, r2, r3
 8004846:	2b02      	cmp	r3, #2
 8004848:	d901      	bls.n	800484e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800484a:	2303      	movs	r3, #3
 800484c:	e045      	b.n	80048da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800484e:	4b03      	ldr	r3, [pc, #12]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004856:	2b00      	cmp	r3, #0
 8004858:	d1f0      	bne.n	800483c <HAL_RCC_OscConfig+0x4b0>
 800485a:	e03d      	b.n	80048d8 <HAL_RCC_OscConfig+0x54c>
 800485c:	40023800 	.word	0x40023800
 8004860:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004864:	4b1f      	ldr	r3, [pc, #124]	; (80048e4 <HAL_RCC_OscConfig+0x558>)
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	699b      	ldr	r3, [r3, #24]
 800486e:	2b01      	cmp	r3, #1
 8004870:	d030      	beq.n	80048d4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800487c:	429a      	cmp	r2, r3
 800487e:	d129      	bne.n	80048d4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800488a:	429a      	cmp	r2, r3
 800488c:	d122      	bne.n	80048d4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800488e:	68fa      	ldr	r2, [r7, #12]
 8004890:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004894:	4013      	ands	r3, r2
 8004896:	687a      	ldr	r2, [r7, #4]
 8004898:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800489a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800489c:	4293      	cmp	r3, r2
 800489e:	d119      	bne.n	80048d4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048aa:	085b      	lsrs	r3, r3, #1
 80048ac:	3b01      	subs	r3, #1
 80048ae:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d10f      	bne.n	80048d4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048be:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80048c0:	429a      	cmp	r2, r3
 80048c2:	d107      	bne.n	80048d4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ce:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d001      	beq.n	80048d8 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	e000      	b.n	80048da <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80048d8:	2300      	movs	r3, #0
}
 80048da:	4618      	mov	r0, r3
 80048dc:	3718      	adds	r7, #24
 80048de:	46bd      	mov	sp, r7
 80048e0:	bd80      	pop	{r7, pc}
 80048e2:	bf00      	nop
 80048e4:	40023800 	.word	0x40023800

080048e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b084      	sub	sp, #16
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
 80048f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80048f2:	2300      	movs	r3, #0
 80048f4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d101      	bne.n	8004900 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	e0d0      	b.n	8004aa2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004900:	4b6a      	ldr	r3, [pc, #424]	; (8004aac <HAL_RCC_ClockConfig+0x1c4>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f003 030f 	and.w	r3, r3, #15
 8004908:	683a      	ldr	r2, [r7, #0]
 800490a:	429a      	cmp	r2, r3
 800490c:	d910      	bls.n	8004930 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800490e:	4b67      	ldr	r3, [pc, #412]	; (8004aac <HAL_RCC_ClockConfig+0x1c4>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f023 020f 	bic.w	r2, r3, #15
 8004916:	4965      	ldr	r1, [pc, #404]	; (8004aac <HAL_RCC_ClockConfig+0x1c4>)
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	4313      	orrs	r3, r2
 800491c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800491e:	4b63      	ldr	r3, [pc, #396]	; (8004aac <HAL_RCC_ClockConfig+0x1c4>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f003 030f 	and.w	r3, r3, #15
 8004926:	683a      	ldr	r2, [r7, #0]
 8004928:	429a      	cmp	r2, r3
 800492a:	d001      	beq.n	8004930 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	e0b8      	b.n	8004aa2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f003 0302 	and.w	r3, r3, #2
 8004938:	2b00      	cmp	r3, #0
 800493a:	d020      	beq.n	800497e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f003 0304 	and.w	r3, r3, #4
 8004944:	2b00      	cmp	r3, #0
 8004946:	d005      	beq.n	8004954 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004948:	4b59      	ldr	r3, [pc, #356]	; (8004ab0 <HAL_RCC_ClockConfig+0x1c8>)
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	4a58      	ldr	r2, [pc, #352]	; (8004ab0 <HAL_RCC_ClockConfig+0x1c8>)
 800494e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004952:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f003 0308 	and.w	r3, r3, #8
 800495c:	2b00      	cmp	r3, #0
 800495e:	d005      	beq.n	800496c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004960:	4b53      	ldr	r3, [pc, #332]	; (8004ab0 <HAL_RCC_ClockConfig+0x1c8>)
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	4a52      	ldr	r2, [pc, #328]	; (8004ab0 <HAL_RCC_ClockConfig+0x1c8>)
 8004966:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800496a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800496c:	4b50      	ldr	r3, [pc, #320]	; (8004ab0 <HAL_RCC_ClockConfig+0x1c8>)
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	494d      	ldr	r1, [pc, #308]	; (8004ab0 <HAL_RCC_ClockConfig+0x1c8>)
 800497a:	4313      	orrs	r3, r2
 800497c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 0301 	and.w	r3, r3, #1
 8004986:	2b00      	cmp	r3, #0
 8004988:	d040      	beq.n	8004a0c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	2b01      	cmp	r3, #1
 8004990:	d107      	bne.n	80049a2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004992:	4b47      	ldr	r3, [pc, #284]	; (8004ab0 <HAL_RCC_ClockConfig+0x1c8>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800499a:	2b00      	cmp	r3, #0
 800499c:	d115      	bne.n	80049ca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	e07f      	b.n	8004aa2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	2b02      	cmp	r3, #2
 80049a8:	d107      	bne.n	80049ba <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049aa:	4b41      	ldr	r3, [pc, #260]	; (8004ab0 <HAL_RCC_ClockConfig+0x1c8>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d109      	bne.n	80049ca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80049b6:	2301      	movs	r3, #1
 80049b8:	e073      	b.n	8004aa2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049ba:	4b3d      	ldr	r3, [pc, #244]	; (8004ab0 <HAL_RCC_ClockConfig+0x1c8>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f003 0302 	and.w	r3, r3, #2
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d101      	bne.n	80049ca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	e06b      	b.n	8004aa2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80049ca:	4b39      	ldr	r3, [pc, #228]	; (8004ab0 <HAL_RCC_ClockConfig+0x1c8>)
 80049cc:	689b      	ldr	r3, [r3, #8]
 80049ce:	f023 0203 	bic.w	r2, r3, #3
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	4936      	ldr	r1, [pc, #216]	; (8004ab0 <HAL_RCC_ClockConfig+0x1c8>)
 80049d8:	4313      	orrs	r3, r2
 80049da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049dc:	f7fe f8a6 	bl	8002b2c <HAL_GetTick>
 80049e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049e2:	e00a      	b.n	80049fa <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049e4:	f7fe f8a2 	bl	8002b2c <HAL_GetTick>
 80049e8:	4602      	mov	r2, r0
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	1ad3      	subs	r3, r2, r3
 80049ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d901      	bls.n	80049fa <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80049f6:	2303      	movs	r3, #3
 80049f8:	e053      	b.n	8004aa2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049fa:	4b2d      	ldr	r3, [pc, #180]	; (8004ab0 <HAL_RCC_ClockConfig+0x1c8>)
 80049fc:	689b      	ldr	r3, [r3, #8]
 80049fe:	f003 020c 	and.w	r2, r3, #12
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	009b      	lsls	r3, r3, #2
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	d1eb      	bne.n	80049e4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a0c:	4b27      	ldr	r3, [pc, #156]	; (8004aac <HAL_RCC_ClockConfig+0x1c4>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 030f 	and.w	r3, r3, #15
 8004a14:	683a      	ldr	r2, [r7, #0]
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d210      	bcs.n	8004a3c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a1a:	4b24      	ldr	r3, [pc, #144]	; (8004aac <HAL_RCC_ClockConfig+0x1c4>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f023 020f 	bic.w	r2, r3, #15
 8004a22:	4922      	ldr	r1, [pc, #136]	; (8004aac <HAL_RCC_ClockConfig+0x1c4>)
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	4313      	orrs	r3, r2
 8004a28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a2a:	4b20      	ldr	r3, [pc, #128]	; (8004aac <HAL_RCC_ClockConfig+0x1c4>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f003 030f 	and.w	r3, r3, #15
 8004a32:	683a      	ldr	r2, [r7, #0]
 8004a34:	429a      	cmp	r2, r3
 8004a36:	d001      	beq.n	8004a3c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e032      	b.n	8004aa2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f003 0304 	and.w	r3, r3, #4
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d008      	beq.n	8004a5a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a48:	4b19      	ldr	r3, [pc, #100]	; (8004ab0 <HAL_RCC_ClockConfig+0x1c8>)
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	4916      	ldr	r1, [pc, #88]	; (8004ab0 <HAL_RCC_ClockConfig+0x1c8>)
 8004a56:	4313      	orrs	r3, r2
 8004a58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 0308 	and.w	r3, r3, #8
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d009      	beq.n	8004a7a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004a66:	4b12      	ldr	r3, [pc, #72]	; (8004ab0 <HAL_RCC_ClockConfig+0x1c8>)
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	691b      	ldr	r3, [r3, #16]
 8004a72:	00db      	lsls	r3, r3, #3
 8004a74:	490e      	ldr	r1, [pc, #56]	; (8004ab0 <HAL_RCC_ClockConfig+0x1c8>)
 8004a76:	4313      	orrs	r3, r2
 8004a78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a7a:	f000 f821 	bl	8004ac0 <HAL_RCC_GetSysClockFreq>
 8004a7e:	4601      	mov	r1, r0
 8004a80:	4b0b      	ldr	r3, [pc, #44]	; (8004ab0 <HAL_RCC_ClockConfig+0x1c8>)
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	091b      	lsrs	r3, r3, #4
 8004a86:	f003 030f 	and.w	r3, r3, #15
 8004a8a:	4a0a      	ldr	r2, [pc, #40]	; (8004ab4 <HAL_RCC_ClockConfig+0x1cc>)
 8004a8c:	5cd3      	ldrb	r3, [r2, r3]
 8004a8e:	fa21 f303 	lsr.w	r3, r1, r3
 8004a92:	4a09      	ldr	r2, [pc, #36]	; (8004ab8 <HAL_RCC_ClockConfig+0x1d0>)
 8004a94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004a96:	4b09      	ldr	r3, [pc, #36]	; (8004abc <HAL_RCC_ClockConfig+0x1d4>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f7fe f802 	bl	8002aa4 <HAL_InitTick>

  return HAL_OK;
 8004aa0:	2300      	movs	r3, #0
}
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	3710      	adds	r7, #16
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}
 8004aaa:	bf00      	nop
 8004aac:	40023c00 	.word	0x40023c00
 8004ab0:	40023800 	.word	0x40023800
 8004ab4:	080097fc 	.word	0x080097fc
 8004ab8:	20000004 	.word	0x20000004
 8004abc:	20000008 	.word	0x20000008

08004ac0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ac0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ac2:	b085      	sub	sp, #20
 8004ac4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	607b      	str	r3, [r7, #4]
 8004aca:	2300      	movs	r3, #0
 8004acc:	60fb      	str	r3, [r7, #12]
 8004ace:	2300      	movs	r3, #0
 8004ad0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ad6:	4b50      	ldr	r3, [pc, #320]	; (8004c18 <HAL_RCC_GetSysClockFreq+0x158>)
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	f003 030c 	and.w	r3, r3, #12
 8004ade:	2b04      	cmp	r3, #4
 8004ae0:	d007      	beq.n	8004af2 <HAL_RCC_GetSysClockFreq+0x32>
 8004ae2:	2b08      	cmp	r3, #8
 8004ae4:	d008      	beq.n	8004af8 <HAL_RCC_GetSysClockFreq+0x38>
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	f040 808d 	bne.w	8004c06 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004aec:	4b4b      	ldr	r3, [pc, #300]	; (8004c1c <HAL_RCC_GetSysClockFreq+0x15c>)
 8004aee:	60bb      	str	r3, [r7, #8]
      break;
 8004af0:	e08c      	b.n	8004c0c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004af2:	4b4b      	ldr	r3, [pc, #300]	; (8004c20 <HAL_RCC_GetSysClockFreq+0x160>)
 8004af4:	60bb      	str	r3, [r7, #8]
      break;
 8004af6:	e089      	b.n	8004c0c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004af8:	4b47      	ldr	r3, [pc, #284]	; (8004c18 <HAL_RCC_GetSysClockFreq+0x158>)
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004b00:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004b02:	4b45      	ldr	r3, [pc, #276]	; (8004c18 <HAL_RCC_GetSysClockFreq+0x158>)
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d023      	beq.n	8004b56 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b0e:	4b42      	ldr	r3, [pc, #264]	; (8004c18 <HAL_RCC_GetSysClockFreq+0x158>)
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	099b      	lsrs	r3, r3, #6
 8004b14:	f04f 0400 	mov.w	r4, #0
 8004b18:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004b1c:	f04f 0200 	mov.w	r2, #0
 8004b20:	ea03 0501 	and.w	r5, r3, r1
 8004b24:	ea04 0602 	and.w	r6, r4, r2
 8004b28:	4a3d      	ldr	r2, [pc, #244]	; (8004c20 <HAL_RCC_GetSysClockFreq+0x160>)
 8004b2a:	fb02 f106 	mul.w	r1, r2, r6
 8004b2e:	2200      	movs	r2, #0
 8004b30:	fb02 f205 	mul.w	r2, r2, r5
 8004b34:	440a      	add	r2, r1
 8004b36:	493a      	ldr	r1, [pc, #232]	; (8004c20 <HAL_RCC_GetSysClockFreq+0x160>)
 8004b38:	fba5 0101 	umull	r0, r1, r5, r1
 8004b3c:	1853      	adds	r3, r2, r1
 8004b3e:	4619      	mov	r1, r3
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	f04f 0400 	mov.w	r4, #0
 8004b46:	461a      	mov	r2, r3
 8004b48:	4623      	mov	r3, r4
 8004b4a:	f7fb fbe1 	bl	8000310 <__aeabi_uldivmod>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	460c      	mov	r4, r1
 8004b52:	60fb      	str	r3, [r7, #12]
 8004b54:	e049      	b.n	8004bea <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b56:	4b30      	ldr	r3, [pc, #192]	; (8004c18 <HAL_RCC_GetSysClockFreq+0x158>)
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	099b      	lsrs	r3, r3, #6
 8004b5c:	f04f 0400 	mov.w	r4, #0
 8004b60:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004b64:	f04f 0200 	mov.w	r2, #0
 8004b68:	ea03 0501 	and.w	r5, r3, r1
 8004b6c:	ea04 0602 	and.w	r6, r4, r2
 8004b70:	4629      	mov	r1, r5
 8004b72:	4632      	mov	r2, r6
 8004b74:	f04f 0300 	mov.w	r3, #0
 8004b78:	f04f 0400 	mov.w	r4, #0
 8004b7c:	0154      	lsls	r4, r2, #5
 8004b7e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004b82:	014b      	lsls	r3, r1, #5
 8004b84:	4619      	mov	r1, r3
 8004b86:	4622      	mov	r2, r4
 8004b88:	1b49      	subs	r1, r1, r5
 8004b8a:	eb62 0206 	sbc.w	r2, r2, r6
 8004b8e:	f04f 0300 	mov.w	r3, #0
 8004b92:	f04f 0400 	mov.w	r4, #0
 8004b96:	0194      	lsls	r4, r2, #6
 8004b98:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004b9c:	018b      	lsls	r3, r1, #6
 8004b9e:	1a5b      	subs	r3, r3, r1
 8004ba0:	eb64 0402 	sbc.w	r4, r4, r2
 8004ba4:	f04f 0100 	mov.w	r1, #0
 8004ba8:	f04f 0200 	mov.w	r2, #0
 8004bac:	00e2      	lsls	r2, r4, #3
 8004bae:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004bb2:	00d9      	lsls	r1, r3, #3
 8004bb4:	460b      	mov	r3, r1
 8004bb6:	4614      	mov	r4, r2
 8004bb8:	195b      	adds	r3, r3, r5
 8004bba:	eb44 0406 	adc.w	r4, r4, r6
 8004bbe:	f04f 0100 	mov.w	r1, #0
 8004bc2:	f04f 0200 	mov.w	r2, #0
 8004bc6:	02a2      	lsls	r2, r4, #10
 8004bc8:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004bcc:	0299      	lsls	r1, r3, #10
 8004bce:	460b      	mov	r3, r1
 8004bd0:	4614      	mov	r4, r2
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	4621      	mov	r1, r4
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	f04f 0400 	mov.w	r4, #0
 8004bdc:	461a      	mov	r2, r3
 8004bde:	4623      	mov	r3, r4
 8004be0:	f7fb fb96 	bl	8000310 <__aeabi_uldivmod>
 8004be4:	4603      	mov	r3, r0
 8004be6:	460c      	mov	r4, r1
 8004be8:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004bea:	4b0b      	ldr	r3, [pc, #44]	; (8004c18 <HAL_RCC_GetSysClockFreq+0x158>)
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	0c1b      	lsrs	r3, r3, #16
 8004bf0:	f003 0303 	and.w	r3, r3, #3
 8004bf4:	3301      	adds	r3, #1
 8004bf6:	005b      	lsls	r3, r3, #1
 8004bf8:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8004bfa:	68fa      	ldr	r2, [r7, #12]
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c02:	60bb      	str	r3, [r7, #8]
      break;
 8004c04:	e002      	b.n	8004c0c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c06:	4b05      	ldr	r3, [pc, #20]	; (8004c1c <HAL_RCC_GetSysClockFreq+0x15c>)
 8004c08:	60bb      	str	r3, [r7, #8]
      break;
 8004c0a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c0c:	68bb      	ldr	r3, [r7, #8]
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	3714      	adds	r7, #20
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c16:	bf00      	nop
 8004c18:	40023800 	.word	0x40023800
 8004c1c:	00f42400 	.word	0x00f42400
 8004c20:	00989680 	.word	0x00989680

08004c24 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c24:	b480      	push	{r7}
 8004c26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c28:	4b03      	ldr	r3, [pc, #12]	; (8004c38 <HAL_RCC_GetHCLKFreq+0x14>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c34:	4770      	bx	lr
 8004c36:	bf00      	nop
 8004c38:	20000004 	.word	0x20000004

08004c3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004c40:	f7ff fff0 	bl	8004c24 <HAL_RCC_GetHCLKFreq>
 8004c44:	4601      	mov	r1, r0
 8004c46:	4b05      	ldr	r3, [pc, #20]	; (8004c5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	0a9b      	lsrs	r3, r3, #10
 8004c4c:	f003 0307 	and.w	r3, r3, #7
 8004c50:	4a03      	ldr	r2, [pc, #12]	; (8004c60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c52:	5cd3      	ldrb	r3, [r2, r3]
 8004c54:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004c58:	4618      	mov	r0, r3
 8004c5a:	bd80      	pop	{r7, pc}
 8004c5c:	40023800 	.word	0x40023800
 8004c60:	0800980c 	.word	0x0800980c

08004c64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004c68:	f7ff ffdc 	bl	8004c24 <HAL_RCC_GetHCLKFreq>
 8004c6c:	4601      	mov	r1, r0
 8004c6e:	4b05      	ldr	r3, [pc, #20]	; (8004c84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	0b5b      	lsrs	r3, r3, #13
 8004c74:	f003 0307 	and.w	r3, r3, #7
 8004c78:	4a03      	ldr	r2, [pc, #12]	; (8004c88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c7a:	5cd3      	ldrb	r3, [r2, r3]
 8004c7c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	bd80      	pop	{r7, pc}
 8004c84:	40023800 	.word	0x40023800
 8004c88:	0800980c 	.word	0x0800980c

08004c8c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b088      	sub	sp, #32
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004c94:	2300      	movs	r3, #0
 8004c96:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004c98:	2300      	movs	r3, #0
 8004c9a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f003 0301 	and.w	r3, r3, #1
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d012      	beq.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004cb4:	4b69      	ldr	r3, [pc, #420]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	4a68      	ldr	r2, [pc, #416]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cba:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004cbe:	6093      	str	r3, [r2, #8]
 8004cc0:	4b66      	ldr	r3, [pc, #408]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cc2:	689a      	ldr	r2, [r3, #8]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cc8:	4964      	ldr	r1, [pc, #400]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d101      	bne.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d017      	beq.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004ce6:	4b5d      	ldr	r3, [pc, #372]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ce8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004cec:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cf4:	4959      	ldr	r1, [pc, #356]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d00:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d04:	d101      	bne.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004d06:	2301      	movs	r3, #1
 8004d08:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d101      	bne.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004d12:	2301      	movs	r3, #1
 8004d14:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d017      	beq.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004d22:	4b4e      	ldr	r3, [pc, #312]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d24:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d28:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d30:	494a      	ldr	r1, [pc, #296]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d32:	4313      	orrs	r3, r2
 8004d34:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d3c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004d40:	d101      	bne.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004d42:	2301      	movs	r3, #1
 8004d44:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d101      	bne.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d001      	beq.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f003 0320 	and.w	r3, r3, #32
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	f000 808b 	beq.w	8004e86 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004d70:	4b3a      	ldr	r3, [pc, #232]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d74:	4a39      	ldr	r2, [pc, #228]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d7a:	6413      	str	r3, [r2, #64]	; 0x40
 8004d7c:	4b37      	ldr	r3, [pc, #220]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d84:	60bb      	str	r3, [r7, #8]
 8004d86:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004d88:	4b35      	ldr	r3, [pc, #212]	; (8004e60 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a34      	ldr	r2, [pc, #208]	; (8004e60 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004d8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d92:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d94:	f7fd feca 	bl	8002b2c <HAL_GetTick>
 8004d98:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004d9a:	e008      	b.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d9c:	f7fd fec6 	bl	8002b2c <HAL_GetTick>
 8004da0:	4602      	mov	r2, r0
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	1ad3      	subs	r3, r2, r3
 8004da6:	2b64      	cmp	r3, #100	; 0x64
 8004da8:	d901      	bls.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004daa:	2303      	movs	r3, #3
 8004dac:	e38d      	b.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004dae:	4b2c      	ldr	r3, [pc, #176]	; (8004e60 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d0f0      	beq.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004dba:	4b28      	ldr	r3, [pc, #160]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004dc2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004dc4:	693b      	ldr	r3, [r7, #16]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d035      	beq.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004dd2:	693a      	ldr	r2, [r7, #16]
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d02e      	beq.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004dd8:	4b20      	ldr	r3, [pc, #128]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ddc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004de0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004de2:	4b1e      	ldr	r3, [pc, #120]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004de4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004de6:	4a1d      	ldr	r2, [pc, #116]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004de8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004dec:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004dee:	4b1b      	ldr	r3, [pc, #108]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004df0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004df2:	4a1a      	ldr	r2, [pc, #104]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004df4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004df8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004dfa:	4a18      	ldr	r2, [pc, #96]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dfc:	693b      	ldr	r3, [r7, #16]
 8004dfe:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004e00:	4b16      	ldr	r3, [pc, #88]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e04:	f003 0301 	and.w	r3, r3, #1
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	d114      	bne.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e0c:	f7fd fe8e 	bl	8002b2c <HAL_GetTick>
 8004e10:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e12:	e00a      	b.n	8004e2a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e14:	f7fd fe8a 	bl	8002b2c <HAL_GetTick>
 8004e18:	4602      	mov	r2, r0
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	1ad3      	subs	r3, r2, r3
 8004e1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d901      	bls.n	8004e2a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004e26:	2303      	movs	r3, #3
 8004e28:	e34f      	b.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e2a:	4b0c      	ldr	r3, [pc, #48]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e2e:	f003 0302 	and.w	r3, r3, #2
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d0ee      	beq.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e3e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004e42:	d111      	bne.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004e44:	4b05      	ldr	r3, [pc, #20]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e46:	689b      	ldr	r3, [r3, #8]
 8004e48:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004e50:	4b04      	ldr	r3, [pc, #16]	; (8004e64 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004e52:	400b      	ands	r3, r1
 8004e54:	4901      	ldr	r1, [pc, #4]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e56:	4313      	orrs	r3, r2
 8004e58:	608b      	str	r3, [r1, #8]
 8004e5a:	e00b      	b.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004e5c:	40023800 	.word	0x40023800
 8004e60:	40007000 	.word	0x40007000
 8004e64:	0ffffcff 	.word	0x0ffffcff
 8004e68:	4bb3      	ldr	r3, [pc, #716]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	4ab2      	ldr	r2, [pc, #712]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e6e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004e72:	6093      	str	r3, [r2, #8]
 8004e74:	4bb0      	ldr	r3, [pc, #704]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e76:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e80:	49ad      	ldr	r1, [pc, #692]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e82:	4313      	orrs	r3, r2
 8004e84:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 0310 	and.w	r3, r3, #16
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d010      	beq.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004e92:	4ba9      	ldr	r3, [pc, #676]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e94:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e98:	4aa7      	ldr	r2, [pc, #668]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004e9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004e9e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004ea2:	4ba5      	ldr	r3, [pc, #660]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004ea4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eac:	49a2      	ldr	r1, [pc, #648]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d00a      	beq.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004ec0:	4b9d      	ldr	r3, [pc, #628]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004ec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ec6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004ece:	499a      	ldr	r1, [pc, #616]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d00a      	beq.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004ee2:	4b95      	ldr	r3, [pc, #596]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004ee4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ee8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004ef0:	4991      	ldr	r1, [pc, #580]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d00a      	beq.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004f04:	4b8c      	ldr	r3, [pc, #560]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f0a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f12:	4989      	ldr	r1, [pc, #548]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f14:	4313      	orrs	r3, r2
 8004f16:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d00a      	beq.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004f26:	4b84      	ldr	r3, [pc, #528]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f2c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f34:	4980      	ldr	r1, [pc, #512]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f36:	4313      	orrs	r3, r2
 8004f38:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d00a      	beq.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004f48:	4b7b      	ldr	r3, [pc, #492]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f4e:	f023 0203 	bic.w	r2, r3, #3
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f56:	4978      	ldr	r1, [pc, #480]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d00a      	beq.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004f6a:	4b73      	ldr	r3, [pc, #460]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f70:	f023 020c 	bic.w	r2, r3, #12
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f78:	496f      	ldr	r1, [pc, #444]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d00a      	beq.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004f8c:	4b6a      	ldr	r3, [pc, #424]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f92:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f9a:	4967      	ldr	r1, [pc, #412]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d00a      	beq.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004fae:	4b62      	ldr	r3, [pc, #392]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fb4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fbc:	495e      	ldr	r1, [pc, #376]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d00a      	beq.n	8004fe6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004fd0:	4b59      	ldr	r3, [pc, #356]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fd6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fde:	4956      	ldr	r1, [pc, #344]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d00a      	beq.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004ff2:	4b51      	ldr	r3, [pc, #324]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ff8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005000:	494d      	ldr	r1, [pc, #308]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005002:	4313      	orrs	r3, r2
 8005004:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005010:	2b00      	cmp	r3, #0
 8005012:	d00a      	beq.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005014:	4b48      	ldr	r3, [pc, #288]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005016:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800501a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005022:	4945      	ldr	r1, [pc, #276]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005024:	4313      	orrs	r3, r2
 8005026:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005032:	2b00      	cmp	r3, #0
 8005034:	d00a      	beq.n	800504c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005036:	4b40      	ldr	r3, [pc, #256]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005038:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800503c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005044:	493c      	ldr	r1, [pc, #240]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005046:	4313      	orrs	r3, r2
 8005048:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005054:	2b00      	cmp	r3, #0
 8005056:	d00a      	beq.n	800506e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005058:	4b37      	ldr	r3, [pc, #220]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800505a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800505e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005066:	4934      	ldr	r1, [pc, #208]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005068:	4313      	orrs	r3, r2
 800506a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005076:	2b00      	cmp	r3, #0
 8005078:	d011      	beq.n	800509e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800507a:	4b2f      	ldr	r3, [pc, #188]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800507c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005080:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005088:	492b      	ldr	r1, [pc, #172]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800508a:	4313      	orrs	r3, r2
 800508c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005094:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005098:	d101      	bne.n	800509e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800509a:	2301      	movs	r3, #1
 800509c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f003 0308 	and.w	r3, r3, #8
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d001      	beq.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80050aa:	2301      	movs	r3, #1
 80050ac:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d00a      	beq.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80050ba:	4b1f      	ldr	r3, [pc, #124]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050c0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80050c8:	491b      	ldr	r1, [pc, #108]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050ca:	4313      	orrs	r3, r2
 80050cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d00b      	beq.n	80050f4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80050dc:	4b16      	ldr	r3, [pc, #88]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050e2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80050ec:	4912      	ldr	r1, [pc, #72]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050ee:	4313      	orrs	r3, r2
 80050f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d00b      	beq.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005100:	4b0d      	ldr	r3, [pc, #52]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005102:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005106:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005110:	4909      	ldr	r1, [pc, #36]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005112:	4313      	orrs	r3, r2
 8005114:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005120:	2b00      	cmp	r3, #0
 8005122:	d00f      	beq.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005124:	4b04      	ldr	r3, [pc, #16]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005126:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800512a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005134:	e002      	b.n	800513c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8005136:	bf00      	nop
 8005138:	40023800 	.word	0x40023800
 800513c:	4985      	ldr	r1, [pc, #532]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800513e:	4313      	orrs	r3, r2
 8005140:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800514c:	2b00      	cmp	r3, #0
 800514e:	d00b      	beq.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005150:	4b80      	ldr	r3, [pc, #512]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005152:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005156:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005160:	497c      	ldr	r1, [pc, #496]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005162:	4313      	orrs	r3, r2
 8005164:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8005168:	69fb      	ldr	r3, [r7, #28]
 800516a:	2b01      	cmp	r3, #1
 800516c:	d005      	beq.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005176:	f040 80d6 	bne.w	8005326 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800517a:	4b76      	ldr	r3, [pc, #472]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a75      	ldr	r2, [pc, #468]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005180:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005184:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005186:	f7fd fcd1 	bl	8002b2c <HAL_GetTick>
 800518a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800518c:	e008      	b.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800518e:	f7fd fccd 	bl	8002b2c <HAL_GetTick>
 8005192:	4602      	mov	r2, r0
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	1ad3      	subs	r3, r2, r3
 8005198:	2b64      	cmp	r3, #100	; 0x64
 800519a:	d901      	bls.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800519c:	2303      	movs	r3, #3
 800519e:	e194      	b.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80051a0:	4b6c      	ldr	r3, [pc, #432]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d1f0      	bne.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f003 0301 	and.w	r3, r3, #1
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d021      	beq.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x570>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d11d      	bne.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80051c0:	4b64      	ldr	r3, [pc, #400]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80051c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80051c6:	0c1b      	lsrs	r3, r3, #16
 80051c8:	f003 0303 	and.w	r3, r3, #3
 80051cc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80051ce:	4b61      	ldr	r3, [pc, #388]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80051d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80051d4:	0e1b      	lsrs	r3, r3, #24
 80051d6:	f003 030f 	and.w	r3, r3, #15
 80051da:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	019a      	lsls	r2, r3, #6
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	041b      	lsls	r3, r3, #16
 80051e6:	431a      	orrs	r2, r3
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	061b      	lsls	r3, r3, #24
 80051ec:	431a      	orrs	r2, r3
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	071b      	lsls	r3, r3, #28
 80051f4:	4957      	ldr	r1, [pc, #348]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80051f6:	4313      	orrs	r3, r2
 80051f8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005204:	2b00      	cmp	r3, #0
 8005206:	d004      	beq.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800520c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005210:	d00a      	beq.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800521a:	2b00      	cmp	r3, #0
 800521c:	d02e      	beq.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005222:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005226:	d129      	bne.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005228:	4b4a      	ldr	r3, [pc, #296]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800522a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800522e:	0c1b      	lsrs	r3, r3, #16
 8005230:	f003 0303 	and.w	r3, r3, #3
 8005234:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005236:	4b47      	ldr	r3, [pc, #284]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005238:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800523c:	0f1b      	lsrs	r3, r3, #28
 800523e:	f003 0307 	and.w	r3, r3, #7
 8005242:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	019a      	lsls	r2, r3, #6
 800524a:	693b      	ldr	r3, [r7, #16]
 800524c:	041b      	lsls	r3, r3, #16
 800524e:	431a      	orrs	r2, r3
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	061b      	lsls	r3, r3, #24
 8005256:	431a      	orrs	r2, r3
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	071b      	lsls	r3, r3, #28
 800525c:	493d      	ldr	r1, [pc, #244]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800525e:	4313      	orrs	r3, r2
 8005260:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005264:	4b3b      	ldr	r3, [pc, #236]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005266:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800526a:	f023 021f 	bic.w	r2, r3, #31
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005272:	3b01      	subs	r3, #1
 8005274:	4937      	ldr	r1, [pc, #220]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005276:	4313      	orrs	r3, r2
 8005278:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005284:	2b00      	cmp	r3, #0
 8005286:	d01d      	beq.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005288:	4b32      	ldr	r3, [pc, #200]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800528a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800528e:	0e1b      	lsrs	r3, r3, #24
 8005290:	f003 030f 	and.w	r3, r3, #15
 8005294:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005296:	4b2f      	ldr	r3, [pc, #188]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005298:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800529c:	0f1b      	lsrs	r3, r3, #28
 800529e:	f003 0307 	and.w	r3, r3, #7
 80052a2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	019a      	lsls	r2, r3, #6
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	691b      	ldr	r3, [r3, #16]
 80052ae:	041b      	lsls	r3, r3, #16
 80052b0:	431a      	orrs	r2, r3
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	061b      	lsls	r3, r3, #24
 80052b6:	431a      	orrs	r2, r3
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	071b      	lsls	r3, r3, #28
 80052bc:	4925      	ldr	r1, [pc, #148]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80052be:	4313      	orrs	r3, r2
 80052c0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d011      	beq.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	019a      	lsls	r2, r3, #6
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	691b      	ldr	r3, [r3, #16]
 80052da:	041b      	lsls	r3, r3, #16
 80052dc:	431a      	orrs	r2, r3
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	68db      	ldr	r3, [r3, #12]
 80052e2:	061b      	lsls	r3, r3, #24
 80052e4:	431a      	orrs	r2, r3
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	071b      	lsls	r3, r3, #28
 80052ec:	4919      	ldr	r1, [pc, #100]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80052ee:	4313      	orrs	r3, r2
 80052f0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80052f4:	4b17      	ldr	r3, [pc, #92]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a16      	ldr	r2, [pc, #88]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80052fa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80052fe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005300:	f7fd fc14 	bl	8002b2c <HAL_GetTick>
 8005304:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005306:	e008      	b.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005308:	f7fd fc10 	bl	8002b2c <HAL_GetTick>
 800530c:	4602      	mov	r2, r0
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	1ad3      	subs	r3, r2, r3
 8005312:	2b64      	cmp	r3, #100	; 0x64
 8005314:	d901      	bls.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005316:	2303      	movs	r3, #3
 8005318:	e0d7      	b.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800531a:	4b0e      	ldr	r3, [pc, #56]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005322:	2b00      	cmp	r3, #0
 8005324:	d0f0      	beq.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005326:	69bb      	ldr	r3, [r7, #24]
 8005328:	2b01      	cmp	r3, #1
 800532a:	f040 80cd 	bne.w	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800532e:	4b09      	ldr	r3, [pc, #36]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4a08      	ldr	r2, [pc, #32]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005334:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005338:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800533a:	f7fd fbf7 	bl	8002b2c <HAL_GetTick>
 800533e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005340:	e00a      	b.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005342:	f7fd fbf3 	bl	8002b2c <HAL_GetTick>
 8005346:	4602      	mov	r2, r0
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	1ad3      	subs	r3, r2, r3
 800534c:	2b64      	cmp	r3, #100	; 0x64
 800534e:	d903      	bls.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005350:	2303      	movs	r3, #3
 8005352:	e0ba      	b.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8005354:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005358:	4b5e      	ldr	r3, [pc, #376]	; (80054d4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005360:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005364:	d0ed      	beq.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800536e:	2b00      	cmp	r3, #0
 8005370:	d003      	beq.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005376:	2b00      	cmp	r3, #0
 8005378:	d009      	beq.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005382:	2b00      	cmp	r3, #0
 8005384:	d02e      	beq.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800538a:	2b00      	cmp	r3, #0
 800538c:	d12a      	bne.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800538e:	4b51      	ldr	r3, [pc, #324]	; (80054d4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005390:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005394:	0c1b      	lsrs	r3, r3, #16
 8005396:	f003 0303 	and.w	r3, r3, #3
 800539a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800539c:	4b4d      	ldr	r3, [pc, #308]	; (80054d4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800539e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053a2:	0f1b      	lsrs	r3, r3, #28
 80053a4:	f003 0307 	and.w	r3, r3, #7
 80053a8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	695b      	ldr	r3, [r3, #20]
 80053ae:	019a      	lsls	r2, r3, #6
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	041b      	lsls	r3, r3, #16
 80053b4:	431a      	orrs	r2, r3
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	699b      	ldr	r3, [r3, #24]
 80053ba:	061b      	lsls	r3, r3, #24
 80053bc:	431a      	orrs	r2, r3
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	071b      	lsls	r3, r3, #28
 80053c2:	4944      	ldr	r1, [pc, #272]	; (80054d4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80053c4:	4313      	orrs	r3, r2
 80053c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80053ca:	4b42      	ldr	r3, [pc, #264]	; (80054d4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80053cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80053d0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053d8:	3b01      	subs	r3, #1
 80053da:	021b      	lsls	r3, r3, #8
 80053dc:	493d      	ldr	r1, [pc, #244]	; (80054d4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80053de:	4313      	orrs	r3, r2
 80053e0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d022      	beq.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80053f4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80053f8:	d11d      	bne.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80053fa:	4b36      	ldr	r3, [pc, #216]	; (80054d4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80053fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005400:	0e1b      	lsrs	r3, r3, #24
 8005402:	f003 030f 	and.w	r3, r3, #15
 8005406:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005408:	4b32      	ldr	r3, [pc, #200]	; (80054d4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800540a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800540e:	0f1b      	lsrs	r3, r3, #28
 8005410:	f003 0307 	and.w	r3, r3, #7
 8005414:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	695b      	ldr	r3, [r3, #20]
 800541a:	019a      	lsls	r2, r3, #6
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6a1b      	ldr	r3, [r3, #32]
 8005420:	041b      	lsls	r3, r3, #16
 8005422:	431a      	orrs	r2, r3
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	061b      	lsls	r3, r3, #24
 8005428:	431a      	orrs	r2, r3
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	071b      	lsls	r3, r3, #28
 800542e:	4929      	ldr	r1, [pc, #164]	; (80054d4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005430:	4313      	orrs	r3, r2
 8005432:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f003 0308 	and.w	r3, r3, #8
 800543e:	2b00      	cmp	r3, #0
 8005440:	d028      	beq.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005442:	4b24      	ldr	r3, [pc, #144]	; (80054d4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005444:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005448:	0e1b      	lsrs	r3, r3, #24
 800544a:	f003 030f 	and.w	r3, r3, #15
 800544e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005450:	4b20      	ldr	r3, [pc, #128]	; (80054d4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005452:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005456:	0c1b      	lsrs	r3, r3, #16
 8005458:	f003 0303 	and.w	r3, r3, #3
 800545c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	695b      	ldr	r3, [r3, #20]
 8005462:	019a      	lsls	r2, r3, #6
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	041b      	lsls	r3, r3, #16
 8005468:	431a      	orrs	r2, r3
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	061b      	lsls	r3, r3, #24
 800546e:	431a      	orrs	r2, r3
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	69db      	ldr	r3, [r3, #28]
 8005474:	071b      	lsls	r3, r3, #28
 8005476:	4917      	ldr	r1, [pc, #92]	; (80054d4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005478:	4313      	orrs	r3, r2
 800547a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800547e:	4b15      	ldr	r3, [pc, #84]	; (80054d4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005480:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005484:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800548c:	4911      	ldr	r1, [pc, #68]	; (80054d4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800548e:	4313      	orrs	r3, r2
 8005490:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005494:	4b0f      	ldr	r3, [pc, #60]	; (80054d4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a0e      	ldr	r2, [pc, #56]	; (80054d4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800549a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800549e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054a0:	f7fd fb44 	bl	8002b2c <HAL_GetTick>
 80054a4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80054a6:	e008      	b.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80054a8:	f7fd fb40 	bl	8002b2c <HAL_GetTick>
 80054ac:	4602      	mov	r2, r0
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	1ad3      	subs	r3, r2, r3
 80054b2:	2b64      	cmp	r3, #100	; 0x64
 80054b4:	d901      	bls.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80054b6:	2303      	movs	r3, #3
 80054b8:	e007      	b.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80054ba:	4b06      	ldr	r3, [pc, #24]	; (80054d4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80054c2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80054c6:	d1ef      	bne.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 80054c8:	2300      	movs	r3, #0
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	3720      	adds	r7, #32
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}
 80054d2:	bf00      	nop
 80054d4:	40023800 	.word	0x40023800

080054d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b084      	sub	sp, #16
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d101      	bne.n	80054ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	e084      	b.n	80055f4 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2200      	movs	r2, #0
 80054ee:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80054f6:	b2db      	uxtb	r3, r3
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d106      	bne.n	800550a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2200      	movs	r2, #0
 8005500:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005504:	6878      	ldr	r0, [r7, #4]
 8005506:	f7fc fe15 	bl	8002134 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2202      	movs	r2, #2
 800550e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	681a      	ldr	r2, [r3, #0]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005520:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	68db      	ldr	r3, [r3, #12]
 8005526:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800552a:	d902      	bls.n	8005532 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800552c:	2300      	movs	r3, #0
 800552e:	60fb      	str	r3, [r7, #12]
 8005530:	e002      	b.n	8005538 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005532:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005536:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	68db      	ldr	r3, [r3, #12]
 800553c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005540:	d007      	beq.n	8005552 <HAL_SPI_Init+0x7a>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	68db      	ldr	r3, [r3, #12]
 8005546:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800554a:	d002      	beq.n	8005552 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2200      	movs	r2, #0
 8005550:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005556:	2b00      	cmp	r3, #0
 8005558:	d10b      	bne.n	8005572 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	68db      	ldr	r3, [r3, #12]
 800555e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005562:	d903      	bls.n	800556c <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2202      	movs	r2, #2
 8005568:	631a      	str	r2, [r3, #48]	; 0x30
 800556a:	e002      	b.n	8005572 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2201      	movs	r2, #1
 8005570:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	685a      	ldr	r2, [r3, #4]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	689b      	ldr	r3, [r3, #8]
 800557a:	431a      	orrs	r2, r3
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	691b      	ldr	r3, [r3, #16]
 8005580:	431a      	orrs	r2, r3
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	695b      	ldr	r3, [r3, #20]
 8005586:	431a      	orrs	r2, r3
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	699b      	ldr	r3, [r3, #24]
 800558c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005590:	431a      	orrs	r2, r3
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	69db      	ldr	r3, [r3, #28]
 8005596:	431a      	orrs	r2, r3
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6a1b      	ldr	r3, [r3, #32]
 800559c:	ea42 0103 	orr.w	r1, r2, r3
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	430a      	orrs	r2, r1
 80055aa:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	699b      	ldr	r3, [r3, #24]
 80055b0:	0c1b      	lsrs	r3, r3, #16
 80055b2:	f003 0204 	and.w	r2, r3, #4
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ba:	431a      	orrs	r2, r3
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055c0:	431a      	orrs	r2, r3
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	68db      	ldr	r3, [r3, #12]
 80055c6:	ea42 0103 	orr.w	r1, r2, r3
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	68fa      	ldr	r2, [r7, #12]
 80055d0:	430a      	orrs	r2, r1
 80055d2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	69da      	ldr	r2, [r3, #28]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80055e2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2200      	movs	r2, #0
 80055e8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2201      	movs	r2, #1
 80055ee:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80055f2:	2300      	movs	r3, #0
}
 80055f4:	4618      	mov	r0, r3
 80055f6:	3710      	adds	r7, #16
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd80      	pop	{r7, pc}

080055fc <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b086      	sub	sp, #24
 8005600:	af00      	add	r7, sp, #0
 8005602:	60f8      	str	r0, [r7, #12]
 8005604:	60b9      	str	r1, [r7, #8]
 8005606:	4613      	mov	r3, r2
 8005608:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800560a:	2300      	movs	r3, #0
 800560c:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	689b      	ldr	r3, [r3, #8]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d110      	bne.n	8005638 <HAL_SPI_Receive_DMA+0x3c>
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800561e:	d10b      	bne.n	8005638 <HAL_SPI_Receive_DMA+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	2204      	movs	r2, #4
 8005624:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8005628:	88fb      	ldrh	r3, [r7, #6]
 800562a:	68ba      	ldr	r2, [r7, #8]
 800562c:	68b9      	ldr	r1, [r7, #8]
 800562e:	68f8      	ldr	r0, [r7, #12]
 8005630:	f000 f900 	bl	8005834 <HAL_SPI_TransmitReceive_DMA>
 8005634:	4603      	mov	r3, r0
 8005636:	e0f3      	b.n	8005820 <HAL_SPI_Receive_DMA+0x224>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800563e:	2b01      	cmp	r3, #1
 8005640:	d101      	bne.n	8005646 <HAL_SPI_Receive_DMA+0x4a>
 8005642:	2302      	movs	r3, #2
 8005644:	e0ec      	b.n	8005820 <HAL_SPI_Receive_DMA+0x224>
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2201      	movs	r2, #1
 800564a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005654:	b2db      	uxtb	r3, r3
 8005656:	2b01      	cmp	r3, #1
 8005658:	d002      	beq.n	8005660 <HAL_SPI_Receive_DMA+0x64>
  {
    errorcode = HAL_BUSY;
 800565a:	2302      	movs	r3, #2
 800565c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800565e:	e0da      	b.n	8005816 <HAL_SPI_Receive_DMA+0x21a>
  }

  if ((pData == NULL) || (Size == 0U))
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d002      	beq.n	800566c <HAL_SPI_Receive_DMA+0x70>
 8005666:	88fb      	ldrh	r3, [r7, #6]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d102      	bne.n	8005672 <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 800566c:	2301      	movs	r3, #1
 800566e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005670:	e0d1      	b.n	8005816 <HAL_SPI_Receive_DMA+0x21a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2204      	movs	r2, #4
 8005676:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2200      	movs	r2, #0
 800567e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	68ba      	ldr	r2, [r7, #8]
 8005684:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	88fa      	ldrh	r2, [r7, #6]
 800568a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	88fa      	ldrh	r2, [r7, #6]
 8005692:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2200      	movs	r2, #0
 800569a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2200      	movs	r2, #0
 80056a0:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->TxXferSize  = 0U;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2200      	movs	r2, #0
 80056a6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2200      	movs	r2, #0
 80056ac:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80056b6:	d107      	bne.n	80056c8 <HAL_SPI_Receive_DMA+0xcc>
  {
    SPI_1LINE_RX(hspi);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	681a      	ldr	r2, [r3, #0]
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80056c6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	685a      	ldr	r2, [r3, #4]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80056d6:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	68db      	ldr	r3, [r3, #12]
 80056dc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80056e0:	d908      	bls.n	80056f4 <HAL_SPI_Receive_DMA+0xf8>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	685a      	ldr	r2, [r3, #4]
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80056f0:	605a      	str	r2, [r3, #4]
 80056f2:	e042      	b.n	800577a <HAL_SPI_Receive_DMA+0x17e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	685a      	ldr	r2, [r3, #4]
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005702:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005708:	699b      	ldr	r3, [r3, #24]
 800570a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800570e:	d134      	bne.n	800577a <HAL_SPI_Receive_DMA+0x17e>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	685a      	ldr	r2, [r3, #4]
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800571e:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005726:	b29b      	uxth	r3, r3
 8005728:	f003 0301 	and.w	r3, r3, #1
 800572c:	2b00      	cmp	r3, #0
 800572e:	d111      	bne.n	8005754 <HAL_SPI_Receive_DMA+0x158>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	685a      	ldr	r2, [r3, #4]
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800573e:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005746:	b29b      	uxth	r3, r3
 8005748:	085b      	lsrs	r3, r3, #1
 800574a:	b29a      	uxth	r2, r3
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005752:	e012      	b.n	800577a <HAL_SPI_Receive_DMA+0x17e>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	685a      	ldr	r2, [r3, #4]
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005762:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800576a:	b29b      	uxth	r3, r3
 800576c:	085b      	lsrs	r3, r3, #1
 800576e:	b29b      	uxth	r3, r3
 8005770:	3301      	adds	r3, #1
 8005772:	b29a      	uxth	r2, r3
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800577e:	4a2a      	ldr	r2, [pc, #168]	; (8005828 <HAL_SPI_Receive_DMA+0x22c>)
 8005780:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005786:	4a29      	ldr	r2, [pc, #164]	; (800582c <HAL_SPI_Receive_DMA+0x230>)
 8005788:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800578e:	4a28      	ldr	r2, [pc, #160]	; (8005830 <HAL_SPI_Receive_DMA+0x234>)
 8005790:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005796:	2200      	movs	r2, #0
 8005798:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	330c      	adds	r3, #12
 80057a4:	4619      	mov	r1, r3
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057aa:	461a      	mov	r2, r3
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80057b2:	b29b      	uxth	r3, r3
 80057b4:	f7fd ffb4 	bl	8003720 <HAL_DMA_Start_IT>
 80057b8:	4603      	mov	r3, r0
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d00c      	beq.n	80057d8 <HAL_SPI_Receive_DMA+0x1dc>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057c2:	f043 0210 	orr.w	r2, r3, #16
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	2201      	movs	r2, #1
 80057d2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 80057d6:	e01e      	b.n	8005816 <HAL_SPI_Receive_DMA+0x21a>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057e2:	2b40      	cmp	r3, #64	; 0x40
 80057e4:	d007      	beq.n	80057f6 <HAL_SPI_Receive_DMA+0x1fa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	681a      	ldr	r2, [r3, #0]
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057f4:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	685a      	ldr	r2, [r3, #4]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f042 0220 	orr.w	r2, r2, #32
 8005804:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	685a      	ldr	r2, [r3, #4]
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f042 0201 	orr.w	r2, r2, #1
 8005814:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	2200      	movs	r2, #0
 800581a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800581e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005820:	4618      	mov	r0, r3
 8005822:	3718      	adds	r7, #24
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}
 8005828:	08005cb5 	.word	0x08005cb5
 800582c:	08005b9d 	.word	0x08005b9d
 8005830:	08005ced 	.word	0x08005ced

08005834 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b086      	sub	sp, #24
 8005838:	af00      	add	r7, sp, #0
 800583a:	60f8      	str	r0, [r7, #12]
 800583c:	60b9      	str	r1, [r7, #8]
 800583e:	607a      	str	r2, [r7, #4]
 8005840:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005842:	2300      	movs	r3, #0
 8005844:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800584c:	2b01      	cmp	r3, #1
 800584e:	d101      	bne.n	8005854 <HAL_SPI_TransmitReceive_DMA+0x20>
 8005850:	2302      	movs	r3, #2
 8005852:	e16c      	b.n	8005b2e <HAL_SPI_TransmitReceive_DMA+0x2fa>
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005862:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800586a:	7dbb      	ldrb	r3, [r7, #22]
 800586c:	2b01      	cmp	r3, #1
 800586e:	d00d      	beq.n	800588c <HAL_SPI_TransmitReceive_DMA+0x58>
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005876:	d106      	bne.n	8005886 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d102      	bne.n	8005886 <HAL_SPI_TransmitReceive_DMA+0x52>
 8005880:	7dbb      	ldrb	r3, [r7, #22]
 8005882:	2b04      	cmp	r3, #4
 8005884:	d002      	beq.n	800588c <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8005886:	2302      	movs	r3, #2
 8005888:	75fb      	strb	r3, [r7, #23]
    goto error;
 800588a:	e14b      	b.n	8005b24 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d005      	beq.n	800589e <HAL_SPI_TransmitReceive_DMA+0x6a>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d002      	beq.n	800589e <HAL_SPI_TransmitReceive_DMA+0x6a>
 8005898:	887b      	ldrh	r3, [r7, #2]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d102      	bne.n	80058a4 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 800589e:	2301      	movs	r3, #1
 80058a0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80058a2:	e13f      	b.n	8005b24 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80058aa:	b2db      	uxtb	r3, r3
 80058ac:	2b04      	cmp	r3, #4
 80058ae:	d003      	beq.n	80058b8 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2205      	movs	r2, #5
 80058b4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2200      	movs	r2, #0
 80058bc:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	68ba      	ldr	r2, [r7, #8]
 80058c2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	887a      	ldrh	r2, [r7, #2]
 80058c8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	887a      	ldrh	r2, [r7, #2]
 80058ce:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	687a      	ldr	r2, [r7, #4]
 80058d4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	887a      	ldrh	r2, [r7, #2]
 80058da:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	887a      	ldrh	r2, [r7, #2]
 80058e2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2200      	movs	r2, #0
 80058ea:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2200      	movs	r2, #0
 80058f0:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	685a      	ldr	r2, [r3, #4]
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 8005900:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	68db      	ldr	r3, [r3, #12]
 8005906:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800590a:	d908      	bls.n	800591e <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	685a      	ldr	r2, [r3, #4]
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800591a:	605a      	str	r2, [r3, #4]
 800591c:	e06f      	b.n	80059fe <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	685a      	ldr	r2, [r3, #4]
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800592c:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005932:	699b      	ldr	r3, [r3, #24]
 8005934:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005938:	d126      	bne.n	8005988 <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800593e:	f003 0301 	and.w	r3, r3, #1
 8005942:	2b00      	cmp	r3, #0
 8005944:	d10f      	bne.n	8005966 <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	685a      	ldr	r2, [r3, #4]
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005954:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800595a:	b29b      	uxth	r3, r3
 800595c:	085b      	lsrs	r3, r3, #1
 800595e:	b29a      	uxth	r2, r3
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005964:	e010      	b.n	8005988 <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	685a      	ldr	r2, [r3, #4]
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005974:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800597a:	b29b      	uxth	r3, r3
 800597c:	085b      	lsrs	r3, r3, #1
 800597e:	b29b      	uxth	r3, r3
 8005980:	3301      	adds	r3, #1
 8005982:	b29a      	uxth	r2, r3
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800598c:	699b      	ldr	r3, [r3, #24]
 800598e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005992:	d134      	bne.n	80059fe <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	685a      	ldr	r2, [r3, #4]
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80059a2:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80059aa:	b29b      	uxth	r3, r3
 80059ac:	f003 0301 	and.w	r3, r3, #1
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d111      	bne.n	80059d8 <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	685a      	ldr	r2, [r3, #4]
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80059c2:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80059ca:	b29b      	uxth	r3, r3
 80059cc:	085b      	lsrs	r3, r3, #1
 80059ce:	b29a      	uxth	r2, r3
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80059d6:	e012      	b.n	80059fe <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	685a      	ldr	r2, [r3, #4]
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80059e6:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80059ee:	b29b      	uxth	r3, r3
 80059f0:	085b      	lsrs	r3, r3, #1
 80059f2:	b29b      	uxth	r3, r3
 80059f4:	3301      	adds	r3, #1
 80059f6:	b29a      	uxth	r2, r3
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005a04:	b2db      	uxtb	r3, r3
 8005a06:	2b04      	cmp	r3, #4
 8005a08:	d108      	bne.n	8005a1c <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a0e:	4a4a      	ldr	r2, [pc, #296]	; (8005b38 <HAL_SPI_TransmitReceive_DMA+0x304>)
 8005a10:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a16:	4a49      	ldr	r2, [pc, #292]	; (8005b3c <HAL_SPI_TransmitReceive_DMA+0x308>)
 8005a18:	63da      	str	r2, [r3, #60]	; 0x3c
 8005a1a:	e007      	b.n	8005a2c <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a20:	4a47      	ldr	r2, [pc, #284]	; (8005b40 <HAL_SPI_TransmitReceive_DMA+0x30c>)
 8005a22:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a28:	4a46      	ldr	r2, [pc, #280]	; (8005b44 <HAL_SPI_TransmitReceive_DMA+0x310>)
 8005a2a:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a30:	4a45      	ldr	r2, [pc, #276]	; (8005b48 <HAL_SPI_TransmitReceive_DMA+0x314>)
 8005a32:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a38:	2200      	movs	r2, #0
 8005a3a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	330c      	adds	r3, #12
 8005a46:	4619      	mov	r1, r3
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a4c:	461a      	mov	r2, r3
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005a54:	b29b      	uxth	r3, r3
 8005a56:	f7fd fe63 	bl	8003720 <HAL_DMA_Start_IT>
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d00c      	beq.n	8005a7a <HAL_SPI_TransmitReceive_DMA+0x246>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a64:	f043 0210 	orr.w	r2, r3, #16
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2201      	movs	r2, #1
 8005a74:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8005a78:	e054      	b.n	8005b24 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	685a      	ldr	r2, [r3, #4]
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f042 0201 	orr.w	r2, r2, #1
 8005a88:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a8e:	2200      	movs	r2, #0
 8005a90:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a96:	2200      	movs	r2, #0
 8005a98:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ab2:	4619      	mov	r1, r3
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	330c      	adds	r3, #12
 8005aba:	461a      	mov	r2, r3
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ac0:	b29b      	uxth	r3, r3
 8005ac2:	f7fd fe2d 	bl	8003720 <HAL_DMA_Start_IT>
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d00c      	beq.n	8005ae6 <HAL_SPI_TransmitReceive_DMA+0x2b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ad0:	f043 0210 	orr.w	r2, r3, #16
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8005ad8:	2301      	movs	r3, #1
 8005ada:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8005ae4:	e01e      	b.n	8005b24 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005af0:	2b40      	cmp	r3, #64	; 0x40
 8005af2:	d007      	beq.n	8005b04 <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	681a      	ldr	r2, [r3, #0]
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b02:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	685a      	ldr	r2, [r3, #4]
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f042 0220 	orr.w	r2, r2, #32
 8005b12:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	685a      	ldr	r2, [r3, #4]
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f042 0202 	orr.w	r2, r2, #2
 8005b22:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2200      	movs	r2, #0
 8005b28:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005b2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3718      	adds	r7, #24
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}
 8005b36:	bf00      	nop
 8005b38:	08005cb5 	.word	0x08005cb5
 8005b3c:	08005b9d 	.word	0x08005b9d
 8005b40:	08005cd1 	.word	0x08005cd1
 8005b44:	08005c23 	.word	0x08005c23
 8005b48:	08005ced 	.word	0x08005ced

08005b4c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	b083      	sub	sp, #12
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8005b54:	bf00      	nop
 8005b56:	370c      	adds	r7, #12
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5e:	4770      	bx	lr

08005b60 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b083      	sub	sp, #12
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8005b68:	bf00      	nop
 8005b6a:	370c      	adds	r7, #12
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b72:	4770      	bx	lr

08005b74 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b083      	sub	sp, #12
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8005b7c:	bf00      	nop
 8005b7e:	370c      	adds	r7, #12
 8005b80:	46bd      	mov	sp, r7
 8005b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b86:	4770      	bx	lr

08005b88 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b083      	sub	sp, #12
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005b90:	bf00      	nop
 8005b92:	370c      	adds	r7, #12
 8005b94:	46bd      	mov	sp, r7
 8005b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9a:	4770      	bx	lr

08005b9c <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b084      	sub	sp, #16
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ba8:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005baa:	f7fc ffbf 	bl	8002b2c <HAL_GetTick>
 8005bae:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005bbe:	d02a      	beq.n	8005c16 <SPI_DMAReceiveCplt+0x7a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	685a      	ldr	r2, [r3, #4]
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f022 0220 	bic.w	r2, r2, #32
 8005bce:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	685a      	ldr	r2, [r3, #4]
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f022 0203 	bic.w	r2, r2, #3
 8005bde:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005be0:	68ba      	ldr	r2, [r7, #8]
 8005be2:	2164      	movs	r1, #100	; 0x64
 8005be4:	68f8      	ldr	r0, [r7, #12]
 8005be6:	f000 f978 	bl	8005eda <SPI_EndRxTransaction>
 8005bea:	4603      	mov	r3, r0
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d002      	beq.n	8005bf6 <SPI_DMAReceiveCplt+0x5a>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	2220      	movs	r2, #32
 8005bf4:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2201      	movs	r2, #1
 8005c02:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d003      	beq.n	8005c16 <SPI_DMAReceiveCplt+0x7a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005c0e:	68f8      	ldr	r0, [r7, #12]
 8005c10:	f7ff ffba 	bl	8005b88 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005c14:	e002      	b.n	8005c1c <SPI_DMAReceiveCplt+0x80>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8005c16:	68f8      	ldr	r0, [r7, #12]
 8005c18:	f7fb ff88 	bl	8001b2c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005c1c:	3710      	adds	r7, #16
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}

08005c22 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005c22:	b580      	push	{r7, lr}
 8005c24:	b084      	sub	sp, #16
 8005c26:	af00      	add	r7, sp, #0
 8005c28:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c2e:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c30:	f7fc ff7c 	bl	8002b2c <HAL_GetTick>
 8005c34:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c44:	d030      	beq.n	8005ca8 <SPI_DMATransmitReceiveCplt+0x86>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	685a      	ldr	r2, [r3, #4]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f022 0220 	bic.w	r2, r2, #32
 8005c54:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005c56:	68ba      	ldr	r2, [r7, #8]
 8005c58:	2164      	movs	r1, #100	; 0x64
 8005c5a:	68f8      	ldr	r0, [r7, #12]
 8005c5c:	f000 f995 	bl	8005f8a <SPI_EndRxTxTransaction>
 8005c60:	4603      	mov	r3, r0
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d005      	beq.n	8005c72 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c6a:	f043 0220 	orr.w	r2, r3, #32
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	685a      	ldr	r2, [r3, #4]
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f022 0203 	bic.w	r2, r2, #3
 8005c80:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2200      	movs	r2, #0
 8005c86:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2201      	movs	r2, #1
 8005c94:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d003      	beq.n	8005ca8 <SPI_DMATransmitReceiveCplt+0x86>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005ca0:	68f8      	ldr	r0, [r7, #12]
 8005ca2:	f7ff ff71 	bl	8005b88 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005ca6:	e002      	b.n	8005cae <SPI_DMATransmitReceiveCplt+0x8c>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8005ca8:	68f8      	ldr	r0, [r7, #12]
 8005caa:	f7ff ff4f 	bl	8005b4c <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005cae:	3710      	adds	r7, #16
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	bd80      	pop	{r7, pc}

08005cb4 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b084      	sub	sp, #16
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cc0:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8005cc2:	68f8      	ldr	r0, [r7, #12]
 8005cc4:	f7ff ff4c 	bl	8005b60 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005cc8:	bf00      	nop
 8005cca:	3710      	adds	r7, #16
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}

08005cd0 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b084      	sub	sp, #16
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cdc:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8005cde:	68f8      	ldr	r0, [r7, #12]
 8005ce0:	f7ff ff48 	bl	8005b74 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005ce4:	bf00      	nop
 8005ce6:	3710      	adds	r7, #16
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}

08005cec <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b084      	sub	sp, #16
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cf8:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	685a      	ldr	r2, [r3, #4]
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f022 0203 	bic.w	r2, r2, #3
 8005d08:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d0e:	f043 0210 	orr.w	r2, r3, #16
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	2201      	movs	r2, #1
 8005d1a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005d1e:	68f8      	ldr	r0, [r7, #12]
 8005d20:	f7ff ff32 	bl	8005b88 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005d24:	bf00      	nop
 8005d26:	3710      	adds	r7, #16
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	bd80      	pop	{r7, pc}

08005d2c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b084      	sub	sp, #16
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	60f8      	str	r0, [r7, #12]
 8005d34:	60b9      	str	r1, [r7, #8]
 8005d36:	603b      	str	r3, [r7, #0]
 8005d38:	4613      	mov	r3, r2
 8005d3a:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d3c:	e04c      	b.n	8005dd8 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d44:	d048      	beq.n	8005dd8 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005d46:	f7fc fef1 	bl	8002b2c <HAL_GetTick>
 8005d4a:	4602      	mov	r2, r0
 8005d4c:	69bb      	ldr	r3, [r7, #24]
 8005d4e:	1ad3      	subs	r3, r2, r3
 8005d50:	683a      	ldr	r2, [r7, #0]
 8005d52:	429a      	cmp	r2, r3
 8005d54:	d902      	bls.n	8005d5c <SPI_WaitFlagStateUntilTimeout+0x30>
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d13d      	bne.n	8005dd8 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	685a      	ldr	r2, [r3, #4]
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005d6a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d74:	d111      	bne.n	8005d9a <SPI_WaitFlagStateUntilTimeout+0x6e>
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	689b      	ldr	r3, [r3, #8]
 8005d7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d7e:	d004      	beq.n	8005d8a <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	689b      	ldr	r3, [r3, #8]
 8005d84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d88:	d107      	bne.n	8005d9a <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	681a      	ldr	r2, [r3, #0]
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d98:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005da2:	d10f      	bne.n	8005dc4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005db2:	601a      	str	r2, [r3, #0]
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	681a      	ldr	r2, [r3, #0]
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005dc2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005dd4:	2303      	movs	r3, #3
 8005dd6:	e00f      	b.n	8005df8 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	689a      	ldr	r2, [r3, #8]
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	4013      	ands	r3, r2
 8005de2:	68ba      	ldr	r2, [r7, #8]
 8005de4:	429a      	cmp	r2, r3
 8005de6:	bf0c      	ite	eq
 8005de8:	2301      	moveq	r3, #1
 8005dea:	2300      	movne	r3, #0
 8005dec:	b2db      	uxtb	r3, r3
 8005dee:	461a      	mov	r2, r3
 8005df0:	79fb      	ldrb	r3, [r7, #7]
 8005df2:	429a      	cmp	r2, r3
 8005df4:	d1a3      	bne.n	8005d3e <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8005df6:	2300      	movs	r3, #0
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	3710      	adds	r7, #16
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}

08005e00 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b084      	sub	sp, #16
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	60f8      	str	r0, [r7, #12]
 8005e08:	60b9      	str	r1, [r7, #8]
 8005e0a:	607a      	str	r2, [r7, #4]
 8005e0c:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8005e0e:	e057      	b.n	8005ec0 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005e16:	d106      	bne.n	8005e26 <SPI_WaitFifoStateUntilTimeout+0x26>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d103      	bne.n	8005e26 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	330c      	adds	r3, #12
 8005e24:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e2c:	d048      	beq.n	8005ec0 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005e2e:	f7fc fe7d 	bl	8002b2c <HAL_GetTick>
 8005e32:	4602      	mov	r2, r0
 8005e34:	69bb      	ldr	r3, [r7, #24]
 8005e36:	1ad3      	subs	r3, r2, r3
 8005e38:	683a      	ldr	r2, [r7, #0]
 8005e3a:	429a      	cmp	r2, r3
 8005e3c:	d902      	bls.n	8005e44 <SPI_WaitFifoStateUntilTimeout+0x44>
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d13d      	bne.n	8005ec0 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	685a      	ldr	r2, [r3, #4]
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005e52:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e5c:	d111      	bne.n	8005e82 <SPI_WaitFifoStateUntilTimeout+0x82>
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	689b      	ldr	r3, [r3, #8]
 8005e62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e66:	d004      	beq.n	8005e72 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	689b      	ldr	r3, [r3, #8]
 8005e6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e70:	d107      	bne.n	8005e82 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	681a      	ldr	r2, [r3, #0]
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e80:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e8a:	d10f      	bne.n	8005eac <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	681a      	ldr	r2, [r3, #0]
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e9a:	601a      	str	r2, [r3, #0]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	681a      	ldr	r2, [r3, #0]
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005eaa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005ebc:	2303      	movs	r3, #3
 8005ebe:	e008      	b.n	8005ed2 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	689a      	ldr	r2, [r3, #8]
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	4013      	ands	r3, r2
 8005eca:	687a      	ldr	r2, [r7, #4]
 8005ecc:	429a      	cmp	r2, r3
 8005ece:	d19f      	bne.n	8005e10 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8005ed0:	2300      	movs	r3, #0
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	3710      	adds	r7, #16
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}

08005eda <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005eda:	b580      	push	{r7, lr}
 8005edc:	b086      	sub	sp, #24
 8005ede:	af02      	add	r7, sp, #8
 8005ee0:	60f8      	str	r0, [r7, #12]
 8005ee2:	60b9      	str	r1, [r7, #8]
 8005ee4:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005eee:	d111      	bne.n	8005f14 <SPI_EndRxTransaction+0x3a>
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ef8:	d004      	beq.n	8005f04 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f02:	d107      	bne.n	8005f14 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	681a      	ldr	r2, [r3, #0]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f12:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	9300      	str	r3, [sp, #0]
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	2180      	movs	r1, #128	; 0x80
 8005f1e:	68f8      	ldr	r0, [r7, #12]
 8005f20:	f7ff ff04 	bl	8005d2c <SPI_WaitFlagStateUntilTimeout>
 8005f24:	4603      	mov	r3, r0
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d007      	beq.n	8005f3a <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f2e:	f043 0220 	orr.w	r2, r3, #32
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005f36:	2303      	movs	r3, #3
 8005f38:	e023      	b.n	8005f82 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f42:	d11d      	bne.n	8005f80 <SPI_EndRxTransaction+0xa6>
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	689b      	ldr	r3, [r3, #8]
 8005f48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f4c:	d004      	beq.n	8005f58 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	689b      	ldr	r3, [r3, #8]
 8005f52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f56:	d113      	bne.n	8005f80 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	9300      	str	r3, [sp, #0]
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005f64:	68f8      	ldr	r0, [r7, #12]
 8005f66:	f7ff ff4b 	bl	8005e00 <SPI_WaitFifoStateUntilTimeout>
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d007      	beq.n	8005f80 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f74:	f043 0220 	orr.w	r2, r3, #32
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8005f7c:	2303      	movs	r3, #3
 8005f7e:	e000      	b.n	8005f82 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8005f80:	2300      	movs	r3, #0
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3710      	adds	r7, #16
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}

08005f8a <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005f8a:	b580      	push	{r7, lr}
 8005f8c:	b086      	sub	sp, #24
 8005f8e:	af02      	add	r7, sp, #8
 8005f90:	60f8      	str	r0, [r7, #12]
 8005f92:	60b9      	str	r1, [r7, #8]
 8005f94:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	9300      	str	r3, [sp, #0]
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005fa2:	68f8      	ldr	r0, [r7, #12]
 8005fa4:	f7ff ff2c 	bl	8005e00 <SPI_WaitFifoStateUntilTimeout>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d007      	beq.n	8005fbe <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fb2:	f043 0220 	orr.w	r2, r3, #32
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005fba:	2303      	movs	r3, #3
 8005fbc:	e027      	b.n	800600e <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	9300      	str	r3, [sp, #0]
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	2180      	movs	r1, #128	; 0x80
 8005fc8:	68f8      	ldr	r0, [r7, #12]
 8005fca:	f7ff feaf 	bl	8005d2c <SPI_WaitFlagStateUntilTimeout>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d007      	beq.n	8005fe4 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fd8:	f043 0220 	orr.w	r2, r3, #32
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005fe0:	2303      	movs	r3, #3
 8005fe2:	e014      	b.n	800600e <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	9300      	str	r3, [sp, #0]
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	2200      	movs	r2, #0
 8005fec:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005ff0:	68f8      	ldr	r0, [r7, #12]
 8005ff2:	f7ff ff05 	bl	8005e00 <SPI_WaitFifoStateUntilTimeout>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d007      	beq.n	800600c <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006000:	f043 0220 	orr.w	r2, r3, #32
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006008:	2303      	movs	r3, #3
 800600a:	e000      	b.n	800600e <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800600c:	2300      	movs	r3, #0
}
 800600e:	4618      	mov	r0, r3
 8006010:	3710      	adds	r7, #16
 8006012:	46bd      	mov	sp, r7
 8006014:	bd80      	pop	{r7, pc}

08006016 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006016:	b580      	push	{r7, lr}
 8006018:	b082      	sub	sp, #8
 800601a:	af00      	add	r7, sp, #0
 800601c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d101      	bne.n	8006028 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006024:	2301      	movs	r3, #1
 8006026:	e01d      	b.n	8006064 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800602e:	b2db      	uxtb	r3, r3
 8006030:	2b00      	cmp	r3, #0
 8006032:	d106      	bne.n	8006042 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2200      	movs	r2, #0
 8006038:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800603c:	6878      	ldr	r0, [r7, #4]
 800603e:	f7fc f923 	bl	8002288 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2202      	movs	r2, #2
 8006046:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	3304      	adds	r3, #4
 8006052:	4619      	mov	r1, r3
 8006054:	4610      	mov	r0, r2
 8006056:	f001 f827 	bl	80070a8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2201      	movs	r2, #1
 800605e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006062:	2300      	movs	r3, #0
}
 8006064:	4618      	mov	r0, r3
 8006066:	3708      	adds	r7, #8
 8006068:	46bd      	mov	sp, r7
 800606a:	bd80      	pop	{r7, pc}

0800606c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800606c:	b480      	push	{r7}
 800606e:	b085      	sub	sp, #20
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	68da      	ldr	r2, [r3, #12]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f042 0201 	orr.w	r2, r2, #1
 8006082:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	689a      	ldr	r2, [r3, #8]
 800608a:	4b0c      	ldr	r3, [pc, #48]	; (80060bc <HAL_TIM_Base_Start_IT+0x50>)
 800608c:	4013      	ands	r3, r2
 800608e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	2b06      	cmp	r3, #6
 8006094:	d00b      	beq.n	80060ae <HAL_TIM_Base_Start_IT+0x42>
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800609c:	d007      	beq.n	80060ae <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	681a      	ldr	r2, [r3, #0]
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f042 0201 	orr.w	r2, r2, #1
 80060ac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80060ae:	2300      	movs	r3, #0
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	3714      	adds	r7, #20
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr
 80060bc:	00010007 	.word	0x00010007

080060c0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80060c0:	b480      	push	{r7}
 80060c2:	b083      	sub	sp, #12
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	68da      	ldr	r2, [r3, #12]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f022 0201 	bic.w	r2, r2, #1
 80060d6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	6a1a      	ldr	r2, [r3, #32]
 80060de:	f241 1311 	movw	r3, #4369	; 0x1111
 80060e2:	4013      	ands	r3, r2
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d10f      	bne.n	8006108 <HAL_TIM_Base_Stop_IT+0x48>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	6a1a      	ldr	r2, [r3, #32]
 80060ee:	f240 4344 	movw	r3, #1092	; 0x444
 80060f2:	4013      	ands	r3, r2
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d107      	bne.n	8006108 <HAL_TIM_Base_Stop_IT+0x48>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	681a      	ldr	r2, [r3, #0]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f022 0201 	bic.w	r2, r2, #1
 8006106:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006108:	2300      	movs	r3, #0
}
 800610a:	4618      	mov	r0, r3
 800610c:	370c      	adds	r7, #12
 800610e:	46bd      	mov	sp, r7
 8006110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006114:	4770      	bx	lr

08006116 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006116:	b580      	push	{r7, lr}
 8006118:	b082      	sub	sp, #8
 800611a:	af00      	add	r7, sp, #0
 800611c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d101      	bne.n	8006128 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006124:	2301      	movs	r3, #1
 8006126:	e01d      	b.n	8006164 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800612e:	b2db      	uxtb	r3, r3
 8006130:	2b00      	cmp	r3, #0
 8006132:	d106      	bne.n	8006142 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2200      	movs	r2, #0
 8006138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800613c:	6878      	ldr	r0, [r7, #4]
 800613e:	f7fc f9b7 	bl	80024b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2202      	movs	r2, #2
 8006146:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681a      	ldr	r2, [r3, #0]
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	3304      	adds	r3, #4
 8006152:	4619      	mov	r1, r3
 8006154:	4610      	mov	r0, r2
 8006156:	f000 ffa7 	bl	80070a8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2201      	movs	r2, #1
 800615e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006162:	2300      	movs	r3, #0
}
 8006164:	4618      	mov	r0, r3
 8006166:	3708      	adds	r7, #8
 8006168:	46bd      	mov	sp, r7
 800616a:	bd80      	pop	{r7, pc}

0800616c <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b084      	sub	sp, #16
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
 8006174:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8006176:	683b      	ldr	r3, [r7, #0]
 8006178:	2b0c      	cmp	r3, #12
 800617a:	d841      	bhi.n	8006200 <HAL_TIM_PWM_Start_IT+0x94>
 800617c:	a201      	add	r2, pc, #4	; (adr r2, 8006184 <HAL_TIM_PWM_Start_IT+0x18>)
 800617e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006182:	bf00      	nop
 8006184:	080061b9 	.word	0x080061b9
 8006188:	08006201 	.word	0x08006201
 800618c:	08006201 	.word	0x08006201
 8006190:	08006201 	.word	0x08006201
 8006194:	080061cb 	.word	0x080061cb
 8006198:	08006201 	.word	0x08006201
 800619c:	08006201 	.word	0x08006201
 80061a0:	08006201 	.word	0x08006201
 80061a4:	080061dd 	.word	0x080061dd
 80061a8:	08006201 	.word	0x08006201
 80061ac:	08006201 	.word	0x08006201
 80061b0:	08006201 	.word	0x08006201
 80061b4:	080061ef 	.word	0x080061ef
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	68da      	ldr	r2, [r3, #12]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f042 0202 	orr.w	r2, r2, #2
 80061c6:	60da      	str	r2, [r3, #12]
      break;
 80061c8:	e01b      	b.n	8006202 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	68da      	ldr	r2, [r3, #12]
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f042 0204 	orr.w	r2, r2, #4
 80061d8:	60da      	str	r2, [r3, #12]
      break;
 80061da:	e012      	b.n	8006202 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	68da      	ldr	r2, [r3, #12]
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f042 0208 	orr.w	r2, r2, #8
 80061ea:	60da      	str	r2, [r3, #12]
      break;
 80061ec:	e009      	b.n	8006202 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	68da      	ldr	r2, [r3, #12]
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f042 0210 	orr.w	r2, r2, #16
 80061fc:	60da      	str	r2, [r3, #12]
      break;
 80061fe:	e000      	b.n	8006202 <HAL_TIM_PWM_Start_IT+0x96>
    }

    default:
      break;
 8006200:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	2201      	movs	r2, #1
 8006208:	6839      	ldr	r1, [r7, #0]
 800620a:	4618      	mov	r0, r3
 800620c:	f001 fc96 	bl	8007b3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a17      	ldr	r2, [pc, #92]	; (8006274 <HAL_TIM_PWM_Start_IT+0x108>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d004      	beq.n	8006224 <HAL_TIM_PWM_Start_IT+0xb8>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4a16      	ldr	r2, [pc, #88]	; (8006278 <HAL_TIM_PWM_Start_IT+0x10c>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d101      	bne.n	8006228 <HAL_TIM_PWM_Start_IT+0xbc>
 8006224:	2301      	movs	r3, #1
 8006226:	e000      	b.n	800622a <HAL_TIM_PWM_Start_IT+0xbe>
 8006228:	2300      	movs	r3, #0
 800622a:	2b00      	cmp	r3, #0
 800622c:	d007      	beq.n	800623e <HAL_TIM_PWM_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800623c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	689a      	ldr	r2, [r3, #8]
 8006244:	4b0d      	ldr	r3, [pc, #52]	; (800627c <HAL_TIM_PWM_Start_IT+0x110>)
 8006246:	4013      	ands	r3, r2
 8006248:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	2b06      	cmp	r3, #6
 800624e:	d00b      	beq.n	8006268 <HAL_TIM_PWM_Start_IT+0xfc>
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006256:	d007      	beq.n	8006268 <HAL_TIM_PWM_Start_IT+0xfc>
  {
    __HAL_TIM_ENABLE(htim);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	681a      	ldr	r2, [r3, #0]
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f042 0201 	orr.w	r2, r2, #1
 8006266:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006268:	2300      	movs	r3, #0
}
 800626a:	4618      	mov	r0, r3
 800626c:	3710      	adds	r7, #16
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}
 8006272:	bf00      	nop
 8006274:	40010000 	.word	0x40010000
 8006278:	40010400 	.word	0x40010400
 800627c:	00010007 	.word	0x00010007

08006280 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b082      	sub	sp, #8
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
 8006288:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	2b0c      	cmp	r3, #12
 800628e:	d841      	bhi.n	8006314 <HAL_TIM_PWM_Stop_IT+0x94>
 8006290:	a201      	add	r2, pc, #4	; (adr r2, 8006298 <HAL_TIM_PWM_Stop_IT+0x18>)
 8006292:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006296:	bf00      	nop
 8006298:	080062cd 	.word	0x080062cd
 800629c:	08006315 	.word	0x08006315
 80062a0:	08006315 	.word	0x08006315
 80062a4:	08006315 	.word	0x08006315
 80062a8:	080062df 	.word	0x080062df
 80062ac:	08006315 	.word	0x08006315
 80062b0:	08006315 	.word	0x08006315
 80062b4:	08006315 	.word	0x08006315
 80062b8:	080062f1 	.word	0x080062f1
 80062bc:	08006315 	.word	0x08006315
 80062c0:	08006315 	.word	0x08006315
 80062c4:	08006315 	.word	0x08006315
 80062c8:	08006303 	.word	0x08006303
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	68da      	ldr	r2, [r3, #12]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f022 0202 	bic.w	r2, r2, #2
 80062da:	60da      	str	r2, [r3, #12]
      break;
 80062dc:	e01b      	b.n	8006316 <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	68da      	ldr	r2, [r3, #12]
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f022 0204 	bic.w	r2, r2, #4
 80062ec:	60da      	str	r2, [r3, #12]
      break;
 80062ee:	e012      	b.n	8006316 <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	68da      	ldr	r2, [r3, #12]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f022 0208 	bic.w	r2, r2, #8
 80062fe:	60da      	str	r2, [r3, #12]
      break;
 8006300:	e009      	b.n	8006316 <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	68da      	ldr	r2, [r3, #12]
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f022 0210 	bic.w	r2, r2, #16
 8006310:	60da      	str	r2, [r3, #12]
      break;
 8006312:	e000      	b.n	8006316 <HAL_TIM_PWM_Stop_IT+0x96>
    }

    default:
      break;
 8006314:	bf00      	nop
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	2200      	movs	r2, #0
 800631c:	6839      	ldr	r1, [r7, #0]
 800631e:	4618      	mov	r0, r3
 8006320:	f001 fc0c 	bl	8007b3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4a20      	ldr	r2, [pc, #128]	; (80063ac <HAL_TIM_PWM_Stop_IT+0x12c>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d004      	beq.n	8006338 <HAL_TIM_PWM_Stop_IT+0xb8>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	4a1f      	ldr	r2, [pc, #124]	; (80063b0 <HAL_TIM_PWM_Stop_IT+0x130>)
 8006334:	4293      	cmp	r3, r2
 8006336:	d101      	bne.n	800633c <HAL_TIM_PWM_Stop_IT+0xbc>
 8006338:	2301      	movs	r3, #1
 800633a:	e000      	b.n	800633e <HAL_TIM_PWM_Stop_IT+0xbe>
 800633c:	2300      	movs	r3, #0
 800633e:	2b00      	cmp	r3, #0
 8006340:	d017      	beq.n	8006372 <HAL_TIM_PWM_Stop_IT+0xf2>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	6a1a      	ldr	r2, [r3, #32]
 8006348:	f241 1311 	movw	r3, #4369	; 0x1111
 800634c:	4013      	ands	r3, r2
 800634e:	2b00      	cmp	r3, #0
 8006350:	d10f      	bne.n	8006372 <HAL_TIM_PWM_Stop_IT+0xf2>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	6a1a      	ldr	r2, [r3, #32]
 8006358:	f240 4344 	movw	r3, #1092	; 0x444
 800635c:	4013      	ands	r3, r2
 800635e:	2b00      	cmp	r3, #0
 8006360:	d107      	bne.n	8006372 <HAL_TIM_PWM_Stop_IT+0xf2>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006370:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	6a1a      	ldr	r2, [r3, #32]
 8006378:	f241 1311 	movw	r3, #4369	; 0x1111
 800637c:	4013      	ands	r3, r2
 800637e:	2b00      	cmp	r3, #0
 8006380:	d10f      	bne.n	80063a2 <HAL_TIM_PWM_Stop_IT+0x122>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	6a1a      	ldr	r2, [r3, #32]
 8006388:	f240 4344 	movw	r3, #1092	; 0x444
 800638c:	4013      	ands	r3, r2
 800638e:	2b00      	cmp	r3, #0
 8006390:	d107      	bne.n	80063a2 <HAL_TIM_PWM_Stop_IT+0x122>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	681a      	ldr	r2, [r3, #0]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f022 0201 	bic.w	r2, r2, #1
 80063a0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80063a2:	2300      	movs	r3, #0
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	3708      	adds	r7, #8
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}
 80063ac:	40010000 	.word	0x40010000
 80063b0:	40010400 	.word	0x40010400

080063b4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b082      	sub	sp, #8
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d101      	bne.n	80063c6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80063c2:	2301      	movs	r3, #1
 80063c4:	e01d      	b.n	8006402 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063cc:	b2db      	uxtb	r3, r3
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d106      	bne.n	80063e0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2200      	movs	r2, #0
 80063d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	f7fb ffea 	bl	80023b4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2202      	movs	r2, #2
 80063e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681a      	ldr	r2, [r3, #0]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	3304      	adds	r3, #4
 80063f0:	4619      	mov	r1, r3
 80063f2:	4610      	mov	r0, r2
 80063f4:	f000 fe58 	bl	80070a8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2201      	movs	r2, #1
 80063fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006400:	2300      	movs	r3, #0
}
 8006402:	4618      	mov	r0, r3
 8006404:	3708      	adds	r7, #8
 8006406:	46bd      	mov	sp, r7
 8006408:	bd80      	pop	{r7, pc}
	...

0800640c <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b086      	sub	sp, #24
 8006410:	af00      	add	r7, sp, #0
 8006412:	60f8      	str	r0, [r7, #12]
 8006414:	60b9      	str	r1, [r7, #8]
 8006416:	607a      	str	r2, [r7, #4]
 8006418:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  if (htim->State == HAL_TIM_STATE_BUSY)
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006420:	b2db      	uxtb	r3, r3
 8006422:	2b02      	cmp	r3, #2
 8006424:	d101      	bne.n	800642a <HAL_TIM_IC_Start_DMA+0x1e>
  {
    return HAL_BUSY;
 8006426:	2302      	movs	r3, #2
 8006428:	e0e0      	b.n	80065ec <HAL_TIM_IC_Start_DMA+0x1e0>
  }
  else if (htim->State == HAL_TIM_STATE_READY)
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006430:	b2db      	uxtb	r3, r3
 8006432:	2b01      	cmp	r3, #1
 8006434:	d10b      	bne.n	800644e <HAL_TIM_IC_Start_DMA+0x42>
  {
    if ((pData == NULL) && (Length > 0U))
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d104      	bne.n	8006446 <HAL_TIM_IC_Start_DMA+0x3a>
 800643c:	887b      	ldrh	r3, [r7, #2]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d001      	beq.n	8006446 <HAL_TIM_IC_Start_DMA+0x3a>
    {
      return HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	e0d2      	b.n	80065ec <HAL_TIM_IC_Start_DMA+0x1e0>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2202      	movs	r2, #2
 800644a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  else
  {
    /* nothing to do */
  }

  switch (Channel)
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	2b0c      	cmp	r3, #12
 8006452:	f200 80ad 	bhi.w	80065b0 <HAL_TIM_IC_Start_DMA+0x1a4>
 8006456:	a201      	add	r2, pc, #4	; (adr r2, 800645c <HAL_TIM_IC_Start_DMA+0x50>)
 8006458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800645c:	08006491 	.word	0x08006491
 8006460:	080065b1 	.word	0x080065b1
 8006464:	080065b1 	.word	0x080065b1
 8006468:	080065b1 	.word	0x080065b1
 800646c:	080064d9 	.word	0x080064d9
 8006470:	080065b1 	.word	0x080065b1
 8006474:	080065b1 	.word	0x080065b1
 8006478:	080065b1 	.word	0x080065b1
 800647c:	08006521 	.word	0x08006521
 8006480:	080065b1 	.word	0x080065b1
 8006484:	080065b1 	.word	0x080065b1
 8006488:	080065b1 	.word	0x080065b1
 800648c:	08006569 	.word	0x08006569
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006494:	4a57      	ldr	r2, [pc, #348]	; (80065f4 <HAL_TIM_IC_Start_DMA+0x1e8>)
 8006496:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800649c:	4a56      	ldr	r2, [pc, #344]	; (80065f8 <HAL_TIM_IC_Start_DMA+0x1ec>)
 800649e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064a4:	4a55      	ldr	r2, [pc, #340]	; (80065fc <HAL_TIM_IC_Start_DMA+0x1f0>)
 80064a6:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	3334      	adds	r3, #52	; 0x34
 80064b2:	4619      	mov	r1, r3
 80064b4:	687a      	ldr	r2, [r7, #4]
 80064b6:	887b      	ldrh	r3, [r7, #2]
 80064b8:	f7fd f932 	bl	8003720 <HAL_DMA_Start_IT>
 80064bc:	4603      	mov	r3, r0
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d001      	beq.n	80064c6 <HAL_TIM_IC_Start_DMA+0xba>
      {
        return HAL_ERROR;
 80064c2:	2301      	movs	r3, #1
 80064c4:	e092      	b.n	80065ec <HAL_TIM_IC_Start_DMA+0x1e0>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	68da      	ldr	r2, [r3, #12]
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064d4:	60da      	str	r2, [r3, #12]
      break;
 80064d6:	e06c      	b.n	80065b2 <HAL_TIM_IC_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064dc:	4a45      	ldr	r2, [pc, #276]	; (80065f4 <HAL_TIM_IC_Start_DMA+0x1e8>)
 80064de:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064e4:	4a44      	ldr	r2, [pc, #272]	; (80065f8 <HAL_TIM_IC_Start_DMA+0x1ec>)
 80064e6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064ec:	4a43      	ldr	r2, [pc, #268]	; (80065fc <HAL_TIM_IC_Start_DMA+0x1f0>)
 80064ee:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length) != HAL_OK)
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	3338      	adds	r3, #56	; 0x38
 80064fa:	4619      	mov	r1, r3
 80064fc:	687a      	ldr	r2, [r7, #4]
 80064fe:	887b      	ldrh	r3, [r7, #2]
 8006500:	f7fd f90e 	bl	8003720 <HAL_DMA_Start_IT>
 8006504:	4603      	mov	r3, r0
 8006506:	2b00      	cmp	r3, #0
 8006508:	d001      	beq.n	800650e <HAL_TIM_IC_Start_DMA+0x102>
      {
        return HAL_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	e06e      	b.n	80065ec <HAL_TIM_IC_Start_DMA+0x1e0>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	68da      	ldr	r2, [r3, #12]
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800651c:	60da      	str	r2, [r3, #12]
      break;
 800651e:	e048      	b.n	80065b2 <HAL_TIM_IC_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006524:	4a33      	ldr	r2, [pc, #204]	; (80065f4 <HAL_TIM_IC_Start_DMA+0x1e8>)
 8006526:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800652c:	4a32      	ldr	r2, [pc, #200]	; (80065f8 <HAL_TIM_IC_Start_DMA+0x1ec>)
 800652e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006534:	4a31      	ldr	r2, [pc, #196]	; (80065fc <HAL_TIM_IC_Start_DMA+0x1f0>)
 8006536:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length) != HAL_OK)
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	333c      	adds	r3, #60	; 0x3c
 8006542:	4619      	mov	r1, r3
 8006544:	687a      	ldr	r2, [r7, #4]
 8006546:	887b      	ldrh	r3, [r7, #2]
 8006548:	f7fd f8ea 	bl	8003720 <HAL_DMA_Start_IT>
 800654c:	4603      	mov	r3, r0
 800654e:	2b00      	cmp	r3, #0
 8006550:	d001      	beq.n	8006556 <HAL_TIM_IC_Start_DMA+0x14a>
      {
        return HAL_ERROR;
 8006552:	2301      	movs	r3, #1
 8006554:	e04a      	b.n	80065ec <HAL_TIM_IC_Start_DMA+0x1e0>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	68da      	ldr	r2, [r3, #12]
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006564:	60da      	str	r2, [r3, #12]
      break;
 8006566:	e024      	b.n	80065b2 <HAL_TIM_IC_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800656c:	4a21      	ldr	r2, [pc, #132]	; (80065f4 <HAL_TIM_IC_Start_DMA+0x1e8>)
 800656e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006574:	4a20      	ldr	r2, [pc, #128]	; (80065f8 <HAL_TIM_IC_Start_DMA+0x1ec>)
 8006576:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800657c:	4a1f      	ldr	r2, [pc, #124]	; (80065fc <HAL_TIM_IC_Start_DMA+0x1f0>)
 800657e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length) != HAL_OK)
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	3340      	adds	r3, #64	; 0x40
 800658a:	4619      	mov	r1, r3
 800658c:	687a      	ldr	r2, [r7, #4]
 800658e:	887b      	ldrh	r3, [r7, #2]
 8006590:	f7fd f8c6 	bl	8003720 <HAL_DMA_Start_IT>
 8006594:	4603      	mov	r3, r0
 8006596:	2b00      	cmp	r3, #0
 8006598:	d001      	beq.n	800659e <HAL_TIM_IC_Start_DMA+0x192>
      {
        return HAL_ERROR;
 800659a:	2301      	movs	r3, #1
 800659c:	e026      	b.n	80065ec <HAL_TIM_IC_Start_DMA+0x1e0>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	68da      	ldr	r2, [r3, #12]
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80065ac:	60da      	str	r2, [r3, #12]
      break;
 80065ae:	e000      	b.n	80065b2 <HAL_TIM_IC_Start_DMA+0x1a6>
    }

    default:
      break;
 80065b0:	bf00      	nop
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	2201      	movs	r2, #1
 80065b8:	68b9      	ldr	r1, [r7, #8]
 80065ba:	4618      	mov	r0, r3
 80065bc:	f001 fabe 	bl	8007b3c <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	689a      	ldr	r2, [r3, #8]
 80065c6:	4b0e      	ldr	r3, [pc, #56]	; (8006600 <HAL_TIM_IC_Start_DMA+0x1f4>)
 80065c8:	4013      	ands	r3, r2
 80065ca:	617b      	str	r3, [r7, #20]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	2b06      	cmp	r3, #6
 80065d0:	d00b      	beq.n	80065ea <HAL_TIM_IC_Start_DMA+0x1de>
 80065d2:	697b      	ldr	r3, [r7, #20]
 80065d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80065d8:	d007      	beq.n	80065ea <HAL_TIM_IC_Start_DMA+0x1de>
  {
    __HAL_TIM_ENABLE(htim);
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	681a      	ldr	r2, [r3, #0]
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f042 0201 	orr.w	r2, r2, #1
 80065e8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80065ea:	2300      	movs	r3, #0
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	3718      	adds	r7, #24
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}
 80065f4:	08006fc9 	.word	0x08006fc9
 80065f8:	08007039 	.word	0x08007039
 80065fc:	08006fa5 	.word	0x08006fa5
 8006600:	00010007 	.word	0x00010007

08006604 <HAL_TIM_IC_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b082      	sub	sp, #8
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
 800660c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  switch (Channel)
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	2b0c      	cmp	r3, #12
 8006612:	d855      	bhi.n	80066c0 <HAL_TIM_IC_Stop_DMA+0xbc>
 8006614:	a201      	add	r2, pc, #4	; (adr r2, 800661c <HAL_TIM_IC_Stop_DMA+0x18>)
 8006616:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800661a:	bf00      	nop
 800661c:	08006651 	.word	0x08006651
 8006620:	080066c1 	.word	0x080066c1
 8006624:	080066c1 	.word	0x080066c1
 8006628:	080066c1 	.word	0x080066c1
 800662c:	0800666d 	.word	0x0800666d
 8006630:	080066c1 	.word	0x080066c1
 8006634:	080066c1 	.word	0x080066c1
 8006638:	080066c1 	.word	0x080066c1
 800663c:	08006689 	.word	0x08006689
 8006640:	080066c1 	.word	0x080066c1
 8006644:	080066c1 	.word	0x080066c1
 8006648:	080066c1 	.word	0x080066c1
 800664c:	080066a5 	.word	0x080066a5
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	68da      	ldr	r2, [r3, #12]
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800665e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006664:	4618      	mov	r0, r3
 8006666:	f7fd f8bb 	bl	80037e0 <HAL_DMA_Abort_IT>
      break;
 800666a:	e02a      	b.n	80066c2 <HAL_TIM_IC_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	68da      	ldr	r2, [r3, #12]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800667a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006680:	4618      	mov	r0, r3
 8006682:	f7fd f8ad 	bl	80037e0 <HAL_DMA_Abort_IT>
      break;
 8006686:	e01c      	b.n	80066c2 <HAL_TIM_IC_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	68da      	ldr	r2, [r3, #12]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006696:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800669c:	4618      	mov	r0, r3
 800669e:	f7fd f89f 	bl	80037e0 <HAL_DMA_Abort_IT>
      break;
 80066a2:	e00e      	b.n	80066c2 <HAL_TIM_IC_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	68da      	ldr	r2, [r3, #12]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80066b2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066b8:	4618      	mov	r0, r3
 80066ba:	f7fd f891 	bl	80037e0 <HAL_DMA_Abort_IT>
      break;
 80066be:	e000      	b.n	80066c2 <HAL_TIM_IC_Stop_DMA+0xbe>
    }

    default:
      break;
 80066c0:	bf00      	nop
  }

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	2200      	movs	r2, #0
 80066c8:	6839      	ldr	r1, [r7, #0]
 80066ca:	4618      	mov	r0, r3
 80066cc:	f001 fa36 	bl	8007b3c <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	6a1a      	ldr	r2, [r3, #32]
 80066d6:	f241 1311 	movw	r3, #4369	; 0x1111
 80066da:	4013      	ands	r3, r2
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d10f      	bne.n	8006700 <HAL_TIM_IC_Stop_DMA+0xfc>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	6a1a      	ldr	r2, [r3, #32]
 80066e6:	f240 4344 	movw	r3, #1092	; 0x444
 80066ea:	4013      	ands	r3, r2
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d107      	bne.n	8006700 <HAL_TIM_IC_Stop_DMA+0xfc>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	681a      	ldr	r2, [r3, #0]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f022 0201 	bic.w	r2, r2, #1
 80066fe:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2201      	movs	r2, #1
 8006704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006708:	2300      	movs	r3, #0
}
 800670a:	4618      	mov	r0, r3
 800670c:	3708      	adds	r7, #8
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}
 8006712:	bf00      	nop

08006714 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b082      	sub	sp, #8
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
 800671c:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d101      	bne.n	8006728 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8006724:	2301      	movs	r3, #1
 8006726:	e02d      	b.n	8006784 <HAL_TIM_OnePulse_Init+0x70>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800672e:	b2db      	uxtb	r3, r3
 8006730:	2b00      	cmp	r3, #0
 8006732:	d106      	bne.n	8006742 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 800673c:	6878      	ldr	r0, [r7, #4]
 800673e:	f000 f825 	bl	800678c <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2202      	movs	r2, #2
 8006746:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	3304      	adds	r3, #4
 8006752:	4619      	mov	r1, r3
 8006754:	4610      	mov	r0, r2
 8006756:	f000 fca7 	bl	80070a8 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	681a      	ldr	r2, [r3, #0]
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f022 0208 	bic.w	r2, r2, #8
 8006768:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	6819      	ldr	r1, [r3, #0]
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	683a      	ldr	r2, [r7, #0]
 8006776:	430a      	orrs	r2, r1
 8006778:	601a      	str	r2, [r3, #0]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2201      	movs	r2, #1
 800677e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006782:	2300      	movs	r3, #0
}
 8006784:	4618      	mov	r0, r3
 8006786:	3708      	adds	r7, #8
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}

0800678c <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800678c:	b480      	push	{r7}
 800678e:	b083      	sub	sp, #12
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8006794:	bf00      	nop
 8006796:	370c      	adds	r7, #12
 8006798:	46bd      	mov	sp, r7
 800679a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679e:	4770      	bx	lr

080067a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b082      	sub	sp, #8
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	691b      	ldr	r3, [r3, #16]
 80067ae:	f003 0302 	and.w	r3, r3, #2
 80067b2:	2b02      	cmp	r3, #2
 80067b4:	d122      	bne.n	80067fc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	68db      	ldr	r3, [r3, #12]
 80067bc:	f003 0302 	and.w	r3, r3, #2
 80067c0:	2b02      	cmp	r3, #2
 80067c2:	d11b      	bne.n	80067fc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f06f 0202 	mvn.w	r2, #2
 80067cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2201      	movs	r2, #1
 80067d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	699b      	ldr	r3, [r3, #24]
 80067da:	f003 0303 	and.w	r3, r3, #3
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d003      	beq.n	80067ea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80067e2:	6878      	ldr	r0, [r7, #4]
 80067e4:	f7fb f852 	bl	800188c <HAL_TIM_IC_CaptureCallback>
 80067e8:	e005      	b.n	80067f6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80067ea:	6878      	ldr	r0, [r7, #4]
 80067ec:	f000 fba8 	bl	8006f40 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067f0:	6878      	ldr	r0, [r7, #4]
 80067f2:	f000 fbb9 	bl	8006f68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2200      	movs	r2, #0
 80067fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	691b      	ldr	r3, [r3, #16]
 8006802:	f003 0304 	and.w	r3, r3, #4
 8006806:	2b04      	cmp	r3, #4
 8006808:	d122      	bne.n	8006850 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	68db      	ldr	r3, [r3, #12]
 8006810:	f003 0304 	and.w	r3, r3, #4
 8006814:	2b04      	cmp	r3, #4
 8006816:	d11b      	bne.n	8006850 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f06f 0204 	mvn.w	r2, #4
 8006820:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2202      	movs	r2, #2
 8006826:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	699b      	ldr	r3, [r3, #24]
 800682e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006832:	2b00      	cmp	r3, #0
 8006834:	d003      	beq.n	800683e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006836:	6878      	ldr	r0, [r7, #4]
 8006838:	f7fb f828 	bl	800188c <HAL_TIM_IC_CaptureCallback>
 800683c:	e005      	b.n	800684a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	f000 fb7e 	bl	8006f40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006844:	6878      	ldr	r0, [r7, #4]
 8006846:	f000 fb8f 	bl	8006f68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2200      	movs	r2, #0
 800684e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	691b      	ldr	r3, [r3, #16]
 8006856:	f003 0308 	and.w	r3, r3, #8
 800685a:	2b08      	cmp	r3, #8
 800685c:	d122      	bne.n	80068a4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	68db      	ldr	r3, [r3, #12]
 8006864:	f003 0308 	and.w	r3, r3, #8
 8006868:	2b08      	cmp	r3, #8
 800686a:	d11b      	bne.n	80068a4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f06f 0208 	mvn.w	r2, #8
 8006874:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2204      	movs	r2, #4
 800687a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	69db      	ldr	r3, [r3, #28]
 8006882:	f003 0303 	and.w	r3, r3, #3
 8006886:	2b00      	cmp	r3, #0
 8006888:	d003      	beq.n	8006892 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800688a:	6878      	ldr	r0, [r7, #4]
 800688c:	f7fa fffe 	bl	800188c <HAL_TIM_IC_CaptureCallback>
 8006890:	e005      	b.n	800689e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006892:	6878      	ldr	r0, [r7, #4]
 8006894:	f000 fb54 	bl	8006f40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006898:	6878      	ldr	r0, [r7, #4]
 800689a:	f000 fb65 	bl	8006f68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2200      	movs	r2, #0
 80068a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	691b      	ldr	r3, [r3, #16]
 80068aa:	f003 0310 	and.w	r3, r3, #16
 80068ae:	2b10      	cmp	r3, #16
 80068b0:	d122      	bne.n	80068f8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	68db      	ldr	r3, [r3, #12]
 80068b8:	f003 0310 	and.w	r3, r3, #16
 80068bc:	2b10      	cmp	r3, #16
 80068be:	d11b      	bne.n	80068f8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f06f 0210 	mvn.w	r2, #16
 80068c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2208      	movs	r2, #8
 80068ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	69db      	ldr	r3, [r3, #28]
 80068d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d003      	beq.n	80068e6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068de:	6878      	ldr	r0, [r7, #4]
 80068e0:	f7fa ffd4 	bl	800188c <HAL_TIM_IC_CaptureCallback>
 80068e4:	e005      	b.n	80068f2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068e6:	6878      	ldr	r0, [r7, #4]
 80068e8:	f000 fb2a 	bl	8006f40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	f000 fb3b 	bl	8006f68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2200      	movs	r2, #0
 80068f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	691b      	ldr	r3, [r3, #16]
 80068fe:	f003 0301 	and.w	r3, r3, #1
 8006902:	2b01      	cmp	r3, #1
 8006904:	d10e      	bne.n	8006924 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	68db      	ldr	r3, [r3, #12]
 800690c:	f003 0301 	and.w	r3, r3, #1
 8006910:	2b01      	cmp	r3, #1
 8006912:	d107      	bne.n	8006924 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f06f 0201 	mvn.w	r2, #1
 800691c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800691e:	6878      	ldr	r0, [r7, #4]
 8006920:	f7fa ff04 	bl	800172c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	691b      	ldr	r3, [r3, #16]
 800692a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800692e:	2b80      	cmp	r3, #128	; 0x80
 8006930:	d10e      	bne.n	8006950 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	68db      	ldr	r3, [r3, #12]
 8006938:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800693c:	2b80      	cmp	r3, #128	; 0x80
 800693e:	d107      	bne.n	8006950 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006948:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f001 fa32 	bl	8007db4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	691b      	ldr	r3, [r3, #16]
 8006956:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800695a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800695e:	d10e      	bne.n	800697e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	68db      	ldr	r3, [r3, #12]
 8006966:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800696a:	2b80      	cmp	r3, #128	; 0x80
 800696c:	d107      	bne.n	800697e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006976:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006978:	6878      	ldr	r0, [r7, #4]
 800697a:	f001 fa25 	bl	8007dc8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	691b      	ldr	r3, [r3, #16]
 8006984:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006988:	2b40      	cmp	r3, #64	; 0x40
 800698a:	d10e      	bne.n	80069aa <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	68db      	ldr	r3, [r3, #12]
 8006992:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006996:	2b40      	cmp	r3, #64	; 0x40
 8006998:	d107      	bne.n	80069aa <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80069a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f000 fae9 	bl	8006f7c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	691b      	ldr	r3, [r3, #16]
 80069b0:	f003 0320 	and.w	r3, r3, #32
 80069b4:	2b20      	cmp	r3, #32
 80069b6:	d10e      	bne.n	80069d6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	68db      	ldr	r3, [r3, #12]
 80069be:	f003 0320 	and.w	r3, r3, #32
 80069c2:	2b20      	cmp	r3, #32
 80069c4:	d107      	bne.n	80069d6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f06f 0220 	mvn.w	r2, #32
 80069ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80069d0:	6878      	ldr	r0, [r7, #4]
 80069d2:	f001 f9e5 	bl	8007da0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80069d6:	bf00      	nop
 80069d8:	3708      	adds	r7, #8
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}

080069de <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80069de:	b580      	push	{r7, lr}
 80069e0:	b084      	sub	sp, #16
 80069e2:	af00      	add	r7, sp, #0
 80069e4:	60f8      	str	r0, [r7, #12]
 80069e6:	60b9      	str	r1, [r7, #8]
 80069e8:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069f0:	2b01      	cmp	r3, #1
 80069f2:	d101      	bne.n	80069f8 <HAL_TIM_IC_ConfigChannel+0x1a>
 80069f4:	2302      	movs	r3, #2
 80069f6:	e08a      	b.n	8006b0e <HAL_TIM_IC_ConfigChannel+0x130>
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	2201      	movs	r2, #1
 80069fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	2202      	movs	r2, #2
 8006a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d11b      	bne.n	8006a46 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	6818      	ldr	r0, [r3, #0]
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	6819      	ldr	r1, [r3, #0]
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	685a      	ldr	r2, [r3, #4]
 8006a1a:	68bb      	ldr	r3, [r7, #8]
 8006a1c:	68db      	ldr	r3, [r3, #12]
 8006a1e:	f000 fec9 	bl	80077b4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	699a      	ldr	r2, [r3, #24]
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f022 020c 	bic.w	r2, r2, #12
 8006a30:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	6999      	ldr	r1, [r3, #24]
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	689a      	ldr	r2, [r3, #8]
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	430a      	orrs	r2, r1
 8006a42:	619a      	str	r2, [r3, #24]
 8006a44:	e05a      	b.n	8006afc <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2b04      	cmp	r3, #4
 8006a4a:	d11c      	bne.n	8006a86 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	6818      	ldr	r0, [r3, #0]
 8006a50:	68bb      	ldr	r3, [r7, #8]
 8006a52:	6819      	ldr	r1, [r3, #0]
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	685a      	ldr	r2, [r3, #4]
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	68db      	ldr	r3, [r3, #12]
 8006a5c:	f000 ff4d 	bl	80078fa <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	699a      	ldr	r2, [r3, #24]
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006a6e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	6999      	ldr	r1, [r3, #24]
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	689b      	ldr	r3, [r3, #8]
 8006a7a:	021a      	lsls	r2, r3, #8
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	430a      	orrs	r2, r1
 8006a82:	619a      	str	r2, [r3, #24]
 8006a84:	e03a      	b.n	8006afc <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2b08      	cmp	r3, #8
 8006a8a:	d11b      	bne.n	8006ac4 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	6818      	ldr	r0, [r3, #0]
 8006a90:	68bb      	ldr	r3, [r7, #8]
 8006a92:	6819      	ldr	r1, [r3, #0]
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	685a      	ldr	r2, [r3, #4]
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	68db      	ldr	r3, [r3, #12]
 8006a9c:	f000 ff9a 	bl	80079d4 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	69da      	ldr	r2, [r3, #28]
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f022 020c 	bic.w	r2, r2, #12
 8006aae:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	69d9      	ldr	r1, [r3, #28]
 8006ab6:	68bb      	ldr	r3, [r7, #8]
 8006ab8:	689a      	ldr	r2, [r3, #8]
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	430a      	orrs	r2, r1
 8006ac0:	61da      	str	r2, [r3, #28]
 8006ac2:	e01b      	b.n	8006afc <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	6818      	ldr	r0, [r3, #0]
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	6819      	ldr	r1, [r3, #0]
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	685a      	ldr	r2, [r3, #4]
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	68db      	ldr	r3, [r3, #12]
 8006ad4:	f000 ffba 	bl	8007a4c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	69da      	ldr	r2, [r3, #28]
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006ae6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	69d9      	ldr	r1, [r3, #28]
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	689b      	ldr	r3, [r3, #8]
 8006af2:	021a      	lsls	r2, r3, #8
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	430a      	orrs	r2, r1
 8006afa:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	2201      	movs	r2, #1
 8006b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	2200      	movs	r2, #0
 8006b08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b0c:	2300      	movs	r3, #0
}
 8006b0e:	4618      	mov	r0, r3
 8006b10:	3710      	adds	r7, #16
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}
	...

08006b18 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b084      	sub	sp, #16
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	60f8      	str	r0, [r7, #12]
 8006b20:	60b9      	str	r1, [r7, #8]
 8006b22:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b2a:	2b01      	cmp	r3, #1
 8006b2c:	d101      	bne.n	8006b32 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006b2e:	2302      	movs	r3, #2
 8006b30:	e105      	b.n	8006d3e <HAL_TIM_PWM_ConfigChannel+0x226>
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	2201      	movs	r2, #1
 8006b36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	2202      	movs	r2, #2
 8006b3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2b14      	cmp	r3, #20
 8006b46:	f200 80f0 	bhi.w	8006d2a <HAL_TIM_PWM_ConfigChannel+0x212>
 8006b4a:	a201      	add	r2, pc, #4	; (adr r2, 8006b50 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006b4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b50:	08006ba5 	.word	0x08006ba5
 8006b54:	08006d2b 	.word	0x08006d2b
 8006b58:	08006d2b 	.word	0x08006d2b
 8006b5c:	08006d2b 	.word	0x08006d2b
 8006b60:	08006be5 	.word	0x08006be5
 8006b64:	08006d2b 	.word	0x08006d2b
 8006b68:	08006d2b 	.word	0x08006d2b
 8006b6c:	08006d2b 	.word	0x08006d2b
 8006b70:	08006c27 	.word	0x08006c27
 8006b74:	08006d2b 	.word	0x08006d2b
 8006b78:	08006d2b 	.word	0x08006d2b
 8006b7c:	08006d2b 	.word	0x08006d2b
 8006b80:	08006c67 	.word	0x08006c67
 8006b84:	08006d2b 	.word	0x08006d2b
 8006b88:	08006d2b 	.word	0x08006d2b
 8006b8c:	08006d2b 	.word	0x08006d2b
 8006b90:	08006ca9 	.word	0x08006ca9
 8006b94:	08006d2b 	.word	0x08006d2b
 8006b98:	08006d2b 	.word	0x08006d2b
 8006b9c:	08006d2b 	.word	0x08006d2b
 8006ba0:	08006ce9 	.word	0x08006ce9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	68b9      	ldr	r1, [r7, #8]
 8006baa:	4618      	mov	r0, r3
 8006bac:	f000 fb1c 	bl	80071e8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	699a      	ldr	r2, [r3, #24]
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f042 0208 	orr.w	r2, r2, #8
 8006bbe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	699a      	ldr	r2, [r3, #24]
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f022 0204 	bic.w	r2, r2, #4
 8006bce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	6999      	ldr	r1, [r3, #24]
 8006bd6:	68bb      	ldr	r3, [r7, #8]
 8006bd8:	691a      	ldr	r2, [r3, #16]
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	430a      	orrs	r2, r1
 8006be0:	619a      	str	r2, [r3, #24]
      break;
 8006be2:	e0a3      	b.n	8006d2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	68b9      	ldr	r1, [r7, #8]
 8006bea:	4618      	mov	r0, r3
 8006bec:	f000 fb6e 	bl	80072cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	699a      	ldr	r2, [r3, #24]
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006bfe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	699a      	ldr	r2, [r3, #24]
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	6999      	ldr	r1, [r3, #24]
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	691b      	ldr	r3, [r3, #16]
 8006c1a:	021a      	lsls	r2, r3, #8
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	430a      	orrs	r2, r1
 8006c22:	619a      	str	r2, [r3, #24]
      break;
 8006c24:	e082      	b.n	8006d2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	68b9      	ldr	r1, [r7, #8]
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	f000 fbc5 	bl	80073bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	69da      	ldr	r2, [r3, #28]
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f042 0208 	orr.w	r2, r2, #8
 8006c40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	69da      	ldr	r2, [r3, #28]
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f022 0204 	bic.w	r2, r2, #4
 8006c50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	69d9      	ldr	r1, [r3, #28]
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	691a      	ldr	r2, [r3, #16]
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	430a      	orrs	r2, r1
 8006c62:	61da      	str	r2, [r3, #28]
      break;
 8006c64:	e062      	b.n	8006d2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	68b9      	ldr	r1, [r7, #8]
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	f000 fc1b 	bl	80074a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	69da      	ldr	r2, [r3, #28]
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c80:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	69da      	ldr	r2, [r3, #28]
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	69d9      	ldr	r1, [r3, #28]
 8006c98:	68bb      	ldr	r3, [r7, #8]
 8006c9a:	691b      	ldr	r3, [r3, #16]
 8006c9c:	021a      	lsls	r2, r3, #8
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	430a      	orrs	r2, r1
 8006ca4:	61da      	str	r2, [r3, #28]
      break;
 8006ca6:	e041      	b.n	8006d2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	68b9      	ldr	r1, [r7, #8]
 8006cae:	4618      	mov	r0, r3
 8006cb0:	f000 fc52 	bl	8007558 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f042 0208 	orr.w	r2, r2, #8
 8006cc2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f022 0204 	bic.w	r2, r2, #4
 8006cd2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006cda:	68bb      	ldr	r3, [r7, #8]
 8006cdc:	691a      	ldr	r2, [r3, #16]
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	430a      	orrs	r2, r1
 8006ce4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006ce6:	e021      	b.n	8006d2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	68b9      	ldr	r1, [r7, #8]
 8006cee:	4618      	mov	r0, r3
 8006cf0:	f000 fc84 	bl	80075fc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006d02:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d12:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	691b      	ldr	r3, [r3, #16]
 8006d1e:	021a      	lsls	r2, r3, #8
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	430a      	orrs	r2, r1
 8006d26:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006d28:	e000      	b.n	8006d2c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 8006d2a:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	2201      	movs	r2, #1
 8006d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	2200      	movs	r2, #0
 8006d38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d3c:	2300      	movs	r3, #0
}
 8006d3e:	4618      	mov	r0, r3
 8006d40:	3710      	adds	r7, #16
 8006d42:	46bd      	mov	sp, r7
 8006d44:	bd80      	pop	{r7, pc}
 8006d46:	bf00      	nop

08006d48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b084      	sub	sp, #16
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
 8006d50:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	d101      	bne.n	8006d60 <HAL_TIM_ConfigClockSource+0x18>
 8006d5c:	2302      	movs	r3, #2
 8006d5e:	e0a6      	b.n	8006eae <HAL_TIM_ConfigClockSource+0x166>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2201      	movs	r2, #1
 8006d64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2202      	movs	r2, #2
 8006d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	689b      	ldr	r3, [r3, #8]
 8006d76:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006d78:	68fa      	ldr	r2, [r7, #12]
 8006d7a:	4b4f      	ldr	r3, [pc, #316]	; (8006eb8 <HAL_TIM_ConfigClockSource+0x170>)
 8006d7c:	4013      	ands	r3, r2
 8006d7e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d86:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	68fa      	ldr	r2, [r7, #12]
 8006d8e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	2b40      	cmp	r3, #64	; 0x40
 8006d96:	d067      	beq.n	8006e68 <HAL_TIM_ConfigClockSource+0x120>
 8006d98:	2b40      	cmp	r3, #64	; 0x40
 8006d9a:	d80b      	bhi.n	8006db4 <HAL_TIM_ConfigClockSource+0x6c>
 8006d9c:	2b10      	cmp	r3, #16
 8006d9e:	d073      	beq.n	8006e88 <HAL_TIM_ConfigClockSource+0x140>
 8006da0:	2b10      	cmp	r3, #16
 8006da2:	d802      	bhi.n	8006daa <HAL_TIM_ConfigClockSource+0x62>
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d06f      	beq.n	8006e88 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006da8:	e078      	b.n	8006e9c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006daa:	2b20      	cmp	r3, #32
 8006dac:	d06c      	beq.n	8006e88 <HAL_TIM_ConfigClockSource+0x140>
 8006dae:	2b30      	cmp	r3, #48	; 0x30
 8006db0:	d06a      	beq.n	8006e88 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8006db2:	e073      	b.n	8006e9c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006db4:	2b70      	cmp	r3, #112	; 0x70
 8006db6:	d00d      	beq.n	8006dd4 <HAL_TIM_ConfigClockSource+0x8c>
 8006db8:	2b70      	cmp	r3, #112	; 0x70
 8006dba:	d804      	bhi.n	8006dc6 <HAL_TIM_ConfigClockSource+0x7e>
 8006dbc:	2b50      	cmp	r3, #80	; 0x50
 8006dbe:	d033      	beq.n	8006e28 <HAL_TIM_ConfigClockSource+0xe0>
 8006dc0:	2b60      	cmp	r3, #96	; 0x60
 8006dc2:	d041      	beq.n	8006e48 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8006dc4:	e06a      	b.n	8006e9c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006dc6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006dca:	d066      	beq.n	8006e9a <HAL_TIM_ConfigClockSource+0x152>
 8006dcc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006dd0:	d017      	beq.n	8006e02 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8006dd2:	e063      	b.n	8006e9c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6818      	ldr	r0, [r3, #0]
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	6899      	ldr	r1, [r3, #8]
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	685a      	ldr	r2, [r3, #4]
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	68db      	ldr	r3, [r3, #12]
 8006de4:	f000 fe8a 	bl	8007afc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	689b      	ldr	r3, [r3, #8]
 8006dee:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006df6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	68fa      	ldr	r2, [r7, #12]
 8006dfe:	609a      	str	r2, [r3, #8]
      break;
 8006e00:	e04c      	b.n	8006e9c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6818      	ldr	r0, [r3, #0]
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	6899      	ldr	r1, [r3, #8]
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	685a      	ldr	r2, [r3, #4]
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	68db      	ldr	r3, [r3, #12]
 8006e12:	f000 fe73 	bl	8007afc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	689a      	ldr	r2, [r3, #8]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006e24:	609a      	str	r2, [r3, #8]
      break;
 8006e26:	e039      	b.n	8006e9c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6818      	ldr	r0, [r3, #0]
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	6859      	ldr	r1, [r3, #4]
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	68db      	ldr	r3, [r3, #12]
 8006e34:	461a      	mov	r2, r3
 8006e36:	f000 fd31 	bl	800789c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	2150      	movs	r1, #80	; 0x50
 8006e40:	4618      	mov	r0, r3
 8006e42:	f000 fe40 	bl	8007ac6 <TIM_ITRx_SetConfig>
      break;
 8006e46:	e029      	b.n	8006e9c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6818      	ldr	r0, [r3, #0]
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	6859      	ldr	r1, [r3, #4]
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	68db      	ldr	r3, [r3, #12]
 8006e54:	461a      	mov	r2, r3
 8006e56:	f000 fd8d 	bl	8007974 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	2160      	movs	r1, #96	; 0x60
 8006e60:	4618      	mov	r0, r3
 8006e62:	f000 fe30 	bl	8007ac6 <TIM_ITRx_SetConfig>
      break;
 8006e66:	e019      	b.n	8006e9c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6818      	ldr	r0, [r3, #0]
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	6859      	ldr	r1, [r3, #4]
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	68db      	ldr	r3, [r3, #12]
 8006e74:	461a      	mov	r2, r3
 8006e76:	f000 fd11 	bl	800789c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	2140      	movs	r1, #64	; 0x40
 8006e80:	4618      	mov	r0, r3
 8006e82:	f000 fe20 	bl	8007ac6 <TIM_ITRx_SetConfig>
      break;
 8006e86:	e009      	b.n	8006e9c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681a      	ldr	r2, [r3, #0]
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	4619      	mov	r1, r3
 8006e92:	4610      	mov	r0, r2
 8006e94:	f000 fe17 	bl	8007ac6 <TIM_ITRx_SetConfig>
      break;
 8006e98:	e000      	b.n	8006e9c <HAL_TIM_ConfigClockSource+0x154>
      break;
 8006e9a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006eac:	2300      	movs	r3, #0
}
 8006eae:	4618      	mov	r0, r3
 8006eb0:	3710      	adds	r7, #16
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	bd80      	pop	{r7, pc}
 8006eb6:	bf00      	nop
 8006eb8:	fffeff88 	.word	0xfffeff88

08006ebc <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b082      	sub	sp, #8
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
 8006ec4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ecc:	2b01      	cmp	r3, #1
 8006ece:	d101      	bne.n	8006ed4 <HAL_TIM_SlaveConfigSynchro+0x18>
 8006ed0:	2302      	movs	r3, #2
 8006ed2:	e031      	b.n	8006f38 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2202      	movs	r2, #2
 8006ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006ee4:	6839      	ldr	r1, [r7, #0]
 8006ee6:	6878      	ldr	r0, [r7, #4]
 8006ee8:	f000 fbdc 	bl	80076a4 <TIM_SlaveTimer_SetConfig>
 8006eec:	4603      	mov	r3, r0
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d009      	beq.n	8006f06 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2201      	movs	r2, #1
 8006ef6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2200      	movs	r2, #0
 8006efe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8006f02:	2301      	movs	r3, #1
 8006f04:	e018      	b.n	8006f38 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	68da      	ldr	r2, [r3, #12]
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f14:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	68da      	ldr	r2, [r3, #12]
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006f24:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2201      	movs	r2, #1
 8006f2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2200      	movs	r2, #0
 8006f32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f36:	2300      	movs	r3, #0
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	3708      	adds	r7, #8
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	bd80      	pop	{r7, pc}

08006f40 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f40:	b480      	push	{r7}
 8006f42:	b083      	sub	sp, #12
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006f48:	bf00      	nop
 8006f4a:	370c      	adds	r7, #12
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f52:	4770      	bx	lr

08006f54 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006f54:	b480      	push	{r7}
 8006f56:	b083      	sub	sp, #12
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8006f5c:	bf00      	nop
 8006f5e:	370c      	adds	r7, #12
 8006f60:	46bd      	mov	sp, r7
 8006f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f66:	4770      	bx	lr

08006f68 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006f68:	b480      	push	{r7}
 8006f6a:	b083      	sub	sp, #12
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006f70:	bf00      	nop
 8006f72:	370c      	adds	r7, #12
 8006f74:	46bd      	mov	sp, r7
 8006f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7a:	4770      	bx	lr

08006f7c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006f7c:	b480      	push	{r7}
 8006f7e:	b083      	sub	sp, #12
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006f84:	bf00      	nop
 8006f86:	370c      	adds	r7, #12
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8e:	4770      	bx	lr

08006f90 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8006f90:	b480      	push	{r7}
 8006f92:	b083      	sub	sp, #12
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8006f98:	bf00      	nop
 8006f9a:	370c      	adds	r7, #12
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa2:	4770      	bx	lr

08006fa4 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b084      	sub	sp, #16
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fb0:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	2201      	movs	r2, #1
 8006fb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8006fba:	68f8      	ldr	r0, [r7, #12]
 8006fbc:	f7ff ffe8 	bl	8006f90 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 8006fc0:	bf00      	nop
 8006fc2:	3710      	adds	r7, #16
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bd80      	pop	{r7, pc}

08006fc8 <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b084      	sub	sp, #16
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fd4:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	2201      	movs	r2, #1
 8006fda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fe2:	687a      	ldr	r2, [r7, #4]
 8006fe4:	429a      	cmp	r2, r3
 8006fe6:	d103      	bne.n	8006ff0 <TIM_DMACaptureCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	2201      	movs	r2, #1
 8006fec:	771a      	strb	r2, [r3, #28]
 8006fee:	e019      	b.n	8007024 <TIM_DMACaptureCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ff4:	687a      	ldr	r2, [r7, #4]
 8006ff6:	429a      	cmp	r2, r3
 8006ff8:	d103      	bne.n	8007002 <TIM_DMACaptureCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2202      	movs	r2, #2
 8006ffe:	771a      	strb	r2, [r3, #28]
 8007000:	e010      	b.n	8007024 <TIM_DMACaptureCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007006:	687a      	ldr	r2, [r7, #4]
 8007008:	429a      	cmp	r2, r3
 800700a:	d103      	bne.n	8007014 <TIM_DMACaptureCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	2204      	movs	r2, #4
 8007010:	771a      	strb	r2, [r3, #28]
 8007012:	e007      	b.n	8007024 <TIM_DMACaptureCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007018:	687a      	ldr	r2, [r7, #4]
 800701a:	429a      	cmp	r2, r3
 800701c:	d102      	bne.n	8007024 <TIM_DMACaptureCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	2208      	movs	r2, #8
 8007022:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 8007024:	68f8      	ldr	r0, [r7, #12]
 8007026:	f7fa fc31 	bl	800188c <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	2200      	movs	r2, #0
 800702e:	771a      	strb	r2, [r3, #28]
}
 8007030:	bf00      	nop
 8007032:	3710      	adds	r7, #16
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}

08007038 <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b084      	sub	sp, #16
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007044:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	2201      	movs	r2, #1
 800704a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007052:	687a      	ldr	r2, [r7, #4]
 8007054:	429a      	cmp	r2, r3
 8007056:	d103      	bne.n	8007060 <TIM_DMACaptureHalfCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	2201      	movs	r2, #1
 800705c:	771a      	strb	r2, [r3, #28]
 800705e:	e019      	b.n	8007094 <TIM_DMACaptureHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007064:	687a      	ldr	r2, [r7, #4]
 8007066:	429a      	cmp	r2, r3
 8007068:	d103      	bne.n	8007072 <TIM_DMACaptureHalfCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	2202      	movs	r2, #2
 800706e:	771a      	strb	r2, [r3, #28]
 8007070:	e010      	b.n	8007094 <TIM_DMACaptureHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007076:	687a      	ldr	r2, [r7, #4]
 8007078:	429a      	cmp	r2, r3
 800707a:	d103      	bne.n	8007084 <TIM_DMACaptureHalfCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	2204      	movs	r2, #4
 8007080:	771a      	strb	r2, [r3, #28]
 8007082:	e007      	b.n	8007094 <TIM_DMACaptureHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007088:	687a      	ldr	r2, [r7, #4]
 800708a:	429a      	cmp	r2, r3
 800708c:	d102      	bne.n	8007094 <TIM_DMACaptureHalfCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	2208      	movs	r2, #8
 8007092:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8007094:	68f8      	ldr	r0, [r7, #12]
 8007096:	f7ff ff5d 	bl	8006f54 <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2200      	movs	r2, #0
 800709e:	771a      	strb	r2, [r3, #28]
}
 80070a0:	bf00      	nop
 80070a2:	3710      	adds	r7, #16
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}

080070a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80070a8:	b480      	push	{r7}
 80070aa:	b085      	sub	sp, #20
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
 80070b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	4a40      	ldr	r2, [pc, #256]	; (80071bc <TIM_Base_SetConfig+0x114>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d013      	beq.n	80070e8 <TIM_Base_SetConfig+0x40>
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070c6:	d00f      	beq.n	80070e8 <TIM_Base_SetConfig+0x40>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	4a3d      	ldr	r2, [pc, #244]	; (80071c0 <TIM_Base_SetConfig+0x118>)
 80070cc:	4293      	cmp	r3, r2
 80070ce:	d00b      	beq.n	80070e8 <TIM_Base_SetConfig+0x40>
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	4a3c      	ldr	r2, [pc, #240]	; (80071c4 <TIM_Base_SetConfig+0x11c>)
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d007      	beq.n	80070e8 <TIM_Base_SetConfig+0x40>
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	4a3b      	ldr	r2, [pc, #236]	; (80071c8 <TIM_Base_SetConfig+0x120>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d003      	beq.n	80070e8 <TIM_Base_SetConfig+0x40>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	4a3a      	ldr	r2, [pc, #232]	; (80071cc <TIM_Base_SetConfig+0x124>)
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d108      	bne.n	80070fa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	68fa      	ldr	r2, [r7, #12]
 80070f6:	4313      	orrs	r3, r2
 80070f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	4a2f      	ldr	r2, [pc, #188]	; (80071bc <TIM_Base_SetConfig+0x114>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d02b      	beq.n	800715a <TIM_Base_SetConfig+0xb2>
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007108:	d027      	beq.n	800715a <TIM_Base_SetConfig+0xb2>
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	4a2c      	ldr	r2, [pc, #176]	; (80071c0 <TIM_Base_SetConfig+0x118>)
 800710e:	4293      	cmp	r3, r2
 8007110:	d023      	beq.n	800715a <TIM_Base_SetConfig+0xb2>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	4a2b      	ldr	r2, [pc, #172]	; (80071c4 <TIM_Base_SetConfig+0x11c>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d01f      	beq.n	800715a <TIM_Base_SetConfig+0xb2>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	4a2a      	ldr	r2, [pc, #168]	; (80071c8 <TIM_Base_SetConfig+0x120>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d01b      	beq.n	800715a <TIM_Base_SetConfig+0xb2>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	4a29      	ldr	r2, [pc, #164]	; (80071cc <TIM_Base_SetConfig+0x124>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d017      	beq.n	800715a <TIM_Base_SetConfig+0xb2>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	4a28      	ldr	r2, [pc, #160]	; (80071d0 <TIM_Base_SetConfig+0x128>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d013      	beq.n	800715a <TIM_Base_SetConfig+0xb2>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	4a27      	ldr	r2, [pc, #156]	; (80071d4 <TIM_Base_SetConfig+0x12c>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d00f      	beq.n	800715a <TIM_Base_SetConfig+0xb2>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	4a26      	ldr	r2, [pc, #152]	; (80071d8 <TIM_Base_SetConfig+0x130>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d00b      	beq.n	800715a <TIM_Base_SetConfig+0xb2>
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	4a25      	ldr	r2, [pc, #148]	; (80071dc <TIM_Base_SetConfig+0x134>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d007      	beq.n	800715a <TIM_Base_SetConfig+0xb2>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	4a24      	ldr	r2, [pc, #144]	; (80071e0 <TIM_Base_SetConfig+0x138>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d003      	beq.n	800715a <TIM_Base_SetConfig+0xb2>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	4a23      	ldr	r2, [pc, #140]	; (80071e4 <TIM_Base_SetConfig+0x13c>)
 8007156:	4293      	cmp	r3, r2
 8007158:	d108      	bne.n	800716c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007160:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	68db      	ldr	r3, [r3, #12]
 8007166:	68fa      	ldr	r2, [r7, #12]
 8007168:	4313      	orrs	r3, r2
 800716a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	695b      	ldr	r3, [r3, #20]
 8007176:	4313      	orrs	r3, r2
 8007178:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	68fa      	ldr	r2, [r7, #12]
 800717e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	689a      	ldr	r2, [r3, #8]
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	681a      	ldr	r2, [r3, #0]
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	4a0a      	ldr	r2, [pc, #40]	; (80071bc <TIM_Base_SetConfig+0x114>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d003      	beq.n	80071a0 <TIM_Base_SetConfig+0xf8>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	4a0c      	ldr	r2, [pc, #48]	; (80071cc <TIM_Base_SetConfig+0x124>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d103      	bne.n	80071a8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	691a      	ldr	r2, [r3, #16]
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2201      	movs	r2, #1
 80071ac:	615a      	str	r2, [r3, #20]
}
 80071ae:	bf00      	nop
 80071b0:	3714      	adds	r7, #20
 80071b2:	46bd      	mov	sp, r7
 80071b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b8:	4770      	bx	lr
 80071ba:	bf00      	nop
 80071bc:	40010000 	.word	0x40010000
 80071c0:	40000400 	.word	0x40000400
 80071c4:	40000800 	.word	0x40000800
 80071c8:	40000c00 	.word	0x40000c00
 80071cc:	40010400 	.word	0x40010400
 80071d0:	40014000 	.word	0x40014000
 80071d4:	40014400 	.word	0x40014400
 80071d8:	40014800 	.word	0x40014800
 80071dc:	40001800 	.word	0x40001800
 80071e0:	40001c00 	.word	0x40001c00
 80071e4:	40002000 	.word	0x40002000

080071e8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80071e8:	b480      	push	{r7}
 80071ea:	b087      	sub	sp, #28
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
 80071f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6a1b      	ldr	r3, [r3, #32]
 80071f6:	f023 0201 	bic.w	r2, r3, #1
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6a1b      	ldr	r3, [r3, #32]
 8007202:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	685b      	ldr	r3, [r3, #4]
 8007208:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	699b      	ldr	r3, [r3, #24]
 800720e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007210:	68fa      	ldr	r2, [r7, #12]
 8007212:	4b2b      	ldr	r3, [pc, #172]	; (80072c0 <TIM_OC1_SetConfig+0xd8>)
 8007214:	4013      	ands	r3, r2
 8007216:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	f023 0303 	bic.w	r3, r3, #3
 800721e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	68fa      	ldr	r2, [r7, #12]
 8007226:	4313      	orrs	r3, r2
 8007228:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	f023 0302 	bic.w	r3, r3, #2
 8007230:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	689b      	ldr	r3, [r3, #8]
 8007236:	697a      	ldr	r2, [r7, #20]
 8007238:	4313      	orrs	r3, r2
 800723a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	4a21      	ldr	r2, [pc, #132]	; (80072c4 <TIM_OC1_SetConfig+0xdc>)
 8007240:	4293      	cmp	r3, r2
 8007242:	d003      	beq.n	800724c <TIM_OC1_SetConfig+0x64>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	4a20      	ldr	r2, [pc, #128]	; (80072c8 <TIM_OC1_SetConfig+0xe0>)
 8007248:	4293      	cmp	r3, r2
 800724a:	d10c      	bne.n	8007266 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800724c:	697b      	ldr	r3, [r7, #20]
 800724e:	f023 0308 	bic.w	r3, r3, #8
 8007252:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	68db      	ldr	r3, [r3, #12]
 8007258:	697a      	ldr	r2, [r7, #20]
 800725a:	4313      	orrs	r3, r2
 800725c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800725e:	697b      	ldr	r3, [r7, #20]
 8007260:	f023 0304 	bic.w	r3, r3, #4
 8007264:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	4a16      	ldr	r2, [pc, #88]	; (80072c4 <TIM_OC1_SetConfig+0xdc>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d003      	beq.n	8007276 <TIM_OC1_SetConfig+0x8e>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	4a15      	ldr	r2, [pc, #84]	; (80072c8 <TIM_OC1_SetConfig+0xe0>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d111      	bne.n	800729a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007276:	693b      	ldr	r3, [r7, #16]
 8007278:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800727c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800727e:	693b      	ldr	r3, [r7, #16]
 8007280:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007284:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	695b      	ldr	r3, [r3, #20]
 800728a:	693a      	ldr	r2, [r7, #16]
 800728c:	4313      	orrs	r3, r2
 800728e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	699b      	ldr	r3, [r3, #24]
 8007294:	693a      	ldr	r2, [r7, #16]
 8007296:	4313      	orrs	r3, r2
 8007298:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	693a      	ldr	r2, [r7, #16]
 800729e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	68fa      	ldr	r2, [r7, #12]
 80072a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	685a      	ldr	r2, [r3, #4]
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	697a      	ldr	r2, [r7, #20]
 80072b2:	621a      	str	r2, [r3, #32]
}
 80072b4:	bf00      	nop
 80072b6:	371c      	adds	r7, #28
 80072b8:	46bd      	mov	sp, r7
 80072ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072be:	4770      	bx	lr
 80072c0:	fffeff8f 	.word	0xfffeff8f
 80072c4:	40010000 	.word	0x40010000
 80072c8:	40010400 	.word	0x40010400

080072cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80072cc:	b480      	push	{r7}
 80072ce:	b087      	sub	sp, #28
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
 80072d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6a1b      	ldr	r3, [r3, #32]
 80072da:	f023 0210 	bic.w	r2, r3, #16
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6a1b      	ldr	r3, [r3, #32]
 80072e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	685b      	ldr	r3, [r3, #4]
 80072ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	699b      	ldr	r3, [r3, #24]
 80072f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80072f4:	68fa      	ldr	r2, [r7, #12]
 80072f6:	4b2e      	ldr	r3, [pc, #184]	; (80073b0 <TIM_OC2_SetConfig+0xe4>)
 80072f8:	4013      	ands	r3, r2
 80072fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007302:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	021b      	lsls	r3, r3, #8
 800730a:	68fa      	ldr	r2, [r7, #12]
 800730c:	4313      	orrs	r3, r2
 800730e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007310:	697b      	ldr	r3, [r7, #20]
 8007312:	f023 0320 	bic.w	r3, r3, #32
 8007316:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	689b      	ldr	r3, [r3, #8]
 800731c:	011b      	lsls	r3, r3, #4
 800731e:	697a      	ldr	r2, [r7, #20]
 8007320:	4313      	orrs	r3, r2
 8007322:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	4a23      	ldr	r2, [pc, #140]	; (80073b4 <TIM_OC2_SetConfig+0xe8>)
 8007328:	4293      	cmp	r3, r2
 800732a:	d003      	beq.n	8007334 <TIM_OC2_SetConfig+0x68>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	4a22      	ldr	r2, [pc, #136]	; (80073b8 <TIM_OC2_SetConfig+0xec>)
 8007330:	4293      	cmp	r3, r2
 8007332:	d10d      	bne.n	8007350 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007334:	697b      	ldr	r3, [r7, #20]
 8007336:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800733a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	68db      	ldr	r3, [r3, #12]
 8007340:	011b      	lsls	r3, r3, #4
 8007342:	697a      	ldr	r2, [r7, #20]
 8007344:	4313      	orrs	r3, r2
 8007346:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007348:	697b      	ldr	r3, [r7, #20]
 800734a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800734e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	4a18      	ldr	r2, [pc, #96]	; (80073b4 <TIM_OC2_SetConfig+0xe8>)
 8007354:	4293      	cmp	r3, r2
 8007356:	d003      	beq.n	8007360 <TIM_OC2_SetConfig+0x94>
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	4a17      	ldr	r2, [pc, #92]	; (80073b8 <TIM_OC2_SetConfig+0xec>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d113      	bne.n	8007388 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007360:	693b      	ldr	r3, [r7, #16]
 8007362:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007366:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007368:	693b      	ldr	r3, [r7, #16]
 800736a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800736e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	695b      	ldr	r3, [r3, #20]
 8007374:	009b      	lsls	r3, r3, #2
 8007376:	693a      	ldr	r2, [r7, #16]
 8007378:	4313      	orrs	r3, r2
 800737a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800737c:	683b      	ldr	r3, [r7, #0]
 800737e:	699b      	ldr	r3, [r3, #24]
 8007380:	009b      	lsls	r3, r3, #2
 8007382:	693a      	ldr	r2, [r7, #16]
 8007384:	4313      	orrs	r3, r2
 8007386:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	693a      	ldr	r2, [r7, #16]
 800738c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	68fa      	ldr	r2, [r7, #12]
 8007392:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	685a      	ldr	r2, [r3, #4]
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	697a      	ldr	r2, [r7, #20]
 80073a0:	621a      	str	r2, [r3, #32]
}
 80073a2:	bf00      	nop
 80073a4:	371c      	adds	r7, #28
 80073a6:	46bd      	mov	sp, r7
 80073a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ac:	4770      	bx	lr
 80073ae:	bf00      	nop
 80073b0:	feff8fff 	.word	0xfeff8fff
 80073b4:	40010000 	.word	0x40010000
 80073b8:	40010400 	.word	0x40010400

080073bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80073bc:	b480      	push	{r7}
 80073be:	b087      	sub	sp, #28
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
 80073c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6a1b      	ldr	r3, [r3, #32]
 80073ca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6a1b      	ldr	r3, [r3, #32]
 80073d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	685b      	ldr	r3, [r3, #4]
 80073dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	69db      	ldr	r3, [r3, #28]
 80073e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80073e4:	68fa      	ldr	r2, [r7, #12]
 80073e6:	4b2d      	ldr	r3, [pc, #180]	; (800749c <TIM_OC3_SetConfig+0xe0>)
 80073e8:	4013      	ands	r3, r2
 80073ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	f023 0303 	bic.w	r3, r3, #3
 80073f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	68fa      	ldr	r2, [r7, #12]
 80073fa:	4313      	orrs	r3, r2
 80073fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80073fe:	697b      	ldr	r3, [r7, #20]
 8007400:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007404:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	689b      	ldr	r3, [r3, #8]
 800740a:	021b      	lsls	r3, r3, #8
 800740c:	697a      	ldr	r2, [r7, #20]
 800740e:	4313      	orrs	r3, r2
 8007410:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	4a22      	ldr	r2, [pc, #136]	; (80074a0 <TIM_OC3_SetConfig+0xe4>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d003      	beq.n	8007422 <TIM_OC3_SetConfig+0x66>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	4a21      	ldr	r2, [pc, #132]	; (80074a4 <TIM_OC3_SetConfig+0xe8>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d10d      	bne.n	800743e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007422:	697b      	ldr	r3, [r7, #20]
 8007424:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007428:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800742a:	683b      	ldr	r3, [r7, #0]
 800742c:	68db      	ldr	r3, [r3, #12]
 800742e:	021b      	lsls	r3, r3, #8
 8007430:	697a      	ldr	r2, [r7, #20]
 8007432:	4313      	orrs	r3, r2
 8007434:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007436:	697b      	ldr	r3, [r7, #20]
 8007438:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800743c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	4a17      	ldr	r2, [pc, #92]	; (80074a0 <TIM_OC3_SetConfig+0xe4>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d003      	beq.n	800744e <TIM_OC3_SetConfig+0x92>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	4a16      	ldr	r2, [pc, #88]	; (80074a4 <TIM_OC3_SetConfig+0xe8>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d113      	bne.n	8007476 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800744e:	693b      	ldr	r3, [r7, #16]
 8007450:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007454:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007456:	693b      	ldr	r3, [r7, #16]
 8007458:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800745c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	695b      	ldr	r3, [r3, #20]
 8007462:	011b      	lsls	r3, r3, #4
 8007464:	693a      	ldr	r2, [r7, #16]
 8007466:	4313      	orrs	r3, r2
 8007468:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	699b      	ldr	r3, [r3, #24]
 800746e:	011b      	lsls	r3, r3, #4
 8007470:	693a      	ldr	r2, [r7, #16]
 8007472:	4313      	orrs	r3, r2
 8007474:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	693a      	ldr	r2, [r7, #16]
 800747a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	68fa      	ldr	r2, [r7, #12]
 8007480:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	685a      	ldr	r2, [r3, #4]
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	697a      	ldr	r2, [r7, #20]
 800748e:	621a      	str	r2, [r3, #32]
}
 8007490:	bf00      	nop
 8007492:	371c      	adds	r7, #28
 8007494:	46bd      	mov	sp, r7
 8007496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749a:	4770      	bx	lr
 800749c:	fffeff8f 	.word	0xfffeff8f
 80074a0:	40010000 	.word	0x40010000
 80074a4:	40010400 	.word	0x40010400

080074a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80074a8:	b480      	push	{r7}
 80074aa:	b087      	sub	sp, #28
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
 80074b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6a1b      	ldr	r3, [r3, #32]
 80074b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6a1b      	ldr	r3, [r3, #32]
 80074c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	685b      	ldr	r3, [r3, #4]
 80074c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	69db      	ldr	r3, [r3, #28]
 80074ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80074d0:	68fa      	ldr	r2, [r7, #12]
 80074d2:	4b1e      	ldr	r3, [pc, #120]	; (800754c <TIM_OC4_SetConfig+0xa4>)
 80074d4:	4013      	ands	r3, r2
 80074d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	021b      	lsls	r3, r3, #8
 80074e6:	68fa      	ldr	r2, [r7, #12]
 80074e8:	4313      	orrs	r3, r2
 80074ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80074ec:	693b      	ldr	r3, [r7, #16]
 80074ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80074f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	689b      	ldr	r3, [r3, #8]
 80074f8:	031b      	lsls	r3, r3, #12
 80074fa:	693a      	ldr	r2, [r7, #16]
 80074fc:	4313      	orrs	r3, r2
 80074fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	4a13      	ldr	r2, [pc, #76]	; (8007550 <TIM_OC4_SetConfig+0xa8>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d003      	beq.n	8007510 <TIM_OC4_SetConfig+0x68>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	4a12      	ldr	r2, [pc, #72]	; (8007554 <TIM_OC4_SetConfig+0xac>)
 800750c:	4293      	cmp	r3, r2
 800750e:	d109      	bne.n	8007524 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007516:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	695b      	ldr	r3, [r3, #20]
 800751c:	019b      	lsls	r3, r3, #6
 800751e:	697a      	ldr	r2, [r7, #20]
 8007520:	4313      	orrs	r3, r2
 8007522:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	697a      	ldr	r2, [r7, #20]
 8007528:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	68fa      	ldr	r2, [r7, #12]
 800752e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	685a      	ldr	r2, [r3, #4]
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	693a      	ldr	r2, [r7, #16]
 800753c:	621a      	str	r2, [r3, #32]
}
 800753e:	bf00      	nop
 8007540:	371c      	adds	r7, #28
 8007542:	46bd      	mov	sp, r7
 8007544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007548:	4770      	bx	lr
 800754a:	bf00      	nop
 800754c:	feff8fff 	.word	0xfeff8fff
 8007550:	40010000 	.word	0x40010000
 8007554:	40010400 	.word	0x40010400

08007558 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007558:	b480      	push	{r7}
 800755a:	b087      	sub	sp, #28
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
 8007560:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6a1b      	ldr	r3, [r3, #32]
 8007566:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6a1b      	ldr	r3, [r3, #32]
 8007572:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	685b      	ldr	r3, [r3, #4]
 8007578:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800757e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007580:	68fa      	ldr	r2, [r7, #12]
 8007582:	4b1b      	ldr	r3, [pc, #108]	; (80075f0 <TIM_OC5_SetConfig+0x98>)
 8007584:	4013      	ands	r3, r2
 8007586:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	68fa      	ldr	r2, [r7, #12]
 800758e:	4313      	orrs	r3, r2
 8007590:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007598:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	689b      	ldr	r3, [r3, #8]
 800759e:	041b      	lsls	r3, r3, #16
 80075a0:	693a      	ldr	r2, [r7, #16]
 80075a2:	4313      	orrs	r3, r2
 80075a4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	4a12      	ldr	r2, [pc, #72]	; (80075f4 <TIM_OC5_SetConfig+0x9c>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	d003      	beq.n	80075b6 <TIM_OC5_SetConfig+0x5e>
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	4a11      	ldr	r2, [pc, #68]	; (80075f8 <TIM_OC5_SetConfig+0xa0>)
 80075b2:	4293      	cmp	r3, r2
 80075b4:	d109      	bne.n	80075ca <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80075b6:	697b      	ldr	r3, [r7, #20]
 80075b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80075bc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	695b      	ldr	r3, [r3, #20]
 80075c2:	021b      	lsls	r3, r3, #8
 80075c4:	697a      	ldr	r2, [r7, #20]
 80075c6:	4313      	orrs	r3, r2
 80075c8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	697a      	ldr	r2, [r7, #20]
 80075ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	68fa      	ldr	r2, [r7, #12]
 80075d4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	685a      	ldr	r2, [r3, #4]
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	693a      	ldr	r2, [r7, #16]
 80075e2:	621a      	str	r2, [r3, #32]
}
 80075e4:	bf00      	nop
 80075e6:	371c      	adds	r7, #28
 80075e8:	46bd      	mov	sp, r7
 80075ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ee:	4770      	bx	lr
 80075f0:	fffeff8f 	.word	0xfffeff8f
 80075f4:	40010000 	.word	0x40010000
 80075f8:	40010400 	.word	0x40010400

080075fc <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80075fc:	b480      	push	{r7}
 80075fe:	b087      	sub	sp, #28
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
 8007604:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6a1b      	ldr	r3, [r3, #32]
 800760a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	6a1b      	ldr	r3, [r3, #32]
 8007616:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	685b      	ldr	r3, [r3, #4]
 800761c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007622:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007624:	68fa      	ldr	r2, [r7, #12]
 8007626:	4b1c      	ldr	r3, [pc, #112]	; (8007698 <TIM_OC6_SetConfig+0x9c>)
 8007628:	4013      	ands	r3, r2
 800762a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	021b      	lsls	r3, r3, #8
 8007632:	68fa      	ldr	r2, [r7, #12]
 8007634:	4313      	orrs	r3, r2
 8007636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007638:	693b      	ldr	r3, [r7, #16]
 800763a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800763e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	689b      	ldr	r3, [r3, #8]
 8007644:	051b      	lsls	r3, r3, #20
 8007646:	693a      	ldr	r2, [r7, #16]
 8007648:	4313      	orrs	r3, r2
 800764a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	4a13      	ldr	r2, [pc, #76]	; (800769c <TIM_OC6_SetConfig+0xa0>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d003      	beq.n	800765c <TIM_OC6_SetConfig+0x60>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	4a12      	ldr	r2, [pc, #72]	; (80076a0 <TIM_OC6_SetConfig+0xa4>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d109      	bne.n	8007670 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800765c:	697b      	ldr	r3, [r7, #20]
 800765e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007662:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	695b      	ldr	r3, [r3, #20]
 8007668:	029b      	lsls	r3, r3, #10
 800766a:	697a      	ldr	r2, [r7, #20]
 800766c:	4313      	orrs	r3, r2
 800766e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	697a      	ldr	r2, [r7, #20]
 8007674:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	68fa      	ldr	r2, [r7, #12]
 800767a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	685a      	ldr	r2, [r3, #4]
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	693a      	ldr	r2, [r7, #16]
 8007688:	621a      	str	r2, [r3, #32]
}
 800768a:	bf00      	nop
 800768c:	371c      	adds	r7, #28
 800768e:	46bd      	mov	sp, r7
 8007690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007694:	4770      	bx	lr
 8007696:	bf00      	nop
 8007698:	feff8fff 	.word	0xfeff8fff
 800769c:	40010000 	.word	0x40010000
 80076a0:	40010400 	.word	0x40010400

080076a4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b086      	sub	sp, #24
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
 80076ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	689b      	ldr	r3, [r3, #8]
 80076b4:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80076b6:	697b      	ldr	r3, [r7, #20]
 80076b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076bc:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	685b      	ldr	r3, [r3, #4]
 80076c2:	697a      	ldr	r2, [r7, #20]
 80076c4:	4313      	orrs	r3, r2
 80076c6:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80076c8:	697a      	ldr	r2, [r7, #20]
 80076ca:	4b39      	ldr	r3, [pc, #228]	; (80077b0 <TIM_SlaveTimer_SetConfig+0x10c>)
 80076cc:	4013      	ands	r3, r2
 80076ce:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	697a      	ldr	r2, [r7, #20]
 80076d6:	4313      	orrs	r3, r2
 80076d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	697a      	ldr	r2, [r7, #20]
 80076e0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	685b      	ldr	r3, [r3, #4]
 80076e6:	2b30      	cmp	r3, #48	; 0x30
 80076e8:	d05c      	beq.n	80077a4 <TIM_SlaveTimer_SetConfig+0x100>
 80076ea:	2b30      	cmp	r3, #48	; 0x30
 80076ec:	d806      	bhi.n	80076fc <TIM_SlaveTimer_SetConfig+0x58>
 80076ee:	2b10      	cmp	r3, #16
 80076f0:	d058      	beq.n	80077a4 <TIM_SlaveTimer_SetConfig+0x100>
 80076f2:	2b20      	cmp	r3, #32
 80076f4:	d056      	beq.n	80077a4 <TIM_SlaveTimer_SetConfig+0x100>
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d054      	beq.n	80077a4 <TIM_SlaveTimer_SetConfig+0x100>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 80076fa:	e054      	b.n	80077a6 <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 80076fc:	2b50      	cmp	r3, #80	; 0x50
 80076fe:	d03d      	beq.n	800777c <TIM_SlaveTimer_SetConfig+0xd8>
 8007700:	2b50      	cmp	r3, #80	; 0x50
 8007702:	d802      	bhi.n	800770a <TIM_SlaveTimer_SetConfig+0x66>
 8007704:	2b40      	cmp	r3, #64	; 0x40
 8007706:	d010      	beq.n	800772a <TIM_SlaveTimer_SetConfig+0x86>
      break;
 8007708:	e04d      	b.n	80077a6 <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 800770a:	2b60      	cmp	r3, #96	; 0x60
 800770c:	d040      	beq.n	8007790 <TIM_SlaveTimer_SetConfig+0xec>
 800770e:	2b70      	cmp	r3, #112	; 0x70
 8007710:	d000      	beq.n	8007714 <TIM_SlaveTimer_SetConfig+0x70>
      break;
 8007712:	e048      	b.n	80077a6 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_ETR_SetConfig(htim->Instance,
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6818      	ldr	r0, [r3, #0]
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	68d9      	ldr	r1, [r3, #12]
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	689a      	ldr	r2, [r3, #8]
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	691b      	ldr	r3, [r3, #16]
 8007724:	f000 f9ea 	bl	8007afc <TIM_ETR_SetConfig>
      break;
 8007728:	e03d      	b.n	80077a6 <TIM_SlaveTimer_SetConfig+0x102>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	2b05      	cmp	r3, #5
 8007730:	d101      	bne.n	8007736 <TIM_SlaveTimer_SetConfig+0x92>
        return HAL_ERROR;
 8007732:	2301      	movs	r3, #1
 8007734:	e038      	b.n	80077a8 <TIM_SlaveTimer_SetConfig+0x104>
      tmpccer = htim->Instance->CCER;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	6a1b      	ldr	r3, [r3, #32]
 800773c:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	6a1a      	ldr	r2, [r3, #32]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f022 0201 	bic.w	r2, r2, #1
 800774c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	699b      	ldr	r3, [r3, #24]
 8007754:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800775c:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	691b      	ldr	r3, [r3, #16]
 8007762:	011b      	lsls	r3, r3, #4
 8007764:	68fa      	ldr	r2, [r7, #12]
 8007766:	4313      	orrs	r3, r2
 8007768:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	68fa      	ldr	r2, [r7, #12]
 8007770:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	693a      	ldr	r2, [r7, #16]
 8007778:	621a      	str	r2, [r3, #32]
      break;
 800777a:	e014      	b.n	80077a6 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	6818      	ldr	r0, [r3, #0]
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	6899      	ldr	r1, [r3, #8]
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	691b      	ldr	r3, [r3, #16]
 8007788:	461a      	mov	r2, r3
 800778a:	f000 f887 	bl	800789c <TIM_TI1_ConfigInputStage>
      break;
 800778e:	e00a      	b.n	80077a6 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	6818      	ldr	r0, [r3, #0]
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	6899      	ldr	r1, [r3, #8]
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	691b      	ldr	r3, [r3, #16]
 800779c:	461a      	mov	r2, r3
 800779e:	f000 f8e9 	bl	8007974 <TIM_TI2_ConfigInputStage>
      break;
 80077a2:	e000      	b.n	80077a6 <TIM_SlaveTimer_SetConfig+0x102>
      break;
 80077a4:	bf00      	nop
  }
  return HAL_OK;
 80077a6:	2300      	movs	r3, #0
}
 80077a8:	4618      	mov	r0, r3
 80077aa:	3718      	adds	r7, #24
 80077ac:	46bd      	mov	sp, r7
 80077ae:	bd80      	pop	{r7, pc}
 80077b0:	fffefff8 	.word	0xfffefff8

080077b4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b087      	sub	sp, #28
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	60f8      	str	r0, [r7, #12]
 80077bc:	60b9      	str	r1, [r7, #8]
 80077be:	607a      	str	r2, [r7, #4]
 80077c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	6a1b      	ldr	r3, [r3, #32]
 80077c6:	f023 0201 	bic.w	r2, r3, #1
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	699b      	ldr	r3, [r3, #24]
 80077d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	6a1b      	ldr	r3, [r3, #32]
 80077d8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	4a28      	ldr	r2, [pc, #160]	; (8007880 <TIM_TI1_SetConfig+0xcc>)
 80077de:	4293      	cmp	r3, r2
 80077e0:	d01b      	beq.n	800781a <TIM_TI1_SetConfig+0x66>
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077e8:	d017      	beq.n	800781a <TIM_TI1_SetConfig+0x66>
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	4a25      	ldr	r2, [pc, #148]	; (8007884 <TIM_TI1_SetConfig+0xd0>)
 80077ee:	4293      	cmp	r3, r2
 80077f0:	d013      	beq.n	800781a <TIM_TI1_SetConfig+0x66>
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	4a24      	ldr	r2, [pc, #144]	; (8007888 <TIM_TI1_SetConfig+0xd4>)
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d00f      	beq.n	800781a <TIM_TI1_SetConfig+0x66>
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	4a23      	ldr	r2, [pc, #140]	; (800788c <TIM_TI1_SetConfig+0xd8>)
 80077fe:	4293      	cmp	r3, r2
 8007800:	d00b      	beq.n	800781a <TIM_TI1_SetConfig+0x66>
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	4a22      	ldr	r2, [pc, #136]	; (8007890 <TIM_TI1_SetConfig+0xdc>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d007      	beq.n	800781a <TIM_TI1_SetConfig+0x66>
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	4a21      	ldr	r2, [pc, #132]	; (8007894 <TIM_TI1_SetConfig+0xe0>)
 800780e:	4293      	cmp	r3, r2
 8007810:	d003      	beq.n	800781a <TIM_TI1_SetConfig+0x66>
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	4a20      	ldr	r2, [pc, #128]	; (8007898 <TIM_TI1_SetConfig+0xe4>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d101      	bne.n	800781e <TIM_TI1_SetConfig+0x6a>
 800781a:	2301      	movs	r3, #1
 800781c:	e000      	b.n	8007820 <TIM_TI1_SetConfig+0x6c>
 800781e:	2300      	movs	r3, #0
 8007820:	2b00      	cmp	r3, #0
 8007822:	d008      	beq.n	8007836 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	f023 0303 	bic.w	r3, r3, #3
 800782a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800782c:	697a      	ldr	r2, [r7, #20]
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	4313      	orrs	r3, r2
 8007832:	617b      	str	r3, [r7, #20]
 8007834:	e003      	b.n	800783e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	f043 0301 	orr.w	r3, r3, #1
 800783c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007844:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	011b      	lsls	r3, r3, #4
 800784a:	b2db      	uxtb	r3, r3
 800784c:	697a      	ldr	r2, [r7, #20]
 800784e:	4313      	orrs	r3, r2
 8007850:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007852:	693b      	ldr	r3, [r7, #16]
 8007854:	f023 030a 	bic.w	r3, r3, #10
 8007858:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	f003 030a 	and.w	r3, r3, #10
 8007860:	693a      	ldr	r2, [r7, #16]
 8007862:	4313      	orrs	r3, r2
 8007864:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	697a      	ldr	r2, [r7, #20]
 800786a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	693a      	ldr	r2, [r7, #16]
 8007870:	621a      	str	r2, [r3, #32]
}
 8007872:	bf00      	nop
 8007874:	371c      	adds	r7, #28
 8007876:	46bd      	mov	sp, r7
 8007878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787c:	4770      	bx	lr
 800787e:	bf00      	nop
 8007880:	40010000 	.word	0x40010000
 8007884:	40000400 	.word	0x40000400
 8007888:	40000800 	.word	0x40000800
 800788c:	40000c00 	.word	0x40000c00
 8007890:	40010400 	.word	0x40010400
 8007894:	40014000 	.word	0x40014000
 8007898:	40001800 	.word	0x40001800

0800789c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800789c:	b480      	push	{r7}
 800789e:	b087      	sub	sp, #28
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	60f8      	str	r0, [r7, #12]
 80078a4:	60b9      	str	r1, [r7, #8]
 80078a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	6a1b      	ldr	r3, [r3, #32]
 80078ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	6a1b      	ldr	r3, [r3, #32]
 80078b2:	f023 0201 	bic.w	r2, r3, #1
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	699b      	ldr	r3, [r3, #24]
 80078be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80078c0:	693b      	ldr	r3, [r7, #16]
 80078c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80078c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	011b      	lsls	r3, r3, #4
 80078cc:	693a      	ldr	r2, [r7, #16]
 80078ce:	4313      	orrs	r3, r2
 80078d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80078d2:	697b      	ldr	r3, [r7, #20]
 80078d4:	f023 030a 	bic.w	r3, r3, #10
 80078d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80078da:	697a      	ldr	r2, [r7, #20]
 80078dc:	68bb      	ldr	r3, [r7, #8]
 80078de:	4313      	orrs	r3, r2
 80078e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	693a      	ldr	r2, [r7, #16]
 80078e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	697a      	ldr	r2, [r7, #20]
 80078ec:	621a      	str	r2, [r3, #32]
}
 80078ee:	bf00      	nop
 80078f0:	371c      	adds	r7, #28
 80078f2:	46bd      	mov	sp, r7
 80078f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f8:	4770      	bx	lr

080078fa <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80078fa:	b480      	push	{r7}
 80078fc:	b087      	sub	sp, #28
 80078fe:	af00      	add	r7, sp, #0
 8007900:	60f8      	str	r0, [r7, #12]
 8007902:	60b9      	str	r1, [r7, #8]
 8007904:	607a      	str	r2, [r7, #4]
 8007906:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	6a1b      	ldr	r3, [r3, #32]
 800790c:	f023 0210 	bic.w	r2, r3, #16
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	699b      	ldr	r3, [r3, #24]
 8007918:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	6a1b      	ldr	r3, [r3, #32]
 800791e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007920:	697b      	ldr	r3, [r7, #20]
 8007922:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007926:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	021b      	lsls	r3, r3, #8
 800792c:	697a      	ldr	r2, [r7, #20]
 800792e:	4313      	orrs	r3, r2
 8007930:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007932:	697b      	ldr	r3, [r7, #20]
 8007934:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007938:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800793a:	683b      	ldr	r3, [r7, #0]
 800793c:	031b      	lsls	r3, r3, #12
 800793e:	b29b      	uxth	r3, r3
 8007940:	697a      	ldr	r2, [r7, #20]
 8007942:	4313      	orrs	r3, r2
 8007944:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007946:	693b      	ldr	r3, [r7, #16]
 8007948:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800794c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800794e:	68bb      	ldr	r3, [r7, #8]
 8007950:	011b      	lsls	r3, r3, #4
 8007952:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007956:	693a      	ldr	r2, [r7, #16]
 8007958:	4313      	orrs	r3, r2
 800795a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	697a      	ldr	r2, [r7, #20]
 8007960:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	693a      	ldr	r2, [r7, #16]
 8007966:	621a      	str	r2, [r3, #32]
}
 8007968:	bf00      	nop
 800796a:	371c      	adds	r7, #28
 800796c:	46bd      	mov	sp, r7
 800796e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007972:	4770      	bx	lr

08007974 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007974:	b480      	push	{r7}
 8007976:	b087      	sub	sp, #28
 8007978:	af00      	add	r7, sp, #0
 800797a:	60f8      	str	r0, [r7, #12]
 800797c:	60b9      	str	r1, [r7, #8]
 800797e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	6a1b      	ldr	r3, [r3, #32]
 8007984:	f023 0210 	bic.w	r2, r3, #16
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	699b      	ldr	r3, [r3, #24]
 8007990:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	6a1b      	ldr	r3, [r3, #32]
 8007996:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007998:	697b      	ldr	r3, [r7, #20]
 800799a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800799e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	031b      	lsls	r3, r3, #12
 80079a4:	697a      	ldr	r2, [r7, #20]
 80079a6:	4313      	orrs	r3, r2
 80079a8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80079aa:	693b      	ldr	r3, [r7, #16]
 80079ac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80079b0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80079b2:	68bb      	ldr	r3, [r7, #8]
 80079b4:	011b      	lsls	r3, r3, #4
 80079b6:	693a      	ldr	r2, [r7, #16]
 80079b8:	4313      	orrs	r3, r2
 80079ba:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	697a      	ldr	r2, [r7, #20]
 80079c0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	693a      	ldr	r2, [r7, #16]
 80079c6:	621a      	str	r2, [r3, #32]
}
 80079c8:	bf00      	nop
 80079ca:	371c      	adds	r7, #28
 80079cc:	46bd      	mov	sp, r7
 80079ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d2:	4770      	bx	lr

080079d4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80079d4:	b480      	push	{r7}
 80079d6:	b087      	sub	sp, #28
 80079d8:	af00      	add	r7, sp, #0
 80079da:	60f8      	str	r0, [r7, #12]
 80079dc:	60b9      	str	r1, [r7, #8]
 80079de:	607a      	str	r2, [r7, #4]
 80079e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	6a1b      	ldr	r3, [r3, #32]
 80079e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	69db      	ldr	r3, [r3, #28]
 80079f2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	6a1b      	ldr	r3, [r3, #32]
 80079f8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80079fa:	697b      	ldr	r3, [r7, #20]
 80079fc:	f023 0303 	bic.w	r3, r3, #3
 8007a00:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007a02:	697a      	ldr	r2, [r7, #20]
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	4313      	orrs	r3, r2
 8007a08:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007a0a:	697b      	ldr	r3, [r7, #20]
 8007a0c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007a10:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	011b      	lsls	r3, r3, #4
 8007a16:	b2db      	uxtb	r3, r3
 8007a18:	697a      	ldr	r2, [r7, #20]
 8007a1a:	4313      	orrs	r3, r2
 8007a1c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007a1e:	693b      	ldr	r3, [r7, #16]
 8007a20:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007a24:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007a26:	68bb      	ldr	r3, [r7, #8]
 8007a28:	021b      	lsls	r3, r3, #8
 8007a2a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007a2e:	693a      	ldr	r2, [r7, #16]
 8007a30:	4313      	orrs	r3, r2
 8007a32:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	697a      	ldr	r2, [r7, #20]
 8007a38:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	693a      	ldr	r2, [r7, #16]
 8007a3e:	621a      	str	r2, [r3, #32]
}
 8007a40:	bf00      	nop
 8007a42:	371c      	adds	r7, #28
 8007a44:	46bd      	mov	sp, r7
 8007a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4a:	4770      	bx	lr

08007a4c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	b087      	sub	sp, #28
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	60f8      	str	r0, [r7, #12]
 8007a54:	60b9      	str	r1, [r7, #8]
 8007a56:	607a      	str	r2, [r7, #4]
 8007a58:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	6a1b      	ldr	r3, [r3, #32]
 8007a5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	69db      	ldr	r3, [r3, #28]
 8007a6a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	6a1b      	ldr	r3, [r3, #32]
 8007a70:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007a72:	697b      	ldr	r3, [r7, #20]
 8007a74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a78:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	021b      	lsls	r3, r3, #8
 8007a7e:	697a      	ldr	r2, [r7, #20]
 8007a80:	4313      	orrs	r3, r2
 8007a82:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007a84:	697b      	ldr	r3, [r7, #20]
 8007a86:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007a8a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	031b      	lsls	r3, r3, #12
 8007a90:	b29b      	uxth	r3, r3
 8007a92:	697a      	ldr	r2, [r7, #20]
 8007a94:	4313      	orrs	r3, r2
 8007a96:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007a98:	693b      	ldr	r3, [r7, #16]
 8007a9a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007a9e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	031b      	lsls	r3, r3, #12
 8007aa4:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007aa8:	693a      	ldr	r2, [r7, #16]
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	697a      	ldr	r2, [r7, #20]
 8007ab2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	693a      	ldr	r2, [r7, #16]
 8007ab8:	621a      	str	r2, [r3, #32]
}
 8007aba:	bf00      	nop
 8007abc:	371c      	adds	r7, #28
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac4:	4770      	bx	lr

08007ac6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007ac6:	b480      	push	{r7}
 8007ac8:	b085      	sub	sp, #20
 8007aca:	af00      	add	r7, sp, #0
 8007acc:	6078      	str	r0, [r7, #4]
 8007ace:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	689b      	ldr	r3, [r3, #8]
 8007ad4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007adc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007ade:	683a      	ldr	r2, [r7, #0]
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	f043 0307 	orr.w	r3, r3, #7
 8007ae8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	68fa      	ldr	r2, [r7, #12]
 8007aee:	609a      	str	r2, [r3, #8]
}
 8007af0:	bf00      	nop
 8007af2:	3714      	adds	r7, #20
 8007af4:	46bd      	mov	sp, r7
 8007af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afa:	4770      	bx	lr

08007afc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007afc:	b480      	push	{r7}
 8007afe:	b087      	sub	sp, #28
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	60f8      	str	r0, [r7, #12]
 8007b04:	60b9      	str	r1, [r7, #8]
 8007b06:	607a      	str	r2, [r7, #4]
 8007b08:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	689b      	ldr	r3, [r3, #8]
 8007b0e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b10:	697b      	ldr	r3, [r7, #20]
 8007b12:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007b16:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	021a      	lsls	r2, r3, #8
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	431a      	orrs	r2, r3
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	4313      	orrs	r3, r2
 8007b24:	697a      	ldr	r2, [r7, #20]
 8007b26:	4313      	orrs	r3, r2
 8007b28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	697a      	ldr	r2, [r7, #20]
 8007b2e:	609a      	str	r2, [r3, #8]
}
 8007b30:	bf00      	nop
 8007b32:	371c      	adds	r7, #28
 8007b34:	46bd      	mov	sp, r7
 8007b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3a:	4770      	bx	lr

08007b3c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	b087      	sub	sp, #28
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	60f8      	str	r0, [r7, #12]
 8007b44:	60b9      	str	r1, [r7, #8]
 8007b46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007b48:	68bb      	ldr	r3, [r7, #8]
 8007b4a:	f003 031f 	and.w	r3, r3, #31
 8007b4e:	2201      	movs	r2, #1
 8007b50:	fa02 f303 	lsl.w	r3, r2, r3
 8007b54:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	6a1a      	ldr	r2, [r3, #32]
 8007b5a:	697b      	ldr	r3, [r7, #20]
 8007b5c:	43db      	mvns	r3, r3
 8007b5e:	401a      	ands	r2, r3
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	6a1a      	ldr	r2, [r3, #32]
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	f003 031f 	and.w	r3, r3, #31
 8007b6e:	6879      	ldr	r1, [r7, #4]
 8007b70:	fa01 f303 	lsl.w	r3, r1, r3
 8007b74:	431a      	orrs	r2, r3
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	621a      	str	r2, [r3, #32]
}
 8007b7a:	bf00      	nop
 8007b7c:	371c      	adds	r7, #28
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b84:	4770      	bx	lr
	...

08007b88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007b88:	b480      	push	{r7}
 8007b8a:	b085      	sub	sp, #20
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
 8007b90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b98:	2b01      	cmp	r3, #1
 8007b9a:	d101      	bne.n	8007ba0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007b9c:	2302      	movs	r3, #2
 8007b9e:	e06d      	b.n	8007c7c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2201      	movs	r2, #1
 8007ba4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2202      	movs	r2, #2
 8007bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	685b      	ldr	r3, [r3, #4]
 8007bb6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	689b      	ldr	r3, [r3, #8]
 8007bbe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	4a30      	ldr	r2, [pc, #192]	; (8007c88 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007bc6:	4293      	cmp	r3, r2
 8007bc8:	d004      	beq.n	8007bd4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	4a2f      	ldr	r2, [pc, #188]	; (8007c8c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007bd0:	4293      	cmp	r3, r2
 8007bd2:	d108      	bne.n	8007be6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007bda:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	685b      	ldr	r3, [r3, #4]
 8007be0:	68fa      	ldr	r2, [r7, #12]
 8007be2:	4313      	orrs	r3, r2
 8007be4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bec:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	68fa      	ldr	r2, [r7, #12]
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	68fa      	ldr	r2, [r7, #12]
 8007bfe:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	4a20      	ldr	r2, [pc, #128]	; (8007c88 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007c06:	4293      	cmp	r3, r2
 8007c08:	d022      	beq.n	8007c50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c12:	d01d      	beq.n	8007c50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	4a1d      	ldr	r2, [pc, #116]	; (8007c90 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d018      	beq.n	8007c50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	4a1c      	ldr	r2, [pc, #112]	; (8007c94 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d013      	beq.n	8007c50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	4a1a      	ldr	r2, [pc, #104]	; (8007c98 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d00e      	beq.n	8007c50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	4a15      	ldr	r2, [pc, #84]	; (8007c8c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	d009      	beq.n	8007c50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	4a16      	ldr	r2, [pc, #88]	; (8007c9c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d004      	beq.n	8007c50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	4a15      	ldr	r2, [pc, #84]	; (8007ca0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d10c      	bne.n	8007c6a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c56:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	689b      	ldr	r3, [r3, #8]
 8007c5c:	68ba      	ldr	r2, [r7, #8]
 8007c5e:	4313      	orrs	r3, r2
 8007c60:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	68ba      	ldr	r2, [r7, #8]
 8007c68:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2201      	movs	r2, #1
 8007c6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2200      	movs	r2, #0
 8007c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007c7a:	2300      	movs	r3, #0
}
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	3714      	adds	r7, #20
 8007c80:	46bd      	mov	sp, r7
 8007c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c86:	4770      	bx	lr
 8007c88:	40010000 	.word	0x40010000
 8007c8c:	40010400 	.word	0x40010400
 8007c90:	40000400 	.word	0x40000400
 8007c94:	40000800 	.word	0x40000800
 8007c98:	40000c00 	.word	0x40000c00
 8007c9c:	40014000 	.word	0x40014000
 8007ca0:	40001800 	.word	0x40001800

08007ca4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007ca4:	b480      	push	{r7}
 8007ca6:	b085      	sub	sp, #20
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
 8007cac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007cae:	2300      	movs	r3, #0
 8007cb0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007cb8:	2b01      	cmp	r3, #1
 8007cba:	d101      	bne.n	8007cc0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007cbc:	2302      	movs	r3, #2
 8007cbe:	e065      	b.n	8007d8c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2201      	movs	r2, #1
 8007cc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	68db      	ldr	r3, [r3, #12]
 8007cd2:	4313      	orrs	r3, r2
 8007cd4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	689b      	ldr	r3, [r3, #8]
 8007ce0:	4313      	orrs	r3, r2
 8007ce2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	685b      	ldr	r3, [r3, #4]
 8007cee:	4313      	orrs	r3, r2
 8007cf0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	4313      	orrs	r3, r2
 8007cfe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	691b      	ldr	r3, [r3, #16]
 8007d0a:	4313      	orrs	r3, r2
 8007d0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	695b      	ldr	r3, [r3, #20]
 8007d18:	4313      	orrs	r3, r2
 8007d1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d26:	4313      	orrs	r3, r2
 8007d28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	699b      	ldr	r3, [r3, #24]
 8007d34:	041b      	lsls	r3, r3, #16
 8007d36:	4313      	orrs	r3, r2
 8007d38:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	4a16      	ldr	r2, [pc, #88]	; (8007d98 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8007d40:	4293      	cmp	r3, r2
 8007d42:	d004      	beq.n	8007d4e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	4a14      	ldr	r2, [pc, #80]	; (8007d9c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8007d4a:	4293      	cmp	r3, r2
 8007d4c:	d115      	bne.n	8007d7a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d58:	051b      	lsls	r3, r3, #20
 8007d5a:	4313      	orrs	r3, r2
 8007d5c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	69db      	ldr	r3, [r3, #28]
 8007d68:	4313      	orrs	r3, r2
 8007d6a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	6a1b      	ldr	r3, [r3, #32]
 8007d76:	4313      	orrs	r3, r2
 8007d78:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	68fa      	ldr	r2, [r7, #12]
 8007d80:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2200      	movs	r2, #0
 8007d86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d8a:	2300      	movs	r3, #0
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	3714      	adds	r7, #20
 8007d90:	46bd      	mov	sp, r7
 8007d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d96:	4770      	bx	lr
 8007d98:	40010000 	.word	0x40010000
 8007d9c:	40010400 	.word	0x40010400

08007da0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007da0:	b480      	push	{r7}
 8007da2:	b083      	sub	sp, #12
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007da8:	bf00      	nop
 8007daa:	370c      	adds	r7, #12
 8007dac:	46bd      	mov	sp, r7
 8007dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db2:	4770      	bx	lr

08007db4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007db4:	b480      	push	{r7}
 8007db6:	b083      	sub	sp, #12
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007dbc:	bf00      	nop
 8007dbe:	370c      	adds	r7, #12
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc6:	4770      	bx	lr

08007dc8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007dc8:	b480      	push	{r7}
 8007dca:	b083      	sub	sp, #12
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007dd0:	bf00      	nop
 8007dd2:	370c      	adds	r7, #12
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dda:	4770      	bx	lr

08007ddc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b082      	sub	sp, #8
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d101      	bne.n	8007dee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007dea:	2301      	movs	r3, #1
 8007dec:	e040      	b.n	8007e70 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d106      	bne.n	8007e04 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2200      	movs	r2, #0
 8007dfa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007dfe:	6878      	ldr	r0, [r7, #4]
 8007e00:	f7fa fc28 	bl	8002654 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2224      	movs	r2, #36	; 0x24
 8007e08:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	681a      	ldr	r2, [r3, #0]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f022 0201 	bic.w	r2, r2, #1
 8007e18:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007e1a:	6878      	ldr	r0, [r7, #4]
 8007e1c:	f000 fac4 	bl	80083a8 <UART_SetConfig>
 8007e20:	4603      	mov	r3, r0
 8007e22:	2b01      	cmp	r3, #1
 8007e24:	d101      	bne.n	8007e2a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007e26:	2301      	movs	r3, #1
 8007e28:	e022      	b.n	8007e70 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d002      	beq.n	8007e38 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007e32:	6878      	ldr	r0, [r7, #4]
 8007e34:	f000 fd62 	bl	80088fc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	685a      	ldr	r2, [r3, #4]
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007e46:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	689a      	ldr	r2, [r3, #8]
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007e56:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	681a      	ldr	r2, [r3, #0]
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f042 0201 	orr.w	r2, r2, #1
 8007e66:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007e68:	6878      	ldr	r0, [r7, #4]
 8007e6a:	f000 fde9 	bl	8008a40 <UART_CheckIdleState>
 8007e6e:	4603      	mov	r3, r0
}
 8007e70:	4618      	mov	r0, r3
 8007e72:	3708      	adds	r7, #8
 8007e74:	46bd      	mov	sp, r7
 8007e76:	bd80      	pop	{r7, pc}

08007e78 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b08a      	sub	sp, #40	; 0x28
 8007e7c:	af02      	add	r7, sp, #8
 8007e7e:	60f8      	str	r0, [r7, #12]
 8007e80:	60b9      	str	r1, [r7, #8]
 8007e82:	603b      	str	r3, [r7, #0]
 8007e84:	4613      	mov	r3, r2
 8007e86:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e8c:	2b20      	cmp	r3, #32
 8007e8e:	d17f      	bne.n	8007f90 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e90:	68bb      	ldr	r3, [r7, #8]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d002      	beq.n	8007e9c <HAL_UART_Transmit+0x24>
 8007e96:	88fb      	ldrh	r3, [r7, #6]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d101      	bne.n	8007ea0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	e078      	b.n	8007f92 <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007ea6:	2b01      	cmp	r3, #1
 8007ea8:	d101      	bne.n	8007eae <HAL_UART_Transmit+0x36>
 8007eaa:	2302      	movs	r3, #2
 8007eac:	e071      	b.n	8007f92 <HAL_UART_Transmit+0x11a>
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	2221      	movs	r2, #33	; 0x21
 8007ec0:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007ec2:	f7fa fe33 	bl	8002b2c <HAL_GetTick>
 8007ec6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	88fa      	ldrh	r2, [r7, #6]
 8007ecc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	88fa      	ldrh	r2, [r7, #6]
 8007ed4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	689b      	ldr	r3, [r3, #8]
 8007edc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ee0:	d108      	bne.n	8007ef4 <HAL_UART_Transmit+0x7c>
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	691b      	ldr	r3, [r3, #16]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d104      	bne.n	8007ef4 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 8007eea:	2300      	movs	r3, #0
 8007eec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007eee:	68bb      	ldr	r3, [r7, #8]
 8007ef0:	61bb      	str	r3, [r7, #24]
 8007ef2:	e003      	b.n	8007efc <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007ef8:	2300      	movs	r3, #0
 8007efa:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	2200      	movs	r2, #0
 8007f00:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8007f04:	e02c      	b.n	8007f60 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	9300      	str	r3, [sp, #0]
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	2180      	movs	r1, #128	; 0x80
 8007f10:	68f8      	ldr	r0, [r7, #12]
 8007f12:	f000 fdda 	bl	8008aca <UART_WaitOnFlagUntilTimeout>
 8007f16:	4603      	mov	r3, r0
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d001      	beq.n	8007f20 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 8007f1c:	2303      	movs	r3, #3
 8007f1e:	e038      	b.n	8007f92 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8007f20:	69fb      	ldr	r3, [r7, #28]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d10b      	bne.n	8007f3e <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007f26:	69bb      	ldr	r3, [r7, #24]
 8007f28:	881b      	ldrh	r3, [r3, #0]
 8007f2a:	461a      	mov	r2, r3
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007f34:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007f36:	69bb      	ldr	r3, [r7, #24]
 8007f38:	3302      	adds	r3, #2
 8007f3a:	61bb      	str	r3, [r7, #24]
 8007f3c:	e007      	b.n	8007f4e <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007f3e:	69fb      	ldr	r3, [r7, #28]
 8007f40:	781a      	ldrb	r2, [r3, #0]
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007f48:	69fb      	ldr	r3, [r7, #28]
 8007f4a:	3301      	adds	r3, #1
 8007f4c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007f54:	b29b      	uxth	r3, r3
 8007f56:	3b01      	subs	r3, #1
 8007f58:	b29a      	uxth	r2, r3
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007f66:	b29b      	uxth	r3, r3
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d1cc      	bne.n	8007f06 <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	9300      	str	r3, [sp, #0]
 8007f70:	697b      	ldr	r3, [r7, #20]
 8007f72:	2200      	movs	r2, #0
 8007f74:	2140      	movs	r1, #64	; 0x40
 8007f76:	68f8      	ldr	r0, [r7, #12]
 8007f78:	f000 fda7 	bl	8008aca <UART_WaitOnFlagUntilTimeout>
 8007f7c:	4603      	mov	r3, r0
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d001      	beq.n	8007f86 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007f82:	2303      	movs	r3, #3
 8007f84:	e005      	b.n	8007f92 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	2220      	movs	r2, #32
 8007f8a:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	e000      	b.n	8007f92 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8007f90:	2302      	movs	r3, #2
  }
}
 8007f92:	4618      	mov	r0, r3
 8007f94:	3720      	adds	r7, #32
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bd80      	pop	{r7, pc}
	...

08007f9c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	b085      	sub	sp, #20
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	60f8      	str	r0, [r7, #12]
 8007fa4:	60b9      	str	r1, [r7, #8]
 8007fa6:	4613      	mov	r3, r2
 8007fa8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007fae:	2b20      	cmp	r3, #32
 8007fb0:	f040 808a 	bne.w	80080c8 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007fb4:	68bb      	ldr	r3, [r7, #8]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d002      	beq.n	8007fc0 <HAL_UART_Receive_IT+0x24>
 8007fba:	88fb      	ldrh	r3, [r7, #6]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d101      	bne.n	8007fc4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	e082      	b.n	80080ca <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007fca:	2b01      	cmp	r3, #1
 8007fcc:	d101      	bne.n	8007fd2 <HAL_UART_Receive_IT+0x36>
 8007fce:	2302      	movs	r3, #2
 8007fd0:	e07b      	b.n	80080ca <HAL_UART_Receive_IT+0x12e>
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	2201      	movs	r2, #1
 8007fd6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	68ba      	ldr	r2, [r7, #8]
 8007fde:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	88fa      	ldrh	r2, [r7, #6]
 8007fe4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	88fa      	ldrh	r2, [r7, #6]
 8007fec:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	689b      	ldr	r3, [r3, #8]
 8007ffa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ffe:	d10e      	bne.n	800801e <HAL_UART_Receive_IT+0x82>
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	691b      	ldr	r3, [r3, #16]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d105      	bne.n	8008014 <HAL_UART_Receive_IT+0x78>
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800800e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008012:	e02d      	b.n	8008070 <HAL_UART_Receive_IT+0xd4>
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	22ff      	movs	r2, #255	; 0xff
 8008018:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800801c:	e028      	b.n	8008070 <HAL_UART_Receive_IT+0xd4>
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	689b      	ldr	r3, [r3, #8]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d10d      	bne.n	8008042 <HAL_UART_Receive_IT+0xa6>
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	691b      	ldr	r3, [r3, #16]
 800802a:	2b00      	cmp	r3, #0
 800802c:	d104      	bne.n	8008038 <HAL_UART_Receive_IT+0x9c>
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	22ff      	movs	r2, #255	; 0xff
 8008032:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008036:	e01b      	b.n	8008070 <HAL_UART_Receive_IT+0xd4>
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	227f      	movs	r2, #127	; 0x7f
 800803c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008040:	e016      	b.n	8008070 <HAL_UART_Receive_IT+0xd4>
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	689b      	ldr	r3, [r3, #8]
 8008046:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800804a:	d10d      	bne.n	8008068 <HAL_UART_Receive_IT+0xcc>
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	691b      	ldr	r3, [r3, #16]
 8008050:	2b00      	cmp	r3, #0
 8008052:	d104      	bne.n	800805e <HAL_UART_Receive_IT+0xc2>
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	227f      	movs	r2, #127	; 0x7f
 8008058:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800805c:	e008      	b.n	8008070 <HAL_UART_Receive_IT+0xd4>
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	223f      	movs	r2, #63	; 0x3f
 8008062:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008066:	e003      	b.n	8008070 <HAL_UART_Receive_IT+0xd4>
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	2200      	movs	r2, #0
 800806c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	2200      	movs	r2, #0
 8008074:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	2222      	movs	r2, #34	; 0x22
 800807a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	689a      	ldr	r2, [r3, #8]
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f042 0201 	orr.w	r2, r2, #1
 800808a:	609a      	str	r2, [r3, #8]

    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	689b      	ldr	r3, [r3, #8]
 8008090:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008094:	d107      	bne.n	80080a6 <HAL_UART_Receive_IT+0x10a>
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	691b      	ldr	r3, [r3, #16]
 800809a:	2b00      	cmp	r3, #0
 800809c:	d103      	bne.n	80080a6 <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	4a0d      	ldr	r2, [pc, #52]	; (80080d8 <HAL_UART_Receive_IT+0x13c>)
 80080a2:	661a      	str	r2, [r3, #96]	; 0x60
 80080a4:	e002      	b.n	80080ac <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	4a0c      	ldr	r2, [pc, #48]	; (80080dc <HAL_UART_Receive_IT+0x140>)
 80080aa:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	2200      	movs	r2, #0
 80080b0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	681a      	ldr	r2, [r3, #0]
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 80080c2:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80080c4:	2300      	movs	r3, #0
 80080c6:	e000      	b.n	80080ca <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 80080c8:	2302      	movs	r3, #2
  }
}
 80080ca:	4618      	mov	r0, r3
 80080cc:	3714      	adds	r7, #20
 80080ce:	46bd      	mov	sp, r7
 80080d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d4:	4770      	bx	lr
 80080d6:	bf00      	nop
 80080d8:	08008d05 	.word	0x08008d05
 80080dc:	08008c5f 	.word	0x08008c5f

080080e0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b088      	sub	sp, #32
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	69db      	ldr	r3, [r3, #28]
 80080ee:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	689b      	ldr	r3, [r3, #8]
 80080fe:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008100:	69fa      	ldr	r2, [r7, #28]
 8008102:	f640 030f 	movw	r3, #2063	; 0x80f
 8008106:	4013      	ands	r3, r2
 8008108:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800810a:	693b      	ldr	r3, [r7, #16]
 800810c:	2b00      	cmp	r3, #0
 800810e:	d113      	bne.n	8008138 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008110:	69fb      	ldr	r3, [r7, #28]
 8008112:	f003 0320 	and.w	r3, r3, #32
 8008116:	2b00      	cmp	r3, #0
 8008118:	d00e      	beq.n	8008138 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800811a:	69bb      	ldr	r3, [r7, #24]
 800811c:	f003 0320 	and.w	r3, r3, #32
 8008120:	2b00      	cmp	r3, #0
 8008122:	d009      	beq.n	8008138 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008128:	2b00      	cmp	r3, #0
 800812a:	f000 8114 	beq.w	8008356 <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008132:	6878      	ldr	r0, [r7, #4]
 8008134:	4798      	blx	r3
      }
      return;
 8008136:	e10e      	b.n	8008356 <HAL_UART_IRQHandler+0x276>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008138:	693b      	ldr	r3, [r7, #16]
 800813a:	2b00      	cmp	r3, #0
 800813c:	f000 80d6 	beq.w	80082ec <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008140:	697b      	ldr	r3, [r7, #20]
 8008142:	f003 0301 	and.w	r3, r3, #1
 8008146:	2b00      	cmp	r3, #0
 8008148:	d105      	bne.n	8008156 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800814a:	69bb      	ldr	r3, [r7, #24]
 800814c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008150:	2b00      	cmp	r3, #0
 8008152:	f000 80cb 	beq.w	80082ec <HAL_UART_IRQHandler+0x20c>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008156:	69fb      	ldr	r3, [r7, #28]
 8008158:	f003 0301 	and.w	r3, r3, #1
 800815c:	2b00      	cmp	r3, #0
 800815e:	d00e      	beq.n	800817e <HAL_UART_IRQHandler+0x9e>
 8008160:	69bb      	ldr	r3, [r7, #24]
 8008162:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008166:	2b00      	cmp	r3, #0
 8008168:	d009      	beq.n	800817e <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	2201      	movs	r2, #1
 8008170:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008176:	f043 0201 	orr.w	r2, r3, #1
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800817e:	69fb      	ldr	r3, [r7, #28]
 8008180:	f003 0302 	and.w	r3, r3, #2
 8008184:	2b00      	cmp	r3, #0
 8008186:	d00e      	beq.n	80081a6 <HAL_UART_IRQHandler+0xc6>
 8008188:	697b      	ldr	r3, [r7, #20]
 800818a:	f003 0301 	and.w	r3, r3, #1
 800818e:	2b00      	cmp	r3, #0
 8008190:	d009      	beq.n	80081a6 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	2202      	movs	r2, #2
 8008198:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800819e:	f043 0204 	orr.w	r2, r3, #4
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80081a6:	69fb      	ldr	r3, [r7, #28]
 80081a8:	f003 0304 	and.w	r3, r3, #4
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d00e      	beq.n	80081ce <HAL_UART_IRQHandler+0xee>
 80081b0:	697b      	ldr	r3, [r7, #20]
 80081b2:	f003 0301 	and.w	r3, r3, #1
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d009      	beq.n	80081ce <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	2204      	movs	r2, #4
 80081c0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80081c6:	f043 0202 	orr.w	r2, r3, #2
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80081ce:	69fb      	ldr	r3, [r7, #28]
 80081d0:	f003 0308 	and.w	r3, r3, #8
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d013      	beq.n	8008200 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80081d8:	69bb      	ldr	r3, [r7, #24]
 80081da:	f003 0320 	and.w	r3, r3, #32
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d104      	bne.n	80081ec <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80081e2:	697b      	ldr	r3, [r7, #20]
 80081e4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d009      	beq.n	8008200 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	2208      	movs	r2, #8
 80081f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80081f8:	f043 0208 	orr.w	r2, r3, #8
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008200:	69fb      	ldr	r3, [r7, #28]
 8008202:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008206:	2b00      	cmp	r3, #0
 8008208:	d00f      	beq.n	800822a <HAL_UART_IRQHandler+0x14a>
 800820a:	69bb      	ldr	r3, [r7, #24]
 800820c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008210:	2b00      	cmp	r3, #0
 8008212:	d00a      	beq.n	800822a <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800821c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008222:	f043 0220 	orr.w	r2, r3, #32
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800822e:	2b00      	cmp	r3, #0
 8008230:	f000 8093 	beq.w	800835a <HAL_UART_IRQHandler+0x27a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008234:	69fb      	ldr	r3, [r7, #28]
 8008236:	f003 0320 	and.w	r3, r3, #32
 800823a:	2b00      	cmp	r3, #0
 800823c:	d00c      	beq.n	8008258 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800823e:	69bb      	ldr	r3, [r7, #24]
 8008240:	f003 0320 	and.w	r3, r3, #32
 8008244:	2b00      	cmp	r3, #0
 8008246:	d007      	beq.n	8008258 <HAL_UART_IRQHandler+0x178>
      {
        if (huart->RxISR != NULL)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800824c:	2b00      	cmp	r3, #0
 800824e:	d003      	beq.n	8008258 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008254:	6878      	ldr	r0, [r7, #4]
 8008256:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800825c:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	689b      	ldr	r3, [r3, #8]
 8008264:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008268:	2b40      	cmp	r3, #64	; 0x40
 800826a:	d004      	beq.n	8008276 <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008272:	2b00      	cmp	r3, #0
 8008274:	d031      	beq.n	80082da <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008276:	6878      	ldr	r0, [r7, #4]
 8008278:	f000 fca2 	bl	8008bc0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	689b      	ldr	r3, [r3, #8]
 8008282:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008286:	2b40      	cmp	r3, #64	; 0x40
 8008288:	d123      	bne.n	80082d2 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	689a      	ldr	r2, [r3, #8]
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008298:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d013      	beq.n	80082ca <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80082a6:	4a30      	ldr	r2, [pc, #192]	; (8008368 <HAL_UART_IRQHandler+0x288>)
 80082a8:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80082ae:	4618      	mov	r0, r3
 80082b0:	f7fb fa96 	bl	80037e0 <HAL_DMA_Abort_IT>
 80082b4:	4603      	mov	r3, r0
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d016      	beq.n	80082e8 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80082be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082c0:	687a      	ldr	r2, [r7, #4]
 80082c2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80082c4:	4610      	mov	r0, r2
 80082c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082c8:	e00e      	b.n	80082e8 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80082ca:	6878      	ldr	r0, [r7, #4]
 80082cc:	f000 f858 	bl	8008380 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082d0:	e00a      	b.n	80082e8 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	f000 f854 	bl	8008380 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082d8:	e006      	b.n	80082e8 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80082da:	6878      	ldr	r0, [r7, #4]
 80082dc:	f000 f850 	bl	8008380 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2200      	movs	r2, #0
 80082e4:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 80082e6:	e038      	b.n	800835a <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082e8:	bf00      	nop
    return;
 80082ea:	e036      	b.n	800835a <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */
#if defined(USART_CR1_UESM)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80082ec:	69fb      	ldr	r3, [r7, #28]
 80082ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d00d      	beq.n	8008312 <HAL_UART_IRQHandler+0x232>
 80082f6:	697b      	ldr	r3, [r7, #20]
 80082f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d008      	beq.n	8008312 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008308:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800830a:	6878      	ldr	r0, [r7, #4]
 800830c:	f000 f842 	bl	8008394 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008310:	e026      	b.n	8008360 <HAL_UART_IRQHandler+0x280>
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008312:	69fb      	ldr	r3, [r7, #28]
 8008314:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008318:	2b00      	cmp	r3, #0
 800831a:	d00d      	beq.n	8008338 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800831c:	69bb      	ldr	r3, [r7, #24]
 800831e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008322:	2b00      	cmp	r3, #0
 8008324:	d008      	beq.n	8008338 <HAL_UART_IRQHandler+0x258>
  {
    if (huart->TxISR != NULL)
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800832a:	2b00      	cmp	r3, #0
 800832c:	d017      	beq.n	800835e <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	4798      	blx	r3
    }
    return;
 8008336:	e012      	b.n	800835e <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008338:	69fb      	ldr	r3, [r7, #28]
 800833a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800833e:	2b00      	cmp	r3, #0
 8008340:	d00e      	beq.n	8008360 <HAL_UART_IRQHandler+0x280>
 8008342:	69bb      	ldr	r3, [r7, #24]
 8008344:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008348:	2b00      	cmp	r3, #0
 800834a:	d009      	beq.n	8008360 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 800834c:	6878      	ldr	r0, [r7, #4]
 800834e:	f000 fc6d 	bl	8008c2c <UART_EndTransmit_IT>
    return;
 8008352:	bf00      	nop
 8008354:	e004      	b.n	8008360 <HAL_UART_IRQHandler+0x280>
      return;
 8008356:	bf00      	nop
 8008358:	e002      	b.n	8008360 <HAL_UART_IRQHandler+0x280>
    return;
 800835a:	bf00      	nop
 800835c:	e000      	b.n	8008360 <HAL_UART_IRQHandler+0x280>
    return;
 800835e:	bf00      	nop
  }

}
 8008360:	3720      	adds	r7, #32
 8008362:	46bd      	mov	sp, r7
 8008364:	bd80      	pop	{r7, pc}
 8008366:	bf00      	nop
 8008368:	08008c01 	.word	0x08008c01

0800836c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800836c:	b480      	push	{r7}
 800836e:	b083      	sub	sp, #12
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008374:	bf00      	nop
 8008376:	370c      	adds	r7, #12
 8008378:	46bd      	mov	sp, r7
 800837a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837e:	4770      	bx	lr

08008380 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008380:	b480      	push	{r7}
 8008382:	b083      	sub	sp, #12
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008388:	bf00      	nop
 800838a:	370c      	adds	r7, #12
 800838c:	46bd      	mov	sp, r7
 800838e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008392:	4770      	bx	lr

08008394 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008394:	b480      	push	{r7}
 8008396:	b083      	sub	sp, #12
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800839c:	bf00      	nop
 800839e:	370c      	adds	r7, #12
 80083a0:	46bd      	mov	sp, r7
 80083a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a6:	4770      	bx	lr

080083a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b088      	sub	sp, #32
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80083b0:	2300      	movs	r3, #0
 80083b2:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 80083b4:	2300      	movs	r3, #0
 80083b6:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	689a      	ldr	r2, [r3, #8]
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	691b      	ldr	r3, [r3, #16]
 80083c0:	431a      	orrs	r2, r3
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	695b      	ldr	r3, [r3, #20]
 80083c6:	431a      	orrs	r2, r3
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	69db      	ldr	r3, [r3, #28]
 80083cc:	4313      	orrs	r3, r2
 80083ce:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	681a      	ldr	r2, [r3, #0]
 80083d6:	4bb1      	ldr	r3, [pc, #708]	; (800869c <UART_SetConfig+0x2f4>)
 80083d8:	4013      	ands	r3, r2
 80083da:	687a      	ldr	r2, [r7, #4]
 80083dc:	6812      	ldr	r2, [r2, #0]
 80083de:	6939      	ldr	r1, [r7, #16]
 80083e0:	430b      	orrs	r3, r1
 80083e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	685b      	ldr	r3, [r3, #4]
 80083ea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	68da      	ldr	r2, [r3, #12]
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	430a      	orrs	r2, r1
 80083f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	699b      	ldr	r3, [r3, #24]
 80083fe:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	6a1b      	ldr	r3, [r3, #32]
 8008404:	693a      	ldr	r2, [r7, #16]
 8008406:	4313      	orrs	r3, r2
 8008408:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	689b      	ldr	r3, [r3, #8]
 8008410:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	693a      	ldr	r2, [r7, #16]
 800841a:	430a      	orrs	r2, r1
 800841c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	4a9f      	ldr	r2, [pc, #636]	; (80086a0 <UART_SetConfig+0x2f8>)
 8008424:	4293      	cmp	r3, r2
 8008426:	d121      	bne.n	800846c <UART_SetConfig+0xc4>
 8008428:	4b9e      	ldr	r3, [pc, #632]	; (80086a4 <UART_SetConfig+0x2fc>)
 800842a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800842e:	f003 0303 	and.w	r3, r3, #3
 8008432:	2b03      	cmp	r3, #3
 8008434:	d816      	bhi.n	8008464 <UART_SetConfig+0xbc>
 8008436:	a201      	add	r2, pc, #4	; (adr r2, 800843c <UART_SetConfig+0x94>)
 8008438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800843c:	0800844d 	.word	0x0800844d
 8008440:	08008459 	.word	0x08008459
 8008444:	08008453 	.word	0x08008453
 8008448:	0800845f 	.word	0x0800845f
 800844c:	2301      	movs	r3, #1
 800844e:	77fb      	strb	r3, [r7, #31]
 8008450:	e151      	b.n	80086f6 <UART_SetConfig+0x34e>
 8008452:	2302      	movs	r3, #2
 8008454:	77fb      	strb	r3, [r7, #31]
 8008456:	e14e      	b.n	80086f6 <UART_SetConfig+0x34e>
 8008458:	2304      	movs	r3, #4
 800845a:	77fb      	strb	r3, [r7, #31]
 800845c:	e14b      	b.n	80086f6 <UART_SetConfig+0x34e>
 800845e:	2308      	movs	r3, #8
 8008460:	77fb      	strb	r3, [r7, #31]
 8008462:	e148      	b.n	80086f6 <UART_SetConfig+0x34e>
 8008464:	2310      	movs	r3, #16
 8008466:	77fb      	strb	r3, [r7, #31]
 8008468:	bf00      	nop
 800846a:	e144      	b.n	80086f6 <UART_SetConfig+0x34e>
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	4a8d      	ldr	r2, [pc, #564]	; (80086a8 <UART_SetConfig+0x300>)
 8008472:	4293      	cmp	r3, r2
 8008474:	d134      	bne.n	80084e0 <UART_SetConfig+0x138>
 8008476:	4b8b      	ldr	r3, [pc, #556]	; (80086a4 <UART_SetConfig+0x2fc>)
 8008478:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800847c:	f003 030c 	and.w	r3, r3, #12
 8008480:	2b0c      	cmp	r3, #12
 8008482:	d829      	bhi.n	80084d8 <UART_SetConfig+0x130>
 8008484:	a201      	add	r2, pc, #4	; (adr r2, 800848c <UART_SetConfig+0xe4>)
 8008486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800848a:	bf00      	nop
 800848c:	080084c1 	.word	0x080084c1
 8008490:	080084d9 	.word	0x080084d9
 8008494:	080084d9 	.word	0x080084d9
 8008498:	080084d9 	.word	0x080084d9
 800849c:	080084cd 	.word	0x080084cd
 80084a0:	080084d9 	.word	0x080084d9
 80084a4:	080084d9 	.word	0x080084d9
 80084a8:	080084d9 	.word	0x080084d9
 80084ac:	080084c7 	.word	0x080084c7
 80084b0:	080084d9 	.word	0x080084d9
 80084b4:	080084d9 	.word	0x080084d9
 80084b8:	080084d9 	.word	0x080084d9
 80084bc:	080084d3 	.word	0x080084d3
 80084c0:	2300      	movs	r3, #0
 80084c2:	77fb      	strb	r3, [r7, #31]
 80084c4:	e117      	b.n	80086f6 <UART_SetConfig+0x34e>
 80084c6:	2302      	movs	r3, #2
 80084c8:	77fb      	strb	r3, [r7, #31]
 80084ca:	e114      	b.n	80086f6 <UART_SetConfig+0x34e>
 80084cc:	2304      	movs	r3, #4
 80084ce:	77fb      	strb	r3, [r7, #31]
 80084d0:	e111      	b.n	80086f6 <UART_SetConfig+0x34e>
 80084d2:	2308      	movs	r3, #8
 80084d4:	77fb      	strb	r3, [r7, #31]
 80084d6:	e10e      	b.n	80086f6 <UART_SetConfig+0x34e>
 80084d8:	2310      	movs	r3, #16
 80084da:	77fb      	strb	r3, [r7, #31]
 80084dc:	bf00      	nop
 80084de:	e10a      	b.n	80086f6 <UART_SetConfig+0x34e>
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	4a71      	ldr	r2, [pc, #452]	; (80086ac <UART_SetConfig+0x304>)
 80084e6:	4293      	cmp	r3, r2
 80084e8:	d120      	bne.n	800852c <UART_SetConfig+0x184>
 80084ea:	4b6e      	ldr	r3, [pc, #440]	; (80086a4 <UART_SetConfig+0x2fc>)
 80084ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084f0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80084f4:	2b10      	cmp	r3, #16
 80084f6:	d00f      	beq.n	8008518 <UART_SetConfig+0x170>
 80084f8:	2b10      	cmp	r3, #16
 80084fa:	d802      	bhi.n	8008502 <UART_SetConfig+0x15a>
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d005      	beq.n	800850c <UART_SetConfig+0x164>
 8008500:	e010      	b.n	8008524 <UART_SetConfig+0x17c>
 8008502:	2b20      	cmp	r3, #32
 8008504:	d005      	beq.n	8008512 <UART_SetConfig+0x16a>
 8008506:	2b30      	cmp	r3, #48	; 0x30
 8008508:	d009      	beq.n	800851e <UART_SetConfig+0x176>
 800850a:	e00b      	b.n	8008524 <UART_SetConfig+0x17c>
 800850c:	2300      	movs	r3, #0
 800850e:	77fb      	strb	r3, [r7, #31]
 8008510:	e0f1      	b.n	80086f6 <UART_SetConfig+0x34e>
 8008512:	2302      	movs	r3, #2
 8008514:	77fb      	strb	r3, [r7, #31]
 8008516:	e0ee      	b.n	80086f6 <UART_SetConfig+0x34e>
 8008518:	2304      	movs	r3, #4
 800851a:	77fb      	strb	r3, [r7, #31]
 800851c:	e0eb      	b.n	80086f6 <UART_SetConfig+0x34e>
 800851e:	2308      	movs	r3, #8
 8008520:	77fb      	strb	r3, [r7, #31]
 8008522:	e0e8      	b.n	80086f6 <UART_SetConfig+0x34e>
 8008524:	2310      	movs	r3, #16
 8008526:	77fb      	strb	r3, [r7, #31]
 8008528:	bf00      	nop
 800852a:	e0e4      	b.n	80086f6 <UART_SetConfig+0x34e>
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	4a5f      	ldr	r2, [pc, #380]	; (80086b0 <UART_SetConfig+0x308>)
 8008532:	4293      	cmp	r3, r2
 8008534:	d120      	bne.n	8008578 <UART_SetConfig+0x1d0>
 8008536:	4b5b      	ldr	r3, [pc, #364]	; (80086a4 <UART_SetConfig+0x2fc>)
 8008538:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800853c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008540:	2b40      	cmp	r3, #64	; 0x40
 8008542:	d00f      	beq.n	8008564 <UART_SetConfig+0x1bc>
 8008544:	2b40      	cmp	r3, #64	; 0x40
 8008546:	d802      	bhi.n	800854e <UART_SetConfig+0x1a6>
 8008548:	2b00      	cmp	r3, #0
 800854a:	d005      	beq.n	8008558 <UART_SetConfig+0x1b0>
 800854c:	e010      	b.n	8008570 <UART_SetConfig+0x1c8>
 800854e:	2b80      	cmp	r3, #128	; 0x80
 8008550:	d005      	beq.n	800855e <UART_SetConfig+0x1b6>
 8008552:	2bc0      	cmp	r3, #192	; 0xc0
 8008554:	d009      	beq.n	800856a <UART_SetConfig+0x1c2>
 8008556:	e00b      	b.n	8008570 <UART_SetConfig+0x1c8>
 8008558:	2300      	movs	r3, #0
 800855a:	77fb      	strb	r3, [r7, #31]
 800855c:	e0cb      	b.n	80086f6 <UART_SetConfig+0x34e>
 800855e:	2302      	movs	r3, #2
 8008560:	77fb      	strb	r3, [r7, #31]
 8008562:	e0c8      	b.n	80086f6 <UART_SetConfig+0x34e>
 8008564:	2304      	movs	r3, #4
 8008566:	77fb      	strb	r3, [r7, #31]
 8008568:	e0c5      	b.n	80086f6 <UART_SetConfig+0x34e>
 800856a:	2308      	movs	r3, #8
 800856c:	77fb      	strb	r3, [r7, #31]
 800856e:	e0c2      	b.n	80086f6 <UART_SetConfig+0x34e>
 8008570:	2310      	movs	r3, #16
 8008572:	77fb      	strb	r3, [r7, #31]
 8008574:	bf00      	nop
 8008576:	e0be      	b.n	80086f6 <UART_SetConfig+0x34e>
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	4a4d      	ldr	r2, [pc, #308]	; (80086b4 <UART_SetConfig+0x30c>)
 800857e:	4293      	cmp	r3, r2
 8008580:	d124      	bne.n	80085cc <UART_SetConfig+0x224>
 8008582:	4b48      	ldr	r3, [pc, #288]	; (80086a4 <UART_SetConfig+0x2fc>)
 8008584:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008588:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800858c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008590:	d012      	beq.n	80085b8 <UART_SetConfig+0x210>
 8008592:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008596:	d802      	bhi.n	800859e <UART_SetConfig+0x1f6>
 8008598:	2b00      	cmp	r3, #0
 800859a:	d007      	beq.n	80085ac <UART_SetConfig+0x204>
 800859c:	e012      	b.n	80085c4 <UART_SetConfig+0x21c>
 800859e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80085a2:	d006      	beq.n	80085b2 <UART_SetConfig+0x20a>
 80085a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80085a8:	d009      	beq.n	80085be <UART_SetConfig+0x216>
 80085aa:	e00b      	b.n	80085c4 <UART_SetConfig+0x21c>
 80085ac:	2300      	movs	r3, #0
 80085ae:	77fb      	strb	r3, [r7, #31]
 80085b0:	e0a1      	b.n	80086f6 <UART_SetConfig+0x34e>
 80085b2:	2302      	movs	r3, #2
 80085b4:	77fb      	strb	r3, [r7, #31]
 80085b6:	e09e      	b.n	80086f6 <UART_SetConfig+0x34e>
 80085b8:	2304      	movs	r3, #4
 80085ba:	77fb      	strb	r3, [r7, #31]
 80085bc:	e09b      	b.n	80086f6 <UART_SetConfig+0x34e>
 80085be:	2308      	movs	r3, #8
 80085c0:	77fb      	strb	r3, [r7, #31]
 80085c2:	e098      	b.n	80086f6 <UART_SetConfig+0x34e>
 80085c4:	2310      	movs	r3, #16
 80085c6:	77fb      	strb	r3, [r7, #31]
 80085c8:	bf00      	nop
 80085ca:	e094      	b.n	80086f6 <UART_SetConfig+0x34e>
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	4a39      	ldr	r2, [pc, #228]	; (80086b8 <UART_SetConfig+0x310>)
 80085d2:	4293      	cmp	r3, r2
 80085d4:	d124      	bne.n	8008620 <UART_SetConfig+0x278>
 80085d6:	4b33      	ldr	r3, [pc, #204]	; (80086a4 <UART_SetConfig+0x2fc>)
 80085d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80085dc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80085e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80085e4:	d012      	beq.n	800860c <UART_SetConfig+0x264>
 80085e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80085ea:	d802      	bhi.n	80085f2 <UART_SetConfig+0x24a>
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d007      	beq.n	8008600 <UART_SetConfig+0x258>
 80085f0:	e012      	b.n	8008618 <UART_SetConfig+0x270>
 80085f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80085f6:	d006      	beq.n	8008606 <UART_SetConfig+0x25e>
 80085f8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80085fc:	d009      	beq.n	8008612 <UART_SetConfig+0x26a>
 80085fe:	e00b      	b.n	8008618 <UART_SetConfig+0x270>
 8008600:	2301      	movs	r3, #1
 8008602:	77fb      	strb	r3, [r7, #31]
 8008604:	e077      	b.n	80086f6 <UART_SetConfig+0x34e>
 8008606:	2302      	movs	r3, #2
 8008608:	77fb      	strb	r3, [r7, #31]
 800860a:	e074      	b.n	80086f6 <UART_SetConfig+0x34e>
 800860c:	2304      	movs	r3, #4
 800860e:	77fb      	strb	r3, [r7, #31]
 8008610:	e071      	b.n	80086f6 <UART_SetConfig+0x34e>
 8008612:	2308      	movs	r3, #8
 8008614:	77fb      	strb	r3, [r7, #31]
 8008616:	e06e      	b.n	80086f6 <UART_SetConfig+0x34e>
 8008618:	2310      	movs	r3, #16
 800861a:	77fb      	strb	r3, [r7, #31]
 800861c:	bf00      	nop
 800861e:	e06a      	b.n	80086f6 <UART_SetConfig+0x34e>
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	4a25      	ldr	r2, [pc, #148]	; (80086bc <UART_SetConfig+0x314>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d124      	bne.n	8008674 <UART_SetConfig+0x2cc>
 800862a:	4b1e      	ldr	r3, [pc, #120]	; (80086a4 <UART_SetConfig+0x2fc>)
 800862c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008630:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8008634:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008638:	d012      	beq.n	8008660 <UART_SetConfig+0x2b8>
 800863a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800863e:	d802      	bhi.n	8008646 <UART_SetConfig+0x29e>
 8008640:	2b00      	cmp	r3, #0
 8008642:	d007      	beq.n	8008654 <UART_SetConfig+0x2ac>
 8008644:	e012      	b.n	800866c <UART_SetConfig+0x2c4>
 8008646:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800864a:	d006      	beq.n	800865a <UART_SetConfig+0x2b2>
 800864c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008650:	d009      	beq.n	8008666 <UART_SetConfig+0x2be>
 8008652:	e00b      	b.n	800866c <UART_SetConfig+0x2c4>
 8008654:	2300      	movs	r3, #0
 8008656:	77fb      	strb	r3, [r7, #31]
 8008658:	e04d      	b.n	80086f6 <UART_SetConfig+0x34e>
 800865a:	2302      	movs	r3, #2
 800865c:	77fb      	strb	r3, [r7, #31]
 800865e:	e04a      	b.n	80086f6 <UART_SetConfig+0x34e>
 8008660:	2304      	movs	r3, #4
 8008662:	77fb      	strb	r3, [r7, #31]
 8008664:	e047      	b.n	80086f6 <UART_SetConfig+0x34e>
 8008666:	2308      	movs	r3, #8
 8008668:	77fb      	strb	r3, [r7, #31]
 800866a:	e044      	b.n	80086f6 <UART_SetConfig+0x34e>
 800866c:	2310      	movs	r3, #16
 800866e:	77fb      	strb	r3, [r7, #31]
 8008670:	bf00      	nop
 8008672:	e040      	b.n	80086f6 <UART_SetConfig+0x34e>
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	4a11      	ldr	r2, [pc, #68]	; (80086c0 <UART_SetConfig+0x318>)
 800867a:	4293      	cmp	r3, r2
 800867c:	d139      	bne.n	80086f2 <UART_SetConfig+0x34a>
 800867e:	4b09      	ldr	r3, [pc, #36]	; (80086a4 <UART_SetConfig+0x2fc>)
 8008680:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008684:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008688:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800868c:	d027      	beq.n	80086de <UART_SetConfig+0x336>
 800868e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008692:	d817      	bhi.n	80086c4 <UART_SetConfig+0x31c>
 8008694:	2b00      	cmp	r3, #0
 8008696:	d01c      	beq.n	80086d2 <UART_SetConfig+0x32a>
 8008698:	e027      	b.n	80086ea <UART_SetConfig+0x342>
 800869a:	bf00      	nop
 800869c:	efff69f3 	.word	0xefff69f3
 80086a0:	40011000 	.word	0x40011000
 80086a4:	40023800 	.word	0x40023800
 80086a8:	40004400 	.word	0x40004400
 80086ac:	40004800 	.word	0x40004800
 80086b0:	40004c00 	.word	0x40004c00
 80086b4:	40005000 	.word	0x40005000
 80086b8:	40011400 	.word	0x40011400
 80086bc:	40007800 	.word	0x40007800
 80086c0:	40007c00 	.word	0x40007c00
 80086c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80086c8:	d006      	beq.n	80086d8 <UART_SetConfig+0x330>
 80086ca:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80086ce:	d009      	beq.n	80086e4 <UART_SetConfig+0x33c>
 80086d0:	e00b      	b.n	80086ea <UART_SetConfig+0x342>
 80086d2:	2300      	movs	r3, #0
 80086d4:	77fb      	strb	r3, [r7, #31]
 80086d6:	e00e      	b.n	80086f6 <UART_SetConfig+0x34e>
 80086d8:	2302      	movs	r3, #2
 80086da:	77fb      	strb	r3, [r7, #31]
 80086dc:	e00b      	b.n	80086f6 <UART_SetConfig+0x34e>
 80086de:	2304      	movs	r3, #4
 80086e0:	77fb      	strb	r3, [r7, #31]
 80086e2:	e008      	b.n	80086f6 <UART_SetConfig+0x34e>
 80086e4:	2308      	movs	r3, #8
 80086e6:	77fb      	strb	r3, [r7, #31]
 80086e8:	e005      	b.n	80086f6 <UART_SetConfig+0x34e>
 80086ea:	2310      	movs	r3, #16
 80086ec:	77fb      	strb	r3, [r7, #31]
 80086ee:	bf00      	nop
 80086f0:	e001      	b.n	80086f6 <UART_SetConfig+0x34e>
 80086f2:	2310      	movs	r3, #16
 80086f4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	69db      	ldr	r3, [r3, #28]
 80086fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80086fe:	d17f      	bne.n	8008800 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8008700:	7ffb      	ldrb	r3, [r7, #31]
 8008702:	2b08      	cmp	r3, #8
 8008704:	d85c      	bhi.n	80087c0 <UART_SetConfig+0x418>
 8008706:	a201      	add	r2, pc, #4	; (adr r2, 800870c <UART_SetConfig+0x364>)
 8008708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800870c:	08008731 	.word	0x08008731
 8008710:	08008751 	.word	0x08008751
 8008714:	08008771 	.word	0x08008771
 8008718:	080087c1 	.word	0x080087c1
 800871c:	08008789 	.word	0x08008789
 8008720:	080087c1 	.word	0x080087c1
 8008724:	080087c1 	.word	0x080087c1
 8008728:	080087c1 	.word	0x080087c1
 800872c:	080087a9 	.word	0x080087a9
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008730:	f7fc fa84 	bl	8004c3c <HAL_RCC_GetPCLK1Freq>
 8008734:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	005a      	lsls	r2, r3, #1
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	685b      	ldr	r3, [r3, #4]
 800873e:	085b      	lsrs	r3, r3, #1
 8008740:	441a      	add	r2, r3
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	685b      	ldr	r3, [r3, #4]
 8008746:	fbb2 f3f3 	udiv	r3, r2, r3
 800874a:	b29b      	uxth	r3, r3
 800874c:	61bb      	str	r3, [r7, #24]
        break;
 800874e:	e03a      	b.n	80087c6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008750:	f7fc fa88 	bl	8004c64 <HAL_RCC_GetPCLK2Freq>
 8008754:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	005a      	lsls	r2, r3, #1
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	685b      	ldr	r3, [r3, #4]
 800875e:	085b      	lsrs	r3, r3, #1
 8008760:	441a      	add	r2, r3
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	685b      	ldr	r3, [r3, #4]
 8008766:	fbb2 f3f3 	udiv	r3, r2, r3
 800876a:	b29b      	uxth	r3, r3
 800876c:	61bb      	str	r3, [r7, #24]
        break;
 800876e:	e02a      	b.n	80087c6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	685b      	ldr	r3, [r3, #4]
 8008774:	085a      	lsrs	r2, r3, #1
 8008776:	4b5f      	ldr	r3, [pc, #380]	; (80088f4 <UART_SetConfig+0x54c>)
 8008778:	4413      	add	r3, r2
 800877a:	687a      	ldr	r2, [r7, #4]
 800877c:	6852      	ldr	r2, [r2, #4]
 800877e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008782:	b29b      	uxth	r3, r3
 8008784:	61bb      	str	r3, [r7, #24]
        break;
 8008786:	e01e      	b.n	80087c6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008788:	f7fc f99a 	bl	8004ac0 <HAL_RCC_GetSysClockFreq>
 800878c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	005a      	lsls	r2, r3, #1
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	685b      	ldr	r3, [r3, #4]
 8008796:	085b      	lsrs	r3, r3, #1
 8008798:	441a      	add	r2, r3
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	685b      	ldr	r3, [r3, #4]
 800879e:	fbb2 f3f3 	udiv	r3, r2, r3
 80087a2:	b29b      	uxth	r3, r3
 80087a4:	61bb      	str	r3, [r7, #24]
        break;
 80087a6:	e00e      	b.n	80087c6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	685b      	ldr	r3, [r3, #4]
 80087ac:	085b      	lsrs	r3, r3, #1
 80087ae:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	685b      	ldr	r3, [r3, #4]
 80087b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80087ba:	b29b      	uxth	r3, r3
 80087bc:	61bb      	str	r3, [r7, #24]
        break;
 80087be:	e002      	b.n	80087c6 <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 80087c0:	2301      	movs	r3, #1
 80087c2:	75fb      	strb	r3, [r7, #23]
        break;
 80087c4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80087c6:	69bb      	ldr	r3, [r7, #24]
 80087c8:	2b0f      	cmp	r3, #15
 80087ca:	d916      	bls.n	80087fa <UART_SetConfig+0x452>
 80087cc:	69bb      	ldr	r3, [r7, #24]
 80087ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80087d2:	d212      	bcs.n	80087fa <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80087d4:	69bb      	ldr	r3, [r7, #24]
 80087d6:	b29b      	uxth	r3, r3
 80087d8:	f023 030f 	bic.w	r3, r3, #15
 80087dc:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80087de:	69bb      	ldr	r3, [r7, #24]
 80087e0:	085b      	lsrs	r3, r3, #1
 80087e2:	b29b      	uxth	r3, r3
 80087e4:	f003 0307 	and.w	r3, r3, #7
 80087e8:	b29a      	uxth	r2, r3
 80087ea:	897b      	ldrh	r3, [r7, #10]
 80087ec:	4313      	orrs	r3, r2
 80087ee:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	897a      	ldrh	r2, [r7, #10]
 80087f6:	60da      	str	r2, [r3, #12]
 80087f8:	e070      	b.n	80088dc <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 80087fa:	2301      	movs	r3, #1
 80087fc:	75fb      	strb	r3, [r7, #23]
 80087fe:	e06d      	b.n	80088dc <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8008800:	7ffb      	ldrb	r3, [r7, #31]
 8008802:	2b08      	cmp	r3, #8
 8008804:	d859      	bhi.n	80088ba <UART_SetConfig+0x512>
 8008806:	a201      	add	r2, pc, #4	; (adr r2, 800880c <UART_SetConfig+0x464>)
 8008808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800880c:	08008831 	.word	0x08008831
 8008810:	0800884f 	.word	0x0800884f
 8008814:	0800886d 	.word	0x0800886d
 8008818:	080088bb 	.word	0x080088bb
 800881c:	08008885 	.word	0x08008885
 8008820:	080088bb 	.word	0x080088bb
 8008824:	080088bb 	.word	0x080088bb
 8008828:	080088bb 	.word	0x080088bb
 800882c:	080088a3 	.word	0x080088a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008830:	f7fc fa04 	bl	8004c3c <HAL_RCC_GetPCLK1Freq>
 8008834:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	685b      	ldr	r3, [r3, #4]
 800883a:	085a      	lsrs	r2, r3, #1
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	441a      	add	r2, r3
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	685b      	ldr	r3, [r3, #4]
 8008844:	fbb2 f3f3 	udiv	r3, r2, r3
 8008848:	b29b      	uxth	r3, r3
 800884a:	61bb      	str	r3, [r7, #24]
        break;
 800884c:	e038      	b.n	80088c0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800884e:	f7fc fa09 	bl	8004c64 <HAL_RCC_GetPCLK2Freq>
 8008852:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	685b      	ldr	r3, [r3, #4]
 8008858:	085a      	lsrs	r2, r3, #1
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	441a      	add	r2, r3
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	685b      	ldr	r3, [r3, #4]
 8008862:	fbb2 f3f3 	udiv	r3, r2, r3
 8008866:	b29b      	uxth	r3, r3
 8008868:	61bb      	str	r3, [r7, #24]
        break;
 800886a:	e029      	b.n	80088c0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	685b      	ldr	r3, [r3, #4]
 8008870:	085a      	lsrs	r2, r3, #1
 8008872:	4b21      	ldr	r3, [pc, #132]	; (80088f8 <UART_SetConfig+0x550>)
 8008874:	4413      	add	r3, r2
 8008876:	687a      	ldr	r2, [r7, #4]
 8008878:	6852      	ldr	r2, [r2, #4]
 800887a:	fbb3 f3f2 	udiv	r3, r3, r2
 800887e:	b29b      	uxth	r3, r3
 8008880:	61bb      	str	r3, [r7, #24]
        break;
 8008882:	e01d      	b.n	80088c0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008884:	f7fc f91c 	bl	8004ac0 <HAL_RCC_GetSysClockFreq>
 8008888:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	685b      	ldr	r3, [r3, #4]
 800888e:	085a      	lsrs	r2, r3, #1
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	441a      	add	r2, r3
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	685b      	ldr	r3, [r3, #4]
 8008898:	fbb2 f3f3 	udiv	r3, r2, r3
 800889c:	b29b      	uxth	r3, r3
 800889e:	61bb      	str	r3, [r7, #24]
        break;
 80088a0:	e00e      	b.n	80088c0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	685b      	ldr	r3, [r3, #4]
 80088a6:	085b      	lsrs	r3, r3, #1
 80088a8:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	685b      	ldr	r3, [r3, #4]
 80088b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80088b4:	b29b      	uxth	r3, r3
 80088b6:	61bb      	str	r3, [r7, #24]
        break;
 80088b8:	e002      	b.n	80088c0 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 80088ba:	2301      	movs	r3, #1
 80088bc:	75fb      	strb	r3, [r7, #23]
        break;
 80088be:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80088c0:	69bb      	ldr	r3, [r7, #24]
 80088c2:	2b0f      	cmp	r3, #15
 80088c4:	d908      	bls.n	80088d8 <UART_SetConfig+0x530>
 80088c6:	69bb      	ldr	r3, [r7, #24]
 80088c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80088cc:	d204      	bcs.n	80088d8 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	69ba      	ldr	r2, [r7, #24]
 80088d4:	60da      	str	r2, [r3, #12]
 80088d6:	e001      	b.n	80088dc <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 80088d8:	2301      	movs	r3, #1
 80088da:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2200      	movs	r2, #0
 80088e0:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2200      	movs	r2, #0
 80088e6:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80088e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80088ea:	4618      	mov	r0, r3
 80088ec:	3720      	adds	r7, #32
 80088ee:	46bd      	mov	sp, r7
 80088f0:	bd80      	pop	{r7, pc}
 80088f2:	bf00      	nop
 80088f4:	01e84800 	.word	0x01e84800
 80088f8:	00f42400 	.word	0x00f42400

080088fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80088fc:	b480      	push	{r7}
 80088fe:	b083      	sub	sp, #12
 8008900:	af00      	add	r7, sp, #0
 8008902:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008908:	f003 0301 	and.w	r3, r3, #1
 800890c:	2b00      	cmp	r3, #0
 800890e:	d00a      	beq.n	8008926 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	685b      	ldr	r3, [r3, #4]
 8008916:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	430a      	orrs	r2, r1
 8008924:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800892a:	f003 0302 	and.w	r3, r3, #2
 800892e:	2b00      	cmp	r3, #0
 8008930:	d00a      	beq.n	8008948 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	685b      	ldr	r3, [r3, #4]
 8008938:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	430a      	orrs	r2, r1
 8008946:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800894c:	f003 0304 	and.w	r3, r3, #4
 8008950:	2b00      	cmp	r3, #0
 8008952:	d00a      	beq.n	800896a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	685b      	ldr	r3, [r3, #4]
 800895a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	430a      	orrs	r2, r1
 8008968:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800896e:	f003 0308 	and.w	r3, r3, #8
 8008972:	2b00      	cmp	r3, #0
 8008974:	d00a      	beq.n	800898c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	685b      	ldr	r3, [r3, #4]
 800897c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	430a      	orrs	r2, r1
 800898a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008990:	f003 0310 	and.w	r3, r3, #16
 8008994:	2b00      	cmp	r3, #0
 8008996:	d00a      	beq.n	80089ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	689b      	ldr	r3, [r3, #8]
 800899e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	430a      	orrs	r2, r1
 80089ac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089b2:	f003 0320 	and.w	r3, r3, #32
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d00a      	beq.n	80089d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	689b      	ldr	r3, [r3, #8]
 80089c0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	430a      	orrs	r2, r1
 80089ce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d01a      	beq.n	8008a12 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	685b      	ldr	r3, [r3, #4]
 80089e2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	430a      	orrs	r2, r1
 80089f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089f6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80089fa:	d10a      	bne.n	8008a12 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	685b      	ldr	r3, [r3, #4]
 8008a02:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	430a      	orrs	r2, r1
 8008a10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d00a      	beq.n	8008a34 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	685b      	ldr	r3, [r3, #4]
 8008a24:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	430a      	orrs	r2, r1
 8008a32:	605a      	str	r2, [r3, #4]
  }
}
 8008a34:	bf00      	nop
 8008a36:	370c      	adds	r7, #12
 8008a38:	46bd      	mov	sp, r7
 8008a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3e:	4770      	bx	lr

08008a40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b086      	sub	sp, #24
 8008a44:	af02      	add	r7, sp, #8
 8008a46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8008a4e:	f7fa f86d 	bl	8002b2c <HAL_GetTick>
 8008a52:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	f003 0308 	and.w	r3, r3, #8
 8008a5e:	2b08      	cmp	r3, #8
 8008a60:	d10e      	bne.n	8008a80 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a62:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008a66:	9300      	str	r3, [sp, #0]
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008a70:	6878      	ldr	r0, [r7, #4]
 8008a72:	f000 f82a 	bl	8008aca <UART_WaitOnFlagUntilTimeout>
 8008a76:	4603      	mov	r3, r0
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d001      	beq.n	8008a80 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a7c:	2303      	movs	r3, #3
 8008a7e:	e020      	b.n	8008ac2 <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	f003 0304 	and.w	r3, r3, #4
 8008a8a:	2b04      	cmp	r3, #4
 8008a8c:	d10e      	bne.n	8008aac <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a8e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008a92:	9300      	str	r3, [sp, #0]
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	2200      	movs	r2, #0
 8008a98:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008a9c:	6878      	ldr	r0, [r7, #4]
 8008a9e:	f000 f814 	bl	8008aca <UART_WaitOnFlagUntilTimeout>
 8008aa2:	4603      	mov	r3, r0
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d001      	beq.n	8008aac <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008aa8:	2303      	movs	r3, #3
 8008aaa:	e00a      	b.n	8008ac2 <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2220      	movs	r2, #32
 8008ab0:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2220      	movs	r2, #32
 8008ab6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2200      	movs	r2, #0
 8008abc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8008ac0:	2300      	movs	r3, #0
}
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	3710      	adds	r7, #16
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bd80      	pop	{r7, pc}

08008aca <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008aca:	b580      	push	{r7, lr}
 8008acc:	b084      	sub	sp, #16
 8008ace:	af00      	add	r7, sp, #0
 8008ad0:	60f8      	str	r0, [r7, #12]
 8008ad2:	60b9      	str	r1, [r7, #8]
 8008ad4:	603b      	str	r3, [r7, #0]
 8008ad6:	4613      	mov	r3, r2
 8008ad8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ada:	e05d      	b.n	8008b98 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008adc:	69bb      	ldr	r3, [r7, #24]
 8008ade:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ae2:	d059      	beq.n	8008b98 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ae4:	f7fa f822 	bl	8002b2c <HAL_GetTick>
 8008ae8:	4602      	mov	r2, r0
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	1ad3      	subs	r3, r2, r3
 8008aee:	69ba      	ldr	r2, [r7, #24]
 8008af0:	429a      	cmp	r2, r3
 8008af2:	d302      	bcc.n	8008afa <UART_WaitOnFlagUntilTimeout+0x30>
 8008af4:	69bb      	ldr	r3, [r7, #24]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d11b      	bne.n	8008b32 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	681a      	ldr	r2, [r3, #0]
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008b08:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	689a      	ldr	r2, [r3, #8]
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	f022 0201 	bic.w	r2, r2, #1
 8008b18:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	2220      	movs	r2, #32
 8008b1e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	2220      	movs	r2, #32
 8008b24:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	2200      	movs	r2, #0
 8008b2a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8008b2e:	2303      	movs	r3, #3
 8008b30:	e042      	b.n	8008bb8 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	f003 0304 	and.w	r3, r3, #4
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d02b      	beq.n	8008b98 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	69db      	ldr	r3, [r3, #28]
 8008b46:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008b4a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b4e:	d123      	bne.n	8008b98 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008b58:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	681a      	ldr	r2, [r3, #0]
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008b68:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	689a      	ldr	r2, [r3, #8]
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	f022 0201 	bic.w	r2, r2, #1
 8008b78:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	2220      	movs	r2, #32
 8008b7e:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	2220      	movs	r2, #32
 8008b84:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	2220      	movs	r2, #32
 8008b8a:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	2200      	movs	r2, #0
 8008b90:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8008b94:	2303      	movs	r3, #3
 8008b96:	e00f      	b.n	8008bb8 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	69da      	ldr	r2, [r3, #28]
 8008b9e:	68bb      	ldr	r3, [r7, #8]
 8008ba0:	4013      	ands	r3, r2
 8008ba2:	68ba      	ldr	r2, [r7, #8]
 8008ba4:	429a      	cmp	r2, r3
 8008ba6:	bf0c      	ite	eq
 8008ba8:	2301      	moveq	r3, #1
 8008baa:	2300      	movne	r3, #0
 8008bac:	b2db      	uxtb	r3, r3
 8008bae:	461a      	mov	r2, r3
 8008bb0:	79fb      	ldrb	r3, [r7, #7]
 8008bb2:	429a      	cmp	r2, r3
 8008bb4:	d092      	beq.n	8008adc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008bb6:	2300      	movs	r3, #0
}
 8008bb8:	4618      	mov	r0, r3
 8008bba:	3710      	adds	r7, #16
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	bd80      	pop	{r7, pc}

08008bc0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008bc0:	b480      	push	{r7}
 8008bc2:	b083      	sub	sp, #12
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	681a      	ldr	r2, [r3, #0]
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008bd6:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	689a      	ldr	r2, [r3, #8]
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f022 0201 	bic.w	r2, r2, #1
 8008be6:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2220      	movs	r2, #32
 8008bec:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	661a      	str	r2, [r3, #96]	; 0x60
}
 8008bf4:	bf00      	nop
 8008bf6:	370c      	adds	r7, #12
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bfe:	4770      	bx	lr

08008c00 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008c00:	b580      	push	{r7, lr}
 8008c02:	b084      	sub	sp, #16
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c0c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	2200      	movs	r2, #0
 8008c12:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	2200      	movs	r2, #0
 8008c1a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c1e:	68f8      	ldr	r0, [r7, #12]
 8008c20:	f7ff fbae 	bl	8008380 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c24:	bf00      	nop
 8008c26:	3710      	adds	r7, #16
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	bd80      	pop	{r7, pc}

08008c2c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b082      	sub	sp, #8
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	681a      	ldr	r2, [r3, #0]
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008c42:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2220      	movs	r2, #32
 8008c48:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008c50:	6878      	ldr	r0, [r7, #4]
 8008c52:	f7ff fb8b 	bl	800836c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c56:	bf00      	nop
 8008c58:	3708      	adds	r7, #8
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	bd80      	pop	{r7, pc}

08008c5e <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008c5e:	b580      	push	{r7, lr}
 8008c60:	b084      	sub	sp, #16
 8008c62:	af00      	add	r7, sp, #0
 8008c64:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008c6c:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008c72:	2b22      	cmp	r3, #34	; 0x22
 8008c74:	d13a      	bne.n	8008cec <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c7c:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008c7e:	89bb      	ldrh	r3, [r7, #12]
 8008c80:	b2d9      	uxtb	r1, r3
 8008c82:	89fb      	ldrh	r3, [r7, #14]
 8008c84:	b2da      	uxtb	r2, r3
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c8a:	400a      	ands	r2, r1
 8008c8c:	b2d2      	uxtb	r2, r2
 8008c8e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c94:	1c5a      	adds	r2, r3, #1
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008ca0:	b29b      	uxth	r3, r3
 8008ca2:	3b01      	subs	r3, #1
 8008ca4:	b29a      	uxth	r2, r3
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008cb2:	b29b      	uxth	r3, r3
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d121      	bne.n	8008cfc <UART_RxISR_8BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	681a      	ldr	r2, [r3, #0]
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008cc6:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	689a      	ldr	r2, [r3, #8]
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	f022 0201 	bic.w	r2, r2, #1
 8008cd6:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	2220      	movs	r2, #32
 8008cdc:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	f7f8 fef5 	bl	8001ad4 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008cea:	e007      	b.n	8008cfc <UART_RxISR_8BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	699a      	ldr	r2, [r3, #24]
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	f042 0208 	orr.w	r2, r2, #8
 8008cfa:	619a      	str	r2, [r3, #24]
}
 8008cfc:	bf00      	nop
 8008cfe:	3710      	adds	r7, #16
 8008d00:	46bd      	mov	sp, r7
 8008d02:	bd80      	pop	{r7, pc}

08008d04 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008d04:	b580      	push	{r7, lr}
 8008d06:	b084      	sub	sp, #16
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008d12:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008d18:	2b22      	cmp	r3, #34	; 0x22
 8008d1a:	d13a      	bne.n	8008d92 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d22:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d28:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8008d2a:	89ba      	ldrh	r2, [r7, #12]
 8008d2c:	89fb      	ldrh	r3, [r7, #14]
 8008d2e:	4013      	ands	r3, r2
 8008d30:	b29a      	uxth	r2, r3
 8008d32:	68bb      	ldr	r3, [r7, #8]
 8008d34:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d3a:	1c9a      	adds	r2, r3, #2
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008d46:	b29b      	uxth	r3, r3
 8008d48:	3b01      	subs	r3, #1
 8008d4a:	b29a      	uxth	r2, r3
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008d58:	b29b      	uxth	r3, r3
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d121      	bne.n	8008da2 <UART_RxISR_16BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	681a      	ldr	r2, [r3, #0]
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008d6c:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	689a      	ldr	r2, [r3, #8]
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	f022 0201 	bic.w	r2, r2, #1
 8008d7c:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	2220      	movs	r2, #32
 8008d82:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2200      	movs	r2, #0
 8008d88:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008d8a:	6878      	ldr	r0, [r7, #4]
 8008d8c:	f7f8 fea2 	bl	8001ad4 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008d90:	e007      	b.n	8008da2 <UART_RxISR_16BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	699a      	ldr	r2, [r3, #24]
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	f042 0208 	orr.w	r2, r2, #8
 8008da0:	619a      	str	r2, [r3, #24]
}
 8008da2:	bf00      	nop
 8008da4:	3710      	adds	r7, #16
 8008da6:	46bd      	mov	sp, r7
 8008da8:	bd80      	pop	{r7, pc}
	...

08008dac <__errno>:
 8008dac:	4b01      	ldr	r3, [pc, #4]	; (8008db4 <__errno+0x8>)
 8008dae:	6818      	ldr	r0, [r3, #0]
 8008db0:	4770      	bx	lr
 8008db2:	bf00      	nop
 8008db4:	20000010 	.word	0x20000010

08008db8 <__libc_init_array>:
 8008db8:	b570      	push	{r4, r5, r6, lr}
 8008dba:	4e0d      	ldr	r6, [pc, #52]	; (8008df0 <__libc_init_array+0x38>)
 8008dbc:	4c0d      	ldr	r4, [pc, #52]	; (8008df4 <__libc_init_array+0x3c>)
 8008dbe:	1ba4      	subs	r4, r4, r6
 8008dc0:	10a4      	asrs	r4, r4, #2
 8008dc2:	2500      	movs	r5, #0
 8008dc4:	42a5      	cmp	r5, r4
 8008dc6:	d109      	bne.n	8008ddc <__libc_init_array+0x24>
 8008dc8:	4e0b      	ldr	r6, [pc, #44]	; (8008df8 <__libc_init_array+0x40>)
 8008dca:	4c0c      	ldr	r4, [pc, #48]	; (8008dfc <__libc_init_array+0x44>)
 8008dcc:	f000 fc98 	bl	8009700 <_init>
 8008dd0:	1ba4      	subs	r4, r4, r6
 8008dd2:	10a4      	asrs	r4, r4, #2
 8008dd4:	2500      	movs	r5, #0
 8008dd6:	42a5      	cmp	r5, r4
 8008dd8:	d105      	bne.n	8008de6 <__libc_init_array+0x2e>
 8008dda:	bd70      	pop	{r4, r5, r6, pc}
 8008ddc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008de0:	4798      	blx	r3
 8008de2:	3501      	adds	r5, #1
 8008de4:	e7ee      	b.n	8008dc4 <__libc_init_array+0xc>
 8008de6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008dea:	4798      	blx	r3
 8008dec:	3501      	adds	r5, #1
 8008dee:	e7f2      	b.n	8008dd6 <__libc_init_array+0x1e>
 8008df0:	08009858 	.word	0x08009858
 8008df4:	08009858 	.word	0x08009858
 8008df8:	08009858 	.word	0x08009858
 8008dfc:	0800985c 	.word	0x0800985c

08008e00 <memset>:
 8008e00:	4402      	add	r2, r0
 8008e02:	4603      	mov	r3, r0
 8008e04:	4293      	cmp	r3, r2
 8008e06:	d100      	bne.n	8008e0a <memset+0xa>
 8008e08:	4770      	bx	lr
 8008e0a:	f803 1b01 	strb.w	r1, [r3], #1
 8008e0e:	e7f9      	b.n	8008e04 <memset+0x4>

08008e10 <siprintf>:
 8008e10:	b40e      	push	{r1, r2, r3}
 8008e12:	b500      	push	{lr}
 8008e14:	b09c      	sub	sp, #112	; 0x70
 8008e16:	ab1d      	add	r3, sp, #116	; 0x74
 8008e18:	9002      	str	r0, [sp, #8]
 8008e1a:	9006      	str	r0, [sp, #24]
 8008e1c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008e20:	4809      	ldr	r0, [pc, #36]	; (8008e48 <siprintf+0x38>)
 8008e22:	9107      	str	r1, [sp, #28]
 8008e24:	9104      	str	r1, [sp, #16]
 8008e26:	4909      	ldr	r1, [pc, #36]	; (8008e4c <siprintf+0x3c>)
 8008e28:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e2c:	9105      	str	r1, [sp, #20]
 8008e2e:	6800      	ldr	r0, [r0, #0]
 8008e30:	9301      	str	r3, [sp, #4]
 8008e32:	a902      	add	r1, sp, #8
 8008e34:	f000 f980 	bl	8009138 <_svfiprintf_r>
 8008e38:	9b02      	ldr	r3, [sp, #8]
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	701a      	strb	r2, [r3, #0]
 8008e3e:	b01c      	add	sp, #112	; 0x70
 8008e40:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e44:	b003      	add	sp, #12
 8008e46:	4770      	bx	lr
 8008e48:	20000010 	.word	0x20000010
 8008e4c:	ffff0208 	.word	0xffff0208

08008e50 <strncpy>:
 8008e50:	b570      	push	{r4, r5, r6, lr}
 8008e52:	3901      	subs	r1, #1
 8008e54:	4604      	mov	r4, r0
 8008e56:	b902      	cbnz	r2, 8008e5a <strncpy+0xa>
 8008e58:	bd70      	pop	{r4, r5, r6, pc}
 8008e5a:	4623      	mov	r3, r4
 8008e5c:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8008e60:	f803 5b01 	strb.w	r5, [r3], #1
 8008e64:	1e56      	subs	r6, r2, #1
 8008e66:	b92d      	cbnz	r5, 8008e74 <strncpy+0x24>
 8008e68:	4414      	add	r4, r2
 8008e6a:	42a3      	cmp	r3, r4
 8008e6c:	d0f4      	beq.n	8008e58 <strncpy+0x8>
 8008e6e:	f803 5b01 	strb.w	r5, [r3], #1
 8008e72:	e7fa      	b.n	8008e6a <strncpy+0x1a>
 8008e74:	461c      	mov	r4, r3
 8008e76:	4632      	mov	r2, r6
 8008e78:	e7ed      	b.n	8008e56 <strncpy+0x6>
	...

08008e7c <strtok>:
 8008e7c:	4b13      	ldr	r3, [pc, #76]	; (8008ecc <strtok+0x50>)
 8008e7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e82:	681d      	ldr	r5, [r3, #0]
 8008e84:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8008e86:	4606      	mov	r6, r0
 8008e88:	460f      	mov	r7, r1
 8008e8a:	b9b4      	cbnz	r4, 8008eba <strtok+0x3e>
 8008e8c:	2050      	movs	r0, #80	; 0x50
 8008e8e:	f000 f849 	bl	8008f24 <malloc>
 8008e92:	65a8      	str	r0, [r5, #88]	; 0x58
 8008e94:	e9c0 4400 	strd	r4, r4, [r0]
 8008e98:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8008e9c:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8008ea0:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8008ea4:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8008ea8:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8008eac:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8008eb0:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8008eb4:	6184      	str	r4, [r0, #24]
 8008eb6:	7704      	strb	r4, [r0, #28]
 8008eb8:	6244      	str	r4, [r0, #36]	; 0x24
 8008eba:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8008ebc:	4639      	mov	r1, r7
 8008ebe:	4630      	mov	r0, r6
 8008ec0:	2301      	movs	r3, #1
 8008ec2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008ec6:	f000 b803 	b.w	8008ed0 <__strtok_r>
 8008eca:	bf00      	nop
 8008ecc:	20000010 	.word	0x20000010

08008ed0 <__strtok_r>:
 8008ed0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ed2:	b918      	cbnz	r0, 8008edc <__strtok_r+0xc>
 8008ed4:	6810      	ldr	r0, [r2, #0]
 8008ed6:	b908      	cbnz	r0, 8008edc <__strtok_r+0xc>
 8008ed8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008eda:	4620      	mov	r0, r4
 8008edc:	4604      	mov	r4, r0
 8008ede:	460f      	mov	r7, r1
 8008ee0:	f814 5b01 	ldrb.w	r5, [r4], #1
 8008ee4:	f817 6b01 	ldrb.w	r6, [r7], #1
 8008ee8:	b91e      	cbnz	r6, 8008ef2 <__strtok_r+0x22>
 8008eea:	b96d      	cbnz	r5, 8008f08 <__strtok_r+0x38>
 8008eec:	6015      	str	r5, [r2, #0]
 8008eee:	4628      	mov	r0, r5
 8008ef0:	e7f2      	b.n	8008ed8 <__strtok_r+0x8>
 8008ef2:	42b5      	cmp	r5, r6
 8008ef4:	d1f6      	bne.n	8008ee4 <__strtok_r+0x14>
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d1ef      	bne.n	8008eda <__strtok_r+0xa>
 8008efa:	6014      	str	r4, [r2, #0]
 8008efc:	7003      	strb	r3, [r0, #0]
 8008efe:	e7eb      	b.n	8008ed8 <__strtok_r+0x8>
 8008f00:	462b      	mov	r3, r5
 8008f02:	e00d      	b.n	8008f20 <__strtok_r+0x50>
 8008f04:	b926      	cbnz	r6, 8008f10 <__strtok_r+0x40>
 8008f06:	461c      	mov	r4, r3
 8008f08:	4623      	mov	r3, r4
 8008f0a:	460f      	mov	r7, r1
 8008f0c:	f813 5b01 	ldrb.w	r5, [r3], #1
 8008f10:	f817 6b01 	ldrb.w	r6, [r7], #1
 8008f14:	42b5      	cmp	r5, r6
 8008f16:	d1f5      	bne.n	8008f04 <__strtok_r+0x34>
 8008f18:	2d00      	cmp	r5, #0
 8008f1a:	d0f1      	beq.n	8008f00 <__strtok_r+0x30>
 8008f1c:	2100      	movs	r1, #0
 8008f1e:	7021      	strb	r1, [r4, #0]
 8008f20:	6013      	str	r3, [r2, #0]
 8008f22:	e7d9      	b.n	8008ed8 <__strtok_r+0x8>

08008f24 <malloc>:
 8008f24:	4b02      	ldr	r3, [pc, #8]	; (8008f30 <malloc+0xc>)
 8008f26:	4601      	mov	r1, r0
 8008f28:	6818      	ldr	r0, [r3, #0]
 8008f2a:	f000 b851 	b.w	8008fd0 <_malloc_r>
 8008f2e:	bf00      	nop
 8008f30:	20000010 	.word	0x20000010

08008f34 <_free_r>:
 8008f34:	b538      	push	{r3, r4, r5, lr}
 8008f36:	4605      	mov	r5, r0
 8008f38:	2900      	cmp	r1, #0
 8008f3a:	d045      	beq.n	8008fc8 <_free_r+0x94>
 8008f3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f40:	1f0c      	subs	r4, r1, #4
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	bfb8      	it	lt
 8008f46:	18e4      	addlt	r4, r4, r3
 8008f48:	f000 fbaa 	bl	80096a0 <__malloc_lock>
 8008f4c:	4a1f      	ldr	r2, [pc, #124]	; (8008fcc <_free_r+0x98>)
 8008f4e:	6813      	ldr	r3, [r2, #0]
 8008f50:	4610      	mov	r0, r2
 8008f52:	b933      	cbnz	r3, 8008f62 <_free_r+0x2e>
 8008f54:	6063      	str	r3, [r4, #4]
 8008f56:	6014      	str	r4, [r2, #0]
 8008f58:	4628      	mov	r0, r5
 8008f5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f5e:	f000 bba0 	b.w	80096a2 <__malloc_unlock>
 8008f62:	42a3      	cmp	r3, r4
 8008f64:	d90c      	bls.n	8008f80 <_free_r+0x4c>
 8008f66:	6821      	ldr	r1, [r4, #0]
 8008f68:	1862      	adds	r2, r4, r1
 8008f6a:	4293      	cmp	r3, r2
 8008f6c:	bf04      	itt	eq
 8008f6e:	681a      	ldreq	r2, [r3, #0]
 8008f70:	685b      	ldreq	r3, [r3, #4]
 8008f72:	6063      	str	r3, [r4, #4]
 8008f74:	bf04      	itt	eq
 8008f76:	1852      	addeq	r2, r2, r1
 8008f78:	6022      	streq	r2, [r4, #0]
 8008f7a:	6004      	str	r4, [r0, #0]
 8008f7c:	e7ec      	b.n	8008f58 <_free_r+0x24>
 8008f7e:	4613      	mov	r3, r2
 8008f80:	685a      	ldr	r2, [r3, #4]
 8008f82:	b10a      	cbz	r2, 8008f88 <_free_r+0x54>
 8008f84:	42a2      	cmp	r2, r4
 8008f86:	d9fa      	bls.n	8008f7e <_free_r+0x4a>
 8008f88:	6819      	ldr	r1, [r3, #0]
 8008f8a:	1858      	adds	r0, r3, r1
 8008f8c:	42a0      	cmp	r0, r4
 8008f8e:	d10b      	bne.n	8008fa8 <_free_r+0x74>
 8008f90:	6820      	ldr	r0, [r4, #0]
 8008f92:	4401      	add	r1, r0
 8008f94:	1858      	adds	r0, r3, r1
 8008f96:	4282      	cmp	r2, r0
 8008f98:	6019      	str	r1, [r3, #0]
 8008f9a:	d1dd      	bne.n	8008f58 <_free_r+0x24>
 8008f9c:	6810      	ldr	r0, [r2, #0]
 8008f9e:	6852      	ldr	r2, [r2, #4]
 8008fa0:	605a      	str	r2, [r3, #4]
 8008fa2:	4401      	add	r1, r0
 8008fa4:	6019      	str	r1, [r3, #0]
 8008fa6:	e7d7      	b.n	8008f58 <_free_r+0x24>
 8008fa8:	d902      	bls.n	8008fb0 <_free_r+0x7c>
 8008faa:	230c      	movs	r3, #12
 8008fac:	602b      	str	r3, [r5, #0]
 8008fae:	e7d3      	b.n	8008f58 <_free_r+0x24>
 8008fb0:	6820      	ldr	r0, [r4, #0]
 8008fb2:	1821      	adds	r1, r4, r0
 8008fb4:	428a      	cmp	r2, r1
 8008fb6:	bf04      	itt	eq
 8008fb8:	6811      	ldreq	r1, [r2, #0]
 8008fba:	6852      	ldreq	r2, [r2, #4]
 8008fbc:	6062      	str	r2, [r4, #4]
 8008fbe:	bf04      	itt	eq
 8008fc0:	1809      	addeq	r1, r1, r0
 8008fc2:	6021      	streq	r1, [r4, #0]
 8008fc4:	605c      	str	r4, [r3, #4]
 8008fc6:	e7c7      	b.n	8008f58 <_free_r+0x24>
 8008fc8:	bd38      	pop	{r3, r4, r5, pc}
 8008fca:	bf00      	nop
 8008fcc:	2000009c 	.word	0x2000009c

08008fd0 <_malloc_r>:
 8008fd0:	b570      	push	{r4, r5, r6, lr}
 8008fd2:	1ccd      	adds	r5, r1, #3
 8008fd4:	f025 0503 	bic.w	r5, r5, #3
 8008fd8:	3508      	adds	r5, #8
 8008fda:	2d0c      	cmp	r5, #12
 8008fdc:	bf38      	it	cc
 8008fde:	250c      	movcc	r5, #12
 8008fe0:	2d00      	cmp	r5, #0
 8008fe2:	4606      	mov	r6, r0
 8008fe4:	db01      	blt.n	8008fea <_malloc_r+0x1a>
 8008fe6:	42a9      	cmp	r1, r5
 8008fe8:	d903      	bls.n	8008ff2 <_malloc_r+0x22>
 8008fea:	230c      	movs	r3, #12
 8008fec:	6033      	str	r3, [r6, #0]
 8008fee:	2000      	movs	r0, #0
 8008ff0:	bd70      	pop	{r4, r5, r6, pc}
 8008ff2:	f000 fb55 	bl	80096a0 <__malloc_lock>
 8008ff6:	4a21      	ldr	r2, [pc, #132]	; (800907c <_malloc_r+0xac>)
 8008ff8:	6814      	ldr	r4, [r2, #0]
 8008ffa:	4621      	mov	r1, r4
 8008ffc:	b991      	cbnz	r1, 8009024 <_malloc_r+0x54>
 8008ffe:	4c20      	ldr	r4, [pc, #128]	; (8009080 <_malloc_r+0xb0>)
 8009000:	6823      	ldr	r3, [r4, #0]
 8009002:	b91b      	cbnz	r3, 800900c <_malloc_r+0x3c>
 8009004:	4630      	mov	r0, r6
 8009006:	f000 fb17 	bl	8009638 <_sbrk_r>
 800900a:	6020      	str	r0, [r4, #0]
 800900c:	4629      	mov	r1, r5
 800900e:	4630      	mov	r0, r6
 8009010:	f000 fb12 	bl	8009638 <_sbrk_r>
 8009014:	1c43      	adds	r3, r0, #1
 8009016:	d124      	bne.n	8009062 <_malloc_r+0x92>
 8009018:	230c      	movs	r3, #12
 800901a:	6033      	str	r3, [r6, #0]
 800901c:	4630      	mov	r0, r6
 800901e:	f000 fb40 	bl	80096a2 <__malloc_unlock>
 8009022:	e7e4      	b.n	8008fee <_malloc_r+0x1e>
 8009024:	680b      	ldr	r3, [r1, #0]
 8009026:	1b5b      	subs	r3, r3, r5
 8009028:	d418      	bmi.n	800905c <_malloc_r+0x8c>
 800902a:	2b0b      	cmp	r3, #11
 800902c:	d90f      	bls.n	800904e <_malloc_r+0x7e>
 800902e:	600b      	str	r3, [r1, #0]
 8009030:	50cd      	str	r5, [r1, r3]
 8009032:	18cc      	adds	r4, r1, r3
 8009034:	4630      	mov	r0, r6
 8009036:	f000 fb34 	bl	80096a2 <__malloc_unlock>
 800903a:	f104 000b 	add.w	r0, r4, #11
 800903e:	1d23      	adds	r3, r4, #4
 8009040:	f020 0007 	bic.w	r0, r0, #7
 8009044:	1ac3      	subs	r3, r0, r3
 8009046:	d0d3      	beq.n	8008ff0 <_malloc_r+0x20>
 8009048:	425a      	negs	r2, r3
 800904a:	50e2      	str	r2, [r4, r3]
 800904c:	e7d0      	b.n	8008ff0 <_malloc_r+0x20>
 800904e:	428c      	cmp	r4, r1
 8009050:	684b      	ldr	r3, [r1, #4]
 8009052:	bf16      	itet	ne
 8009054:	6063      	strne	r3, [r4, #4]
 8009056:	6013      	streq	r3, [r2, #0]
 8009058:	460c      	movne	r4, r1
 800905a:	e7eb      	b.n	8009034 <_malloc_r+0x64>
 800905c:	460c      	mov	r4, r1
 800905e:	6849      	ldr	r1, [r1, #4]
 8009060:	e7cc      	b.n	8008ffc <_malloc_r+0x2c>
 8009062:	1cc4      	adds	r4, r0, #3
 8009064:	f024 0403 	bic.w	r4, r4, #3
 8009068:	42a0      	cmp	r0, r4
 800906a:	d005      	beq.n	8009078 <_malloc_r+0xa8>
 800906c:	1a21      	subs	r1, r4, r0
 800906e:	4630      	mov	r0, r6
 8009070:	f000 fae2 	bl	8009638 <_sbrk_r>
 8009074:	3001      	adds	r0, #1
 8009076:	d0cf      	beq.n	8009018 <_malloc_r+0x48>
 8009078:	6025      	str	r5, [r4, #0]
 800907a:	e7db      	b.n	8009034 <_malloc_r+0x64>
 800907c:	2000009c 	.word	0x2000009c
 8009080:	200000a0 	.word	0x200000a0

08009084 <__ssputs_r>:
 8009084:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009088:	688e      	ldr	r6, [r1, #8]
 800908a:	429e      	cmp	r6, r3
 800908c:	4682      	mov	sl, r0
 800908e:	460c      	mov	r4, r1
 8009090:	4690      	mov	r8, r2
 8009092:	4699      	mov	r9, r3
 8009094:	d837      	bhi.n	8009106 <__ssputs_r+0x82>
 8009096:	898a      	ldrh	r2, [r1, #12]
 8009098:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800909c:	d031      	beq.n	8009102 <__ssputs_r+0x7e>
 800909e:	6825      	ldr	r5, [r4, #0]
 80090a0:	6909      	ldr	r1, [r1, #16]
 80090a2:	1a6f      	subs	r7, r5, r1
 80090a4:	6965      	ldr	r5, [r4, #20]
 80090a6:	2302      	movs	r3, #2
 80090a8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80090ac:	fb95 f5f3 	sdiv	r5, r5, r3
 80090b0:	f109 0301 	add.w	r3, r9, #1
 80090b4:	443b      	add	r3, r7
 80090b6:	429d      	cmp	r5, r3
 80090b8:	bf38      	it	cc
 80090ba:	461d      	movcc	r5, r3
 80090bc:	0553      	lsls	r3, r2, #21
 80090be:	d530      	bpl.n	8009122 <__ssputs_r+0x9e>
 80090c0:	4629      	mov	r1, r5
 80090c2:	f7ff ff85 	bl	8008fd0 <_malloc_r>
 80090c6:	4606      	mov	r6, r0
 80090c8:	b950      	cbnz	r0, 80090e0 <__ssputs_r+0x5c>
 80090ca:	230c      	movs	r3, #12
 80090cc:	f8ca 3000 	str.w	r3, [sl]
 80090d0:	89a3      	ldrh	r3, [r4, #12]
 80090d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80090d6:	81a3      	strh	r3, [r4, #12]
 80090d8:	f04f 30ff 	mov.w	r0, #4294967295
 80090dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090e0:	463a      	mov	r2, r7
 80090e2:	6921      	ldr	r1, [r4, #16]
 80090e4:	f000 fab8 	bl	8009658 <memcpy>
 80090e8:	89a3      	ldrh	r3, [r4, #12]
 80090ea:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80090ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80090f2:	81a3      	strh	r3, [r4, #12]
 80090f4:	6126      	str	r6, [r4, #16]
 80090f6:	6165      	str	r5, [r4, #20]
 80090f8:	443e      	add	r6, r7
 80090fa:	1bed      	subs	r5, r5, r7
 80090fc:	6026      	str	r6, [r4, #0]
 80090fe:	60a5      	str	r5, [r4, #8]
 8009100:	464e      	mov	r6, r9
 8009102:	454e      	cmp	r6, r9
 8009104:	d900      	bls.n	8009108 <__ssputs_r+0x84>
 8009106:	464e      	mov	r6, r9
 8009108:	4632      	mov	r2, r6
 800910a:	4641      	mov	r1, r8
 800910c:	6820      	ldr	r0, [r4, #0]
 800910e:	f000 faae 	bl	800966e <memmove>
 8009112:	68a3      	ldr	r3, [r4, #8]
 8009114:	1b9b      	subs	r3, r3, r6
 8009116:	60a3      	str	r3, [r4, #8]
 8009118:	6823      	ldr	r3, [r4, #0]
 800911a:	441e      	add	r6, r3
 800911c:	6026      	str	r6, [r4, #0]
 800911e:	2000      	movs	r0, #0
 8009120:	e7dc      	b.n	80090dc <__ssputs_r+0x58>
 8009122:	462a      	mov	r2, r5
 8009124:	f000 fabe 	bl	80096a4 <_realloc_r>
 8009128:	4606      	mov	r6, r0
 800912a:	2800      	cmp	r0, #0
 800912c:	d1e2      	bne.n	80090f4 <__ssputs_r+0x70>
 800912e:	6921      	ldr	r1, [r4, #16]
 8009130:	4650      	mov	r0, sl
 8009132:	f7ff feff 	bl	8008f34 <_free_r>
 8009136:	e7c8      	b.n	80090ca <__ssputs_r+0x46>

08009138 <_svfiprintf_r>:
 8009138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800913c:	461d      	mov	r5, r3
 800913e:	898b      	ldrh	r3, [r1, #12]
 8009140:	061f      	lsls	r7, r3, #24
 8009142:	b09d      	sub	sp, #116	; 0x74
 8009144:	4680      	mov	r8, r0
 8009146:	460c      	mov	r4, r1
 8009148:	4616      	mov	r6, r2
 800914a:	d50f      	bpl.n	800916c <_svfiprintf_r+0x34>
 800914c:	690b      	ldr	r3, [r1, #16]
 800914e:	b96b      	cbnz	r3, 800916c <_svfiprintf_r+0x34>
 8009150:	2140      	movs	r1, #64	; 0x40
 8009152:	f7ff ff3d 	bl	8008fd0 <_malloc_r>
 8009156:	6020      	str	r0, [r4, #0]
 8009158:	6120      	str	r0, [r4, #16]
 800915a:	b928      	cbnz	r0, 8009168 <_svfiprintf_r+0x30>
 800915c:	230c      	movs	r3, #12
 800915e:	f8c8 3000 	str.w	r3, [r8]
 8009162:	f04f 30ff 	mov.w	r0, #4294967295
 8009166:	e0c8      	b.n	80092fa <_svfiprintf_r+0x1c2>
 8009168:	2340      	movs	r3, #64	; 0x40
 800916a:	6163      	str	r3, [r4, #20]
 800916c:	2300      	movs	r3, #0
 800916e:	9309      	str	r3, [sp, #36]	; 0x24
 8009170:	2320      	movs	r3, #32
 8009172:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009176:	2330      	movs	r3, #48	; 0x30
 8009178:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800917c:	9503      	str	r5, [sp, #12]
 800917e:	f04f 0b01 	mov.w	fp, #1
 8009182:	4637      	mov	r7, r6
 8009184:	463d      	mov	r5, r7
 8009186:	f815 3b01 	ldrb.w	r3, [r5], #1
 800918a:	b10b      	cbz	r3, 8009190 <_svfiprintf_r+0x58>
 800918c:	2b25      	cmp	r3, #37	; 0x25
 800918e:	d13e      	bne.n	800920e <_svfiprintf_r+0xd6>
 8009190:	ebb7 0a06 	subs.w	sl, r7, r6
 8009194:	d00b      	beq.n	80091ae <_svfiprintf_r+0x76>
 8009196:	4653      	mov	r3, sl
 8009198:	4632      	mov	r2, r6
 800919a:	4621      	mov	r1, r4
 800919c:	4640      	mov	r0, r8
 800919e:	f7ff ff71 	bl	8009084 <__ssputs_r>
 80091a2:	3001      	adds	r0, #1
 80091a4:	f000 80a4 	beq.w	80092f0 <_svfiprintf_r+0x1b8>
 80091a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091aa:	4453      	add	r3, sl
 80091ac:	9309      	str	r3, [sp, #36]	; 0x24
 80091ae:	783b      	ldrb	r3, [r7, #0]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	f000 809d 	beq.w	80092f0 <_svfiprintf_r+0x1b8>
 80091b6:	2300      	movs	r3, #0
 80091b8:	f04f 32ff 	mov.w	r2, #4294967295
 80091bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80091c0:	9304      	str	r3, [sp, #16]
 80091c2:	9307      	str	r3, [sp, #28]
 80091c4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80091c8:	931a      	str	r3, [sp, #104]	; 0x68
 80091ca:	462f      	mov	r7, r5
 80091cc:	2205      	movs	r2, #5
 80091ce:	f817 1b01 	ldrb.w	r1, [r7], #1
 80091d2:	4850      	ldr	r0, [pc, #320]	; (8009314 <_svfiprintf_r+0x1dc>)
 80091d4:	f7f7 f84c 	bl	8000270 <memchr>
 80091d8:	9b04      	ldr	r3, [sp, #16]
 80091da:	b9d0      	cbnz	r0, 8009212 <_svfiprintf_r+0xda>
 80091dc:	06d9      	lsls	r1, r3, #27
 80091de:	bf44      	itt	mi
 80091e0:	2220      	movmi	r2, #32
 80091e2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80091e6:	071a      	lsls	r2, r3, #28
 80091e8:	bf44      	itt	mi
 80091ea:	222b      	movmi	r2, #43	; 0x2b
 80091ec:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80091f0:	782a      	ldrb	r2, [r5, #0]
 80091f2:	2a2a      	cmp	r2, #42	; 0x2a
 80091f4:	d015      	beq.n	8009222 <_svfiprintf_r+0xea>
 80091f6:	9a07      	ldr	r2, [sp, #28]
 80091f8:	462f      	mov	r7, r5
 80091fa:	2000      	movs	r0, #0
 80091fc:	250a      	movs	r5, #10
 80091fe:	4639      	mov	r1, r7
 8009200:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009204:	3b30      	subs	r3, #48	; 0x30
 8009206:	2b09      	cmp	r3, #9
 8009208:	d94d      	bls.n	80092a6 <_svfiprintf_r+0x16e>
 800920a:	b1b8      	cbz	r0, 800923c <_svfiprintf_r+0x104>
 800920c:	e00f      	b.n	800922e <_svfiprintf_r+0xf6>
 800920e:	462f      	mov	r7, r5
 8009210:	e7b8      	b.n	8009184 <_svfiprintf_r+0x4c>
 8009212:	4a40      	ldr	r2, [pc, #256]	; (8009314 <_svfiprintf_r+0x1dc>)
 8009214:	1a80      	subs	r0, r0, r2
 8009216:	fa0b f000 	lsl.w	r0, fp, r0
 800921a:	4318      	orrs	r0, r3
 800921c:	9004      	str	r0, [sp, #16]
 800921e:	463d      	mov	r5, r7
 8009220:	e7d3      	b.n	80091ca <_svfiprintf_r+0x92>
 8009222:	9a03      	ldr	r2, [sp, #12]
 8009224:	1d11      	adds	r1, r2, #4
 8009226:	6812      	ldr	r2, [r2, #0]
 8009228:	9103      	str	r1, [sp, #12]
 800922a:	2a00      	cmp	r2, #0
 800922c:	db01      	blt.n	8009232 <_svfiprintf_r+0xfa>
 800922e:	9207      	str	r2, [sp, #28]
 8009230:	e004      	b.n	800923c <_svfiprintf_r+0x104>
 8009232:	4252      	negs	r2, r2
 8009234:	f043 0302 	orr.w	r3, r3, #2
 8009238:	9207      	str	r2, [sp, #28]
 800923a:	9304      	str	r3, [sp, #16]
 800923c:	783b      	ldrb	r3, [r7, #0]
 800923e:	2b2e      	cmp	r3, #46	; 0x2e
 8009240:	d10c      	bne.n	800925c <_svfiprintf_r+0x124>
 8009242:	787b      	ldrb	r3, [r7, #1]
 8009244:	2b2a      	cmp	r3, #42	; 0x2a
 8009246:	d133      	bne.n	80092b0 <_svfiprintf_r+0x178>
 8009248:	9b03      	ldr	r3, [sp, #12]
 800924a:	1d1a      	adds	r2, r3, #4
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	9203      	str	r2, [sp, #12]
 8009250:	2b00      	cmp	r3, #0
 8009252:	bfb8      	it	lt
 8009254:	f04f 33ff 	movlt.w	r3, #4294967295
 8009258:	3702      	adds	r7, #2
 800925a:	9305      	str	r3, [sp, #20]
 800925c:	4d2e      	ldr	r5, [pc, #184]	; (8009318 <_svfiprintf_r+0x1e0>)
 800925e:	7839      	ldrb	r1, [r7, #0]
 8009260:	2203      	movs	r2, #3
 8009262:	4628      	mov	r0, r5
 8009264:	f7f7 f804 	bl	8000270 <memchr>
 8009268:	b138      	cbz	r0, 800927a <_svfiprintf_r+0x142>
 800926a:	2340      	movs	r3, #64	; 0x40
 800926c:	1b40      	subs	r0, r0, r5
 800926e:	fa03 f000 	lsl.w	r0, r3, r0
 8009272:	9b04      	ldr	r3, [sp, #16]
 8009274:	4303      	orrs	r3, r0
 8009276:	3701      	adds	r7, #1
 8009278:	9304      	str	r3, [sp, #16]
 800927a:	7839      	ldrb	r1, [r7, #0]
 800927c:	4827      	ldr	r0, [pc, #156]	; (800931c <_svfiprintf_r+0x1e4>)
 800927e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009282:	2206      	movs	r2, #6
 8009284:	1c7e      	adds	r6, r7, #1
 8009286:	f7f6 fff3 	bl	8000270 <memchr>
 800928a:	2800      	cmp	r0, #0
 800928c:	d038      	beq.n	8009300 <_svfiprintf_r+0x1c8>
 800928e:	4b24      	ldr	r3, [pc, #144]	; (8009320 <_svfiprintf_r+0x1e8>)
 8009290:	bb13      	cbnz	r3, 80092d8 <_svfiprintf_r+0x1a0>
 8009292:	9b03      	ldr	r3, [sp, #12]
 8009294:	3307      	adds	r3, #7
 8009296:	f023 0307 	bic.w	r3, r3, #7
 800929a:	3308      	adds	r3, #8
 800929c:	9303      	str	r3, [sp, #12]
 800929e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092a0:	444b      	add	r3, r9
 80092a2:	9309      	str	r3, [sp, #36]	; 0x24
 80092a4:	e76d      	b.n	8009182 <_svfiprintf_r+0x4a>
 80092a6:	fb05 3202 	mla	r2, r5, r2, r3
 80092aa:	2001      	movs	r0, #1
 80092ac:	460f      	mov	r7, r1
 80092ae:	e7a6      	b.n	80091fe <_svfiprintf_r+0xc6>
 80092b0:	2300      	movs	r3, #0
 80092b2:	3701      	adds	r7, #1
 80092b4:	9305      	str	r3, [sp, #20]
 80092b6:	4619      	mov	r1, r3
 80092b8:	250a      	movs	r5, #10
 80092ba:	4638      	mov	r0, r7
 80092bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80092c0:	3a30      	subs	r2, #48	; 0x30
 80092c2:	2a09      	cmp	r2, #9
 80092c4:	d903      	bls.n	80092ce <_svfiprintf_r+0x196>
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d0c8      	beq.n	800925c <_svfiprintf_r+0x124>
 80092ca:	9105      	str	r1, [sp, #20]
 80092cc:	e7c6      	b.n	800925c <_svfiprintf_r+0x124>
 80092ce:	fb05 2101 	mla	r1, r5, r1, r2
 80092d2:	2301      	movs	r3, #1
 80092d4:	4607      	mov	r7, r0
 80092d6:	e7f0      	b.n	80092ba <_svfiprintf_r+0x182>
 80092d8:	ab03      	add	r3, sp, #12
 80092da:	9300      	str	r3, [sp, #0]
 80092dc:	4622      	mov	r2, r4
 80092de:	4b11      	ldr	r3, [pc, #68]	; (8009324 <_svfiprintf_r+0x1ec>)
 80092e0:	a904      	add	r1, sp, #16
 80092e2:	4640      	mov	r0, r8
 80092e4:	f3af 8000 	nop.w
 80092e8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80092ec:	4681      	mov	r9, r0
 80092ee:	d1d6      	bne.n	800929e <_svfiprintf_r+0x166>
 80092f0:	89a3      	ldrh	r3, [r4, #12]
 80092f2:	065b      	lsls	r3, r3, #25
 80092f4:	f53f af35 	bmi.w	8009162 <_svfiprintf_r+0x2a>
 80092f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80092fa:	b01d      	add	sp, #116	; 0x74
 80092fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009300:	ab03      	add	r3, sp, #12
 8009302:	9300      	str	r3, [sp, #0]
 8009304:	4622      	mov	r2, r4
 8009306:	4b07      	ldr	r3, [pc, #28]	; (8009324 <_svfiprintf_r+0x1ec>)
 8009308:	a904      	add	r1, sp, #16
 800930a:	4640      	mov	r0, r8
 800930c:	f000 f882 	bl	8009414 <_printf_i>
 8009310:	e7ea      	b.n	80092e8 <_svfiprintf_r+0x1b0>
 8009312:	bf00      	nop
 8009314:	0800981c 	.word	0x0800981c
 8009318:	08009822 	.word	0x08009822
 800931c:	08009826 	.word	0x08009826
 8009320:	00000000 	.word	0x00000000
 8009324:	08009085 	.word	0x08009085

08009328 <_printf_common>:
 8009328:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800932c:	4691      	mov	r9, r2
 800932e:	461f      	mov	r7, r3
 8009330:	688a      	ldr	r2, [r1, #8]
 8009332:	690b      	ldr	r3, [r1, #16]
 8009334:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009338:	4293      	cmp	r3, r2
 800933a:	bfb8      	it	lt
 800933c:	4613      	movlt	r3, r2
 800933e:	f8c9 3000 	str.w	r3, [r9]
 8009342:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009346:	4606      	mov	r6, r0
 8009348:	460c      	mov	r4, r1
 800934a:	b112      	cbz	r2, 8009352 <_printf_common+0x2a>
 800934c:	3301      	adds	r3, #1
 800934e:	f8c9 3000 	str.w	r3, [r9]
 8009352:	6823      	ldr	r3, [r4, #0]
 8009354:	0699      	lsls	r1, r3, #26
 8009356:	bf42      	ittt	mi
 8009358:	f8d9 3000 	ldrmi.w	r3, [r9]
 800935c:	3302      	addmi	r3, #2
 800935e:	f8c9 3000 	strmi.w	r3, [r9]
 8009362:	6825      	ldr	r5, [r4, #0]
 8009364:	f015 0506 	ands.w	r5, r5, #6
 8009368:	d107      	bne.n	800937a <_printf_common+0x52>
 800936a:	f104 0a19 	add.w	sl, r4, #25
 800936e:	68e3      	ldr	r3, [r4, #12]
 8009370:	f8d9 2000 	ldr.w	r2, [r9]
 8009374:	1a9b      	subs	r3, r3, r2
 8009376:	42ab      	cmp	r3, r5
 8009378:	dc28      	bgt.n	80093cc <_printf_common+0xa4>
 800937a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800937e:	6822      	ldr	r2, [r4, #0]
 8009380:	3300      	adds	r3, #0
 8009382:	bf18      	it	ne
 8009384:	2301      	movne	r3, #1
 8009386:	0692      	lsls	r2, r2, #26
 8009388:	d42d      	bmi.n	80093e6 <_printf_common+0xbe>
 800938a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800938e:	4639      	mov	r1, r7
 8009390:	4630      	mov	r0, r6
 8009392:	47c0      	blx	r8
 8009394:	3001      	adds	r0, #1
 8009396:	d020      	beq.n	80093da <_printf_common+0xb2>
 8009398:	6823      	ldr	r3, [r4, #0]
 800939a:	68e5      	ldr	r5, [r4, #12]
 800939c:	f8d9 2000 	ldr.w	r2, [r9]
 80093a0:	f003 0306 	and.w	r3, r3, #6
 80093a4:	2b04      	cmp	r3, #4
 80093a6:	bf08      	it	eq
 80093a8:	1aad      	subeq	r5, r5, r2
 80093aa:	68a3      	ldr	r3, [r4, #8]
 80093ac:	6922      	ldr	r2, [r4, #16]
 80093ae:	bf0c      	ite	eq
 80093b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80093b4:	2500      	movne	r5, #0
 80093b6:	4293      	cmp	r3, r2
 80093b8:	bfc4      	itt	gt
 80093ba:	1a9b      	subgt	r3, r3, r2
 80093bc:	18ed      	addgt	r5, r5, r3
 80093be:	f04f 0900 	mov.w	r9, #0
 80093c2:	341a      	adds	r4, #26
 80093c4:	454d      	cmp	r5, r9
 80093c6:	d11a      	bne.n	80093fe <_printf_common+0xd6>
 80093c8:	2000      	movs	r0, #0
 80093ca:	e008      	b.n	80093de <_printf_common+0xb6>
 80093cc:	2301      	movs	r3, #1
 80093ce:	4652      	mov	r2, sl
 80093d0:	4639      	mov	r1, r7
 80093d2:	4630      	mov	r0, r6
 80093d4:	47c0      	blx	r8
 80093d6:	3001      	adds	r0, #1
 80093d8:	d103      	bne.n	80093e2 <_printf_common+0xba>
 80093da:	f04f 30ff 	mov.w	r0, #4294967295
 80093de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093e2:	3501      	adds	r5, #1
 80093e4:	e7c3      	b.n	800936e <_printf_common+0x46>
 80093e6:	18e1      	adds	r1, r4, r3
 80093e8:	1c5a      	adds	r2, r3, #1
 80093ea:	2030      	movs	r0, #48	; 0x30
 80093ec:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80093f0:	4422      	add	r2, r4
 80093f2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80093f6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80093fa:	3302      	adds	r3, #2
 80093fc:	e7c5      	b.n	800938a <_printf_common+0x62>
 80093fe:	2301      	movs	r3, #1
 8009400:	4622      	mov	r2, r4
 8009402:	4639      	mov	r1, r7
 8009404:	4630      	mov	r0, r6
 8009406:	47c0      	blx	r8
 8009408:	3001      	adds	r0, #1
 800940a:	d0e6      	beq.n	80093da <_printf_common+0xb2>
 800940c:	f109 0901 	add.w	r9, r9, #1
 8009410:	e7d8      	b.n	80093c4 <_printf_common+0x9c>
	...

08009414 <_printf_i>:
 8009414:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009418:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800941c:	460c      	mov	r4, r1
 800941e:	7e09      	ldrb	r1, [r1, #24]
 8009420:	b085      	sub	sp, #20
 8009422:	296e      	cmp	r1, #110	; 0x6e
 8009424:	4617      	mov	r7, r2
 8009426:	4606      	mov	r6, r0
 8009428:	4698      	mov	r8, r3
 800942a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800942c:	f000 80b3 	beq.w	8009596 <_printf_i+0x182>
 8009430:	d822      	bhi.n	8009478 <_printf_i+0x64>
 8009432:	2963      	cmp	r1, #99	; 0x63
 8009434:	d036      	beq.n	80094a4 <_printf_i+0x90>
 8009436:	d80a      	bhi.n	800944e <_printf_i+0x3a>
 8009438:	2900      	cmp	r1, #0
 800943a:	f000 80b9 	beq.w	80095b0 <_printf_i+0x19c>
 800943e:	2958      	cmp	r1, #88	; 0x58
 8009440:	f000 8083 	beq.w	800954a <_printf_i+0x136>
 8009444:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009448:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800944c:	e032      	b.n	80094b4 <_printf_i+0xa0>
 800944e:	2964      	cmp	r1, #100	; 0x64
 8009450:	d001      	beq.n	8009456 <_printf_i+0x42>
 8009452:	2969      	cmp	r1, #105	; 0x69
 8009454:	d1f6      	bne.n	8009444 <_printf_i+0x30>
 8009456:	6820      	ldr	r0, [r4, #0]
 8009458:	6813      	ldr	r3, [r2, #0]
 800945a:	0605      	lsls	r5, r0, #24
 800945c:	f103 0104 	add.w	r1, r3, #4
 8009460:	d52a      	bpl.n	80094b8 <_printf_i+0xa4>
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	6011      	str	r1, [r2, #0]
 8009466:	2b00      	cmp	r3, #0
 8009468:	da03      	bge.n	8009472 <_printf_i+0x5e>
 800946a:	222d      	movs	r2, #45	; 0x2d
 800946c:	425b      	negs	r3, r3
 800946e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009472:	486f      	ldr	r0, [pc, #444]	; (8009630 <_printf_i+0x21c>)
 8009474:	220a      	movs	r2, #10
 8009476:	e039      	b.n	80094ec <_printf_i+0xd8>
 8009478:	2973      	cmp	r1, #115	; 0x73
 800947a:	f000 809d 	beq.w	80095b8 <_printf_i+0x1a4>
 800947e:	d808      	bhi.n	8009492 <_printf_i+0x7e>
 8009480:	296f      	cmp	r1, #111	; 0x6f
 8009482:	d020      	beq.n	80094c6 <_printf_i+0xb2>
 8009484:	2970      	cmp	r1, #112	; 0x70
 8009486:	d1dd      	bne.n	8009444 <_printf_i+0x30>
 8009488:	6823      	ldr	r3, [r4, #0]
 800948a:	f043 0320 	orr.w	r3, r3, #32
 800948e:	6023      	str	r3, [r4, #0]
 8009490:	e003      	b.n	800949a <_printf_i+0x86>
 8009492:	2975      	cmp	r1, #117	; 0x75
 8009494:	d017      	beq.n	80094c6 <_printf_i+0xb2>
 8009496:	2978      	cmp	r1, #120	; 0x78
 8009498:	d1d4      	bne.n	8009444 <_printf_i+0x30>
 800949a:	2378      	movs	r3, #120	; 0x78
 800949c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80094a0:	4864      	ldr	r0, [pc, #400]	; (8009634 <_printf_i+0x220>)
 80094a2:	e055      	b.n	8009550 <_printf_i+0x13c>
 80094a4:	6813      	ldr	r3, [r2, #0]
 80094a6:	1d19      	adds	r1, r3, #4
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	6011      	str	r1, [r2, #0]
 80094ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80094b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80094b4:	2301      	movs	r3, #1
 80094b6:	e08c      	b.n	80095d2 <_printf_i+0x1be>
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	6011      	str	r1, [r2, #0]
 80094bc:	f010 0f40 	tst.w	r0, #64	; 0x40
 80094c0:	bf18      	it	ne
 80094c2:	b21b      	sxthne	r3, r3
 80094c4:	e7cf      	b.n	8009466 <_printf_i+0x52>
 80094c6:	6813      	ldr	r3, [r2, #0]
 80094c8:	6825      	ldr	r5, [r4, #0]
 80094ca:	1d18      	adds	r0, r3, #4
 80094cc:	6010      	str	r0, [r2, #0]
 80094ce:	0628      	lsls	r0, r5, #24
 80094d0:	d501      	bpl.n	80094d6 <_printf_i+0xc2>
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	e002      	b.n	80094dc <_printf_i+0xc8>
 80094d6:	0668      	lsls	r0, r5, #25
 80094d8:	d5fb      	bpl.n	80094d2 <_printf_i+0xbe>
 80094da:	881b      	ldrh	r3, [r3, #0]
 80094dc:	4854      	ldr	r0, [pc, #336]	; (8009630 <_printf_i+0x21c>)
 80094de:	296f      	cmp	r1, #111	; 0x6f
 80094e0:	bf14      	ite	ne
 80094e2:	220a      	movne	r2, #10
 80094e4:	2208      	moveq	r2, #8
 80094e6:	2100      	movs	r1, #0
 80094e8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80094ec:	6865      	ldr	r5, [r4, #4]
 80094ee:	60a5      	str	r5, [r4, #8]
 80094f0:	2d00      	cmp	r5, #0
 80094f2:	f2c0 8095 	blt.w	8009620 <_printf_i+0x20c>
 80094f6:	6821      	ldr	r1, [r4, #0]
 80094f8:	f021 0104 	bic.w	r1, r1, #4
 80094fc:	6021      	str	r1, [r4, #0]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d13d      	bne.n	800957e <_printf_i+0x16a>
 8009502:	2d00      	cmp	r5, #0
 8009504:	f040 808e 	bne.w	8009624 <_printf_i+0x210>
 8009508:	4665      	mov	r5, ip
 800950a:	2a08      	cmp	r2, #8
 800950c:	d10b      	bne.n	8009526 <_printf_i+0x112>
 800950e:	6823      	ldr	r3, [r4, #0]
 8009510:	07db      	lsls	r3, r3, #31
 8009512:	d508      	bpl.n	8009526 <_printf_i+0x112>
 8009514:	6923      	ldr	r3, [r4, #16]
 8009516:	6862      	ldr	r2, [r4, #4]
 8009518:	429a      	cmp	r2, r3
 800951a:	bfde      	ittt	le
 800951c:	2330      	movle	r3, #48	; 0x30
 800951e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009522:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009526:	ebac 0305 	sub.w	r3, ip, r5
 800952a:	6123      	str	r3, [r4, #16]
 800952c:	f8cd 8000 	str.w	r8, [sp]
 8009530:	463b      	mov	r3, r7
 8009532:	aa03      	add	r2, sp, #12
 8009534:	4621      	mov	r1, r4
 8009536:	4630      	mov	r0, r6
 8009538:	f7ff fef6 	bl	8009328 <_printf_common>
 800953c:	3001      	adds	r0, #1
 800953e:	d14d      	bne.n	80095dc <_printf_i+0x1c8>
 8009540:	f04f 30ff 	mov.w	r0, #4294967295
 8009544:	b005      	add	sp, #20
 8009546:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800954a:	4839      	ldr	r0, [pc, #228]	; (8009630 <_printf_i+0x21c>)
 800954c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009550:	6813      	ldr	r3, [r2, #0]
 8009552:	6821      	ldr	r1, [r4, #0]
 8009554:	1d1d      	adds	r5, r3, #4
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	6015      	str	r5, [r2, #0]
 800955a:	060a      	lsls	r2, r1, #24
 800955c:	d50b      	bpl.n	8009576 <_printf_i+0x162>
 800955e:	07ca      	lsls	r2, r1, #31
 8009560:	bf44      	itt	mi
 8009562:	f041 0120 	orrmi.w	r1, r1, #32
 8009566:	6021      	strmi	r1, [r4, #0]
 8009568:	b91b      	cbnz	r3, 8009572 <_printf_i+0x15e>
 800956a:	6822      	ldr	r2, [r4, #0]
 800956c:	f022 0220 	bic.w	r2, r2, #32
 8009570:	6022      	str	r2, [r4, #0]
 8009572:	2210      	movs	r2, #16
 8009574:	e7b7      	b.n	80094e6 <_printf_i+0xd2>
 8009576:	064d      	lsls	r5, r1, #25
 8009578:	bf48      	it	mi
 800957a:	b29b      	uxthmi	r3, r3
 800957c:	e7ef      	b.n	800955e <_printf_i+0x14a>
 800957e:	4665      	mov	r5, ip
 8009580:	fbb3 f1f2 	udiv	r1, r3, r2
 8009584:	fb02 3311 	mls	r3, r2, r1, r3
 8009588:	5cc3      	ldrb	r3, [r0, r3]
 800958a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800958e:	460b      	mov	r3, r1
 8009590:	2900      	cmp	r1, #0
 8009592:	d1f5      	bne.n	8009580 <_printf_i+0x16c>
 8009594:	e7b9      	b.n	800950a <_printf_i+0xf6>
 8009596:	6813      	ldr	r3, [r2, #0]
 8009598:	6825      	ldr	r5, [r4, #0]
 800959a:	6961      	ldr	r1, [r4, #20]
 800959c:	1d18      	adds	r0, r3, #4
 800959e:	6010      	str	r0, [r2, #0]
 80095a0:	0628      	lsls	r0, r5, #24
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	d501      	bpl.n	80095aa <_printf_i+0x196>
 80095a6:	6019      	str	r1, [r3, #0]
 80095a8:	e002      	b.n	80095b0 <_printf_i+0x19c>
 80095aa:	066a      	lsls	r2, r5, #25
 80095ac:	d5fb      	bpl.n	80095a6 <_printf_i+0x192>
 80095ae:	8019      	strh	r1, [r3, #0]
 80095b0:	2300      	movs	r3, #0
 80095b2:	6123      	str	r3, [r4, #16]
 80095b4:	4665      	mov	r5, ip
 80095b6:	e7b9      	b.n	800952c <_printf_i+0x118>
 80095b8:	6813      	ldr	r3, [r2, #0]
 80095ba:	1d19      	adds	r1, r3, #4
 80095bc:	6011      	str	r1, [r2, #0]
 80095be:	681d      	ldr	r5, [r3, #0]
 80095c0:	6862      	ldr	r2, [r4, #4]
 80095c2:	2100      	movs	r1, #0
 80095c4:	4628      	mov	r0, r5
 80095c6:	f7f6 fe53 	bl	8000270 <memchr>
 80095ca:	b108      	cbz	r0, 80095d0 <_printf_i+0x1bc>
 80095cc:	1b40      	subs	r0, r0, r5
 80095ce:	6060      	str	r0, [r4, #4]
 80095d0:	6863      	ldr	r3, [r4, #4]
 80095d2:	6123      	str	r3, [r4, #16]
 80095d4:	2300      	movs	r3, #0
 80095d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80095da:	e7a7      	b.n	800952c <_printf_i+0x118>
 80095dc:	6923      	ldr	r3, [r4, #16]
 80095de:	462a      	mov	r2, r5
 80095e0:	4639      	mov	r1, r7
 80095e2:	4630      	mov	r0, r6
 80095e4:	47c0      	blx	r8
 80095e6:	3001      	adds	r0, #1
 80095e8:	d0aa      	beq.n	8009540 <_printf_i+0x12c>
 80095ea:	6823      	ldr	r3, [r4, #0]
 80095ec:	079b      	lsls	r3, r3, #30
 80095ee:	d413      	bmi.n	8009618 <_printf_i+0x204>
 80095f0:	68e0      	ldr	r0, [r4, #12]
 80095f2:	9b03      	ldr	r3, [sp, #12]
 80095f4:	4298      	cmp	r0, r3
 80095f6:	bfb8      	it	lt
 80095f8:	4618      	movlt	r0, r3
 80095fa:	e7a3      	b.n	8009544 <_printf_i+0x130>
 80095fc:	2301      	movs	r3, #1
 80095fe:	464a      	mov	r2, r9
 8009600:	4639      	mov	r1, r7
 8009602:	4630      	mov	r0, r6
 8009604:	47c0      	blx	r8
 8009606:	3001      	adds	r0, #1
 8009608:	d09a      	beq.n	8009540 <_printf_i+0x12c>
 800960a:	3501      	adds	r5, #1
 800960c:	68e3      	ldr	r3, [r4, #12]
 800960e:	9a03      	ldr	r2, [sp, #12]
 8009610:	1a9b      	subs	r3, r3, r2
 8009612:	42ab      	cmp	r3, r5
 8009614:	dcf2      	bgt.n	80095fc <_printf_i+0x1e8>
 8009616:	e7eb      	b.n	80095f0 <_printf_i+0x1dc>
 8009618:	2500      	movs	r5, #0
 800961a:	f104 0919 	add.w	r9, r4, #25
 800961e:	e7f5      	b.n	800960c <_printf_i+0x1f8>
 8009620:	2b00      	cmp	r3, #0
 8009622:	d1ac      	bne.n	800957e <_printf_i+0x16a>
 8009624:	7803      	ldrb	r3, [r0, #0]
 8009626:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800962a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800962e:	e76c      	b.n	800950a <_printf_i+0xf6>
 8009630:	0800982d 	.word	0x0800982d
 8009634:	0800983e 	.word	0x0800983e

08009638 <_sbrk_r>:
 8009638:	b538      	push	{r3, r4, r5, lr}
 800963a:	4c06      	ldr	r4, [pc, #24]	; (8009654 <_sbrk_r+0x1c>)
 800963c:	2300      	movs	r3, #0
 800963e:	4605      	mov	r5, r0
 8009640:	4608      	mov	r0, r1
 8009642:	6023      	str	r3, [r4, #0]
 8009644:	f7f9 f9b6 	bl	80029b4 <_sbrk>
 8009648:	1c43      	adds	r3, r0, #1
 800964a:	d102      	bne.n	8009652 <_sbrk_r+0x1a>
 800964c:	6823      	ldr	r3, [r4, #0]
 800964e:	b103      	cbz	r3, 8009652 <_sbrk_r+0x1a>
 8009650:	602b      	str	r3, [r5, #0]
 8009652:	bd38      	pop	{r3, r4, r5, pc}
 8009654:	20033608 	.word	0x20033608

08009658 <memcpy>:
 8009658:	b510      	push	{r4, lr}
 800965a:	1e43      	subs	r3, r0, #1
 800965c:	440a      	add	r2, r1
 800965e:	4291      	cmp	r1, r2
 8009660:	d100      	bne.n	8009664 <memcpy+0xc>
 8009662:	bd10      	pop	{r4, pc}
 8009664:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009668:	f803 4f01 	strb.w	r4, [r3, #1]!
 800966c:	e7f7      	b.n	800965e <memcpy+0x6>

0800966e <memmove>:
 800966e:	4288      	cmp	r0, r1
 8009670:	b510      	push	{r4, lr}
 8009672:	eb01 0302 	add.w	r3, r1, r2
 8009676:	d807      	bhi.n	8009688 <memmove+0x1a>
 8009678:	1e42      	subs	r2, r0, #1
 800967a:	4299      	cmp	r1, r3
 800967c:	d00a      	beq.n	8009694 <memmove+0x26>
 800967e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009682:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009686:	e7f8      	b.n	800967a <memmove+0xc>
 8009688:	4283      	cmp	r3, r0
 800968a:	d9f5      	bls.n	8009678 <memmove+0xa>
 800968c:	1881      	adds	r1, r0, r2
 800968e:	1ad2      	subs	r2, r2, r3
 8009690:	42d3      	cmn	r3, r2
 8009692:	d100      	bne.n	8009696 <memmove+0x28>
 8009694:	bd10      	pop	{r4, pc}
 8009696:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800969a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800969e:	e7f7      	b.n	8009690 <memmove+0x22>

080096a0 <__malloc_lock>:
 80096a0:	4770      	bx	lr

080096a2 <__malloc_unlock>:
 80096a2:	4770      	bx	lr

080096a4 <_realloc_r>:
 80096a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096a6:	4607      	mov	r7, r0
 80096a8:	4614      	mov	r4, r2
 80096aa:	460e      	mov	r6, r1
 80096ac:	b921      	cbnz	r1, 80096b8 <_realloc_r+0x14>
 80096ae:	4611      	mov	r1, r2
 80096b0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80096b4:	f7ff bc8c 	b.w	8008fd0 <_malloc_r>
 80096b8:	b922      	cbnz	r2, 80096c4 <_realloc_r+0x20>
 80096ba:	f7ff fc3b 	bl	8008f34 <_free_r>
 80096be:	4625      	mov	r5, r4
 80096c0:	4628      	mov	r0, r5
 80096c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096c4:	f000 f814 	bl	80096f0 <_malloc_usable_size_r>
 80096c8:	42a0      	cmp	r0, r4
 80096ca:	d20f      	bcs.n	80096ec <_realloc_r+0x48>
 80096cc:	4621      	mov	r1, r4
 80096ce:	4638      	mov	r0, r7
 80096d0:	f7ff fc7e 	bl	8008fd0 <_malloc_r>
 80096d4:	4605      	mov	r5, r0
 80096d6:	2800      	cmp	r0, #0
 80096d8:	d0f2      	beq.n	80096c0 <_realloc_r+0x1c>
 80096da:	4631      	mov	r1, r6
 80096dc:	4622      	mov	r2, r4
 80096de:	f7ff ffbb 	bl	8009658 <memcpy>
 80096e2:	4631      	mov	r1, r6
 80096e4:	4638      	mov	r0, r7
 80096e6:	f7ff fc25 	bl	8008f34 <_free_r>
 80096ea:	e7e9      	b.n	80096c0 <_realloc_r+0x1c>
 80096ec:	4635      	mov	r5, r6
 80096ee:	e7e7      	b.n	80096c0 <_realloc_r+0x1c>

080096f0 <_malloc_usable_size_r>:
 80096f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096f4:	1f18      	subs	r0, r3, #4
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	bfbc      	itt	lt
 80096fa:	580b      	ldrlt	r3, [r1, r0]
 80096fc:	18c0      	addlt	r0, r0, r3
 80096fe:	4770      	bx	lr

08009700 <_init>:
 8009700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009702:	bf00      	nop
 8009704:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009706:	bc08      	pop	{r3}
 8009708:	469e      	mov	lr, r3
 800970a:	4770      	bx	lr

0800970c <_fini>:
 800970c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800970e:	bf00      	nop
 8009710:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009712:	bc08      	pop	{r3}
 8009714:	469e      	mov	lr, r3
 8009716:	4770      	bx	lr
