#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Oct 16 09:59:00 2020
# Process ID: 24675
# Current directory: /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.runs/synth_1/top.vds
# Journal file: /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24696 
WARNING: [Synth 8-2507] parameter declaration becomes local in mem_burst with formal parameter declaration list [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/mem_burst.v:44]
WARNING: [Synth 8-2507] parameter declaration becomes local in mem_burst with formal parameter declaration list [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/mem_burst.v:45]
WARNING: [Synth 8-2507] parameter declaration becomes local in mem_burst with formal parameter declaration list [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/mem_burst.v:46]
WARNING: [Synth 8-2507] parameter declaration becomes local in mem_burst with formal parameter declaration list [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/mem_burst.v:47]
WARNING: [Synth 8-2507] parameter declaration becomes local in mem_burst with formal parameter declaration list [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/mem_burst.v:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in mem_burst with formal parameter declaration list [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/mem_burst.v:49]
WARNING: [Synth 8-2507] parameter declaration becomes local in mem_burst with formal parameter declaration list [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/mem_burst.v:50]
WARNING: [Synth 8-2507] parameter declaration becomes local in mem_burst with formal parameter declaration list [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/mem_burst.v:51]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1484.926 ; gain = 93.211 ; free physical = 1450 ; free virtual = 6244
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:30]
	Parameter MEM_DATA_BITS bound to: 128 - type: integer 
	Parameter ADDR_BITS bound to: 28 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
INFO: [Synth 8-6157] synthesizing module 'cfg_clock' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.runs/synth_1/.Xil/Vivado-24675-debian-dell/realtime/cfg_clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cfg_clock' (2#1) [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.runs/synth_1/.Xil/Vivado-24675-debian-dell/realtime/cfg_clock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'hdmi_i2c_cfg' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/hdmi_i2c_cfg.v:44]
	Parameter IDLE bound to: 4'b0001 
	Parameter WR_CHECK bound to: 4'b0010 
	Parameter WRITE bound to: 4'b0100 
	Parameter READ bound to: 4'b1000 
	Parameter SYS_CYCLE bound to: 20 - type: integer 
	Parameter WAIT_TIME bound to: 20000000 - type: integer 
	Parameter MAX_WAIT bound to: 999999 - type: integer 
	Parameter DEV_ADDR bound to: 8'b01110010 
INFO: [Synth 8-6157] synthesizing module 'i2c_driver' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/i2c_driver.v:46]
	Parameter IDLE bound to: 10'b0000000001 
	Parameter WR_START bound to: 10'b0000000010 
	Parameter WR_DEV bound to: 10'b0000000100 
	Parameter WR_MEM bound to: 10'b0000001000 
	Parameter WR_DATA bound to: 10'b0000010000 
	Parameter RD_START bound to: 10'b0000100000 
	Parameter RD_DEV bound to: 10'b0001000000 
	Parameter RD_DATA bound to: 10'b0010000000 
	Parameter STOP bound to: 10'b0100000000 
	Parameter ERROR bound to: 10'b1000000000 
	Parameter SYS_CYCLE bound to: 20 - type: integer 
	Parameter IIC_CYCLE bound to: 5000 - type: integer 
	Parameter MAX bound to: 249 - type: integer 
	Parameter T_HIGH bound to: 2000 - type: integer 
	Parameter T_LOW bound to: 3000 - type: integer 
	Parameter FLAG0 bound to: 49 - type: integer 
	Parameter FLAG1 bound to: 99 - type: integer 
	Parameter FLAG2 bound to: 174 - type: integer 
	Parameter FLAG3 bound to: 249 - type: integer 
WARNING: [Synth 8-151] case item 10'b1000000000 is unreachable [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/i2c_driver.v:203]
INFO: [Synth 8-6155] done synthesizing module 'i2c_driver' (3#1) [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/i2c_driver.v:46]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_i2c_cfg' (4#1) [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/hdmi_i2c_cfg.v:44]
INFO: [Synth 8-6157] synthesizing module 'cmos_cfg' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/cmos_cfg.v:47]
	Parameter IDLE bound to: 3'b001 
	Parameter WR_CHECK bound to: 3'b010 
	Parameter WRITE bound to: 3'b100 
	Parameter SYS_CYCLE bound to: 20 - type: integer 
	Parameter WAIT_TIME bound to: 20000000 - type: integer 
	Parameter MAX_WAIT bound to: 999999 - type: integer 
	Parameter DEV_ADDR bound to: 8'b01111000 
INFO: [Synth 8-6157] synthesizing module 'sccb_driver' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/sccb_driver.v:46]
	Parameter IDLE bound to: 10'b0000000001 
	Parameter WR_START bound to: 10'b0000000010 
	Parameter WR_DEV bound to: 10'b0000000100 
	Parameter WR_MEM bound to: 10'b0000001000 
	Parameter WR_DATA bound to: 10'b0000010000 
	Parameter RD_START bound to: 10'b0000100000 
	Parameter RD_DEV bound to: 10'b0001000000 
	Parameter RD_DATA bound to: 10'b0010000000 
	Parameter STOP bound to: 10'b0100000000 
	Parameter ERROR bound to: 10'b1000000000 
	Parameter SYS_CYCLE bound to: 20 - type: integer 
	Parameter IIC_CYCLE bound to: 5000 - type: integer 
	Parameter MAX bound to: 249 - type: integer 
	Parameter T_HIGH bound to: 2000 - type: integer 
	Parameter T_LOW bound to: 3000 - type: integer 
	Parameter FLAG0 bound to: 49 - type: integer 
	Parameter FLAG1 bound to: 99 - type: integer 
	Parameter FLAG2 bound to: 174 - type: integer 
	Parameter FLAG3 bound to: 249 - type: integer 
WARNING: [Synth 8-151] case item 10'b1000000000 is unreachable [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/sccb_driver.v:205]
INFO: [Synth 8-6155] done synthesizing module 'sccb_driver' (5#1) [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/sccb_driver.v:46]
INFO: [Synth 8-6155] done synthesizing module 'cmos_cfg' (6#1) [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/cmos_cfg.v:47]
INFO: [Synth 8-6157] synthesizing module 'cmos_img_capture' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/cmos_img_capture.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cmos_img_capture' (7#1) [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/cmos_img_capture.v:23]
WARNING: [Synth 8-689] width (64) of port connection 'cmos_data_wr' does not match port width (32) of module 'cmos_img_capture' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:556]
INFO: [Synth 8-6157] synthesizing module 'video_rect_write_data' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/video_rect_write_data.v:30]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'timing_gen_xy' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/timing_gen_xy.v:29]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timing_gen_xy' (8#1) [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/timing_gen_xy.v:29]
WARNING: [Synth 8-6014] Unused sequential element write_en_r_d0_reg was removed.  [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/video_rect_write_data.v:168]
WARNING: [Synth 8-5788] Register pos_hs_d2_reg in module video_rect_write_data is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/video_rect_write_data.v:82]
WARNING: [Synth 8-5788] Register pos_vs_d2_reg in module video_rect_write_data is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/video_rect_write_data.v:83]
WARNING: [Synth 8-5788] Register pos_de_d2_reg in module video_rect_write_data is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/video_rect_write_data.v:84]
INFO: [Synth 8-6155] done synthesizing module 'video_rect_write_data' (9#1) [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/video_rect_write_data.v:30]
WARNING: [Synth 8-689] width (64) of port connection 'timing_data' does not match port width (32) of module 'video_rect_write_data' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:597]
WARNING: [Synth 8-689] width (64) of port connection 'vout_data' does not match port width (32) of module 'video_rect_write_data' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:601]
INFO: [Synth 8-6157] synthesizing module 'mem_write_arbi' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/mem_write_arbi.v:29]
	Parameter MEM_DATA_BITS bound to: 128 - type: integer 
	Parameter ADDR_BITS bound to: 28 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter IDLE bound to: 6'b000000 
	Parameter CH0_CHECK bound to: 6'b000001 
	Parameter CH0_BEGIN bound to: 6'b000010 
	Parameter CH0_WRITE bound to: 6'b000011 
	Parameter CH0_END bound to: 6'b000100 
	Parameter CH1_CHECK bound to: 6'b000101 
	Parameter CH1_BEGIN bound to: 6'b000110 
	Parameter CH1_WRITE bound to: 6'b000111 
	Parameter CH1_END bound to: 6'b001000 
	Parameter CH2_CHECK bound to: 6'b001001 
	Parameter CH2_BEGIN bound to: 6'b001010 
	Parameter CH2_WRITE bound to: 6'b001011 
	Parameter CH2_END bound to: 6'b001100 
	Parameter CH3_CHECK bound to: 6'b001101 
	Parameter CH3_BEGIN bound to: 6'b001110 
	Parameter CH3_WRITE bound to: 6'b001111 
	Parameter CH3_END bound to: 6'b010000 
INFO: [Synth 8-6155] done synthesizing module 'mem_write_arbi' (10#1) [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/mem_write_arbi.v:29]
WARNING: [Synth 8-350] instance 'mem_write_arbi_m0' of module 'mem_write_arbi' requires 32 connections, but only 14 given [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
INFO: [Synth 8-6157] synthesizing module 'timing_gen' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/timing_gen.v:67]
	Parameter h_active bound to: 1920 - type: integer 
	Parameter h_total bound to: 2200 - type: integer 
	Parameter v_active bound to: 1080 - type: integer 
	Parameter v_total bound to: 1125 - type: integer 
	Parameter H_FRONT_PORCH bound to: 88 - type: integer 
	Parameter H_SYNCH bound to: 44 - type: integer 
	Parameter H_BACK_PORCH bound to: 148 - type: integer 
	Parameter V_FRONT_PORCH bound to: 4 - type: integer 
	Parameter V_SYNCH bound to: 5 - type: integer 
	Parameter V_BACK_PORCH bound to: 36 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element fv_cnt_reg was removed.  [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/timing_gen.v:109]
WARNING: [Synth 8-6014] Unused sequential element q_fv_reg was removed.  [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/timing_gen.v:116]
WARNING: [Synth 8-6014] Unused sequential element color_cntr_reg was removed.  [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/timing_gen.v:179]
WARNING: [Synth 8-6014] Unused sequential element ative_line_cnt_reg was removed.  [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/timing_gen.v:186]
WARNING: [Synth 8-5788] Register de_reg in module timing_gen is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/timing_gen.v:166]
INFO: [Synth 8-6155] done synthesizing module 'timing_gen' (11#1) [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/timing_gen.v:67]
INFO: [Synth 8-6157] synthesizing module 'video_rect_read_data' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/video_rect_read_data.v:30]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-5788] Register pos_hs_d2_reg in module video_rect_read_data is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/video_rect_read_data.v:80]
WARNING: [Synth 8-5788] Register pos_vs_d2_reg in module video_rect_read_data is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/video_rect_read_data.v:81]
WARNING: [Synth 8-5788] Register pos_de_d2_reg in module video_rect_read_data is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/video_rect_read_data.v:82]
INFO: [Synth 8-6155] done synthesizing module 'video_rect_read_data' (12#1) [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/video_rect_read_data.v:30]
WARNING: [Synth 8-689] width (64) of port connection 'read_data' does not match port width (32) of module 'video_rect_read_data' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:737]
WARNING: [Synth 8-689] width (33) of port connection 'vout_data' does not match port width (32) of module 'video_rect_read_data' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:745]
WARNING: [Synth 8-689] width (64) of port connection 'read_data' does not match port width (32) of module 'video_rect_read_data' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:762]
WARNING: [Synth 8-689] width (33) of port connection 'timing_data' does not match port width (32) of module 'video_rect_read_data' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:766]
WARNING: [Synth 8-689] width (33) of port connection 'vout_data' does not match port width (32) of module 'video_rect_read_data' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:770]
INFO: [Synth 8-6157] synthesizing module 'mem_read_arbi' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/mem_read_arbi.v:29]
	Parameter MEM_DATA_BITS bound to: 128 - type: integer 
	Parameter ADDR_BITS bound to: 28 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter IDLE bound to: 6'b000000 
	Parameter CH0_CHECK bound to: 6'b000001 
	Parameter CH0_BEGIN bound to: 6'b000010 
	Parameter CH0_READ bound to: 6'b000011 
	Parameter CH0_END bound to: 6'b000100 
	Parameter CH1_CHECK bound to: 6'b000101 
	Parameter CH1_BEGIN bound to: 6'b000110 
	Parameter CH1_READ bound to: 6'b000111 
	Parameter CH1_END bound to: 6'b001000 
	Parameter CH2_CHECK bound to: 6'b001001 
	Parameter CH2_BEGIN bound to: 6'b001010 
	Parameter CH2_READ bound to: 6'b001011 
	Parameter CH2_END bound to: 6'b001100 
	Parameter CH3_CHECK bound to: 6'b001101 
	Parameter CH3_BEGIN bound to: 6'b001110 
	Parameter CH3_READ bound to: 6'b001111 
	Parameter CH3_END bound to: 6'b010000 
INFO: [Synth 8-6155] done synthesizing module 'mem_read_arbi' (13#1) [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/mem_read_arbi.v:29]
WARNING: [Synth 8-350] instance 'mem_read_arbi_m0' of module 'mem_read_arbi' requires 32 connections, but only 20 given [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:786]
INFO: [Synth 8-6157] synthesizing module 'frame_read' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/frame_read.v:3]
	Parameter MEM_DATA_BITS bound to: 128 - type: integer 
	Parameter READ_DATA_BITS bound to: 32 - type: integer 
	Parameter ADDR_BITS bound to: 28 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter BURST_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'afifo_128i_32o_512' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.runs/synth_1/.Xil/Vivado-24675-debian-dell/realtime/afifo_128i_32o_512_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'afifo_128i_32o_512' (14#1) [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.runs/synth_1/.Xil/Vivado-24675-debian-dell/realtime/afifo_128i_32o_512_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'wr_data_count' does not match port width (9) of module 'afifo_128i_32o_512' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/frame_read.v:53]
INFO: [Synth 8-6157] synthesizing module 'frame_fifo_read' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/frame_fifo_read.v:31]
	Parameter MEM_DATA_BITS bound to: 128 - type: integer 
	Parameter ADDR_BITS bound to: 28 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
	Parameter BURST_SIZE bound to: 100 - type: integer 
	Parameter ONE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ZERO bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_ACK bound to: 1 - type: integer 
	Parameter S_WAIT bound to: 2 - type: integer 
	Parameter S_CHECK_FIFO bound to: 3 - type: integer 
	Parameter S_READ_BURST bound to: 4 - type: integer 
	Parameter S_READ_BURST_END bound to: 5 - type: integer 
	Parameter S_END bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wait_cnt_reg was removed.  [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/frame_fifo_read.v:120]
INFO: [Synth 8-6155] done synthesizing module 'frame_fifo_read' (15#1) [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/frame_fifo_read.v:31]
INFO: [Synth 8-6155] done synthesizing module 'frame_read' (16#1) [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/frame_read.v:3]
WARNING: [Synth 8-689] width (64) of port connection 'read_data' does not match port width (32) of module 'frame_read' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:909]
WARNING: [Synth 8-689] width (64) of port connection 'read_data' does not match port width (32) of module 'frame_read' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:951]
INFO: [Synth 8-6157] synthesizing module 'frame_write' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/frame_write.v:3]
	Parameter MEM_DATA_BITS bound to: 128 - type: integer 
	Parameter WRITE_DATA_BITS bound to: 32 - type: integer 
	Parameter ADDR_BITS bound to: 28 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter BURST_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'afifo_32i_128o_2048' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.runs/synth_1/.Xil/Vivado-24675-debian-dell/realtime/afifo_32i_128o_2048_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'afifo_32i_128o_2048' (17#1) [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.runs/synth_1/.Xil/Vivado-24675-debian-dell/realtime/afifo_32i_128o_2048_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'rd_data_count' does not match port width (9) of module 'afifo_32i_128o_2048' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/frame_write.v:52]
INFO: [Synth 8-6157] synthesizing module 'frame_fifo_write' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/frame_fifo_write.v:31]
	Parameter MEM_DATA_BITS bound to: 128 - type: integer 
	Parameter ADDR_BITS bound to: 28 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter BURST_SIZE bound to: 100 - type: integer 
	Parameter ONE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ZERO bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_ACK bound to: 1 - type: integer 
	Parameter S_CHECK_FIFO bound to: 2 - type: integer 
	Parameter S_WRITE_BURST bound to: 3 - type: integer 
	Parameter S_WRITE_BURST_END bound to: 4 - type: integer 
	Parameter S_END bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'frame_fifo_write' (18#1) [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/frame_fifo_write.v:31]
INFO: [Synth 8-6155] done synthesizing module 'frame_write' (19#1) [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/frame_write.v:3]
WARNING: [Synth 8-689] width (64) of port connection 'write_data' does not match port width (32) of module 'frame_write' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:981]
INFO: [Synth 8-6157] synthesizing module 'ddr3' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.runs/synth_1/.Xil/Vivado-24675-debian-dell/realtime/ddr3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ddr3' (20#1) [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.runs/synth_1/.Xil/Vivado-24675-debian-dell/realtime/ddr3_stub.v:5]
WARNING: [Synth 8-350] instance 'u_ddr3' of module 'ddr3' requires 39 connections, but only 38 given [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:1096]
INFO: [Synth 8-6157] synthesizing module 'mem_burst' [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/mem_burst.v:3]
	Parameter MEM_DATA_BITS bound to: 128 - type: integer 
	Parameter ADDR_BITS bound to: 28 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter MEM_READ bound to: 3'b001 
	Parameter MEM_READ_WAIT bound to: 3'b010 
	Parameter MEM_WRITE bound to: 3'b011 
	Parameter MEM_WRITE_WAIT bound to: 3'b100 
	Parameter READ_END bound to: 3'b101 
	Parameter WRITE_END bound to: 3'b110 
	Parameter MEM_WRITE_FIRST_READ bound to: 3'b111 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/mem_burst.v:114]
INFO: [Synth 8-226] default block is never used [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/mem_burst.v:116]
INFO: [Synth 8-6155] done synthesizing module 'mem_burst' (21#1) [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/mem_burst.v:3]
WARNING: [Synth 8-3848] Net cmos2_scl in module/entity top does not have driver. [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:109]
INFO: [Synth 8-6155] done synthesizing module 'top' (22#1) [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:30]
WARNING: [Synth 8-3917] design top has port cmos1_rst_n driven by constant 1
WARNING: [Synth 8-3331] design mem_burst has unconnected port rd_burst_addr[27]
WARNING: [Synth 8-3331] design mem_burst has unconnected port rd_burst_addr[26]
WARNING: [Synth 8-3331] design mem_burst has unconnected port rd_burst_addr[25]
WARNING: [Synth 8-3331] design mem_burst has unconnected port wr_burst_addr[27]
WARNING: [Synth 8-3331] design mem_burst has unconnected port wr_burst_addr[26]
WARNING: [Synth 8-3331] design mem_burst has unconnected port wr_burst_addr[25]
WARNING: [Synth 8-3331] design mem_burst has unconnected port app_rd_data_end
WARNING: [Synth 8-3331] design mem_burst has unconnected port ui_clk_sync_rst
WARNING: [Synth 8-3331] design frame_fifo_write has unconnected port wr_burst_data_req
WARNING: [Synth 8-3331] design sccb_driver has unconnected port dev_addr[0]
WARNING: [Synth 8-3331] design i2c_driver has unconnected port dev_addr[0]
WARNING: [Synth 8-3331] design top has unconnected port cmos2_scl
WARNING: [Synth 8-3331] design top has unconnected port cmos2_sda
WARNING: [Synth 8-3331] design top has unconnected port cmos1_data[1]
WARNING: [Synth 8-3331] design top has unconnected port cmos1_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1529.059 ; gain = 137.344 ; free physical = 1455 ; free virtual = 6250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin inst_sccb_driver:rd_req to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/cmos_cfg.v:502]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_req to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_len[9] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_len[8] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_len[7] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_len[6] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_len[5] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_len[4] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_len[3] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_len[2] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_len[1] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_len[0] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[27] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[26] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[25] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[24] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[23] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[22] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[21] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[20] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[19] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[18] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[17] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[16] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[15] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[14] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[13] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[12] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[11] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[10] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[9] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[8] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[7] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[6] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[5] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[4] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[3] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[2] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[1] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_addr[0] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[127] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[126] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[125] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[124] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[123] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[122] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[121] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[120] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[119] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[118] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[117] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[116] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[115] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[114] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[113] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[112] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[111] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[110] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[109] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[108] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[107] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[106] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[105] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[104] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[103] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[102] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[101] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[100] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[99] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[98] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[97] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[96] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[95] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[94] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[93] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[92] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[91] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[90] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[89] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[88] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[87] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[86] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[85] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[84] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[83] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[82] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[81] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[80] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[79] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[78] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[77] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[76] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[75] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[74] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[73] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[72] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[71] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[70] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[69] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch1_wr_burst_data[68] to constant 0 [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/new/top.v:641]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1529.059 ; gain = 137.344 ; free physical = 1460 ; free virtual = 6255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1529.059 ; gain = 137.344 ; free physical = 1460 ; free virtual = 6255
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/afifo_32i_128o_2048/afifo_32i_128o_2048/afifo_32i_128o_2048_in_context.xdc] for cell 'frame_write_m0/write_buf'
Finished Parsing XDC File [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/afifo_32i_128o_2048/afifo_32i_128o_2048/afifo_32i_128o_2048_in_context.xdc] for cell 'frame_write_m0/write_buf'
Parsing XDC File [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/afifo_128i_32o_512/afifo_128i_32o_512/afifo_128i_32o_512_in_context.xdc] for cell 'frame_read_m0/read_buf'
Finished Parsing XDC File [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/afifo_128i_32o_512/afifo_128i_32o_512/afifo_128i_32o_512_in_context.xdc] for cell 'frame_read_m0/read_buf'
Parsing XDC File [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/afifo_128i_32o_512/afifo_128i_32o_512/afifo_128i_32o_512_in_context.xdc] for cell 'frame_read_m1/read_buf'
Finished Parsing XDC File [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/afifo_128i_32o_512/afifo_128i_32o_512/afifo_128i_32o_512_in_context.xdc] for cell 'frame_read_m1/read_buf'
Parsing XDC File [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc] for cell 'u_ddr3'
Finished Parsing XDC File [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc] for cell 'u_ddr3'
Parsing XDC File [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/cfg_clock/cfg_clock/cfg_clock_in_context.xdc] for cell 'inst1_cfg_clock'
Finished Parsing XDC File [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/cfg_clock/cfg_clock/cfg_clock_in_context.xdc] for cell 'inst1_cfg_clock'
Parsing XDC File [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/constrs_1/new/hdmi_tx_ddr3.xdc]
WARNING: [Vivado 12-584] No ports matched 'cmos2_pclk'. [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/constrs_1/new/hdmi_tx_ddr3.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'cmos2_href'. [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/constrs_1/new/hdmi_tx_ddr3.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'cmos2_vsync'. [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/constrs_1/new/hdmi_tx_ddr3.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'cmos2_rst_n'. [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/constrs_1/new/hdmi_tx_ddr3.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'cmos2_data[9]'. [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/constrs_1/new/hdmi_tx_ddr3.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'cmos2_data[8]'. [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/constrs_1/new/hdmi_tx_ddr3.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'cmos2_data[7]'. [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/constrs_1/new/hdmi_tx_ddr3.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'cmos2_data[6]'. [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/constrs_1/new/hdmi_tx_ddr3.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'cmos2_data[5]'. [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/constrs_1/new/hdmi_tx_ddr3.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'cmos2_data[4]'. [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/constrs_1/new/hdmi_tx_ddr3.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'cmos2_data[3]'. [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/constrs_1/new/hdmi_tx_ddr3.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'cmos2_data[2]'. [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/constrs_1/new/hdmi_tx_ddr3.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'cmos2_data[1]'. [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/constrs_1/new/hdmi_tx_ddr3.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'cmos2_data[0]'. [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/constrs_1/new/hdmi_tx_ddr3.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'cmos2_rst_n'. [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/constrs_1/new/hdmi_tx_ddr3.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'cmos2_pclk'. [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/constrs_1/new/hdmi_tx_ddr3.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'cmos2_vsync'. [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/constrs_1/new/hdmi_tx_ddr3.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'cmos2_href'. [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/constrs_1/new/hdmi_tx_ddr3.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'cmos2_data[*]'. [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/constrs_1/new/hdmi_tx_ddr3.xdc:107]
WARNING: [Vivado 12-507] No nets matched 'cmos1_pclk_IBUF'. [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/constrs_1/new/hdmi_tx_ddr3.xdc:109]
WARNING: [Vivado 12-507] No nets matched 'cmos2_pclk_IBUF'. [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/constrs_1/new/hdmi_tx_ddr3.xdc:110]
Finished Parsing XDC File [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/constrs_1/new/hdmi_tx_ddr3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/constrs_1/new/hdmi_tx_ddr3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/constrs_1/new/hdmi_tx_ddr3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1897.121 ; gain = 0.000 ; free physical = 1196 ; free virtual = 5992
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1897.121 ; gain = 0.000 ; free physical = 1197 ; free virtual = 5992
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1897.125 ; gain = 0.000 ; free physical = 1197 ; free virtual = 5992
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1897.125 ; gain = 0.004 ; free physical = 1197 ; free virtual = 5992
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'frame_read_m0/read_buf' at clock pin 'rd_clk' is different from the actual clock period '6.737', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'frame_read_m1/read_buf' at clock pin 'rd_clk' is different from the actual clock period '6.737', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1897.125 ; gain = 505.410 ; free physical = 1286 ; free virtual = 6079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1897.125 ; gain = 505.410 ; free physical = 1286 ; free virtual = 6079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  /home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 99).
Applied set_property DONT_TOUCH = true for frame_write_m0/write_buf. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for frame_read_m0/read_buf. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for frame_read_m1/read_buf. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ddr3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst1_cfg_clock. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1897.125 ; gain = 505.410 ; free physical = 1287 ; free virtual = 6081
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_driver'
INFO: [Synth 8-5546] ROM "work_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'hdmi_i2c_cfg'
INFO: [Synth 8-5546] ROM "ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lut_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lut_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_wait" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sccb_driver'
INFO: [Synth 8-5546] ROM "work_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cmos_cfg'
INFO: [Synth 8-5546] ROM "ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lut_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_wait" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'write_state_reg' in module 'mem_write_arbi'
INFO: [Synth 8-5546] ROM "wr_burst_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "write_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'mem_read_arbi'
INFO: [Synth 8-5546] ROM "rd_burst_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "read_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'frame_fifo_read'
INFO: [Synth 8-5544] ROM "read_finish" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_req_ack" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_aclr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'frame_fifo_write'
INFO: [Synth 8-5544] ROM "write_finish" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_req_ack" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_aclr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mem_burst'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             1000 |                        000000001
                WR_START |                             0101 |                        000000010
                  WR_DEV |                             0000 |                        000000100
                  WR_MEM |                             0001 |                        000001000
                 WR_DATA |                             0111 |                        000010000
                RD_START |                             1001 |                        000100000
                  RD_DEV |                             0110 |                        001000000
                 RD_DATA |                             0011 |                        010000000
                    STOP |                             0100 |                        100000000
                  iSTATE |                             0010 |                        000000000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                WR_CHECK |                             0010 |                             0010
                   WRITE |                             0100 |                             0100
                    READ |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'hdmi_i2c_cfg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             1000 |                        000000001
                WR_START |                             0101 |                        000000010
                  WR_DEV |                             0000 |                        000000100
                  WR_MEM |                             0001 |                        000001000
                 WR_DATA |                             0111 |                        000010000
                RD_START |                             1001 |                        000100000
                  RD_DEV |                             0110 |                        001000000
                 RD_DATA |                             0011 |                        010000000
                    STOP |                             0100 |                        100000000
                  iSTATE |                             0010 |                        000000000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sccb_driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                WR_CHECK |                             0010 |                             0010
                   WRITE |                             0100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'cmos_cfg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                00000000000100000 |                           000000
               CH0_CHECK |                00000000010000000 |                           000001
               CH0_BEGIN |                00000010000000000 |                           000010
               CH0_WRITE |                00000001000000000 |                           000011
                 CH0_END |                00000000000000001 |                           000100
               CH1_CHECK |                00000000000000010 |                           000101
               CH1_BEGIN |                01000000000000000 |                           000110
               CH1_WRITE |                00010000000000000 |                           000111
                 CH1_END |                00100000000000000 |                           001000
               CH2_CHECK |                10000000000000000 |                           001001
               CH2_BEGIN |                00001000000000000 |                           001010
               CH2_WRITE |                00000100000000000 |                           001011
                 CH2_END |                00000000100000000 |                           001100
               CH3_CHECK |                00000000001000000 |                           001101
               CH3_BEGIN |                00000000000010000 |                           001110
               CH3_WRITE |                00000000000000100 |                           001111
                 CH3_END |                00000000000001000 |                           010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'write_state_reg' using encoding 'one-hot' in module 'mem_write_arbi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                00000000000100000 |                           000000
               CH0_CHECK |                00000000010000000 |                           000001
               CH0_BEGIN |                00000010000000000 |                           000010
                CH0_READ |                00000001000000000 |                           000011
                 CH0_END |                00000000000000001 |                           000100
               CH1_CHECK |                00000000000000010 |                           000101
               CH1_BEGIN |                01000000000000000 |                           000110
                CH1_READ |                00010000000000000 |                           000111
                 CH1_END |                00100000000000000 |                           001000
               CH2_CHECK |                10000000000000000 |                           001001
               CH2_BEGIN |                00001000000000000 |                           001010
                CH2_READ |                00000100000000000 |                           001011
                 CH2_END |                00000000100000000 |                           001100
               CH3_CHECK |                00000000001000000 |                           001101
               CH3_BEGIN |                00000000000010000 |                           001110
                CH3_READ |                00000000000000100 |                           001111
                 CH3_END |                00000000000001000 |                           010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'one-hot' in module 'mem_read_arbi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                             0000
                   S_ACK |                              001 |                             0001
            S_CHECK_FIFO |                              010 |                             0011
            S_READ_BURST |                              011 |                             0100
        S_READ_BURST_END |                              100 |                             0101
                   S_END |                              101 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'frame_fifo_read'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                             0000
                   S_ACK |                              001 |                             0001
            S_CHECK_FIFO |                              010 |                             0010
           S_WRITE_BURST |                              011 |                             0011
       S_WRITE_BURST_END |                              100 |                             0100
                   S_END |                              101 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'frame_fifo_write'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                MEM_READ |                              001 |                              001
           MEM_READ_WAIT |                              010 |                              010
                READ_END |                              011 |                              101
               MEM_WRITE |                              100 |                              011
          MEM_WRITE_WAIT |                              101 |                              100
               WRITE_END |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mem_burst'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1897.125 ; gain = 505.410 ; free physical = 1273 ; free virtual = 6067
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 7     
	   2 Input     25 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               28 Bit    Registers := 18    
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 11    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 113   
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     28 Bit        Muxes := 2     
	   4 Input     28 Bit        Muxes := 3     
	   6 Input     28 Bit        Muxes := 6     
	   2 Input     28 Bit        Muxes := 1     
	   7 Input     28 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	  33 Input     24 Bit        Muxes := 1     
	  27 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 5     
	   5 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   7 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 7     
	   9 Input      8 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 32    
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 17    
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 119   
	  10 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 38    
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2c_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 30    
	  10 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module hdmi_i2c_cfg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	  33 Input     24 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 1     
Module sccb_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   9 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 31    
	  10 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module cmos_cfg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
Module cmos_img_capture 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module timing_gen_xy 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module video_rect_write_data 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mem_write_arbi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   5 Input     28 Bit        Muxes := 1     
	  27 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module timing_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module video_rect_read_data 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mem_read_arbi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   5 Input     28 Bit        Muxes := 1     
	  27 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module frame_fifo_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     28 Bit        Muxes := 1     
	   6 Input     28 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 10    
Module frame_fifo_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     28 Bit        Muxes := 1     
	   6 Input     28 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 10    
Module mem_burst 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               28 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   7 Input     28 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   7 Input     10 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "inst_i2c_driver/x" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cfg_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "x" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cfg_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ready" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design top has port cmos1_rst_n driven by constant 1
WARNING: [Synth 8-3331] design mem_burst has unconnected port rd_burst_addr[27]
WARNING: [Synth 8-3331] design mem_burst has unconnected port rd_burst_addr[26]
WARNING: [Synth 8-3331] design mem_burst has unconnected port rd_burst_addr[25]
WARNING: [Synth 8-3331] design mem_burst has unconnected port wr_burst_addr[27]
WARNING: [Synth 8-3331] design mem_burst has unconnected port wr_burst_addr[26]
WARNING: [Synth 8-3331] design mem_burst has unconnected port wr_burst_addr[25]
WARNING: [Synth 8-3331] design mem_burst has unconnected port app_rd_data_end
WARNING: [Synth 8-3331] design mem_burst has unconnected port ui_clk_sync_rst
WARNING: [Synth 8-3331] design sccb_driver has unconnected port dev_addr[0]
WARNING: [Synth 8-3331] design top has unconnected port cmos2_scl
WARNING: [Synth 8-3331] design top has unconnected port cmos2_sda
WARNING: [Synth 8-3331] design top has unconnected port cmos1_data[1]
WARNING: [Synth 8-3331] design top has unconnected port cmos1_data[0]
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[31]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[0]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[30]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[0]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[29]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[0]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[28]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[0]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[27]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[0]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[26]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[0]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[25]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[0]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[24]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[0]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[0]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[1]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[2]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[3]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[4]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[5]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[6]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[7]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[8]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[9]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[10]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[11]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[12]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[13]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[14]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[15]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[16]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[17]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[18]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[19]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[20]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[21]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[22]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23] )
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[0]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[24]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[25]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[26]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[27]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[28]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[29]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[30]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[31]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[1]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[2]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[3]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[4]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[5]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[6]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[7]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[8]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[9]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[10]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[11]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[12]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[13]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[14]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[15]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[16]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[17]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[18]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[19]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[20]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[21]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[22]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1_reg[23]' (FD) to 'video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[0]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[31]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[30]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[29]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[28]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[27]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[26]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[25]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[24]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[1]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[2]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[3]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[4]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[5]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[6]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[7]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[8]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[9]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[10]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[11]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[12]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[13]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[14]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[15]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[16]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[17]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[18]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[19]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[20]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[21]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'video_rect_read_data_m0/pos_data_d0_reg[22]' (FDC) to 'video_rect_read_data_m0/pos_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'frame_read_m0/frame_fifo_read_m0/read_len_d0_reg[0]' (FDC) to 'frame_write_m0/frame_fifo_write_m0/write_len_d0_reg[27]'
INFO: [Synth 8-3886] merging instance 'frame_read_m0/frame_fifo_read_m0/read_len_d0_reg[1]' (FDC) to 'frame_write_m0/frame_fifo_write_m0/write_len_d0_reg[27]'
INFO: [Synth 8-3886] merging instance 'frame_read_m0/frame_fifo_read_m0/read_len_d0_reg[2]' (FDC) to 'frame_write_m0/frame_fifo_write_m0/write_len_d0_reg[27]'
INFO: [Synth 8-3886] merging instance 'frame_read_m0/frame_fifo_read_m0/read_len_d0_reg[3]' (FDC) to 'frame_write_m0/frame_fifo_write_m0/write_len_d0_reg[27]'
INFO: [Synth 8-3886] merging instance 'frame_read_m0/frame_fifo_read_m0/read_len_d0_reg[4]' (FDC) to 'frame_write_m0/frame_fifo_write_m0/write_len_d0_reg[27]'
INFO: [Synth 8-3886] merging instance 'frame_read_m0/frame_fifo_read_m0/read_len_d0_reg[5]' (FDC) to 'frame_write_m0/frame_fifo_write_m0/write_len_d0_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\video_rect_write_data_m0/timing_gen_xy_m1/i_data_d0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frame_write_m0/frame_fifo_write_m0/write_len_d0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst1_cmos_cfg/state_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst1_cmos_cfg/lut_data_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_hdmi_i2c_cfg/lut_data_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frame_write_m0/frame_fifo_write_m0/wr_burst_len_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frame_read_m1/frame_fifo_read_m0/rd_burst_len_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frame_read_m0/frame_fifo_read_m0/rd_burst_len_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst1_cmos_cfg/inst_sccb_driver/rd_done_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_write_arbi_m0/FSM_onehot_write_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_burst_m0/app_cmd_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\video_rect_write_data_m0/timing_gen_xy_m1/i_data_d0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frame_write_m0/frame_fifo_write_m0/write_len_d0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_write_arbi_m0/FSM_onehot_write_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (mem_write_arbi_m0/FSM_onehot_write_state_reg[3]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1897.125 ; gain = 505.410 ; free physical = 1234 ; free virtual = 6034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|hdmi_i2c_cfg | lut_data   | 32x24         | LUT            | 
+-------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ddr3/ui_clk' to pin 'u_ddr3/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst1_cfg_clock/clk_in1' to pin 'sys_clock/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst1_cfg_clock/clk_out1' to pin 'inst1_cfg_clock/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'inst1_cfg_clock/clk_in1' to 'sys_clock/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst1_cfg_clock/clk_out2' to pin 'inst1_cfg_clock/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'inst1_cfg_clock/clk_in1' to 'sys_clock/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1897.125 ; gain = 505.410 ; free physical = 1119 ; free virtual = 5919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1904.426 ; gain = 512.711 ; free physical = 1089 ; free virtual = 5889
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1912.434 ; gain = 520.719 ; free physical = 1089 ; free virtual = 5889
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1912.438 ; gain = 520.723 ; free physical = 1089 ; free virtual = 5889
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1912.438 ; gain = 520.723 ; free physical = 1089 ; free virtual = 5889
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1912.438 ; gain = 520.723 ; free physical = 1089 ; free virtual = 5889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1912.438 ; gain = 520.723 ; free physical = 1090 ; free virtual = 5889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1912.438 ; gain = 520.723 ; free physical = 1090 ; free virtual = 5889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1912.438 ; gain = 520.723 ; free physical = 1090 ; free virtual = 5890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | video_rect_write_data_m0/timing_gen_xy_m1/de_d1_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |cfg_clock           |         1|
|2     |ddr3                |         1|
|3     |afifo_128i_32o_512  |         2|
|4     |afifo_32i_128o_2048 |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |afifo_128i_32o_512    |     1|
|2     |afifo_128i_32o_512__2 |     1|
|3     |afifo_32i_128o_2048   |     1|
|4     |cfg_clock             |     1|
|5     |ddr3                  |     1|
|6     |BUFG                  |     1|
|7     |CARRY4                |   141|
|8     |LUT1                  |    85|
|9     |LUT2                  |   823|
|10    |LUT3                  |   228|
|11    |LUT4                  |   157|
|12    |LUT5                  |   161|
|13    |LUT6                  |   435|
|14    |MUXF7                 |    13|
|15    |SRL16E                |     1|
|16    |FDCE                  |   637|
|17    |FDPE                  |     2|
|18    |FDRE                  |   329|
|19    |FDSE                  |    13|
|20    |IBUF                  |    12|
|21    |IBUFDS                |     1|
|22    |IOBUF                 |     2|
|23    |OBUF                  |    31|
|24    |OBUFT                 |     1|
+------+----------------------+------+

Report Instance Areas: 
+------+---------------------------+-----------------------+------+
|      |Instance                   |Module                 |Cells |
+------+---------------------------+-----------------------+------+
|1     |top                        |                       |  3513|
|2     |  frame_read_m0            |frame_read__xdcDup__1  |   250|
|3     |    frame_fifo_read_m0     |frame_fifo_read_3      |   172|
|4     |  frame_read_m1            |frame_read             |   216|
|5     |    frame_fifo_read_m0     |frame_fifo_read        |   162|
|6     |  frame_write_m0           |frame_write            |   320|
|7     |    frame_fifo_write_m0    |frame_fifo_write       |   170|
|8     |  inst1_cmos_cfg           |cmos_cfg               |   588|
|9     |    inst_sccb_driver       |sccb_driver            |   181|
|10    |  inst_hdmi_i2c_cfg        |hdmi_i2c_cfg           |   363|
|11    |    inst_i2c_driver        |i2c_driver             |   165|
|12    |  mem_burst_m0             |mem_burst              |   212|
|13    |  mem_read_arbi_m0         |mem_read_arbi          |   385|
|14    |  mem_write_arbi_m0        |mem_write_arbi         |   221|
|15    |  u1_cmos_img_capture      |cmos_img_capture       |    29|
|16    |  u_timming_gen            |timing_gen             |    79|
|17    |  video_rect_read_data_m0  |video_rect_read_data   |   146|
|18    |    timing_gen_xy_m0       |timing_gen_xy_2        |   100|
|19    |  video_rect_read_data_m1  |video_rect_read_data_0 |   273|
|20    |    timing_gen_xy_m0       |timing_gen_xy_1        |   155|
|21    |  video_rect_write_data_m0 |video_rect_write_data  |   201|
|22    |    timing_gen_xy_m1       |timing_gen_xy          |   134|
+------+---------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1912.438 ; gain = 520.723 ; free physical = 1090 ; free virtual = 5890
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1912.438 ; gain = 152.656 ; free physical = 1143 ; free virtual = 5943
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1912.441 ; gain = 520.723 ; free physical = 1143 ; free virtual = 5943
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.453 ; gain = 0.000 ; free physical = 1090 ; free virtual = 5890
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
278 Infos, 196 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1944.453 ; gain = 553.023 ; free physical = 1160 ; free virtual = 5960
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.453 ; gain = 0.000 ; free physical = 1160 ; free virtual = 5960
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andy/workdir/hdmi_tx_ddr3_1pcs_1920_1080_ov5640_1024_768_dual_crop_400_400/hdmi_tx_ddr3.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 16 09:59:33 2020...
