
---------- Begin Simulation Statistics ----------
final_tick                               162009021000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 315550                       # Simulator instruction rate (inst/s)
host_mem_usage                                8526856                       # Number of bytes of host memory used
host_op_rate                                   316169                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   316.91                       # Real time elapsed on the host
host_tick_rate                              511218805                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.162009                       # Number of seconds simulated
sim_ticks                                162009021000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.620090                       # CPI: cycles per instruction
system.cpu.discardedOps                        189416                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        29359402                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.617250                       # IPC: instructions per cycle
system.cpu.numCycles                        162009021                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132649619                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       210471                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        437756                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       682111                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          668                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1365682                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            676                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485798                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735491                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103810                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101808                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904839                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65379                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              404                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51332751                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51332751                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51333261                       # number of overall hits
system.cpu.dcache.overall_hits::total        51333261                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       727500                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         727500                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       735409                       # number of overall misses
system.cpu.dcache.overall_misses::total        735409                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  37638887000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37638887000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  37638887000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37638887000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52060251                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52060251                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52068670                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52068670                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013974                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013974                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014124                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014124                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51737.301718                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51737.301718                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51180.889818                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51180.889818                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        92735                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3375                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.477037                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       597359                       # number of writebacks
system.cpu.dcache.writebacks::total            597359                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52605                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52605                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       674895                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       674895                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       682800                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       682800                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  34660754000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  34660754000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  35446444999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  35446444999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012964                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012964                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013113                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51357.254091                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51357.254091                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51913.364088                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51913.364088                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681776                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40722787                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40722787                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388382                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388382                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16041478000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16041478000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41111169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41111169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009447                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009447                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41303.350825                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41303.350825                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          278                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          278                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       388104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       388104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15256920000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15256920000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39311.421681                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39311.421681                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10609964                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10609964                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       339118                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       339118                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21597409000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21597409000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030972                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030972                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63687.002754                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63687.002754                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52327                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52327                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286791                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286791                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19403834000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19403834000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67658.448138                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67658.448138                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    785690999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    785690999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99391.650727                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99391.650727                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 162009021000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.660775                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52016137                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682800                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.180634                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.660775                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988927                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988927                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          714                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104820292                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104820292                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 162009021000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162009021000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162009021000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685769                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474975                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024864                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277927                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277927                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277927                       # number of overall hits
system.cpu.icache.overall_hits::total        10277927                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          773                       # number of overall misses
system.cpu.icache.overall_misses::total           773                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     73323000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     73323000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     73323000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     73323000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278700                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278700                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278700                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278700                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94855.109961                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94855.109961                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94855.109961                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94855.109961                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          333                       # number of writebacks
system.cpu.icache.writebacks::total               333                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          773                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71777000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71777000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71777000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71777000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92855.109961                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92855.109961                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92855.109961                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92855.109961                       # average overall mshr miss latency
system.cpu.icache.replacements                    333                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277927                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277927                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           773                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     73323000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     73323000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278700                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278700                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94855.109961                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94855.109961                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71777000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71777000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92855.109961                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92855.109961                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 162009021000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           357.263157                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278700                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13297.153946                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   357.263157                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.697780                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.697780                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558173                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558173                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 162009021000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162009021000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162009021000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 162009021000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               456174                       # number of demand (read+write) hits
system.l2.demand_hits::total                   456276                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data              456174                       # number of overall hits
system.l2.overall_hits::total                  456276                       # number of overall hits
system.l2.demand_misses::.cpu.inst                671                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             226626                       # number of demand (read+write) misses
system.l2.demand_misses::total                 227297                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               671                       # number of overall misses
system.l2.overall_misses::.cpu.data            226626                       # number of overall misses
system.l2.overall_misses::total                227297                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     67279000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  23802990000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23870269000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     67279000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  23802990000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23870269000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           682800                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683573                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          682800                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683573                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.868047                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.331907                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.332513                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.868047                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.331907                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.332513                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100266.766021                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105032.035159                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105017.967681                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 100266.766021                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105032.035159                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105017.967681                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              140629                       # number of writebacks
system.l2.writebacks::total                    140629                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        226620                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            227291                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       226620                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           227291                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53859000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  19270130000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19323989000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53859000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  19270130000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19323989000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.331898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.332504                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.331898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.332504                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80266.766021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85032.786162                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85018.716095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80266.766021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85032.786162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85018.716095                       # average overall mshr miss latency
system.l2.replacements                         211121                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       597359                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           597359                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       597359                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       597359                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          324                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              324                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          324                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          324                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            141656                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                141656                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          145135                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              145135                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15558328000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15558328000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286791                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286791                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.506065                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.506065                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107199.007820                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107199.007820                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       145135                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         145135                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12655628000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12655628000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.506065                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.506065                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87199.007820                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87199.007820                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     67279000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     67279000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.868047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.868047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100266.766021                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100266.766021                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53859000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53859000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.868047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80266.766021                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80266.766021                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        314518                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            314518                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        81491                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           81491                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8244662000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8244662000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       396009                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        396009                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.205781                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.205781                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101172.669375                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101172.669375                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        81485                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        81485                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6614502000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6614502000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.205766                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.205766                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81174.473830                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81174.473830                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 162009021000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16130.825444                       # Cycle average of tags in use
system.l2.tags.total_refs                     1365581                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    227505                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.002422                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.334608                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        56.508629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16034.982207                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003449                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984547                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1424                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9395                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5479                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11152361                       # Number of tag accesses
system.l2.tags.data_accesses                 11152361                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 162009021000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    140629.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    226419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014377498500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8326                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8326                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              626176                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             132552                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      227291                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     140629                       # Number of write requests accepted
system.mem_ctrls.readBursts                    227291                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   140629                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    201                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.55                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                227291                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               140629                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  177496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.274321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.239092                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.780901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           8142     97.79%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           81      0.97%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           16      0.19%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           11      0.13%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           62      0.74%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            3      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8326                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.888302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.857558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.026152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4682     56.23%     56.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              102      1.23%     57.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3338     40.09%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              200      2.40%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8326                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   12864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14546624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9000256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     89.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     55.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  161993264000                       # Total gap between requests
system.mem_ctrls.avgGap                     440294.80                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14490816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8999168                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 265071.659188657126                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 89444500.747893542051                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 55547326.589918717742                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          671                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       226620                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       140629                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19408500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7615033750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3840165086750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28924.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33602.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  27307063.88                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14503680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14546624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9000256                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9000256                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          671                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       226620                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         227291                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       140629                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        140629                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       265072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     89523904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         89788975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       265072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       265072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     55554042                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        55554042                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     55554042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       265072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     89523904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       145343018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               227090                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              140612                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        14270                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14165                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        14171                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        14007                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        14395                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        14290                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        14236                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13471                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13815                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        14442                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14206                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        14592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        14411                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        14352                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8690                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8633                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         8680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9017                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         8665                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9096                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8898                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8279                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8463                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9003                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8640                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9027                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         8900                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8891                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3376504750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1135450000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7634442250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14868.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33618.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              137197                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              84202                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            60.42                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           59.88                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       146303                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   160.850618                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    99.217931                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   227.069278                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       105166     71.88%     71.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17898     12.23%     84.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5159      3.53%     87.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1312      0.90%     88.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8952      6.12%     94.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          697      0.48%     95.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          540      0.37%     95.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          492      0.34%     95.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6087      4.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       146303                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              14533760                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8999168                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               89.709572                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               55.547327                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.13                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 162009021000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       521469900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       277167825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      810854100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     368067420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12788814480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  36569798940                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  31415844000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   82752016665                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   510.786474                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  81288760000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5409820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  75310441000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       523133520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       278052060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      810568500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     365927220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12788814480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  36300750960                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  31642410720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   82709657460                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   510.525012                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  81876657250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5409820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  74722543750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 162009021000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              82156                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       140629                       # Transaction distribution
system.membus.trans_dist::CleanEvict            69836                       # Transaction distribution
system.membus.trans_dist::ReadExReq            145135                       # Transaction distribution
system.membus.trans_dist::ReadExResp           145135                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         82156                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       665047                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 665047                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     23546880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                23546880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            227291                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  227291    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              227291                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 162009021000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1000272000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1231309000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            396782                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       737988                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          333                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          154909                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286791                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286791                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       396009                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1879                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2047376                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2049255                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        70784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     81930176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               82000960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          211121                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9000256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           894694                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000851                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029457                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 893941     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    745      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             894694                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 162009021000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2561066000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2319000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2048406993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
