Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 11:21:21 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 321 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 140 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.445        0.000                      0                 2398        0.148        0.000                      0                 2398        3.000        0.000                       0                   766  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.445        0.000                      0                 2398        0.148        0.000                      0                 2398        3.000        0.000                       0                   766  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 fsm7/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm7/out_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.494ns (25.121%)  route 4.453ns (74.879%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.973     0.973    fsm7/clk
    SLICE_X20Y44         FDRE                                         r  fsm7/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm7/out_reg[30]/Q
                         net (fo=3, routed)           0.654     2.145    fsm7/fsm7_out[30]
    SLICE_X21Y44         LUT4 (Prop_lut4_I0_O)        0.124     2.269 f  fsm7/w_addr0[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.439     2.709    fsm7/w_addr0[3]_INST_0_i_21_n_0
    SLICE_X21Y41         LUT5 (Prop_lut5_I4_O)        0.124     2.833 f  fsm7/w_addr0[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.573     3.406    fsm7/w_addr0[3]_INST_0_i_12_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.124     3.530 r  fsm7/w_addr0[3]_INST_0_i_4/O
                         net (fo=7, routed)           0.468     3.998    fsm7/w_addr0[3]_INST_0_i_4_n_0
    SLICE_X21Y39         LUT4 (Prop_lut4_I0_O)        0.124     4.122 r  fsm7/out_tmp_reg_i_35__0/O
                         net (fo=103, routed)         0.752     4.874    fsm7/out_reg[0]_0
    SLICE_X21Y39         LUT2 (Prop_lut2_I0_O)        0.153     5.027 r  fsm7/out[31]_i_2__1/O
                         net (fo=33, routed)          0.730     5.757    fsm7/fsm7_write_en
    SLICE_X21Y39         LUT3 (Prop_lut3_I2_O)        0.327     6.084 r  fsm7/out[31]_i_1/O
                         net (fo=30, routed)          0.836     6.920    fsm7/out[31]_i_1_n_0
    SLICE_X20Y43         FDRE                                         r  fsm7/out_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=771, unset)          0.924     7.924    fsm7/clk
    SLICE_X20Y43         FDRE                                         r  fsm7/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y43         FDRE (Setup_fdre_C_R)       -0.524     7.365    fsm7/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 fsm7/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm7/out_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.494ns (25.121%)  route 4.453ns (74.879%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.973     0.973    fsm7/clk
    SLICE_X20Y44         FDRE                                         r  fsm7/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm7/out_reg[30]/Q
                         net (fo=3, routed)           0.654     2.145    fsm7/fsm7_out[30]
    SLICE_X21Y44         LUT4 (Prop_lut4_I0_O)        0.124     2.269 f  fsm7/w_addr0[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.439     2.709    fsm7/w_addr0[3]_INST_0_i_21_n_0
    SLICE_X21Y41         LUT5 (Prop_lut5_I4_O)        0.124     2.833 f  fsm7/w_addr0[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.573     3.406    fsm7/w_addr0[3]_INST_0_i_12_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.124     3.530 r  fsm7/w_addr0[3]_INST_0_i_4/O
                         net (fo=7, routed)           0.468     3.998    fsm7/w_addr0[3]_INST_0_i_4_n_0
    SLICE_X21Y39         LUT4 (Prop_lut4_I0_O)        0.124     4.122 r  fsm7/out_tmp_reg_i_35__0/O
                         net (fo=103, routed)         0.752     4.874    fsm7/out_reg[0]_0
    SLICE_X21Y39         LUT2 (Prop_lut2_I0_O)        0.153     5.027 r  fsm7/out[31]_i_2__1/O
                         net (fo=33, routed)          0.730     5.757    fsm7/fsm7_write_en
    SLICE_X21Y39         LUT3 (Prop_lut3_I2_O)        0.327     6.084 r  fsm7/out[31]_i_1/O
                         net (fo=30, routed)          0.836     6.920    fsm7/out[31]_i_1_n_0
    SLICE_X20Y43         FDRE                                         r  fsm7/out_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=771, unset)          0.924     7.924    fsm7/clk
    SLICE_X20Y43         FDRE                                         r  fsm7/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y43         FDRE (Setup_fdre_C_R)       -0.524     7.365    fsm7/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 fsm7/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm7/out_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.494ns (25.121%)  route 4.453ns (74.879%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.973     0.973    fsm7/clk
    SLICE_X20Y44         FDRE                                         r  fsm7/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm7/out_reg[30]/Q
                         net (fo=3, routed)           0.654     2.145    fsm7/fsm7_out[30]
    SLICE_X21Y44         LUT4 (Prop_lut4_I0_O)        0.124     2.269 f  fsm7/w_addr0[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.439     2.709    fsm7/w_addr0[3]_INST_0_i_21_n_0
    SLICE_X21Y41         LUT5 (Prop_lut5_I4_O)        0.124     2.833 f  fsm7/w_addr0[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.573     3.406    fsm7/w_addr0[3]_INST_0_i_12_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.124     3.530 r  fsm7/w_addr0[3]_INST_0_i_4/O
                         net (fo=7, routed)           0.468     3.998    fsm7/w_addr0[3]_INST_0_i_4_n_0
    SLICE_X21Y39         LUT4 (Prop_lut4_I0_O)        0.124     4.122 r  fsm7/out_tmp_reg_i_35__0/O
                         net (fo=103, routed)         0.752     4.874    fsm7/out_reg[0]_0
    SLICE_X21Y39         LUT2 (Prop_lut2_I0_O)        0.153     5.027 r  fsm7/out[31]_i_2__1/O
                         net (fo=33, routed)          0.730     5.757    fsm7/fsm7_write_en
    SLICE_X21Y39         LUT3 (Prop_lut3_I2_O)        0.327     6.084 r  fsm7/out[31]_i_1/O
                         net (fo=30, routed)          0.836     6.920    fsm7/out[31]_i_1_n_0
    SLICE_X20Y43         FDRE                                         r  fsm7/out_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=771, unset)          0.924     7.924    fsm7/clk
    SLICE_X20Y43         FDRE                                         r  fsm7/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y43         FDRE (Setup_fdre_C_R)       -0.524     7.365    fsm7/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 fsm7/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm7/out_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.494ns (25.121%)  route 4.453ns (74.879%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.973     0.973    fsm7/clk
    SLICE_X20Y44         FDRE                                         r  fsm7/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm7/out_reg[30]/Q
                         net (fo=3, routed)           0.654     2.145    fsm7/fsm7_out[30]
    SLICE_X21Y44         LUT4 (Prop_lut4_I0_O)        0.124     2.269 f  fsm7/w_addr0[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.439     2.709    fsm7/w_addr0[3]_INST_0_i_21_n_0
    SLICE_X21Y41         LUT5 (Prop_lut5_I4_O)        0.124     2.833 f  fsm7/w_addr0[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.573     3.406    fsm7/w_addr0[3]_INST_0_i_12_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.124     3.530 r  fsm7/w_addr0[3]_INST_0_i_4/O
                         net (fo=7, routed)           0.468     3.998    fsm7/w_addr0[3]_INST_0_i_4_n_0
    SLICE_X21Y39         LUT4 (Prop_lut4_I0_O)        0.124     4.122 r  fsm7/out_tmp_reg_i_35__0/O
                         net (fo=103, routed)         0.752     4.874    fsm7/out_reg[0]_0
    SLICE_X21Y39         LUT2 (Prop_lut2_I0_O)        0.153     5.027 r  fsm7/out[31]_i_2__1/O
                         net (fo=33, routed)          0.730     5.757    fsm7/fsm7_write_en
    SLICE_X21Y39         LUT3 (Prop_lut3_I2_O)        0.327     6.084 r  fsm7/out[31]_i_1/O
                         net (fo=30, routed)          0.836     6.920    fsm7/out[31]_i_1_n_0
    SLICE_X20Y43         FDRE                                         r  fsm7/out_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=771, unset)          0.924     7.924    fsm7/clk
    SLICE_X20Y43         FDRE                                         r  fsm7/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y43         FDRE (Setup_fdre_C_R)       -0.524     7.365    fsm7/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 fsm7/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm7/out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 1.494ns (25.367%)  route 4.396ns (74.633%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.973     0.973    fsm7/clk
    SLICE_X20Y44         FDRE                                         r  fsm7/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm7/out_reg[30]/Q
                         net (fo=3, routed)           0.654     2.145    fsm7/fsm7_out[30]
    SLICE_X21Y44         LUT4 (Prop_lut4_I0_O)        0.124     2.269 f  fsm7/w_addr0[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.439     2.709    fsm7/w_addr0[3]_INST_0_i_21_n_0
    SLICE_X21Y41         LUT5 (Prop_lut5_I4_O)        0.124     2.833 f  fsm7/w_addr0[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.573     3.406    fsm7/w_addr0[3]_INST_0_i_12_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.124     3.530 r  fsm7/w_addr0[3]_INST_0_i_4/O
                         net (fo=7, routed)           0.468     3.998    fsm7/w_addr0[3]_INST_0_i_4_n_0
    SLICE_X21Y39         LUT4 (Prop_lut4_I0_O)        0.124     4.122 r  fsm7/out_tmp_reg_i_35__0/O
                         net (fo=103, routed)         0.752     4.874    fsm7/out_reg[0]_0
    SLICE_X21Y39         LUT2 (Prop_lut2_I0_O)        0.153     5.027 r  fsm7/out[31]_i_2__1/O
                         net (fo=33, routed)          0.730     5.757    fsm7/fsm7_write_en
    SLICE_X21Y39         LUT3 (Prop_lut3_I2_O)        0.327     6.084 r  fsm7/out[31]_i_1/O
                         net (fo=30, routed)          0.779     6.863    fsm7/out[31]_i_1_n_0
    SLICE_X20Y39         FDRE                                         r  fsm7/out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=771, unset)          0.924     7.924    fsm7/clk
    SLICE_X20Y39         FDRE                                         r  fsm7/out_reg[10]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y39         FDRE (Setup_fdre_C_R)       -0.524     7.365    fsm7/out_reg[10]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 fsm7/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm7/out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 1.494ns (25.367%)  route 4.396ns (74.633%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.973     0.973    fsm7/clk
    SLICE_X20Y44         FDRE                                         r  fsm7/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm7/out_reg[30]/Q
                         net (fo=3, routed)           0.654     2.145    fsm7/fsm7_out[30]
    SLICE_X21Y44         LUT4 (Prop_lut4_I0_O)        0.124     2.269 f  fsm7/w_addr0[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.439     2.709    fsm7/w_addr0[3]_INST_0_i_21_n_0
    SLICE_X21Y41         LUT5 (Prop_lut5_I4_O)        0.124     2.833 f  fsm7/w_addr0[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.573     3.406    fsm7/w_addr0[3]_INST_0_i_12_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.124     3.530 r  fsm7/w_addr0[3]_INST_0_i_4/O
                         net (fo=7, routed)           0.468     3.998    fsm7/w_addr0[3]_INST_0_i_4_n_0
    SLICE_X21Y39         LUT4 (Prop_lut4_I0_O)        0.124     4.122 r  fsm7/out_tmp_reg_i_35__0/O
                         net (fo=103, routed)         0.752     4.874    fsm7/out_reg[0]_0
    SLICE_X21Y39         LUT2 (Prop_lut2_I0_O)        0.153     5.027 r  fsm7/out[31]_i_2__1/O
                         net (fo=33, routed)          0.730     5.757    fsm7/fsm7_write_en
    SLICE_X21Y39         LUT3 (Prop_lut3_I2_O)        0.327     6.084 r  fsm7/out[31]_i_1/O
                         net (fo=30, routed)          0.779     6.863    fsm7/out[31]_i_1_n_0
    SLICE_X20Y39         FDRE                                         r  fsm7/out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=771, unset)          0.924     7.924    fsm7/clk
    SLICE_X20Y39         FDRE                                         r  fsm7/out_reg[11]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y39         FDRE (Setup_fdre_C_R)       -0.524     7.365    fsm7/out_reg[11]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 fsm7/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm7/out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 1.494ns (25.367%)  route 4.396ns (74.633%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.973     0.973    fsm7/clk
    SLICE_X20Y44         FDRE                                         r  fsm7/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm7/out_reg[30]/Q
                         net (fo=3, routed)           0.654     2.145    fsm7/fsm7_out[30]
    SLICE_X21Y44         LUT4 (Prop_lut4_I0_O)        0.124     2.269 f  fsm7/w_addr0[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.439     2.709    fsm7/w_addr0[3]_INST_0_i_21_n_0
    SLICE_X21Y41         LUT5 (Prop_lut5_I4_O)        0.124     2.833 f  fsm7/w_addr0[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.573     3.406    fsm7/w_addr0[3]_INST_0_i_12_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.124     3.530 r  fsm7/w_addr0[3]_INST_0_i_4/O
                         net (fo=7, routed)           0.468     3.998    fsm7/w_addr0[3]_INST_0_i_4_n_0
    SLICE_X21Y39         LUT4 (Prop_lut4_I0_O)        0.124     4.122 r  fsm7/out_tmp_reg_i_35__0/O
                         net (fo=103, routed)         0.752     4.874    fsm7/out_reg[0]_0
    SLICE_X21Y39         LUT2 (Prop_lut2_I0_O)        0.153     5.027 r  fsm7/out[31]_i_2__1/O
                         net (fo=33, routed)          0.730     5.757    fsm7/fsm7_write_en
    SLICE_X21Y39         LUT3 (Prop_lut3_I2_O)        0.327     6.084 r  fsm7/out[31]_i_1/O
                         net (fo=30, routed)          0.779     6.863    fsm7/out[31]_i_1_n_0
    SLICE_X20Y39         FDRE                                         r  fsm7/out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=771, unset)          0.924     7.924    fsm7/clk
    SLICE_X20Y39         FDRE                                         r  fsm7/out_reg[8]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y39         FDRE (Setup_fdre_C_R)       -0.524     7.365    fsm7/out_reg[8]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 fsm7/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm7/out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 1.494ns (25.367%)  route 4.396ns (74.633%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.973     0.973    fsm7/clk
    SLICE_X20Y44         FDRE                                         r  fsm7/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm7/out_reg[30]/Q
                         net (fo=3, routed)           0.654     2.145    fsm7/fsm7_out[30]
    SLICE_X21Y44         LUT4 (Prop_lut4_I0_O)        0.124     2.269 f  fsm7/w_addr0[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.439     2.709    fsm7/w_addr0[3]_INST_0_i_21_n_0
    SLICE_X21Y41         LUT5 (Prop_lut5_I4_O)        0.124     2.833 f  fsm7/w_addr0[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.573     3.406    fsm7/w_addr0[3]_INST_0_i_12_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.124     3.530 r  fsm7/w_addr0[3]_INST_0_i_4/O
                         net (fo=7, routed)           0.468     3.998    fsm7/w_addr0[3]_INST_0_i_4_n_0
    SLICE_X21Y39         LUT4 (Prop_lut4_I0_O)        0.124     4.122 r  fsm7/out_tmp_reg_i_35__0/O
                         net (fo=103, routed)         0.752     4.874    fsm7/out_reg[0]_0
    SLICE_X21Y39         LUT2 (Prop_lut2_I0_O)        0.153     5.027 r  fsm7/out[31]_i_2__1/O
                         net (fo=33, routed)          0.730     5.757    fsm7/fsm7_write_en
    SLICE_X21Y39         LUT3 (Prop_lut3_I2_O)        0.327     6.084 r  fsm7/out[31]_i_1/O
                         net (fo=30, routed)          0.779     6.863    fsm7/out[31]_i_1_n_0
    SLICE_X20Y39         FDRE                                         r  fsm7/out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=771, unset)          0.924     7.924    fsm7/clk
    SLICE_X20Y39         FDRE                                         r  fsm7/out_reg[9]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y39         FDRE (Setup_fdre_C_R)       -0.524     7.365    fsm7/out_reg[9]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 fsm7/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm7/out_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 1.494ns (25.719%)  route 4.315ns (74.281%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.973     0.973    fsm7/clk
    SLICE_X20Y44         FDRE                                         r  fsm7/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm7/out_reg[30]/Q
                         net (fo=3, routed)           0.654     2.145    fsm7/fsm7_out[30]
    SLICE_X21Y44         LUT4 (Prop_lut4_I0_O)        0.124     2.269 f  fsm7/w_addr0[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.439     2.709    fsm7/w_addr0[3]_INST_0_i_21_n_0
    SLICE_X21Y41         LUT5 (Prop_lut5_I4_O)        0.124     2.833 f  fsm7/w_addr0[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.573     3.406    fsm7/w_addr0[3]_INST_0_i_12_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.124     3.530 r  fsm7/w_addr0[3]_INST_0_i_4/O
                         net (fo=7, routed)           0.468     3.998    fsm7/w_addr0[3]_INST_0_i_4_n_0
    SLICE_X21Y39         LUT4 (Prop_lut4_I0_O)        0.124     4.122 r  fsm7/out_tmp_reg_i_35__0/O
                         net (fo=103, routed)         0.752     4.874    fsm7/out_reg[0]_0
    SLICE_X21Y39         LUT2 (Prop_lut2_I0_O)        0.153     5.027 r  fsm7/out[31]_i_2__1/O
                         net (fo=33, routed)          0.730     5.757    fsm7/fsm7_write_en
    SLICE_X21Y39         LUT3 (Prop_lut3_I2_O)        0.327     6.084 r  fsm7/out[31]_i_1/O
                         net (fo=30, routed)          0.698     6.782    fsm7/out[31]_i_1_n_0
    SLICE_X20Y42         FDRE                                         r  fsm7/out_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=771, unset)          0.924     7.924    fsm7/clk
    SLICE_X20Y42         FDRE                                         r  fsm7/out_reg[20]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y42         FDRE (Setup_fdre_C_R)       -0.524     7.365    fsm7/out_reg[20]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 fsm7/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm7/out_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 1.494ns (25.719%)  route 4.315ns (74.281%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.973     0.973    fsm7/clk
    SLICE_X20Y44         FDRE                                         r  fsm7/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm7/out_reg[30]/Q
                         net (fo=3, routed)           0.654     2.145    fsm7/fsm7_out[30]
    SLICE_X21Y44         LUT4 (Prop_lut4_I0_O)        0.124     2.269 f  fsm7/w_addr0[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.439     2.709    fsm7/w_addr0[3]_INST_0_i_21_n_0
    SLICE_X21Y41         LUT5 (Prop_lut5_I4_O)        0.124     2.833 f  fsm7/w_addr0[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.573     3.406    fsm7/w_addr0[3]_INST_0_i_12_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.124     3.530 r  fsm7/w_addr0[3]_INST_0_i_4/O
                         net (fo=7, routed)           0.468     3.998    fsm7/w_addr0[3]_INST_0_i_4_n_0
    SLICE_X21Y39         LUT4 (Prop_lut4_I0_O)        0.124     4.122 r  fsm7/out_tmp_reg_i_35__0/O
                         net (fo=103, routed)         0.752     4.874    fsm7/out_reg[0]_0
    SLICE_X21Y39         LUT2 (Prop_lut2_I0_O)        0.153     5.027 r  fsm7/out[31]_i_2__1/O
                         net (fo=33, routed)          0.730     5.757    fsm7/fsm7_write_en
    SLICE_X21Y39         LUT3 (Prop_lut3_I2_O)        0.327     6.084 r  fsm7/out[31]_i_1/O
                         net (fo=30, routed)          0.698     6.782    fsm7/out[31]_i_1_n_0
    SLICE_X20Y42         FDRE                                         r  fsm7/out_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=771, unset)          0.924     7.924    fsm7/clk
    SLICE_X20Y42         FDRE                                         r  fsm7/out_reg[21]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y42         FDRE (Setup_fdre_C_R)       -0.524     7.365    fsm7/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                  0.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.164ns (76.242%)  route 0.051ns (23.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.410     0.410    multp0/clk
    SLICE_X22Y27         FDRE                                         r  multp0/out_tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  multp0/out_tmp_reg[11]/Q
                         net (fo=1, routed)           0.051     0.625    multp0/p_1_in[11]
    SLICE_X23Y27         FDRE                                         r  multp0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.432     0.432    multp0/clk
    SLICE_X23Y27         FDRE                                         r  multp0/out_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X23Y27         FDRE (Hold_fdre_C_D)         0.046     0.478    multp0/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 multp4/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp4/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.410     0.410    multp4/clk
    SLICE_X23Y36         FDRE                                         r  multp4/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp4/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.110     0.661    multp4/p_1_in[4]
    SLICE_X23Y35         FDRE                                         r  multp4/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.432     0.432    multp4/clk
    SLICE_X23Y35         FDRE                                         r  multp4/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X23Y35         FDRE (Hold_fdre_C_D)         0.070     0.502    multp4/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 multp2/out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp2/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.410     0.410    multp2/clk
    SLICE_X37Y43         FDRE                                         r  multp2/out_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp2/out_tmp_reg[15]/Q
                         net (fo=1, routed)           0.113     0.664    multp2/p_1_in[15]
    SLICE_X37Y42         FDRE                                         r  multp2/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.432     0.432    multp2/clk
    SLICE_X37Y42         FDRE                                         r  multp2/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.072     0.504    multp2/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 multp4/done_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp4/done_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.410     0.410    multp4/clk
    SLICE_X23Y34         FDRE                                         r  multp4/done_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp4/done_buf_reg[0]/Q
                         net (fo=1, routed)           0.112     0.663    multp4/done_buf_reg[0]__0
    SLICE_X23Y35         FDRE                                         r  multp4/done_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.432     0.432    multp4/clk
    SLICE_X23Y35         FDRE                                         r  multp4/done_buf_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X23Y35         FDRE (Hold_fdre_C_D)         0.070     0.502    multp4/done_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 multp5/out_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp5/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.410     0.410    multp5/clk
    SLICE_X17Y34         FDRE                                         r  multp5/out_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp5/out_tmp_reg[2]/Q
                         net (fo=1, routed)           0.113     0.664    multp5/p_1_in[2]
    SLICE_X17Y34         FDRE                                         r  multp5/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.432     0.432    multp5/clk
    SLICE_X17Y34         FDRE                                         r  multp5/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y34         FDRE (Hold_fdre_C_D)         0.070     0.502    multp5/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 multp2/out_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp2/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.410     0.410    multp2/clk
    SLICE_X37Y43         FDRE                                         r  multp2/out_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp2/out_tmp_reg[13]/Q
                         net (fo=1, routed)           0.112     0.663    multp2/p_1_in[13]
    SLICE_X37Y42         FDRE                                         r  multp2/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.432     0.432    multp2/clk
    SLICE_X37Y42         FDRE                                         r  multp2/out_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.066     0.498    multp2/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 multp5/out_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp5/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.410     0.410    multp5/clk
    SLICE_X17Y37         FDRE                                         r  multp5/out_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp5/out_tmp_reg[10]/Q
                         net (fo=1, routed)           0.116     0.667    multp5/p_1_in[10]
    SLICE_X17Y37         FDRE                                         r  multp5/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.432     0.432    multp5/clk
    SLICE_X17Y37         FDRE                                         r  multp5/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y37         FDRE (Hold_fdre_C_D)         0.070     0.502    multp5/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 multp5/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp5/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.410     0.410    multp5/clk
    SLICE_X17Y36         FDRE                                         r  multp5/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp5/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.116     0.667    multp5/p_1_in[4]
    SLICE_X17Y36         FDRE                                         r  multp5/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.432     0.432    multp5/clk
    SLICE_X17Y36         FDRE                                         r  multp5/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y36         FDRE (Hold_fdre_C_D)         0.070     0.502    multp5/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.410     0.410    multp0/clk
    SLICE_X21Y28         FDRE                                         r  multp0/out_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp0/out_tmp_reg[15]/Q
                         net (fo=1, routed)           0.113     0.664    multp0/p_1_in[15]
    SLICE_X23Y28         FDRE                                         r  multp0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.432     0.432    multp0/clk
    SLICE_X23Y28         FDRE                                         r  multp0/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X23Y28         FDRE (Hold_fdre_C_D)         0.066     0.498    multp0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 multp2/out_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.410     0.410    multp2/clk
    SLICE_X37Y40         FDRE                                         r  multp2/out_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  multp2/out_tmp_reg[0]/Q
                         net (fo=1, routed)           0.054     0.593    multp2/p_1_in[0]
    SLICE_X37Y40         FDRE                                         r  multp2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=771, unset)          0.432     0.432    multp2/clk
    SLICE_X37Y40         FDRE                                         r  multp2/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)        -0.008     0.424    multp2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X1Y10   multp0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y15   multp2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X0Y14   multp4/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y11   multp1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y18   multp3/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X0Y12   multp5/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y13   multp1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y21   multp3/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X0Y16   multp5/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X1Y12   multp0/out_tmp_reg__0/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X26Y25  A_i_j0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X28Y27  A_i_j0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X28Y27  A_i_j0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X27Y28  A_i_j0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X27Y28  A_i_j0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X27Y28  A_i_j0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X27Y28  A_i_j0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X28Y29  A_i_j0/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X28Y29  A_i_j0/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X28Y29  A_i_j0/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X26Y25  A_i_j0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X28Y27  A_i_j0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X28Y27  A_i_j0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X27Y28  A_i_j0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X27Y28  A_i_j0/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X27Y28  A_i_j0/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X27Y28  A_i_j0/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X28Y29  A_i_j0/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X28Y29  A_i_j0/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X28Y29  A_i_j0/out_reg[18]/C



