# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 409.5 0.000512 512 0.1 1310 28672 2.61862 1.10966 30.4878 32.4983 66.8909 67.0208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 409.5 0.000512 512 0.1 1310 28800 2.63654 1.11414 37.9914 32.6869 74.5997 74.7438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 409.5 0.000512 512 0.1 1310 28160 2.66928 1.12016 38.9565 32.8495 75.7696 75.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 409.5 0.000512 512 0.1 1310 27648 2.6225 1.09827 35.2967 32.1864 71.3754 71.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 409.5 0.000512 512 0.1 1310 27200 2.6873 1.10797 35.288 32.4356 71.6914 71.8356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 409.5 0.000512 512 0.1 1310 28672 2.62451 1.11395 38.0124 32.7086 74.6341 74.7786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 409.5 0.000512 512 0.1 1310 26880 2.69309 1.11002 36.1177 32.4561 72.5506 72.6958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 409.5 0.000512 512 0.1 1310 26624 2.62774 1.08438 34.9358 31.8861 70.7044 70.8465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 409.5 0.000512 512 0.1 1310 24576 2.64102 1.06838 32.1384 31.2443 67.2655 67.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 409.5 0.000512 512 0.1 1310 25600 2.76234 1.10854 36.3859 32.5398 72.9737 73.1074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 409.5 0.000512 512 0.1 1310 24576 2.56246 1.04845 39.1888 30.5993 73.5711 73.7137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 409.5 0.000512 512 0.1 1320 28672 2.63645 1.11616 31.6555 32.8254 68.4009 68.5466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 409.5 0.000512 512 0.1 1320 28800 2.6535 1.12291 32.2104 32.861 69.0204 69.1671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 409.5 0.000512 512 0.1 1320 28416 2.63581 1.11597 31.9208 32.8392 68.6846 68.8257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 409.5 0.000512 512 0.1 1320 28672 2.64096 1.1127 32.4989 32.7009 69.1249 69.2647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 409.5 0.000512 512 0.1 1320 27648 2.66035 1.10755 31.4955 32.4993 67.9377 68.0635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 409.5 0.000512 512 0.1 1320 28800 2.6376 1.11616 38.5805 32.6801 75.1829 75.3275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 409.5 0.000512 512 0.1 1320 28160 2.67402 1.11814 37.1427 32.8597 73.9698 74.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 409.5 0.000512 512 0.1 1320 27648 2.61677 1.09898 38.6885 32.1775 74.7572 74.9037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 409.5 0.000512 512 0.1 1320 27200 2.68294 1.11078 38.8093 32.47 75.2468 75.3912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 409.5 0.000512 512 0.1 1320 28672 2.6264 1.11613 40.261 32.7023 76.88 77.0212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 409.5 0.000512 512 0.1 1320 26880 2.68707 1.10666 37.6714 32.4564 74.0967 74.2357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 409.5 0.000512 512 0.1 1320 26624 2.63459 1.0872 35.5395 31.8818 71.3159 71.4572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 409.5 0.000512 512 0.1 1320 24576 2.64163 1.06381 36.2444 31.2091 71.3346 71.4799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 409.5 0.000512 512 0.1 1320 25600 2.76266 1.11002 40.1324 32.5323 76.7102 76.8485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 409.5 0.000512 512 0.1 1320 24576 2.55936 1.04243 35.4995 30.5979 69.8693 70.0142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 409.5 0.000512 512 0.1 1320 28672 2.64333 1.12013 30.1139 32.8229 66.8722 67.0147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 409.5 0.000512 512 0.1 1320 28800 2.64906 1.12358 34.1012 32.8295 70.8752 71.0165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 409.5 0.000512 512 0.1 1320 28416 2.63459 1.11747 31.8409 32.7105 68.474 68.6137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 409.5 0.000512 512 0.1 1320 27776 2.68365 1.1137 31.6099 32.6685 68.2477 68.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 409.5 0.000512 512 0.1 1320 27648 2.66365 1.11376 30.2681 32.5314 66.7472 66.8878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 409.5 0.000512 512 0.1 1320 27648 2.68461 1.12182 39.5605 32.7105 76.2494 76.3908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 409.5 0.000512 512 0.1 1320 27648 2.67968 1.11357 28.2429 32.7568 64.9892 65.1341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 409.5 0.000512 512 0.1 1320 28160 2.66902 1.11715 39.9267 32.8849 76.7721 76.9208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 409.5 0.000512 512 0.1 1320 28160 2.67494 1.12387 27.9321 32.9453 64.8474 64.9742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 409.5 0.000512 512 0.1 1320 27648 2.61603 1.09776 36.1577 32.1814 72.2246 72.3661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 409.5 0.000512 512 0.1 1320 24576 2.64208 1.06496 23.0653 31.2105 58.1525 58.2963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 409.5 0.000512 512 0.1 1320 27200 2.68954 1.11437 36.5702 32.4648 73.0139 73.1526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 409.5 0.000512 512 0.1 1320 25600 2.76906 1.11206 24.7947 32.5148 61.3643 61.5122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 409.5 0.000512 512 0.1 1320 26880 2.70867 1.11411 45.3126 32.7328 82.0456 82.1885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 409.5 0.000512 512 0.1 1320 25088 2.65466 1.07539 27.774 31.6004 63.2779 63.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 409.5 0.000512 512 0.1 1320 26880 2.69686 1.1063 44.1278 32.4558 80.5601 80.7035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 409.5 0.000512 512 0.1 1320 23040 2.70198 1.06726 25.698 31.2468 60.8869 61.0288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 409.5 0.000512 512 0.1 1320 26624 2.63178 1.0857 42.5239 31.8839 78.303 78.4292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 409.5 0.000512 512 0.1 1320 24576 2.56928 1.04243 26.7799 30.5946 61.1547 61.2966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 409.5 0.000512 512 0.1 1320 24576 2.64166 1.07171 34.9493 31.2377 70.0791 70.2276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 409.5 0.000512 512 0.1 1320 18432 2.68307 0.997376 18.3485 29.3034 51.5063 51.6485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 409.5 0.000512 512 0.1 1320 25600 2.75926 1.11162 38.1993 32.531 74.7725 74.9169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 409.5 0.000512 512 0.1 1320 19200 2.77232 1.04182 21.159 30.4945 55.638 55.7835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 409.5 0.000512 512 0.1 1320 29184 2.62042 1.1175 30.798 32.8443 67.554 67.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 409.5 0.000512 512 0.1 1320 28800 2.65146 1.12461 32.1718 32.8361 68.96 69.1051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 409.5 0.000512 512 0.1 1320 28416 2.63507 1.1137 31.4158 32.6534 67.9932 68.1382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 409.5 0.000512 512 0.1 1320 27648 2.61763 1.09926 20.6185 32.1784 56.6871 56.8336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 409.5 0.000512 512 0.1 1320 28672 2.63709 1.11251 36.2513 32.6908 72.8666 73.0108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 409.5 0.000512 512 0.1 1320 28672 2.62947 1.11411 24.0382 32.7005 60.6509 60.7969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 409.5 0.000512 512 0.1 1320 28672 2.61811 1.10966 34.4743 32.5306 70.904 71.0459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 409.5 0.000512 512 0.1 1320 26624 2.63677 1.08544 20.8257 31.8822 56.6056 56.7508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 409.5 0.000512 512 0.1 1320 28800 2.63757 1.12048 39.4627 32.7088 76.1012 76.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 409.5 0.000512 512 0.1 1320 27648 2.676 1.11546 27.5424 32.7584 64.2661 64.4096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 409.5 0.000512 512 0.1 1320 28160 2.67034 1.11798 37.1191 32.8817 73.962 74.1028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 409.5 0.000512 512 0.1 1320 28160 2.68061 1.12102 26.6154 32.901 63.494 63.6348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 409.5 0.000512 512 0.1 1320 27648 2.62016 1.10154 45.0748 32.198 81.1698 81.3134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 409.5 0.000512 512 0.1 1320 24576 2.64035 1.06496 26.2011 31.2152 61.2918 61.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 409.5 0.000512 512 0.1 1320 27200 2.68826 1.10845 44.405 32.4385 80.8169 80.9612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 409.5 0.000512 512 0.1 1320 25600 2.75862 1.10957 28.5856 32.5104 65.1362 65.2683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 409.5 0.000512 512 0.1 1320 28672 2.62931 1.11779 44.7718 32.6964 81.3893 81.5328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 409.5 0.000512 512 0.1 1320 25088 2.65485 1.07789 26.4934 31.6024 61.9986 62.1425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 409.5 0.000512 512 0.1 1320 26880 2.69072 1.11347 39.6349 32.4551 76.0678 76.2125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 409.5 0.000512 512 0.1 1320 23040 2.70762 1.06493 24.0657 31.2739 59.2858 59.4273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 409.5 0.000512 512 0.1 1320 26624 2.63258 1.08672 38.5241 31.8836 74.3004 74.4431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 409.5 0.000512 512 0.1 1320 24576 2.56768 1.04138 25.1394 30.6284 59.5534 59.6947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 409.5 0.000512 512 0.1 1325 28672 2.64778 1.11821 33.8397 32.8287 70.614 70.7514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 409.5 0.000512 512 0.1 1325 28800 2.6489 1.12099 30.9363 32.8251 67.7063 67.8467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 409.5 0.000512 512 0.1 1325 28160 2.66768 1.1183 20.0178 32.884 56.8623 57.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 409.5 0.000512 512 0.1 1325 28416 2.62982 1.11603 32.644 32.7048 69.2684 69.3924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 409.5 0.000512 512 0.1 1325 27648 2.61971 1.09958 21.3132 32.2078 57.4116 57.5512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 409.5 0.000512 512 0.1 1325 27776 2.67875 1.11821 33.8214 32.6946 70.4863 70.6255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 409.5 0.000512 512 0.1 1325 26880 2.71011 1.1137 21.6633 32.7319 58.394 58.5339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 409.5 0.000512 512 0.1 1325 27648 2.66461 1.11011 33.3883 32.5251 69.858 69.9986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 409.5 0.000512 512 0.1 1325 26624 2.6368 1.08563 21.6391 31.8855 57.4196 57.5633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 409.5 0.000512 512 0.1 1325 27648 2.68147 1.11526 38.6305 32.7076 75.3091 75.4463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 409.5 0.000512 512 0.1 1325 27648 2.67882 1.11242 27.6143 32.7317 64.3109 64.4541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 409.5 0.000512 512 0.1 1325 28160 2.66896 1.12166 37.4317 32.8787 74.2722 74.4117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 409.5 0.000512 512 0.1 1325 28160 2.67546 1.12026 26.8088 32.9293 63.7063 63.8444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 409.5 0.000512 512 0.1 1325 27648 2.61715 1.10016 44.3672 32.203 80.4697 80.6115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 409.5 0.000512 512 0.1 1325 24576 2.64317 1.06701 26.2029 31.2441 61.3323 61.4748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 409.5 0.000512 512 0.1 1325 27200 2.68947 1.11222 44.1655 32.4616 80.5988 80.7444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 409.5 0.000512 512 0.1 1325 25600 2.76218 1.108 28.472 32.5128 65.0291 65.1691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 409.5 0.000512 512 0.1 1325 26880 2.70861 1.1129 40.3752 32.7314 77.1046 77.2508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 409.5 0.000512 512 0.1 1325 25088 2.65072 1.07686 25.8528 31.6077 61.3655 61.4875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 409.5 0.000512 512 0.1 1325 26880 2.69379 1.10774 39.4257 32.4757 75.8749 76.0171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 409.5 0.000512 512 0.1 1325 23040 2.70384 1.06694 23.8621 31.2736 59.0804 59.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 409.5 0.000512 512 0.1 1325 26624 2.63293 1.08595 39.4386 31.8531 75.1835 75.3329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 409.5 0.000512 512 0.1 1325 24576 2.56749 1.04096 25.316 30.5763 59.672 59.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 409.5 0.000512 512 0.1 1312 28672 2.64202 1.11821 29.995 32.8541 66.7781 66.9194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 409.5 0.000512 512 0.1 1312 27648 2.66237 1.10797 19.157 32.4982 55.6067 55.7445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 409.5 0.000512 512 0.1 1312 28800 2.65242 1.12227 31.0705 32.8575 67.8732 68.0116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 409.5 0.000512 512 0.1 1312 28160 2.67226 1.11978 20.3595 32.887 57.2127 57.3566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 409.5 0.000512 512 0.1 1312 28416 2.63632 1.11206 33.8421 32.664 70.4271 70.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 409.5 0.000512 512 0.1 1312 27648 2.62355 1.09757 21.0724 32.1827 57.1486 57.2867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 409.5 0.000512 512 0.1 1312 27776 2.68586 1.1144 31.3939 32.6707 68.0391 68.1877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 409.5 0.000512 512 0.1 1312 26880 2.71648 1.11206 20.2201 32.7349 56.9542 57.0982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 409.5 0.000512 512 0.1 1312 26880 2.73056 1.11667 17.1384 32.7405 53.9015 54.0426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 409.5 0.000512 512 0.1 1312 27648 2.66336 1.11206 31.0078 32.5355 67.4942 67.6337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 409.5 0.000512 512 0.1 1312 26624 2.636 1.08755 19.9467 31.8842 55.7288 55.8776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 409.5 0.000512 512 0.1 1312 24576 2.64259 1.06381 15.4671 31.2158 50.5629 50.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 409.5 0.000512 512 0.1 1312 27648 2.68589 1.1201 45.0529 32.702 81.7406 81.8685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 409.5 0.000512 512 0.1 1312 27648 2.68214 1.11526 29.3511 32.7185 66.0436 66.1893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 409.5 0.000512 512 0.1 1312 27648 2.69315 1.11571 24.9943 32.8068 61.7833 61.9295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 409.5 0.000512 512 0.1 1312 28160 2.66854 1.12208 43.6369 32.8813 80.4813 80.6287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 409.5 0.000512 512 0.1 1312 28160 2.67882 1.12077 30.3388 32.9067 67.2168 67.3544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 409.5 0.000512 512 0.1 1312 23040 2.71062 1.06627 20.239 31.2744 55.4555 55.5959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 409.5 0.000512 512 0.1 1312 27648 2.62038 1.11219 38.9309 32.2027 75.0417 75.1759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 409.5 0.000512 512 0.1 1312 24576 2.64013 1.06675 24.4158 31.2111 59.5109 59.6348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 409.5 0.000512 512 0.1 1312 23040 2.71222 1.06518 20.8209 31.3049 56.0745 56.2143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 409.5 0.000512 512 0.1 1312 27200 2.69091 1.11206 40.1439 32.4677 76.5844 76.7263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 409.5 0.000512 512 0.1 1312 25600 2.7664 1.11216 26.2052 32.5374 62.7935 62.9384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 409.5 0.000512 512 0.1 1312 24000 2.84301 1.11402 21.8683 32.5831 58.58 58.7228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 409.5 0.000512 512 0.1 1312 26880 2.71085 1.11274 37.6265 32.712 74.3304 74.4735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 409.5 0.000512 512 0.1 1312 25088 2.65846 1.07725 25.025 31.6071 60.5427 60.6923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 409.5 0.000512 512 0.1 1312 26880 2.7375 1.11946 23.4144 32.8538 60.2969 60.4424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 409.5 0.000512 512 0.1 1312 26880 2.69453 1.10864 38.503 32.4442 74.928 75.0721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 409.5 0.000512 512 0.1 1312 23040 2.70931 1.06701 23.2777 31.2523 58.479 58.6202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 409.5 0.000512 512 0.1 1312 23040 2.7383 1.07133 20.119 31.352 55.4538 55.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 409.5 0.000512 512 0.1 1312 26624 2.63514 1.08435 36.8323 31.8535 72.5746 72.7205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 409.5 0.000512 512 0.1 1312 24576 2.5672 1.04243 25.1176 30.5729 59.4747 59.6174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 409.5 0.000512 512 0.1 1312 18432 2.68454 0.997376 16.6017 29.3112 49.7704 49.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 409.5 0.000512 512 0.1 1320 28672 2.6448 1.1223 30.7846 32.8278 67.5501 67.6927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 409.5 0.000512 512 0.1 1320 27648 2.66554 1.1103 19.8271 32.5348 56.3056 56.4506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 409.5 0.000512 512 0.1 1320 28800 2.6569 1.12598 34.2883 32.8441 71.0868 71.2324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 409.5 0.000512 512 0.1 1320 28160 2.67094 1.11821 22.5045 32.8665 59.3295 59.4697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 409.5 0.000512 512 0.1 1320 26880 2.69779 1.10701 18.209 32.4821 54.6733 54.8189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 409.5 0.000512 512 0.1 1320 28416 2.63616 1.11411 32.1632 32.6876 68.7715 68.9128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 409.5 0.000512 512 0.1 1320 27648 2.62864 1.09658 20.7093 32.1823 56.7915 56.9331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 409.5 0.000512 512 0.1 1320 27648 2.68358 1.11821 17.3814 32.7275 54.0824 54.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 409.5 0.000512 512 0.1 1320 27776 2.68118 1.11338 42.0126 32.6974 78.674 78.8139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 409.5 0.000512 512 0.1 1320 26880 2.71146 1.11242 26.6056 32.7252 63.3302 63.4685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 409.5 0.000512 512 0.1 1320 26880 2.73194 1.11635 22.7058 32.7678 59.4936 59.6337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 409.5 0.000512 512 0.1 1320 27648 2.6593 1.11248 39.2239 32.5051 75.675 75.8169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 409.5 0.000512 512 0.1 1320 26624 2.6327 1.08755 24.7152 31.8808 60.4945 60.6392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 409.5 0.000512 512 0.1 1320 24576 2.64938 1.06701 18.5921 31.2119 53.697 53.8395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 409.5 0.000512 512 0.1 1320 27648 2.68432 1.11488 40.4907 32.7071 77.168 77.3106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 409.5 0.000512 512 0.1 1320 27648 2.67725 1.11632 28.457 32.7234 65.1453 65.2868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 409.5 0.000512 512 0.1 1320 27648 2.70557 1.11818 25.3294 32.7735 62.0997 62.2412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 409.5 0.000512 512 0.1 1320 23040 2.70944 1.06563 19.2196 31.3002 54.4693 54.6126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 409.5 0.000512 512 0.1 1320 28160 2.66832 1.12262 40.9063 32.8957 77.766 77.9052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 409.5 0.000512 512 0.1 1320 28160 2.68234 1.12026 28.3086 32.9341 65.2183 65.3619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 409.5 0.000512 512 0.1 1320 23040 2.71082 1.06701 20.7406 31.2684 55.9558 56.0966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 409.5 0.000512 512 0.1 1320 25600 2.61699 1.06906 20.9599 31.3252 56.1442 56.2879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 409.5 0.000512 512 0.1 1320 27648 2.61702 1.09914 38.6745 32.172 74.7344 74.8749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 409.5 0.000512 512 0.1 1320 24576 2.64781 1.06742 24.1002 31.2168 59.2013 59.3494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 409.5 0.000512 512 0.1 1320 23040 2.7153 1.06499 19.746 31.2743 54.9756 55.1164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 409.5 0.000512 512 0.1 1320 18432 2.69738 0.997376 14.8593 29.3058 48.0352 48.1812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 409.5 0.000512 512 0.1 1320 27200 2.6903 1.11411 38.4963 32.4387 74.9111 75.0572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 409.5 0.000512 512 0.1 1320 25600 2.76768 1.11226 26.7517 32.4974 63.3029 63.4518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 409.5 0.000512 512 0.1 1320 24000 2.85014 1.11235 21.3092 32.573 58.0179 58.1661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 409.5 0.000512 512 0.1 1320 19200 2.78006 1.04051 16.3775 30.4954 50.8668 51.0136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 409.5 0.000512 512 0.1 1344 29184 2.62022 1.11728 35.0257 32.8452 71.781 71.9258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 409.5 0.000512 512 0.1 1344 28672 2.62042 1.1065 21.946 32.528 58.3742 58.5196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 409.5 0.000512 512 0.1 1344 27648 2.62042 1.09773 17.7768 32.1692 53.8367 53.9804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 409.5 0.000512 512 0.1 1344 28800 2.6585 1.11971 32.9419 32.8329 69.7258 69.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 409.5 0.000512 512 0.1 1344 28160 2.67677 1.11821 21.3214 32.852 58.1504 58.2985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 409.5 0.000512 512 0.1 1344 26880 2.70336 1.10797 17.2288 32.483 53.6978 53.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 409.5 0.000512 512 0.1 1344 28416 2.63443 1.11613 42.294 32.6939 78.9085 79.0571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 409.5 0.000512 512 0.1 1344 27648 2.62262 1.09846 26.9558 32.2085 63.0525 63.1972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 409.5 0.000512 512 0.1 1344 27648 2.6823 1.11411 23.0481 32.7495 59.7629 59.9102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 409.5 0.000512 512 0.1 1344 24576 2.64976 1.06666 17.8286 31.2124 52.9329 53.0739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 409.5 0.000512 512 0.1 1344 28672 2.64294 1.11411 40.9749 32.6951 77.6024 77.7444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 409.5 0.000512 512 0.1 1344 28672 2.63555 1.11216 27.2207 32.7097 63.853 63.9983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 409.5 0.000512 512 0.1 1344 26880 2.73536 1.11757 21.2204 32.7472 57.9943 58.1351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 409.5 0.000512 512 0.1 1344 25088 2.66294 1.07971 18.104 31.6034 53.6228 53.7676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 409.5 0.000512 512 0.1 1344 28672 2.6159 1.1081 39.1972 32.5376 75.6329 75.7766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 409.5 0.000512 512 0.1 1344 26624 2.63286 1.08538 24.1674 31.8504 59.9114 60.0453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 409.5 0.000512 512 0.1 1344 24576 2.64774 1.06496 18.7951 31.2154 53.896 54.0382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 409.5 0.000512 512 0.1 1344 24576 2.57744 1.03875 16.9146 30.5962 51.301 51.4458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 409.5 0.000512 512 0.1 1344 28800 2.63891 1.11946 41.0009 32.6789 77.6103 77.7506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 409.5 0.000512 512 0.1 1344 27648 2.68301 1.11424 28.0801 32.7218 64.7739 64.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 409.5 0.000512 512 0.1 1344 27648 2.70176 1.11622 24.4016 32.7756 61.1703 61.3225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 409.5 0.000512 512 0.1 1344 23040 2.71382 1.06678 19.659 31.3031 54.9181 55.0646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 409.5 0.000512 512 0.1 1344 28160 2.66838 1.12022 40.0166 32.8598 76.8418 76.9846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 409.5 0.000512 512 0.1 1344 28160 2.67827 1.11994 28.235 32.9018 65.1065 65.2519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 409.5 0.000512 512 0.1 1344 23040 2.71162 1.06634 20.1931 31.249 55.3922 55.5336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 409.5 0.000512 512 0.1 1344 25600 2.62058 1.06864 21.2578 31.3043 56.4253 56.5784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 409.5 0.000512 512 0.1 1350 28160 2.66864 1.12026 33.9486 32.8477 70.7624 70.9068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 409.5 0.000512 512 0.1 1350 27648 2.66963 1.10973 22.3054 32.527 58.7806 58.9271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 409.5 0.000512 512 0.1 1350 26112 2.68522 1.09949 17.7865 32.2071 53.952 54.0978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 409.5 0.000512 512 0.1 1350 28160 2.68531 1.1223 32.0602 32.8347 68.8731 69.0237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 409.5 0.000512 512 0.1 1350 28160 2.6713 1.1209 21.3378 32.8534 58.1576 58.3053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 409.5 0.000512 512 0.1 1350 26880 2.69501 1.10678 17.2608 32.4537 53.6907 53.8299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 409.5 0.000512 512 0.1 1350 28160 2.68179 1.11846 16.0852 32.9102 52.9654 53.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 409.5 0.000512 512 0.1 1350 27648 2.67094 1.11094 40.6904 32.663 77.3122 77.4408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 409.5 0.000512 512 0.1 1350 26112 2.68022 1.09978 24.9734 32.2112 61.1338 61.2762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 409.5 0.000512 512 0.1 1350 27648 2.68368 1.11546 22.4146 32.7181 59.1059 59.2484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 409.5 0.000512 512 0.1 1350 24576 2.64394 1.06515 17.6676 31.2376 52.7861 52.9338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 409.5 0.000512 512 0.1 1350 27776 2.68458 1.11395 38.9441 32.6682 75.5903 75.7346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 409.5 0.000512 512 0.1 1350 26880 2.70899 1.11085 25.0516 32.7075 61.7495 61.8926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 409.5 0.000512 512 0.1 1350 26880 2.73674 1.11674 20.8682 32.7663 57.6616 57.8087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 409.5 0.000512 512 0.1 1350 25088 2.65792 1.08122 17.6371 31.605 53.1482 53.2951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 409.5 0.000512 512 0.1 1350 27648 2.66378 1.10979 37.2076 32.5339 73.6906 73.8378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 409.5 0.000512 512 0.1 1350 26624 2.63139 1.08726 24.1358 31.8579 59.882 60.0244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 409.5 0.000512 512 0.1 1350 24576 2.64387 1.06496 19.3179 31.2125 54.4137 54.5583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 409.5 0.000512 512 0.1 1350 24576 2.56701 1.04403 17.2477 30.5895 51.6199 51.7641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 409.5 0.000512 512 0.1 1350 27648 2.68934 1.12397 41.1427 32.7073 77.8391 77.9832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 409.5 0.000512 512 0.1 1350 27648 2.67795 1.11581 29.0874 32.7508 65.8024 65.9478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 409.5 0.000512 512 0.1 1350 27648 2.70374 1.11856 25.3841 32.8005 62.1824 62.3288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 409.5 0.000512 512 0.1 1350 23040 2.71488 1.06752 19.7409 31.3006 54.9975 55.1392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 409.5 0.000512 512 0.1 1350 23040 2.7377 1.06906 19.5449 31.3517 54.8722 55.0194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 409.5 0.000512 512 0.1 1350 28160 2.67008 1.11997 40.0744 32.8854 76.9236 77.0739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 409.5 0.000512 512 0.1 1350 28160 2.67466 1.12026 29.1679 32.9103 66.0455 66.1894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 409.5 0.000512 512 0.1 1350 23040 2.70803 1.06358 20.4157 31.2546 55.6172 55.7611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 409.5 0.000512 512 0.1 1350 25600 2.61869 1.06656 21.2955 31.3217 56.4758 56.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 409.5 0.000512 512 0.1 1350 19200 2.77846 1.03699 16.1755 30.5221 50.6839 50.8232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 409.5 0.000512 512 0.1 1320 26624 2.73942 1.11494 30.1351 32.8206 66.9863 67.1309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 409.5 0.000512 512 0.1 1320 25600 2.75706 1.11136 19.1578 32.5256 55.7243 55.8674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 409.5 0.000512 512 0.1 1320 24576 2.76362 1.09763 15.5086 32.2036 51.7459 51.8886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 409.5 0.000512 512 0.1 1320 24576 2.72602 1.0865 13.7245 31.8858 49.5932 49.7391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 409.5 0.000512 512 0.1 1320 26240 2.76461 1.12026 38.0804 32.8496 74.9858 75.1316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 409.5 0.000512 512 0.1 1320 25600 2.78976 1.12176 24.4277 32.8621 61.3736 61.5158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 409.5 0.000512 512 0.1 1320 24960 2.78301 1.10592 20.1453 32.4561 56.6631 56.8045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 409.5 0.000512 512 0.1 1320 25600 2.79421 1.11747 18.0849 32.9137 55.0836 55.2277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 409.5 0.000512 512 0.1 1320 26112 2.74291 1.11456 36.3538 32.6957 73.0788 73.2237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 409.5 0.000512 512 0.1 1320 24576 2.75962 1.09536 22.6033 32.1817 58.8101 58.9558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 409.5 0.000512 512 0.1 1320 25344 2.78445 1.11229 19.5658 32.7322 56.376 56.5268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 409.5 0.000512 512 0.1 1320 21504 2.77654 1.06291 14.9469 31.2077 50.1682 50.3094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 409.5 0.000512 512 0.1 1320 23040 2.70835 1.0665 14.6603 31.2455 49.8561 50.0019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 409.5 0.000512 512 0.1 1320 25984 2.7593 1.11398 34.0979 32.6986 70.8399 70.9833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 409.5 0.000512 512 0.1 1320 25088 2.79494 1.11235 22.4633 32.7013 59.2482 59.3981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 409.5 0.000512 512 0.1 1320 24192 2.85517 1.11616 18.5525 32.7454 55.4391 55.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 409.5 0.000512 512 0.1 1320 21504 2.81091 1.08134 14.9456 31.5822 50.5883 50.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 409.5 0.000512 512 0.1 1320 22400 2.64963 1.03718 13.9561 30.4166 48.2314 48.3743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 409.5 0.000512 512 0.1 1320 25600 2.75178 1.11206 32.3977 32.5086 68.9433 69.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 409.5 0.000512 512 0.1 1320 24576 2.72211 1.08714 21.4552 31.8496 57.2831 57.4284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 409.5 0.000512 512 0.1 1320 21504 2.77878 1.06522 16.1305 31.2363 51.3837 51.5269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 409.5 0.000512 512 0.1 1320 20480 2.73824 1.04243 14.0771 30.5982 48.6255 48.7649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 409.5 0.000512 512 0.1 1320 20480 2.83814 1.0665 12.5606 31.2963 47.9367 48.0634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 409.5 0.000512 512 0.1 1344 28672 2.6455 1.11939 31.9872 32.8169 68.7432 68.8845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 409.5 0.000512 512 0.1 1344 27648 2.66736 1.11018 20.5308 32.5312 57.0143 57.1433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 409.5 0.000512 512 0.1 1344 27648 2.6265 1.09965 17.2742 32.1813 53.3546 53.5017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 409.5 0.000512 512 0.1 1344 26624 2.63894 1.08368 14.8534 31.8877 50.6327 50.7781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 409.5 0.000512 512 0.1 1344 28800 2.65923 1.12435 40.9648 32.8568 77.7757 77.9162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 409.5 0.000512 512 0.1 1344 28160 2.6697 1.12029 26.2273 32.8566 63.0483 63.1908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 409.5 0.000512 512 0.1 1344 26880 2.69328 1.10979 20.574 32.4565 57.0048 57.1526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 409.5 0.000512 512 0.1 1344 28160 2.68518 1.12038 19.397 32.9369 56.3111 56.4564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 409.5 0.000512 512 0.1 1344 25600 2.76534 1.10963 15.8833 32.5369 52.4712 52.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 409.5 0.000512 512 0.1 1344 28416 2.63542 1.11434 38.623 32.6586 75.2032 75.3418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 409.5 0.000512 512 0.1 1344 27648 2.62154 1.09978 24.9921 32.2015 61.0871 61.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 409.5 0.000512 512 0.1 1344 27648 2.68627 1.11571 20.622 32.7553 57.3527 57.4983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 409.5 0.000512 512 0.1 1344 24576 2.64829 1.06845 16.6639 31.2408 51.7918 51.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 409.5 0.000512 512 0.1 1344 23040 2.70835 1.0655 13.9528 31.2449 49.1445 49.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 409.5 0.000512 512 0.1 1344 27776 2.68781 1.11411 35.5795 32.6939 72.2458 72.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 409.5 0.000512 512 0.1 1344 26880 2.70685 1.11062 23.4652 32.7283 60.1845 60.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 409.5 0.000512 512 0.1 1344 26880 2.73504 1.11629 20.054 32.7632 56.8426 56.9819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 409.5 0.000512 512 0.1 1344 25088 2.65872 1.07606 16.3271 31.6032 51.8415 51.9844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 409.5 0.000512 512 0.1 1344 22400 2.64634 1.03952 13.868 30.4125 48.1372 48.2784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 409.5 0.000512 512 0.1 1344 27648 2.66544 1.10755 34.7718 32.5378 71.2528 71.3933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 409.5 0.000512 512 0.1 1344 26624 2.63562 1.08685 22.8931 31.8868 58.6729 58.8186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 409.5 0.000512 512 0.1 1344 24576 2.64288 1.06701 17.7874 31.2402 52.9086 53.0512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 409.5 0.000512 512 0.1 1344 24576 2.56573 1.0423 16.2822 30.5967 50.6599 50.8028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 409.5 0.000512 512 0.1 1344 25600 2.61987 1.06906 15.9441 31.3294 51.134 51.2799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 409.5 0.000512 512 0.1 1344 18432 2.6841 0.998048 10.9509 29.3053 44.1083 44.2578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 409.5 0.000512 512 0.1 1408 25344 2.79552 1.1223 29.157 32.8372 66.079 66.2241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 409.5 0.000512 512 0.1 1408 25088 2.80346 1.11821 31.7325 32.8295 68.6554 68.8001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 409.5 0.000512 512 0.1 1408 24576 2.80166 1.11002 21.4491 32.5301 58.0668 58.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 409.5 0.000512 512 0.1 1408 23040 2.8263 1.09773 16.9609 32.1877 53.2453 53.3871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 409.5 0.000512 512 0.1 1408 22528 2.81504 1.08576 15.1779 31.8857 51.1378 51.2813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 409.5 0.000512 512 0.1 1408 23040 2.8953 1.11997 14.7572 32.915 51.8543 52.0023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 409.5 0.000512 512 0.1 1408 21504 2.78202 1.06342 12.5517 31.2453 47.8162 47.9611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 409.5 0.000512 512 0.1 1408 21504 2.81162 1.07699 12.1213 31.6015 47.78 47.9232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 409.5 0.000512 512 0.1 1408 20480 2.73805 1.0385 11.0609 30.5953 45.6051 45.7464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 409.5 0.000512 512 0.1 1320 21504 2.81475 1.07398 10.6528 31.5713 46.2892 46.4302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 409.5 0.000512 512 0.1 1344 25088 2.65824 1.07533 11.9238 31.607 47.4386 47.5812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 409.5 0.000512 512 0.1 1350 22400 2.65123 1.03843 11.0458 30.443 45.3503 45.4954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 409.5 0.000512 512 0.1 1344 22400 2.64874 1.03926 11.1174 30.4332 45.4131 45.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 409.5 0.000512 512 0.1 1312 26624 2.63715 1.08774 13.9334 31.8798 49.71 49.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 409.5 0.000512 512 0.1 1312 23040 2.73363 1.07056 17.8169 31.3975 53.1946 53.3432
