CHECK_REG equs "rLY"
TEST_SIZE equ 128

INCLUDE "speed_switch_timing.inc"

label:
  db "LY:", 0

preSwitch:
  ret

expect:
  db $85, $86, $86, $86, $86, $86, $86, $86
  db $86, $86, $86, $86, $86, $86, $86, $86
  db $86, $86, $86, $86, $86, $86, $86, $86
  db $86, $86, $86, $86, $86, $86, $86, $86

  db $86, $86, $86, $86, $86, $86, $86, $86
  db $86, $86, $86, $86, $86, $86, $87, $87
  db $87, $87, $87, $87, $87, $87, $87, $87
  db $87, $87, $87, $87, $87, $87, $87, $87

  db $87, $87, $87, $87, $87, $87, $87, $87
  db $87, $87, $87, $87, $87, $87, $87, $87
  db $87, $87, $87, $87, $87, $87, $87, $87
  db $87, $87, $87, $87, $88, $88, $88, $88

  db $88, $88, $88, $88, $88, $88, $88, $88
  db $88, $88, $88, $88, $88, $88, $88, $88
  db $88, $88, $88, $88, $88, $88, $88, $88
  db $88, $88, $88, $88, $88, $88, $88, $88
