#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* ADC_cy_psoc4_sar */
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

/* ADC_cy_psoc4_sarmux_8 */
ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 2
ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 7
ADC_cy_psoc4_sarmux_8__CH_2_PIN EQU 1
ADC_cy_psoc4_sarmux_8__CH_2_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_3_PIN EQU 2
ADC_cy_psoc4_sarmux_8__CH_3_PORT EQU 0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL

/* ADC_ExtVref */
ADC_ExtVref__0__DM__MASK EQU 0xE00000
ADC_ExtVref__0__DM__SHIFT EQU 21
ADC_ExtVref__0__DR EQU CYREG_PRT1_DR
ADC_ExtVref__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ADC_ExtVref__0__HSIOM_MASK EQU 0xF0000000
ADC_ExtVref__0__HSIOM_SHIFT EQU 28
ADC_ExtVref__0__INTCFG EQU CYREG_PRT1_INTCFG
ADC_ExtVref__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_ExtVref__0__MASK EQU 0x80
ADC_ExtVref__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_ExtVref__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_ExtVref__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_ExtVref__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_ExtVref__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_ExtVref__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_ExtVref__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_ExtVref__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_ExtVref__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_ExtVref__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_ExtVref__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_ExtVref__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_ExtVref__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_ExtVref__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_ExtVref__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_ExtVref__0__PC EQU CYREG_PRT1_PC
ADC_ExtVref__0__PC2 EQU CYREG_PRT1_PC2
ADC_ExtVref__0__PORT EQU 1
ADC_ExtVref__0__PS EQU CYREG_PRT1_PS
ADC_ExtVref__0__SHIFT EQU 7
ADC_ExtVref__DR EQU CYREG_PRT1_DR
ADC_ExtVref__INTCFG EQU CYREG_PRT1_INTCFG
ADC_ExtVref__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_ExtVref__MASK EQU 0x80
ADC_ExtVref__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_ExtVref__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_ExtVref__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_ExtVref__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_ExtVref__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_ExtVref__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_ExtVref__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_ExtVref__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_ExtVref__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_ExtVref__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_ExtVref__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_ExtVref__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_ExtVref__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_ExtVref__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_ExtVref__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_ExtVref__PC EQU CYREG_PRT1_PC
ADC_ExtVref__PC2 EQU CYREG_PRT1_PC2
ADC_ExtVref__PORT EQU 1
ADC_ExtVref__PS EQU CYREG_PRT1_PS
ADC_ExtVref__SHIFT EQU 7

/* ADC_intClock */
ADC_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_intClock__ENABLE EQU CYREG_CLK_DIVIDER_B01
ADC_intClock__ENABLE_MASK EQU 0x80000000
ADC_intClock__MASK EQU 0x80000000
ADC_intClock__REGISTER EQU CYREG_CLK_DIVIDER_B01

/* ADC_IRQ */
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x4000
ADC_IRQ__INTC_NUMBER EQU 14
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* UART_rx */
UART_rx__0__DM__MASK EQU 0x07
UART_rx__0__DM__SHIFT EQU 0
UART_rx__0__DR EQU CYREG_PRT4_DR
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__0__MASK EQU 0x01
UART_rx__0__PC EQU CYREG_PRT4_PC
UART_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_rx__0__PORT EQU 4
UART_rx__0__PS EQU CYREG_PRT4_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_PRT4_DR
UART_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__MASK EQU 0x01
UART_rx__PC EQU CYREG_PRT4_PC
UART_rx__PC2 EQU CYREG_PRT4_PC2
UART_rx__PORT EQU 4
UART_rx__PS EQU CYREG_PRT4_PS
UART_rx__SHIFT EQU 0

/* UART_SCB */
UART_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* UART_SCBCLK */
UART_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_C01
UART_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_SCBCLK__MASK EQU 0x80000000
UART_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_C01

/* UART_tx */
UART_tx__0__DM__MASK EQU 0x38
UART_tx__0__DM__SHIFT EQU 3
UART_tx__0__DR EQU CYREG_PRT4_DR
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_PRT4_PC
UART_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_tx__0__PORT EQU 4
UART_tx__0__PS EQU CYREG_PRT4_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_PRT4_DR
UART_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_PRT4_PC
UART_tx__PC2 EQU CYREG_PRT4_PC2
UART_tx__PORT EQU 4
UART_tx__PS EQU CYREG_PRT4_PS
UART_tx__SHIFT EQU 1

/* Pin_SW */
Pin_SW__0__DM__MASK EQU 0xE00000
Pin_SW__0__DM__SHIFT EQU 21
Pin_SW__0__DR EQU CYREG_PRT0_DR
Pin_SW__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_SW__0__HSIOM_MASK EQU 0xF0000000
Pin_SW__0__HSIOM_SHIFT EQU 28
Pin_SW__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_SW__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_SW__0__MASK EQU 0x80
Pin_SW__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_SW__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_SW__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_SW__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_SW__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_SW__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_SW__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_SW__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_SW__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_SW__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_SW__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_SW__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_SW__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_SW__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_SW__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_SW__0__PC EQU CYREG_PRT0_PC
Pin_SW__0__PC2 EQU CYREG_PRT0_PC2
Pin_SW__0__PORT EQU 0
Pin_SW__0__PS EQU CYREG_PRT0_PS
Pin_SW__0__SHIFT EQU 7
Pin_SW__DR EQU CYREG_PRT0_DR
Pin_SW__INTCFG EQU CYREG_PRT0_INTCFG
Pin_SW__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_SW__MASK EQU 0x80
Pin_SW__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_SW__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_SW__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_SW__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_SW__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_SW__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_SW__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_SW__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_SW__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_SW__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_SW__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_SW__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_SW__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_SW__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_SW__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_SW__PC EQU CYREG_PRT0_PC
Pin_SW__PC2 EQU CYREG_PRT0_PC2
Pin_SW__PORT EQU 0
Pin_SW__PS EQU CYREG_PRT0_PS
Pin_SW__SHIFT EQU 7

/* Opamp_1_cy_psoc4_abuf */
Opamp_1_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM_COMP_STAT
Opamp_1_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM_CTB_CTRL
Opamp_1_cy_psoc4_abuf__INTR EQU CYREG_CTBM_INTR
Opamp_1_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM_INTR_MASK
Opamp_1_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM_INTR_MASKED
Opamp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM_INTR_SET
Opamp_1_cy_psoc4_abuf__INTR_SET_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__INTR_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM_OA0_COMP_TRIM
Opamp_1_cy_psoc4_abuf__OA_NUMBER EQU 0
Opamp_1_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM_OA0_OFFSET_TRIM
Opamp_1_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM_OA_RES0_CTRL
Opamp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM

/* Opamp_2_cy_psoc4_abuf */
Opamp_2_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM_COMP_STAT
Opamp_2_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 16
Opamp_2_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM_CTB_CTRL
Opamp_2_cy_psoc4_abuf__INTR EQU CYREG_CTBM_INTR
Opamp_2_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM_INTR_MASK
Opamp_2_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 1
Opamp_2_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM_INTR_MASKED
Opamp_2_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 1
Opamp_2_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM_INTR_SET
Opamp_2_cy_psoc4_abuf__INTR_SET_SHIFT EQU 1
Opamp_2_cy_psoc4_abuf__INTR_SHIFT EQU 1
Opamp_2_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM_OA1_COMP_TRIM
Opamp_2_cy_psoc4_abuf__OA_NUMBER EQU 1
Opamp_2_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM_OA1_OFFSET_TRIM
Opamp_2_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM_OA_RES1_CTRL
Opamp_2_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM_OA1_SLOPE_OFFSET_TRIM

/* Pin_LED */
Pin_LED__0__DM__MASK EQU 0xE00
Pin_LED__0__DM__SHIFT EQU 9
Pin_LED__0__DR EQU CYREG_PRT4_DR
Pin_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Pin_LED__0__HSIOM_MASK EQU 0x0000F000
Pin_LED__0__HSIOM_SHIFT EQU 12
Pin_LED__0__INTCFG EQU CYREG_PRT4_INTCFG
Pin_LED__0__INTSTAT EQU CYREG_PRT4_INTSTAT
Pin_LED__0__MASK EQU 0x08
Pin_LED__0__PC EQU CYREG_PRT4_PC
Pin_LED__0__PC2 EQU CYREG_PRT4_PC2
Pin_LED__0__PORT EQU 4
Pin_LED__0__PS EQU CYREG_PRT4_PS
Pin_LED__0__SHIFT EQU 3
Pin_LED__DR EQU CYREG_PRT4_DR
Pin_LED__INTCFG EQU CYREG_PRT4_INTCFG
Pin_LED__INTSTAT EQU CYREG_PRT4_INTSTAT
Pin_LED__MASK EQU 0x08
Pin_LED__PC EQU CYREG_PRT4_PC
Pin_LED__PC2 EQU CYREG_PRT4_PC2
Pin_LED__PORT EQU 4
Pin_LED__PS EQU CYREG_PRT4_PS
Pin_LED__SHIFT EQU 3

/* PWM_Tune_cy_m0s8_tcpwm_1 */
PWM_Tune_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM_Tune_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM_Tune_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM_Tune_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM_Tune_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM_Tune_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM_Tune_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM_Tune_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM_Tune_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM_Tune_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM_Tune_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM_Tune_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM_Tune_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM_Tune_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM_Tune_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* Pin_CMOD */
Pin_CMOD__0__DM__MASK EQU 0x7000
Pin_CMOD__0__DM__SHIFT EQU 12
Pin_CMOD__0__DR EQU CYREG_PRT0_DR
Pin_CMOD__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_CMOD__0__HSIOM_MASK EQU 0x000F0000
Pin_CMOD__0__HSIOM_SHIFT EQU 16
Pin_CMOD__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_CMOD__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_CMOD__0__MASK EQU 0x10
Pin_CMOD__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_CMOD__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_CMOD__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_CMOD__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_CMOD__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_CMOD__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_CMOD__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_CMOD__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_CMOD__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_CMOD__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_CMOD__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_CMOD__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_CMOD__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_CMOD__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_CMOD__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_CMOD__0__PC EQU CYREG_PRT0_PC
Pin_CMOD__0__PC2 EQU CYREG_PRT0_PC2
Pin_CMOD__0__PORT EQU 0
Pin_CMOD__0__PS EQU CYREG_PRT0_PS
Pin_CMOD__0__SHIFT EQU 4
Pin_CMOD__DR EQU CYREG_PRT0_DR
Pin_CMOD__INTCFG EQU CYREG_PRT0_INTCFG
Pin_CMOD__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_CMOD__MASK EQU 0x10
Pin_CMOD__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_CMOD__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_CMOD__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_CMOD__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_CMOD__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_CMOD__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_CMOD__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_CMOD__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_CMOD__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_CMOD__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_CMOD__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_CMOD__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_CMOD__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_CMOD__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_CMOD__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_CMOD__PC EQU CYREG_PRT0_PC
Pin_CMOD__PC2 EQU CYREG_PRT0_PC2
Pin_CMOD__PORT EQU 0
Pin_CMOD__PS EQU CYREG_PRT0_PS
Pin_CMOD__SHIFT EQU 4

/* Clock_12M */
Clock_12M__DIVIDER_MASK EQU 0x0000FFFF
Clock_12M__ENABLE EQU CYREG_CLK_DIVIDER_A01
Clock_12M__ENABLE_MASK EQU 0x80000000
Clock_12M__MASK EQU 0x80000000
Clock_12M__REGISTER EQU CYREG_CLK_DIVIDER_A01

/* Clock_ADC */
Clock_ADC__DIVIDER_MASK EQU 0x0000FFFF
Clock_ADC__ENABLE EQU CYREG_CLK_DIVIDER_B02
Clock_ADC__ENABLE_MASK EQU 0x80000000
Clock_ADC__MASK EQU 0x80000000
Clock_ADC__REGISTER EQU CYREG_CLK_DIVIDER_B02

/* Clock_MIX */
Clock_MIX__DIVIDER_MASK EQU 0x0000FFFF
Clock_MIX__ENABLE EQU CYREG_CLK_DIVIDER_A00
Clock_MIX__ENABLE_MASK EQU 0x80000000
Clock_MIX__MASK EQU 0x80000000
Clock_MIX__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* Pin_CTANK */
Pin_CTANK__0__DM__MASK EQU 0x38000
Pin_CTANK__0__DM__SHIFT EQU 15
Pin_CTANK__0__DR EQU CYREG_PRT0_DR
Pin_CTANK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_CTANK__0__HSIOM_MASK EQU 0x00F00000
Pin_CTANK__0__HSIOM_SHIFT EQU 20
Pin_CTANK__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_CTANK__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_CTANK__0__MASK EQU 0x20
Pin_CTANK__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_CTANK__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_CTANK__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_CTANK__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_CTANK__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_CTANK__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_CTANK__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_CTANK__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_CTANK__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_CTANK__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_CTANK__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_CTANK__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_CTANK__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_CTANK__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_CTANK__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_CTANK__0__PC EQU CYREG_PRT0_PC
Pin_CTANK__0__PC2 EQU CYREG_PRT0_PC2
Pin_CTANK__0__PORT EQU 0
Pin_CTANK__0__PS EQU CYREG_PRT0_PS
Pin_CTANK__0__SHIFT EQU 5
Pin_CTANK__DR EQU CYREG_PRT0_DR
Pin_CTANK__INTCFG EQU CYREG_PRT0_INTCFG
Pin_CTANK__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_CTANK__MASK EQU 0x20
Pin_CTANK__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_CTANK__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_CTANK__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_CTANK__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_CTANK__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_CTANK__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_CTANK__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_CTANK__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_CTANK__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_CTANK__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_CTANK__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_CTANK__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_CTANK__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_CTANK__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_CTANK__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_CTANK__PC EQU CYREG_PRT0_PC
Pin_CTANK__PC2 EQU CYREG_PRT0_PC2
Pin_CTANK__PORT EQU 0
Pin_CTANK__PS EQU CYREG_PRT0_PS
Pin_CTANK__SHIFT EQU 5

/* Pin_Gain1 */
Pin_Gain1__0__DM__MASK EQU 0xE00
Pin_Gain1__0__DM__SHIFT EQU 9
Pin_Gain1__0__DR EQU CYREG_PRT0_DR
Pin_Gain1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_Gain1__0__HSIOM_MASK EQU 0x0000F000
Pin_Gain1__0__HSIOM_SHIFT EQU 12
Pin_Gain1__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_Gain1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_Gain1__0__MASK EQU 0x08
Pin_Gain1__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Pin_Gain1__0__OUT_SEL_SHIFT EQU 6
Pin_Gain1__0__OUT_SEL_VAL EQU 2
Pin_Gain1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_Gain1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_Gain1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_Gain1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_Gain1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_Gain1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_Gain1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_Gain1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_Gain1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_Gain1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_Gain1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_Gain1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_Gain1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_Gain1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_Gain1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_Gain1__0__PC EQU CYREG_PRT0_PC
Pin_Gain1__0__PC2 EQU CYREG_PRT0_PC2
Pin_Gain1__0__PORT EQU 0
Pin_Gain1__0__PS EQU CYREG_PRT0_PS
Pin_Gain1__0__SHIFT EQU 3
Pin_Gain1__DR EQU CYREG_PRT0_DR
Pin_Gain1__INTCFG EQU CYREG_PRT0_INTCFG
Pin_Gain1__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_Gain1__MASK EQU 0x08
Pin_Gain1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_Gain1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_Gain1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_Gain1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_Gain1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_Gain1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_Gain1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_Gain1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_Gain1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_Gain1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_Gain1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_Gain1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_Gain1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_Gain1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_Gain1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_Gain1__PC EQU CYREG_PRT0_PC
Pin_Gain1__PC2 EQU CYREG_PRT0_PC2
Pin_Gain1__PORT EQU 0
Pin_Gain1__PS EQU CYREG_PRT0_PS
Pin_Gain1__SHIFT EQU 3

/* Pin_Gain2 */
Pin_Gain2__0__DM__MASK EQU 0x1C0
Pin_Gain2__0__DM__SHIFT EQU 6
Pin_Gain2__0__DR EQU CYREG_PRT0_DR
Pin_Gain2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_Gain2__0__HSIOM_MASK EQU 0x00000F00
Pin_Gain2__0__HSIOM_SHIFT EQU 8
Pin_Gain2__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_Gain2__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_Gain2__0__MASK EQU 0x04
Pin_Gain2__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Pin_Gain2__0__OUT_SEL_SHIFT EQU 4
Pin_Gain2__0__OUT_SEL_VAL EQU 2
Pin_Gain2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_Gain2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_Gain2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_Gain2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_Gain2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_Gain2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_Gain2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_Gain2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_Gain2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_Gain2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_Gain2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_Gain2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_Gain2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_Gain2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_Gain2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_Gain2__0__PC EQU CYREG_PRT0_PC
Pin_Gain2__0__PC2 EQU CYREG_PRT0_PC2
Pin_Gain2__0__PORT EQU 0
Pin_Gain2__0__PS EQU CYREG_PRT0_PS
Pin_Gain2__0__SHIFT EQU 2
Pin_Gain2__DR EQU CYREG_PRT0_DR
Pin_Gain2__INTCFG EQU CYREG_PRT0_INTCFG
Pin_Gain2__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_Gain2__MASK EQU 0x04
Pin_Gain2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_Gain2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_Gain2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_Gain2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_Gain2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_Gain2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_Gain2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_Gain2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_Gain2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_Gain2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_Gain2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_Gain2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_Gain2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_Gain2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_Gain2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_Gain2__PC EQU CYREG_PRT0_PC
Pin_Gain2__PC2 EQU CYREG_PRT0_PC2
Pin_Gain2__PORT EQU 0
Pin_Gain2__PS EQU CYREG_PRT0_PS
Pin_Gain2__SHIFT EQU 2

/* Pin_BandSel */
Pin_BandSel__0__DM__MASK EQU 0xE00000
Pin_BandSel__0__DM__SHIFT EQU 21
Pin_BandSel__0__DR EQU CYREG_PRT2_DR
Pin_BandSel__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_BandSel__0__HSIOM_MASK EQU 0xF0000000
Pin_BandSel__0__HSIOM_SHIFT EQU 28
Pin_BandSel__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_BandSel__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_BandSel__0__MASK EQU 0x80
Pin_BandSel__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Pin_BandSel__0__OUT_SEL_SHIFT EQU 14
Pin_BandSel__0__OUT_SEL_VAL EQU 2
Pin_BandSel__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_BandSel__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_BandSel__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_BandSel__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_BandSel__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_BandSel__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_BandSel__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_BandSel__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_BandSel__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_BandSel__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_BandSel__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_BandSel__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_BandSel__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_BandSel__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_BandSel__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_BandSel__0__PC EQU CYREG_PRT2_PC
Pin_BandSel__0__PC2 EQU CYREG_PRT2_PC2
Pin_BandSel__0__PORT EQU 2
Pin_BandSel__0__PS EQU CYREG_PRT2_PS
Pin_BandSel__0__SHIFT EQU 7
Pin_BandSel__DR EQU CYREG_PRT2_DR
Pin_BandSel__INTCFG EQU CYREG_PRT2_INTCFG
Pin_BandSel__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_BandSel__MASK EQU 0x80
Pin_BandSel__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_BandSel__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_BandSel__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_BandSel__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_BandSel__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_BandSel__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_BandSel__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_BandSel__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_BandSel__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_BandSel__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_BandSel__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_BandSel__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_BandSel__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_BandSel__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_BandSel__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_BandSel__PC EQU CYREG_PRT2_PC
Pin_BandSel__PC2 EQU CYREG_PRT2_PC2
Pin_BandSel__PORT EQU 2
Pin_BandSel__PS EQU CYREG_PRT2_PS
Pin_BandSel__SHIFT EQU 7

/* Pin_Opamp1M */
Pin_Opamp1M__0__DM__MASK EQU 0x38
Pin_Opamp1M__0__DM__SHIFT EQU 3
Pin_Opamp1M__0__DR EQU CYREG_PRT1_DR
Pin_Opamp1M__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Opamp1M__0__HSIOM_MASK EQU 0x000000F0
Pin_Opamp1M__0__HSIOM_SHIFT EQU 4
Pin_Opamp1M__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Opamp1M__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Opamp1M__0__MASK EQU 0x02
Pin_Opamp1M__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_Opamp1M__0__OUT_SEL_SHIFT EQU 2
Pin_Opamp1M__0__OUT_SEL_VAL EQU 1
Pin_Opamp1M__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Opamp1M__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Opamp1M__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Opamp1M__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Opamp1M__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Opamp1M__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Opamp1M__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Opamp1M__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Opamp1M__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Opamp1M__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Opamp1M__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Opamp1M__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Opamp1M__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Opamp1M__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Opamp1M__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Opamp1M__0__PC EQU CYREG_PRT1_PC
Pin_Opamp1M__0__PC2 EQU CYREG_PRT1_PC2
Pin_Opamp1M__0__PORT EQU 1
Pin_Opamp1M__0__PS EQU CYREG_PRT1_PS
Pin_Opamp1M__0__SHIFT EQU 1
Pin_Opamp1M__DR EQU CYREG_PRT1_DR
Pin_Opamp1M__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Opamp1M__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Opamp1M__MASK EQU 0x02
Pin_Opamp1M__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Opamp1M__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Opamp1M__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Opamp1M__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Opamp1M__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Opamp1M__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Opamp1M__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Opamp1M__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Opamp1M__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Opamp1M__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Opamp1M__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Opamp1M__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Opamp1M__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Opamp1M__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Opamp1M__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Opamp1M__PC EQU CYREG_PRT1_PC
Pin_Opamp1M__PC2 EQU CYREG_PRT1_PC2
Pin_Opamp1M__PORT EQU 1
Pin_Opamp1M__PS EQU CYREG_PRT1_PS
Pin_Opamp1M__SHIFT EQU 1

/* Pin_Opamp1P */
Pin_Opamp1P__0__DM__MASK EQU 0x07
Pin_Opamp1P__0__DM__SHIFT EQU 0
Pin_Opamp1P__0__DR EQU CYREG_PRT1_DR
Pin_Opamp1P__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Opamp1P__0__HSIOM_MASK EQU 0x0000000F
Pin_Opamp1P__0__HSIOM_SHIFT EQU 0
Pin_Opamp1P__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Opamp1P__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Opamp1P__0__MASK EQU 0x01
Pin_Opamp1P__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_Opamp1P__0__OUT_SEL_SHIFT EQU 0
Pin_Opamp1P__0__OUT_SEL_VAL EQU 2
Pin_Opamp1P__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Opamp1P__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Opamp1P__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Opamp1P__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Opamp1P__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Opamp1P__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Opamp1P__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Opamp1P__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Opamp1P__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Opamp1P__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Opamp1P__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Opamp1P__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Opamp1P__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Opamp1P__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Opamp1P__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Opamp1P__0__PC EQU CYREG_PRT1_PC
Pin_Opamp1P__0__PC2 EQU CYREG_PRT1_PC2
Pin_Opamp1P__0__PORT EQU 1
Pin_Opamp1P__0__PS EQU CYREG_PRT1_PS
Pin_Opamp1P__0__SHIFT EQU 0
Pin_Opamp1P__DR EQU CYREG_PRT1_DR
Pin_Opamp1P__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Opamp1P__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Opamp1P__MASK EQU 0x01
Pin_Opamp1P__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Opamp1P__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Opamp1P__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Opamp1P__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Opamp1P__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Opamp1P__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Opamp1P__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Opamp1P__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Opamp1P__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Opamp1P__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Opamp1P__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Opamp1P__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Opamp1P__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Opamp1P__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Opamp1P__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Opamp1P__PC EQU CYREG_PRT1_PC
Pin_Opamp1P__PC2 EQU CYREG_PRT1_PC2
Pin_Opamp1P__PORT EQU 1
Pin_Opamp1P__PS EQU CYREG_PRT1_PS
Pin_Opamp1P__SHIFT EQU 0

/* Pin_Opamp2M */
Pin_Opamp2M__0__DM__MASK EQU 0x7000
Pin_Opamp2M__0__DM__SHIFT EQU 12
Pin_Opamp2M__0__DR EQU CYREG_PRT1_DR
Pin_Opamp2M__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Opamp2M__0__HSIOM_MASK EQU 0x000F0000
Pin_Opamp2M__0__HSIOM_SHIFT EQU 16
Pin_Opamp2M__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Opamp2M__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Opamp2M__0__MASK EQU 0x10
Pin_Opamp2M__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_Opamp2M__0__OUT_SEL_SHIFT EQU 8
Pin_Opamp2M__0__OUT_SEL_VAL EQU 2
Pin_Opamp2M__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Opamp2M__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Opamp2M__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Opamp2M__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Opamp2M__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Opamp2M__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Opamp2M__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Opamp2M__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Opamp2M__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Opamp2M__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Opamp2M__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Opamp2M__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Opamp2M__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Opamp2M__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Opamp2M__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Opamp2M__0__PC EQU CYREG_PRT1_PC
Pin_Opamp2M__0__PC2 EQU CYREG_PRT1_PC2
Pin_Opamp2M__0__PORT EQU 1
Pin_Opamp2M__0__PS EQU CYREG_PRT1_PS
Pin_Opamp2M__0__SHIFT EQU 4
Pin_Opamp2M__DR EQU CYREG_PRT1_DR
Pin_Opamp2M__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Opamp2M__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Opamp2M__MASK EQU 0x10
Pin_Opamp2M__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Opamp2M__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Opamp2M__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Opamp2M__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Opamp2M__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Opamp2M__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Opamp2M__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Opamp2M__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Opamp2M__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Opamp2M__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Opamp2M__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Opamp2M__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Opamp2M__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Opamp2M__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Opamp2M__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Opamp2M__PC EQU CYREG_PRT1_PC
Pin_Opamp2M__PC2 EQU CYREG_PRT1_PC2
Pin_Opamp2M__PORT EQU 1
Pin_Opamp2M__PS EQU CYREG_PRT1_PS
Pin_Opamp2M__SHIFT EQU 4

/* Pin_Opamp2P */
Pin_Opamp2P__0__DM__MASK EQU 0x38000
Pin_Opamp2P__0__DM__SHIFT EQU 15
Pin_Opamp2P__0__DR EQU CYREG_PRT1_DR
Pin_Opamp2P__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Opamp2P__0__HSIOM_MASK EQU 0x00F00000
Pin_Opamp2P__0__HSIOM_SHIFT EQU 20
Pin_Opamp2P__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Opamp2P__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Opamp2P__0__MASK EQU 0x20
Pin_Opamp2P__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Opamp2P__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Opamp2P__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Opamp2P__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Opamp2P__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Opamp2P__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Opamp2P__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Opamp2P__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Opamp2P__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Opamp2P__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Opamp2P__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Opamp2P__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Opamp2P__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Opamp2P__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Opamp2P__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Opamp2P__0__PC EQU CYREG_PRT1_PC
Pin_Opamp2P__0__PC2 EQU CYREG_PRT1_PC2
Pin_Opamp2P__0__PORT EQU 1
Pin_Opamp2P__0__PS EQU CYREG_PRT1_PS
Pin_Opamp2P__0__SHIFT EQU 5
Pin_Opamp2P__DR EQU CYREG_PRT1_DR
Pin_Opamp2P__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Opamp2P__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Opamp2P__MASK EQU 0x20
Pin_Opamp2P__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Opamp2P__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Opamp2P__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Opamp2P__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Opamp2P__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Opamp2P__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Opamp2P__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Opamp2P__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Opamp2P__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Opamp2P__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Opamp2P__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Opamp2P__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Opamp2P__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Opamp2P__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Opamp2P__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Opamp2P__PC EQU CYREG_PRT1_PC
Pin_Opamp2P__PC2 EQU CYREG_PRT1_PC2
Pin_Opamp2P__PORT EQU 1
Pin_Opamp2P__PS EQU CYREG_PRT1_PS
Pin_Opamp2P__SHIFT EQU 5

/* Pin_BandSel2 */
Pin_BandSel2__0__DM__MASK EQU 0x1C0000
Pin_BandSel2__0__DM__SHIFT EQU 18
Pin_BandSel2__0__DR EQU CYREG_PRT2_DR
Pin_BandSel2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_BandSel2__0__HSIOM_MASK EQU 0x0F000000
Pin_BandSel2__0__HSIOM_SHIFT EQU 24
Pin_BandSel2__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_BandSel2__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_BandSel2__0__MASK EQU 0x40
Pin_BandSel2__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Pin_BandSel2__0__OUT_SEL_SHIFT EQU 12
Pin_BandSel2__0__OUT_SEL_VAL EQU 2
Pin_BandSel2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_BandSel2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_BandSel2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_BandSel2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_BandSel2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_BandSel2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_BandSel2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_BandSel2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_BandSel2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_BandSel2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_BandSel2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_BandSel2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_BandSel2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_BandSel2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_BandSel2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_BandSel2__0__PC EQU CYREG_PRT2_PC
Pin_BandSel2__0__PC2 EQU CYREG_PRT2_PC2
Pin_BandSel2__0__PORT EQU 2
Pin_BandSel2__0__PS EQU CYREG_PRT2_PS
Pin_BandSel2__0__SHIFT EQU 6
Pin_BandSel2__DR EQU CYREG_PRT2_DR
Pin_BandSel2__INTCFG EQU CYREG_PRT2_INTCFG
Pin_BandSel2__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_BandSel2__MASK EQU 0x40
Pin_BandSel2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_BandSel2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_BandSel2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_BandSel2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_BandSel2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_BandSel2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_BandSel2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_BandSel2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_BandSel2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_BandSel2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_BandSel2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_BandSel2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_BandSel2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_BandSel2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_BandSel2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_BandSel2__PC EQU CYREG_PRT2_PC
Pin_BandSel2__PC2 EQU CYREG_PRT2_PC2
Pin_BandSel2__PORT EQU 2
Pin_BandSel2__PS EQU CYREG_PRT2_PS
Pin_BandSel2__SHIFT EQU 6

/* Pin_PWM_VRef */
Pin_PWM_VRef__0__DM__MASK EQU 0x07
Pin_PWM_VRef__0__DM__SHIFT EQU 0
Pin_PWM_VRef__0__DR EQU CYREG_PRT3_DR
Pin_PWM_VRef__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_PWM_VRef__0__HSIOM_MASK EQU 0x0000000F
Pin_PWM_VRef__0__HSIOM_SHIFT EQU 0
Pin_PWM_VRef__0__INTCFG EQU CYREG_PRT3_INTCFG
Pin_PWM_VRef__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_PWM_VRef__0__MASK EQU 0x01
Pin_PWM_VRef__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Pin_PWM_VRef__0__OUT_SEL_SHIFT EQU 0
Pin_PWM_VRef__0__OUT_SEL_VAL EQU 3
Pin_PWM_VRef__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_PWM_VRef__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_PWM_VRef__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_PWM_VRef__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_PWM_VRef__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_PWM_VRef__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_PWM_VRef__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_PWM_VRef__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_PWM_VRef__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_PWM_VRef__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_PWM_VRef__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_PWM_VRef__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_PWM_VRef__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_PWM_VRef__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_PWM_VRef__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_PWM_VRef__0__PC EQU CYREG_PRT3_PC
Pin_PWM_VRef__0__PC2 EQU CYREG_PRT3_PC2
Pin_PWM_VRef__0__PORT EQU 3
Pin_PWM_VRef__0__PS EQU CYREG_PRT3_PS
Pin_PWM_VRef__0__SHIFT EQU 0
Pin_PWM_VRef__DR EQU CYREG_PRT3_DR
Pin_PWM_VRef__INTCFG EQU CYREG_PRT3_INTCFG
Pin_PWM_VRef__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_PWM_VRef__MASK EQU 0x01
Pin_PWM_VRef__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_PWM_VRef__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_PWM_VRef__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_PWM_VRef__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_PWM_VRef__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_PWM_VRef__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_PWM_VRef__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_PWM_VRef__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_PWM_VRef__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_PWM_VRef__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_PWM_VRef__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_PWM_VRef__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_PWM_VRef__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_PWM_VRef__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_PWM_VRef__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_PWM_VRef__PC EQU CYREG_PRT3_PC
Pin_PWM_VRef__PC2 EQU CYREG_PRT3_PC2
Pin_PWM_VRef__PORT EQU 3
Pin_PWM_VRef__PS EQU CYREG_PRT3_PS
Pin_PWM_VRef__SHIFT EQU 0

/* Clock_PWMTune */
Clock_PWMTune__DIVIDER_MASK EQU 0x0000FFFF
Clock_PWMTune__ENABLE EQU CYREG_CLK_DIVIDER_B00
Clock_PWMTune__ENABLE_MASK EQU 0x80000000
Clock_PWMTune__MASK EQU 0x80000000
Clock_PWMTune__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* Pin_ADCin_JJY */
Pin_ADCin_JJY__0__DM__MASK EQU 0x07
Pin_ADCin_JJY__0__DM__SHIFT EQU 0
Pin_ADCin_JJY__0__DR EQU CYREG_PRT2_DR
Pin_ADCin_JJY__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_ADCin_JJY__0__HSIOM_MASK EQU 0x0000000F
Pin_ADCin_JJY__0__HSIOM_SHIFT EQU 0
Pin_ADCin_JJY__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_ADCin_JJY__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_ADCin_JJY__0__MASK EQU 0x01
Pin_ADCin_JJY__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_ADCin_JJY__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_ADCin_JJY__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_ADCin_JJY__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_ADCin_JJY__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_ADCin_JJY__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_ADCin_JJY__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_ADCin_JJY__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_ADCin_JJY__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_ADCin_JJY__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_ADCin_JJY__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_ADCin_JJY__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_ADCin_JJY__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_ADCin_JJY__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_ADCin_JJY__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_ADCin_JJY__0__PC EQU CYREG_PRT2_PC
Pin_ADCin_JJY__0__PC2 EQU CYREG_PRT2_PC2
Pin_ADCin_JJY__0__PORT EQU 2
Pin_ADCin_JJY__0__PS EQU CYREG_PRT2_PS
Pin_ADCin_JJY__0__SHIFT EQU 0
Pin_ADCin_JJY__DR EQU CYREG_PRT2_DR
Pin_ADCin_JJY__INTCFG EQU CYREG_PRT2_INTCFG
Pin_ADCin_JJY__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_ADCin_JJY__MASK EQU 0x01
Pin_ADCin_JJY__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_ADCin_JJY__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_ADCin_JJY__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_ADCin_JJY__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_ADCin_JJY__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_ADCin_JJY__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_ADCin_JJY__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_ADCin_JJY__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_ADCin_JJY__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_ADCin_JJY__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_ADCin_JJY__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_ADCin_JJY__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_ADCin_JJY__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_ADCin_JJY__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_ADCin_JJY__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_ADCin_JJY__PC EQU CYREG_PRT2_PC
Pin_ADCin_JJY__PC2 EQU CYREG_PRT2_PC2
Pin_ADCin_JJY__PORT EQU 2
Pin_ADCin_JJY__PS EQU CYREG_PRT2_PS
Pin_ADCin_JJY__SHIFT EQU 0

/* Pin_ADCin_Lux */
Pin_ADCin_Lux__0__DM__MASK EQU 0x38
Pin_ADCin_Lux__0__DM__SHIFT EQU 3
Pin_ADCin_Lux__0__DR EQU CYREG_PRT2_DR
Pin_ADCin_Lux__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_ADCin_Lux__0__HSIOM_MASK EQU 0x000000F0
Pin_ADCin_Lux__0__HSIOM_SHIFT EQU 4
Pin_ADCin_Lux__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_ADCin_Lux__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_ADCin_Lux__0__MASK EQU 0x02
Pin_ADCin_Lux__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_ADCin_Lux__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_ADCin_Lux__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_ADCin_Lux__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_ADCin_Lux__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_ADCin_Lux__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_ADCin_Lux__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_ADCin_Lux__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_ADCin_Lux__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_ADCin_Lux__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_ADCin_Lux__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_ADCin_Lux__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_ADCin_Lux__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_ADCin_Lux__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_ADCin_Lux__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_ADCin_Lux__0__PC EQU CYREG_PRT2_PC
Pin_ADCin_Lux__0__PC2 EQU CYREG_PRT2_PC2
Pin_ADCin_Lux__0__PORT EQU 2
Pin_ADCin_Lux__0__PS EQU CYREG_PRT2_PS
Pin_ADCin_Lux__0__SHIFT EQU 1
Pin_ADCin_Lux__DR EQU CYREG_PRT2_DR
Pin_ADCin_Lux__INTCFG EQU CYREG_PRT2_INTCFG
Pin_ADCin_Lux__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_ADCin_Lux__MASK EQU 0x02
Pin_ADCin_Lux__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_ADCin_Lux__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_ADCin_Lux__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_ADCin_Lux__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_ADCin_Lux__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_ADCin_Lux__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_ADCin_Lux__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_ADCin_Lux__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_ADCin_Lux__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_ADCin_Lux__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_ADCin_Lux__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_ADCin_Lux__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_ADCin_Lux__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_ADCin_Lux__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_ADCin_Lux__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_ADCin_Lux__PC EQU CYREG_PRT2_PC
Pin_ADCin_Lux__PC2 EQU CYREG_PRT2_PC2
Pin_ADCin_Lux__PORT EQU 2
Pin_ADCin_Lux__PS EQU CYREG_PRT2_PS
Pin_ADCin_Lux__SHIFT EQU 1

/* Pin_Opamp1Out */
Pin_Opamp1Out__0__DM__MASK EQU 0x1C0
Pin_Opamp1Out__0__DM__SHIFT EQU 6
Pin_Opamp1Out__0__DR EQU CYREG_PRT1_DR
Pin_Opamp1Out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Opamp1Out__0__HSIOM_MASK EQU 0x00000F00
Pin_Opamp1Out__0__HSIOM_SHIFT EQU 8
Pin_Opamp1Out__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Opamp1Out__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Opamp1Out__0__MASK EQU 0x04
Pin_Opamp1Out__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Opamp1Out__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Opamp1Out__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Opamp1Out__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Opamp1Out__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Opamp1Out__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Opamp1Out__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Opamp1Out__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Opamp1Out__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Opamp1Out__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Opamp1Out__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Opamp1Out__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Opamp1Out__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Opamp1Out__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Opamp1Out__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Opamp1Out__0__PC EQU CYREG_PRT1_PC
Pin_Opamp1Out__0__PC2 EQU CYREG_PRT1_PC2
Pin_Opamp1Out__0__PORT EQU 1
Pin_Opamp1Out__0__PS EQU CYREG_PRT1_PS
Pin_Opamp1Out__0__SHIFT EQU 2
Pin_Opamp1Out__DR EQU CYREG_PRT1_DR
Pin_Opamp1Out__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Opamp1Out__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Opamp1Out__MASK EQU 0x04
Pin_Opamp1Out__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Opamp1Out__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Opamp1Out__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Opamp1Out__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Opamp1Out__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Opamp1Out__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Opamp1Out__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Opamp1Out__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Opamp1Out__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Opamp1Out__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Opamp1Out__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Opamp1Out__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Opamp1Out__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Opamp1Out__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Opamp1Out__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Opamp1Out__PC EQU CYREG_PRT1_PC
Pin_Opamp1Out__PC2 EQU CYREG_PRT1_PC2
Pin_Opamp1Out__PORT EQU 1
Pin_Opamp1Out__PS EQU CYREG_PRT1_PS
Pin_Opamp1Out__SHIFT EQU 2

/* Pin_Opamp2Out */
Pin_Opamp2Out__0__DM__MASK EQU 0xE00
Pin_Opamp2Out__0__DM__SHIFT EQU 9
Pin_Opamp2Out__0__DR EQU CYREG_PRT1_DR
Pin_Opamp2Out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Opamp2Out__0__HSIOM_MASK EQU 0x0000F000
Pin_Opamp2Out__0__HSIOM_SHIFT EQU 12
Pin_Opamp2Out__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Opamp2Out__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Opamp2Out__0__MASK EQU 0x08
Pin_Opamp2Out__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Opamp2Out__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Opamp2Out__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Opamp2Out__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Opamp2Out__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Opamp2Out__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Opamp2Out__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Opamp2Out__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Opamp2Out__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Opamp2Out__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Opamp2Out__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Opamp2Out__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Opamp2Out__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Opamp2Out__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Opamp2Out__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Opamp2Out__0__PC EQU CYREG_PRT1_PC
Pin_Opamp2Out__0__PC2 EQU CYREG_PRT1_PC2
Pin_Opamp2Out__0__PORT EQU 1
Pin_Opamp2Out__0__PS EQU CYREG_PRT1_PS
Pin_Opamp2Out__0__SHIFT EQU 3
Pin_Opamp2Out__DR EQU CYREG_PRT1_DR
Pin_Opamp2Out__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Opamp2Out__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Opamp2Out__MASK EQU 0x08
Pin_Opamp2Out__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Opamp2Out__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Opamp2Out__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Opamp2Out__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Opamp2Out__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Opamp2Out__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Opamp2Out__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Opamp2Out__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Opamp2Out__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Opamp2Out__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Opamp2Out__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Opamp2Out__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Opamp2Out__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Opamp2Out__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Opamp2Out__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Opamp2Out__PC EQU CYREG_PRT1_PC
Pin_Opamp2Out__PC2 EQU CYREG_PRT1_PC2
Pin_Opamp2Out__PORT EQU 1
Pin_Opamp2Out__PS EQU CYREG_PRT1_PS
Pin_Opamp2Out__SHIFT EQU 3

/* Clock_Franklin */
Clock_Franklin__DIVIDER_MASK EQU 0x0000FFFF
Clock_Franklin__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_Franklin__ENABLE_MASK EQU 0x80000000
Clock_Franklin__MASK EQU 0x80000000
Clock_Franklin__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* Pin_ADCin_Temp */
Pin_ADCin_Temp__0__DM__MASK EQU 0x1C0
Pin_ADCin_Temp__0__DM__SHIFT EQU 6
Pin_ADCin_Temp__0__DR EQU CYREG_PRT2_DR
Pin_ADCin_Temp__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_ADCin_Temp__0__HSIOM_MASK EQU 0x00000F00
Pin_ADCin_Temp__0__HSIOM_SHIFT EQU 8
Pin_ADCin_Temp__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_ADCin_Temp__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_ADCin_Temp__0__MASK EQU 0x04
Pin_ADCin_Temp__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_ADCin_Temp__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_ADCin_Temp__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_ADCin_Temp__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_ADCin_Temp__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_ADCin_Temp__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_ADCin_Temp__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_ADCin_Temp__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_ADCin_Temp__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_ADCin_Temp__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_ADCin_Temp__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_ADCin_Temp__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_ADCin_Temp__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_ADCin_Temp__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_ADCin_Temp__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_ADCin_Temp__0__PC EQU CYREG_PRT2_PC
Pin_ADCin_Temp__0__PC2 EQU CYREG_PRT2_PC2
Pin_ADCin_Temp__0__PORT EQU 2
Pin_ADCin_Temp__0__PS EQU CYREG_PRT2_PS
Pin_ADCin_Temp__0__SHIFT EQU 2
Pin_ADCin_Temp__DR EQU CYREG_PRT2_DR
Pin_ADCin_Temp__INTCFG EQU CYREG_PRT2_INTCFG
Pin_ADCin_Temp__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_ADCin_Temp__MASK EQU 0x04
Pin_ADCin_Temp__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_ADCin_Temp__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_ADCin_Temp__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_ADCin_Temp__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_ADCin_Temp__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_ADCin_Temp__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_ADCin_Temp__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_ADCin_Temp__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_ADCin_Temp__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_ADCin_Temp__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_ADCin_Temp__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_ADCin_Temp__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_ADCin_Temp__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_ADCin_Temp__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_ADCin_Temp__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_ADCin_Temp__PC EQU CYREG_PRT2_PC
Pin_ADCin_Temp__PC2 EQU CYREG_PRT2_PC2
Pin_ADCin_Temp__PORT EQU 2
Pin_ADCin_Temp__PS EQU CYREG_PRT2_PS
Pin_ADCin_Temp__SHIFT EQU 2

/* Pin_FranklinFB */
Pin_FranklinFB__0__DM__MASK EQU 0xE00
Pin_FranklinFB__0__DM__SHIFT EQU 9
Pin_FranklinFB__0__DR EQU CYREG_PRT2_DR
Pin_FranklinFB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_FranklinFB__0__HSIOM_MASK EQU 0x0000F000
Pin_FranklinFB__0__HSIOM_SHIFT EQU 12
Pin_FranklinFB__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_FranklinFB__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_FranklinFB__0__MASK EQU 0x08
Pin_FranklinFB__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Pin_FranklinFB__0__OUT_SEL_SHIFT EQU 6
Pin_FranklinFB__0__OUT_SEL_VAL EQU 2
Pin_FranklinFB__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_FranklinFB__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_FranklinFB__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_FranklinFB__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_FranklinFB__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_FranklinFB__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_FranklinFB__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_FranklinFB__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_FranklinFB__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_FranklinFB__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_FranklinFB__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_FranklinFB__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_FranklinFB__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_FranklinFB__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_FranklinFB__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_FranklinFB__0__PC EQU CYREG_PRT2_PC
Pin_FranklinFB__0__PC2 EQU CYREG_PRT2_PC2
Pin_FranklinFB__0__PORT EQU 2
Pin_FranklinFB__0__PS EQU CYREG_PRT2_PS
Pin_FranklinFB__0__SHIFT EQU 3
Pin_FranklinFB__DR EQU CYREG_PRT2_DR
Pin_FranklinFB__INTCFG EQU CYREG_PRT2_INTCFG
Pin_FranklinFB__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_FranklinFB__MASK EQU 0x08
Pin_FranklinFB__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_FranklinFB__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_FranklinFB__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_FranklinFB__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_FranklinFB__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_FranklinFB__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_FranklinFB__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_FranklinFB__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_FranklinFB__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_FranklinFB__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_FranklinFB__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_FranklinFB__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_FranklinFB__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_FranklinFB__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_FranklinFB__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_FranklinFB__PC EQU CYREG_PRT2_PC
Pin_FranklinFB__PC2 EQU CYREG_PRT2_PC2
Pin_FranklinFB__PORT EQU 2
Pin_FranklinFB__PS EQU CYREG_PRT2_PS
Pin_FranklinFB__SHIFT EQU 3

/* Pin_TunePWMOut */
Pin_TunePWMOut__0__DM__MASK EQU 0x38
Pin_TunePWMOut__0__DM__SHIFT EQU 3
Pin_TunePWMOut__0__DR EQU CYREG_PRT3_DR
Pin_TunePWMOut__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_TunePWMOut__0__HSIOM_MASK EQU 0x000000F0
Pin_TunePWMOut__0__HSIOM_SHIFT EQU 4
Pin_TunePWMOut__0__INTCFG EQU CYREG_PRT3_INTCFG
Pin_TunePWMOut__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_TunePWMOut__0__MASK EQU 0x02
Pin_TunePWMOut__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Pin_TunePWMOut__0__OUT_SEL_SHIFT EQU 2
Pin_TunePWMOut__0__OUT_SEL_VAL EQU 1
Pin_TunePWMOut__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_TunePWMOut__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_TunePWMOut__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_TunePWMOut__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_TunePWMOut__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_TunePWMOut__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_TunePWMOut__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_TunePWMOut__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_TunePWMOut__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_TunePWMOut__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_TunePWMOut__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_TunePWMOut__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_TunePWMOut__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_TunePWMOut__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_TunePWMOut__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_TunePWMOut__0__PC EQU CYREG_PRT3_PC
Pin_TunePWMOut__0__PC2 EQU CYREG_PRT3_PC2
Pin_TunePWMOut__0__PORT EQU 3
Pin_TunePWMOut__0__PS EQU CYREG_PRT3_PS
Pin_TunePWMOut__0__SHIFT EQU 1
Pin_TunePWMOut__DR EQU CYREG_PRT3_DR
Pin_TunePWMOut__INTCFG EQU CYREG_PRT3_INTCFG
Pin_TunePWMOut__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_TunePWMOut__MASK EQU 0x02
Pin_TunePWMOut__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_TunePWMOut__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_TunePWMOut__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_TunePWMOut__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_TunePWMOut__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_TunePWMOut__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_TunePWMOut__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_TunePWMOut__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_TunePWMOut__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_TunePWMOut__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_TunePWMOut__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_TunePWMOut__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_TunePWMOut__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_TunePWMOut__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_TunePWMOut__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_TunePWMOut__PC EQU CYREG_PRT3_PC
Pin_TunePWMOut__PC2 EQU CYREG_PRT3_PC2
Pin_TunePWMOut__PORT EQU 3
Pin_TunePWMOut__PS EQU CYREG_PRT3_PS
Pin_TunePWMOut__SHIFT EQU 1

/* Timer_Franklin_cy_m0s8_tcpwm_1 */
Timer_Franklin_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_Franklin_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_Franklin_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_Franklin_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_Franklin_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_Franklin_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_Franklin_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_Franklin_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_Franklin_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_Franklin_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_Franklin_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_Franklin_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_Franklin_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_Franklin_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_Franklin_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* LPComp_Franklin_cy_psoc4_lpcomp_1 */
LPComp_Franklin_cy_psoc4_lpcomp_1__LPCOMP_CONFIG EQU CYREG_LPCOMP_CONFIG
LPComp_Franklin_cy_psoc4_lpcomp_1__LPCOMP_CONFIG_SHIFT EQU 0
LPComp_Franklin_cy_psoc4_lpcomp_1__LPCOMP_ID EQU CYREG_LPCOMP_ID
LPComp_Franklin_cy_psoc4_lpcomp_1__LPCOMP_INTR EQU CYREG_LPCOMP_INTR
LPComp_Franklin_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET EQU CYREG_LPCOMP_INTR_SET
LPComp_Franklin_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET_SHIFT EQU 0
LPComp_Franklin_cy_psoc4_lpcomp_1__LPCOMP_INTR_SHIFT EQU 0
LPComp_Franklin_cy_psoc4_lpcomp_1__LPCOMP_NUMBER EQU 1
LPComp_Franklin_cy_psoc4_lpcomp_1__TRIM_A EQU CYREG_LPCOMP_TRIM1
LPComp_Franklin_cy_psoc4_lpcomp_1__TRIM_B EQU CYREG_LPCOMP_TRIM2

/* Clock_AntennaAux */
Clock_AntennaAux__DIVIDER_MASK EQU 0x0000FFFF
Clock_AntennaAux__ENABLE EQU CYREG_CLK_DIVIDER_A02
Clock_AntennaAux__ENABLE_MASK EQU 0x80000000
Clock_AntennaAux__MASK EQU 0x80000000
Clock_AntennaAux__REGISTER EQU CYREG_CLK_DIVIDER_A02

/* Pin_AntennaAuxOut */
Pin_AntennaAuxOut__0__DM__MASK EQU 0x38000
Pin_AntennaAuxOut__0__DM__SHIFT EQU 15
Pin_AntennaAuxOut__0__DR EQU CYREG_PRT3_DR
Pin_AntennaAuxOut__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_AntennaAuxOut__0__HSIOM_MASK EQU 0x00F00000
Pin_AntennaAuxOut__0__HSIOM_SHIFT EQU 20
Pin_AntennaAuxOut__0__INTCFG EQU CYREG_PRT3_INTCFG
Pin_AntennaAuxOut__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_AntennaAuxOut__0__MASK EQU 0x20
Pin_AntennaAuxOut__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Pin_AntennaAuxOut__0__OUT_SEL_SHIFT EQU 10
Pin_AntennaAuxOut__0__OUT_SEL_VAL EQU 2
Pin_AntennaAuxOut__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_AntennaAuxOut__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_AntennaAuxOut__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_AntennaAuxOut__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_AntennaAuxOut__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_AntennaAuxOut__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_AntennaAuxOut__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_AntennaAuxOut__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_AntennaAuxOut__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_AntennaAuxOut__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_AntennaAuxOut__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_AntennaAuxOut__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_AntennaAuxOut__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_AntennaAuxOut__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_AntennaAuxOut__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_AntennaAuxOut__0__PC EQU CYREG_PRT3_PC
Pin_AntennaAuxOut__0__PC2 EQU CYREG_PRT3_PC2
Pin_AntennaAuxOut__0__PORT EQU 3
Pin_AntennaAuxOut__0__PS EQU CYREG_PRT3_PS
Pin_AntennaAuxOut__0__SHIFT EQU 5
Pin_AntennaAuxOut__DR EQU CYREG_PRT3_DR
Pin_AntennaAuxOut__INTCFG EQU CYREG_PRT3_INTCFG
Pin_AntennaAuxOut__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_AntennaAuxOut__MASK EQU 0x20
Pin_AntennaAuxOut__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_AntennaAuxOut__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_AntennaAuxOut__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_AntennaAuxOut__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_AntennaAuxOut__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_AntennaAuxOut__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_AntennaAuxOut__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_AntennaAuxOut__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_AntennaAuxOut__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_AntennaAuxOut__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_AntennaAuxOut__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_AntennaAuxOut__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_AntennaAuxOut__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_AntennaAuxOut__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_AntennaAuxOut__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_AntennaAuxOut__PC EQU CYREG_PRT3_PC
Pin_AntennaAuxOut__PC2 EQU CYREG_PRT3_PC2
Pin_AntennaAuxOut__PORT EQU 3
Pin_AntennaAuxOut__PS EQU CYREG_PRT3_PS
Pin_AntennaAuxOut__SHIFT EQU 5

/* Pin_FranklinComp_VRef */
Pin_FranklinComp_VRef__0__DM__MASK EQU 0x38
Pin_FranklinComp_VRef__0__DM__SHIFT EQU 3
Pin_FranklinComp_VRef__0__DR EQU CYREG_PRT0_DR
Pin_FranklinComp_VRef__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_FranklinComp_VRef__0__HSIOM_MASK EQU 0x000000F0
Pin_FranklinComp_VRef__0__HSIOM_SHIFT EQU 4
Pin_FranklinComp_VRef__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_FranklinComp_VRef__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_FranklinComp_VRef__0__MASK EQU 0x02
Pin_FranklinComp_VRef__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_FranklinComp_VRef__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_FranklinComp_VRef__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_FranklinComp_VRef__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_FranklinComp_VRef__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_FranklinComp_VRef__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_FranklinComp_VRef__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_FranklinComp_VRef__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_FranklinComp_VRef__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_FranklinComp_VRef__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_FranklinComp_VRef__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_FranklinComp_VRef__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_FranklinComp_VRef__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_FranklinComp_VRef__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_FranklinComp_VRef__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_FranklinComp_VRef__0__PC EQU CYREG_PRT0_PC
Pin_FranklinComp_VRef__0__PC2 EQU CYREG_PRT0_PC2
Pin_FranklinComp_VRef__0__PORT EQU 0
Pin_FranklinComp_VRef__0__PS EQU CYREG_PRT0_PS
Pin_FranklinComp_VRef__0__SHIFT EQU 1
Pin_FranklinComp_VRef__DR EQU CYREG_PRT0_DR
Pin_FranklinComp_VRef__INTCFG EQU CYREG_PRT0_INTCFG
Pin_FranklinComp_VRef__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_FranklinComp_VRef__MASK EQU 0x02
Pin_FranklinComp_VRef__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_FranklinComp_VRef__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_FranklinComp_VRef__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_FranklinComp_VRef__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_FranklinComp_VRef__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_FranklinComp_VRef__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_FranklinComp_VRef__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_FranklinComp_VRef__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_FranklinComp_VRef__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_FranklinComp_VRef__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_FranklinComp_VRef__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_FranklinComp_VRef__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_FranklinComp_VRef__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_FranklinComp_VRef__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_FranklinComp_VRef__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_FranklinComp_VRef__PC EQU CYREG_PRT0_PC
Pin_FranklinComp_VRef__PC2 EQU CYREG_PRT0_PC2
Pin_FranklinComp_VRef__PORT EQU 0
Pin_FranklinComp_VRef__PS EQU CYREG_PRT0_PS
Pin_FranklinComp_VRef__SHIFT EQU 1

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
P0_P40ctrl__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0_P40ctrl__HSIOM_MASK EQU 0x0000000F
P0_P40ctrl__HSIOM_SHIFT EQU 0
P0_P40ctrl__MASK EQU 0x01
P0_P40ctrl__PORT EQU 0
P0_P40ctrl__SHIFT EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
