#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec  4 22:26:55 2019
# Process ID: 10304
# Current directory: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7976 H:\Documents\GitHub\12.4\Verilog_game\TTE_4\project_1\project_1.xpr
# Log file: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/vivado.log
# Journal file: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  4 22:27:35 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292742939A
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  4 22:32:00 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/synth_1/runme.log
[Wed Dec  4 22:32:00 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  4 22:34:23 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/synth_1/runme.log
[Wed Dec  4 22:34:23 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  4 22:37:38 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/synth_1/runme.log
[Wed Dec  4 22:37:38 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  4 22:41:04 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/synth_1/runme.log
[Wed Dec  4 22:41:04 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  4 22:47:32 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/synth_1/runme.log
[Wed Dec  4 22:47:32 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  4 22:50:25 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/synth_1/runme.log
[Wed Dec  4 22:50:25 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  4 22:53:15 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/synth_1/runme.log
[Wed Dec  4 22:53:15 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  4 22:56:27 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/synth_1/runme.log
[Wed Dec  4 22:56:27 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292742939A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292742939A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292742939A
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  4 23:29:06 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/synth_1/runme.log
[Wed Dec  4 23:29:06 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292742939A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  4 23:33:16 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/synth_1/runme.log
[Wed Dec  4 23:33:16 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  4 23:39:46 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/synth_1/runme.log
[Wed Dec  4 23:39:46 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292742939A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292742939A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Dec  5 00:09:15 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 00:09:15 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_4/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292742939A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292742939A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292742939A
open_project H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'AccelerometerCtl2_2' is locked:
* IP definition 'AccelerometerCtl2 (4.0)' for IP 'AccelerometerCtl2_2' (customized with software release 2016.2) was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'xadc_wiz_0' is locked:
* IP definition 'XADC Wizard (3.3)' for IP 'xadc_wiz_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'AccelerometerCtl2_0' is locked:
* IP definition 'AccelerometerCtl2 (3.0)' for IP 'AccelerometerCtl2_0' (customized with software release 2016.2) was not found in the IP Catalog.
* IP 'AccelerometerCtl2_0' contains one or more locked subcores.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
update_compile_order -fileset sources_1
save_project_as {Version 1.1} {H:/Documents/GitHub/12.4/Version 1.1} -force
WARNING: [IP_Flow 19-2162] IP 'AccelerometerCtl2_2' is locked:
* IP definition 'AccelerometerCtl2 (4.0)' for IP 'AccelerometerCtl2_2' (customized with software release 2016.2) was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'xadc_wiz_0' is locked:
* IP definition 'XADC Wizard (3.3)' for IP 'xadc_wiz_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'Square_Root' is locked:
* IP definition 'CORDIC (6.0)' for IP 'Square_Root' (customized with software release 2016.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'AccelerometerCtl2_0' is locked:
* IP definition 'AccelerometerCtl2 (3.0)' for IP 'AccelerometerCtl2_0' (customized with software release 2016.2) was not found in the IP Catalog.
* IP 'AccelerometerCtl2_0' contains one or more locked subcores.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'AccelerometerCtl2_2' is locked:
* IP definition 'AccelerometerCtl2 (4.0)' for IP 'AccelerometerCtl2_2' (customized with software release 2016.2) was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'xadc_wiz_0' is locked:
* IP definition 'XADC Wizard (3.3)' for IP 'xadc_wiz_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'AccelerometerCtl2_0' is locked:
* IP definition 'AccelerometerCtl2 (3.0)' for IP 'AccelerometerCtl2_0' (customized with software release 2016.2) was not found in the IP Catalog.
* IP 'AccelerometerCtl2_0' contains one or more locked subcores.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
close_project
open_project H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'AccelerometerCtl2_2' is locked:
* IP definition 'AccelerometerCtl2 (4.0)' for IP 'AccelerometerCtl2_2' (customized with software release 2016.2) was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'xadc_wiz_0' is locked:
* IP definition 'XADC Wizard (3.3)' for IP 'xadc_wiz_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'AccelerometerCtl2_0' is locked:
* IP definition 'AccelerometerCtl2 (3.0)' for IP 'AccelerometerCtl2_0' (customized with software release 2016.2) was not found in the IP Catalog.
* IP 'AccelerometerCtl2_0' contains one or more locked subcores.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 02:39:36 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 02:39:36 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
current_project project_1
close_project
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292742939A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292742939A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 02:55:09 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 02:55:09 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 03:08:37 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 03:08:37 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 03:09:27 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 03:09:27 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 03:24:49 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 03:24:49 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 03:40:31 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 03:40:31 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 03:54:58 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 03:54:58 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 04:13:33 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 04:13:33 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 04:14:43 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 04:14:43 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 04:16:49 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 04:16:49 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 04:18:47 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 04:18:47 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 04:34:08 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 04:34:08 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 04:39:01 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 04:39:01 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 04:46:41 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 04:46:41 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 04:47:35 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 04:47:35 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 04:52:51 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 04:52:51 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 05:01:17 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 05:01:17 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 05:06:04 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 05:06:04 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 05:06:56 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 05:06:56 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 05:13:20 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 05:13:20 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 05:18:44 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 05:18:44 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 05:20:02 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 05:20:02 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 05:28:06 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 05:28:06 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 05:36:12 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 05:36:12 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 05:42:09 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 05:42:09 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 05:52:30 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 05:52:30 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 06:00:00 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 06:00:00 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 06:01:25 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 06:01:25 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 06:07:03 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 06:07:03 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 06:14:07 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 06:14:07 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Thu Dec  5 06:19:08 2019] Launched synth_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/synth_1/runme.log
[Thu Dec  5 06:19:08 2019] Launched impl_1...
Run output will be captured here: H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/Documents/GitHub/12.4/Verilog_game/TTE_1/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  5 06:23:16 2019...
