{
  "Top": "sparse_matrix_multiply_HLS",
  "RtlTop": "sparse_matrix_multiply_HLS",
  "RtlPrefix": "",
  "RtlSubPrefix": "sparse_matrix_multiply_HLS_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu55c",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "values_A": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<16, 5, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "values_A_address0",
          "name": "values_A_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "values_A_ce0",
          "name": "values_A_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "values_A_q0",
          "name": "values_A_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "column_indices_A": {
      "index": "1",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "column_indices_A_address0",
          "name": "column_indices_A_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "column_indices_A_ce0",
          "name": "column_indices_A_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "column_indices_A_q0",
          "name": "column_indices_A_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "row_ptr_A": {
      "index": "2",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "row_ptr_A_address0",
          "name": "row_ptr_A_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "row_ptr_A_ce0",
          "name": "row_ptr_A_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "row_ptr_A_q0",
          "name": "row_ptr_A_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "values_B": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_fixed<16, 5, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "values_B_address0",
          "name": "values_B_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "values_B_ce0",
          "name": "values_B_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "values_B_q0",
          "name": "values_B_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "row_indices_B": {
      "index": "4",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "row_indices_B_address0",
          "name": "row_indices_B_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "row_indices_B_ce0",
          "name": "row_indices_B_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "row_indices_B_q0",
          "name": "row_indices_B_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "col_ptr_B": {
      "index": "5",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "col_ptr_B_address0",
          "name": "col_ptr_B_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "col_ptr_B_ce0",
          "name": "col_ptr_B_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "col_ptr_B_q0",
          "name": "col_ptr_B_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "C": {
      "index": "6",
      "direction": "out",
      "srcType": "ap_fixed<16, 5, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "C_address0",
          "name": "C_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_ce0",
          "name": "C_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_we0",
          "name": "C_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_d0",
          "name": "C_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -m_axi_latency=0"],
    "DirectiveTcl": ["set_directive_top sparse_matrix_multiply_HLS -name sparse_matrix_multiply_HLS"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sparse_matrix_multiply_HLS"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "9038 ~ 8528333",
    "Latency": "9037"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sparse_matrix_multiply_HLS",
    "Version": "1.0",
    "DisplayName": "Sparse_matrix_multiply_hls",
    "Revision": "2114084491",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sparse_matrix_multiply_HLS_1_0.zip"
  },
  "Files": {
    "CSource": ["\/home\/zqy\/LLM4CHIP\/dataset\/pair_slow_fast\/test_cases_3B\/sparse_matrix_multiply_HLS\/sparse_matrix_multiply_HLS_fast.cpp"],
    "Vhdl": [
      "impl\/vhdl\/sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_local_col_ptr_B_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_local_values_B_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_mul_7ns_9ns_15_1_1.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_mul_32ns_34ns_39_1_1.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_mux_21_32_1_1.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_mux_42_16_1_1.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_mux_42_32_1_1.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_mux_83_16_1_1.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_mux_83_32_1_1.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_mux_164_16_1_1.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_mux_325_16_1_1.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_mux_646_32_1_1.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_mux_657_32_1_1.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_mux_1287_32_1_1.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS_urem_32ns_7ns_32_36_1.vhd",
      "impl\/vhdl\/sparse_matrix_multiply_HLS.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_local_col_ptr_B_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_local_values_B_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_mul_7ns_9ns_15_1_1.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_mul_32ns_34ns_39_1_1.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_mux_21_32_1_1.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_mux_42_16_1_1.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_mux_42_32_1_1.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_mux_83_16_1_1.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_mux_83_32_1_1.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_mux_164_16_1_1.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_mux_325_16_1_1.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_mux_646_32_1_1.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_mux_657_32_1_1.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_mux_1287_32_1_1.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS_urem_32ns_7ns_32_36_1.v",
      "impl\/verilog\/sparse_matrix_multiply_HLS.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/sparse_matrix_multiply_HLS.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "values_A_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"values_A_address0": "DATA"},
      "ports": ["values_A_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "values_A"
        }]
    },
    "values_A_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"values_A_q0": "DATA"},
      "ports": ["values_A_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "values_A"
        }]
    },
    "column_indices_A_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"column_indices_A_address0": "DATA"},
      "ports": ["column_indices_A_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "column_indices_A"
        }]
    },
    "column_indices_A_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"column_indices_A_q0": "DATA"},
      "ports": ["column_indices_A_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "column_indices_A"
        }]
    },
    "row_ptr_A_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"row_ptr_A_address0": "DATA"},
      "ports": ["row_ptr_A_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "row_ptr_A"
        }]
    },
    "row_ptr_A_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"row_ptr_A_q0": "DATA"},
      "ports": ["row_ptr_A_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "row_ptr_A"
        }]
    },
    "values_B_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"values_B_address0": "DATA"},
      "ports": ["values_B_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "values_B"
        }]
    },
    "values_B_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"values_B_q0": "DATA"},
      "ports": ["values_B_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "values_B"
        }]
    },
    "row_indices_B_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"row_indices_B_address0": "DATA"},
      "ports": ["row_indices_B_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "row_indices_B"
        }]
    },
    "row_indices_B_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"row_indices_B_q0": "DATA"},
      "ports": ["row_indices_B_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "row_indices_B"
        }]
    },
    "col_ptr_B_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"col_ptr_B_address0": "DATA"},
      "ports": ["col_ptr_B_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "col_ptr_B"
        }]
    },
    "col_ptr_B_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"col_ptr_B_q0": "DATA"},
      "ports": ["col_ptr_B_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "col_ptr_B"
        }]
    },
    "C_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"C_address0": "DATA"},
      "ports": ["C_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"C_d0": "DATA"},
      "ports": ["C_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "values_A_address0": {
      "dir": "out",
      "width": "12"
    },
    "values_A_ce0": {
      "dir": "out",
      "width": "1"
    },
    "values_A_q0": {
      "dir": "in",
      "width": "16"
    },
    "column_indices_A_address0": {
      "dir": "out",
      "width": "12"
    },
    "column_indices_A_ce0": {
      "dir": "out",
      "width": "1"
    },
    "column_indices_A_q0": {
      "dir": "in",
      "width": "32"
    },
    "row_ptr_A_address0": {
      "dir": "out",
      "width": "7"
    },
    "row_ptr_A_ce0": {
      "dir": "out",
      "width": "1"
    },
    "row_ptr_A_q0": {
      "dir": "in",
      "width": "32"
    },
    "values_B_address0": {
      "dir": "out",
      "width": "12"
    },
    "values_B_ce0": {
      "dir": "out",
      "width": "1"
    },
    "values_B_q0": {
      "dir": "in",
      "width": "16"
    },
    "row_indices_B_address0": {
      "dir": "out",
      "width": "12"
    },
    "row_indices_B_ce0": {
      "dir": "out",
      "width": "1"
    },
    "row_indices_B_q0": {
      "dir": "in",
      "width": "32"
    },
    "col_ptr_B_address0": {
      "dir": "out",
      "width": "7"
    },
    "col_ptr_B_ce0": {
      "dir": "out",
      "width": "1"
    },
    "col_ptr_B_q0": {
      "dir": "in",
      "width": "32"
    },
    "C_address0": {
      "dir": "out",
      "width": "12"
    },
    "C_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_d0": {
      "dir": "out",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "sparse_matrix_multiply_HLS",
      "Instances": [
        {
          "ModuleName": "sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1",
          "InstanceName": "grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215"
        },
        {
          "ModuleName": "sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3",
          "InstanceName": "grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223"
        },
        {
          "ModuleName": "sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6",
          "InstanceName": "grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231"
        },
        {
          "ModuleName": "sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2",
          "InstanceName": "grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237"
        },
        {
          "ModuleName": "sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4",
          "InstanceName": "grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249"
        },
        {
          "ModuleName": "sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11",
          "InstanceName": "grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261"
        },
        {
          "ModuleName": "sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9",
          "InstanceName": "grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268"
        }
      ]
    },
    "Info": {
      "sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sparse_matrix_multiply_HLS": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "67",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.200"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_28_1",
            "TripCount": "65",
            "Latency": "65",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "17",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "62",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "130",
          "LatencyWorst": "258",
          "PipelineIIMin": "3",
          "PipelineIIMax": "258",
          "PipelineII": "3 ~ 258",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.875"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_32_2",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "256",
            "Latency": "1 ~ 256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "29",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "78",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "67",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.200"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_39_3",
            "TripCount": "65",
            "Latency": "65",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "17",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "62",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "130",
          "LatencyWorst": "258",
          "PipelineIIMin": "3",
          "PipelineIIMax": "258",
          "PipelineII": "3 ~ 258",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.875"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_43_4",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "256",
            "Latency": "1 ~ 256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "29",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "78",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6": {
        "Latency": {
          "LatencyBest": "4098",
          "LatencyAvg": "4098",
          "LatencyWorst": "4098",
          "PipelineII": "4098",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.989"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_50_5_VITIS_LOOP_51_6",
            "TripCount": "4096",
            "Latency": "4096",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "29",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "167",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "260",
          "LatencyWorst": "516",
          "PipelineIIMin": "6",
          "PipelineIIMax": "516",
          "PipelineII": "6 ~ 516",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.205"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_66_9",
            "TripCount": "",
            "LatencyMin": "4",
            "LatencyMax": "514",
            "Latency": "4 ~ 514",
            "PipelineII": "2",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "348",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "248",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11": {
        "Latency": {
          "LatencyBest": "4098",
          "LatencyAvg": "4098",
          "LatencyWorst": "4098",
          "PipelineII": "4098",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.989"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_76_10_VITIS_LOOP_77_11",
            "TripCount": "4096",
            "Latency": "4096",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "42",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "178",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "sparse_matrix_multiply_HLS": {
        "Latency": {
          "LatencyBest": "9037",
          "LatencyAvg": "2171212",
          "LatencyWorst": "8528332",
          "PipelineIIMin": "9038",
          "PipelineIIMax": "8528333",
          "PipelineII": "9038 ~ 8528333",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.205"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_57_7",
            "TripCount": "64",
            "LatencyMin": "832",
            "LatencyMax": "8519872",
            "Latency": "832 ~ 8519872",
            "PipelineII": "",
            "PipelineDepthMin": "13",
            "PipelineDepthMax": "133123",
            "PipelineDepth": "13 ~ 133123",
            "Loops": [{
                "Name": "VITIS_LOOP_60_8",
                "TripCount": "",
                "LatencyMin": "10",
                "LatencyMax": "133120",
                "Latency": "10 ~ 133120",
                "PipelineII": "",
                "PipelineDepthMin": "10",
                "PipelineDepthMax": "520",
                "PipelineDepth": "10 ~ 520"
              }]
          }],
        "Area": {
          "BRAM_18K": "18",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "1",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "956",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1575",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-15 15:31:32 UTC",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2.2"
  }
}
