//! Timer Peripheral
//!
//! The Timer peripheral on rp235x consists of a 64-bit counter and 4 alarms.  
//! The Counter is incremented once per microsecond. It obtains its clock source from the watchdog peripheral, you must enable the watchdog before using this peripheral.  
//! Since it would take thousands of years for this counter to overflow you do not need to write logic for dealing with this if using get_counter.  
//!
//! Each of the 4 alarms can match on the lower 32 bits of Counter and trigger an interrupt.
//!
//! See [Chapter 4 Section 6](https://datasheets.raspberrypi.org/rp235x/rp235x_datasheet.pdf) of the datasheet for more details.

use core::sync::atomic::{AtomicU8, Ordering};
use fugit::{MicrosDurationU32, MicrosDurationU64, TimerInstantU64};

use crate::{
    atomic_register_access::{write_bitmask_clear, write_bitmask_set},
    clocks::ClocksManager,
    pac,
    resets::SubsystemReset,
    typelevel::Sealed,
};

/// Instant type used by the Timer & Alarm methods.
pub type Instant = TimerInstantU64<1_000_000>;

static ALARMS: AtomicU8 = AtomicU8::new(0x0F);
fn take_alarm(mask: u8) -> bool {
    critical_section::with(|_| {
        let alarms = ALARMS.load(Ordering::Relaxed);
        ALARMS.store(alarms & !mask, Ordering::Relaxed);
        (alarms & mask) != 0
    })
}
fn release_alarm(mask: u8) {
    critical_section::with(|_| {
        let alarms = ALARMS.load(Ordering::Relaxed);
        ALARMS.store(alarms | mask, Ordering::Relaxed);
    });
}

/// Represents Timer0
///
/// But unlike the PAC object, we can copy this one when we duplicate the timer.
#[derive(Clone, Copy)]
pub struct CopyableTimer0 {
    _inner: (),
}

/// Represents Timer1
///
/// But unlike the PAC object, we can copy this one when we duplicate the timer.
#[derive(Clone, Copy)]
pub struct CopyableTimer1 {
    _inner: (),
}

/// Trait to handle both underlying devices (TIMER0 and TIMER1)
pub trait TimerDevice: Sealed + Clone + Copy + 'static {
    /// Index of the Timer.
    const ID: usize;

    /// Get a timer registerblock, pointing at the appropriate timer
    fn get_perif() -> &'static pac::timer0::RegisterBlock {
        if Self::ID == 0 {
            unsafe { &*pac::TIMER0::ptr() }
        } else {
            unsafe { &*pac::TIMER1::ptr() }
        }
    }
}

impl TimerDevice for CopyableTimer0 {
    const ID: usize = 0;
}
impl Sealed for CopyableTimer0 {}
impl TimerDevice for CopyableTimer1 {
    const ID: usize = 1;
}
impl Sealed for CopyableTimer1 {}

/// Timer peripheral
//
// This struct logically wraps a `pac::TIMERx`, but doesn't actually store it:
// As after initialization all accesses are read-only anyways, the `pac::TIMER` can
// be summoned unsafely instead. This allows timer to be cloned.
//
// (Alarms do use write operations, but they are local to the respective alarm, and
// those are still owned singletons.)
//
// As the timer peripheral needs to be started first, this struct can only be
// constructed by calling `Timer::new(...)`.
#[derive(Copy, Clone)]
pub struct Timer<D: TimerDevice> {
    _device: core::marker::PhantomData<D>,
}

impl Timer<CopyableTimer0> {
    /// Create a new [`Timer`] using `TIMER0`
    ///
    /// Make sure that clocks and watchdog are configured, so
    /// that timer ticks happen at a frequency of 1MHz.
    /// Otherwise, `Timer` won't work as expected.
    pub fn new_timer0(
        timer: pac::TIMER0,
        resets: &mut pac::RESETS,
        _clocks: &ClocksManager,
    ) -> Self {
        timer.reset_bring_down(resets);
        timer.reset_bring_up(resets);
        Self {
            _device: core::marker::PhantomData,
        }
    }
}

impl Timer<CopyableTimer1> {
    /// Create a new [`Timer`] using `TIMER1`
    ///
    /// Make sure that clocks and watchdog are configured, so
    /// that timer ticks happen at a frequency of 1MHz.
    /// Otherwise, `Timer` won't work as expected.
    pub fn new_timer1(
        timer: pac::TIMER1,
        resets: &mut pac::RESETS,
        _clocks: &ClocksManager,
    ) -> Self {
        timer.reset_bring_down(resets);
        timer.reset_bring_up(resets);
        Self {
            _device: core::marker::PhantomData,
        }
    }
}

impl<D> Timer<D>
where
    D: TimerDevice,
{
    /// Get the current counter value.
    pub fn get_counter(&self) -> Instant {
        // Safety: Only used for reading current timer value
        let timer = D::get_perif();
        let mut hi0 = timer.timerawh().read().bits();
        let timestamp = loop {
            let low = timer.timerawl().read().bits();
            let hi1 = timer.timerawh().read().bits();
            if hi0 == hi1 {
                break (u64::from(hi0) << 32) | u64::from(low);
            }
            hi0 = hi1;
        };
        TimerInstantU64::from_ticks(timestamp)
    }

    /// Get the value of the least significant word of the counter.
    pub fn get_counter_low(&self) -> u32 {
        // Safety: Only used for reading current timer value
        let timer = D::get_perif();
        timer.timerawl().read().bits()
    }

    /// Initialized a Count Down instance without starting it.
    pub fn count_down(&self) -> CountDown<'_, D> {
        CountDown {
            timer: self,
            period: MicrosDurationU64::nanos(0),
            next_end: None,
        }
    }
    /// Retrieve a reference to alarm 0. Will only return a value the first time this is called
    pub fn alarm_0(&mut self) -> Option<Alarm0<D>> {
        take_alarm(1 << 0).then_some(Alarm0(*self))
    }

    /// Retrieve a reference to alarm 1. Will only return a value the first time this is called
    pub fn alarm_1(&mut self) -> Option<Alarm1<D>> {
        take_alarm(1 << 1).then_some(Alarm1(*self))
    }

    /// Retrieve a reference to alarm 2. Will only return a value the first time this is called
    pub fn alarm_2(&mut self) -> Option<Alarm2<D>> {
        take_alarm(1 << 2).then_some(Alarm2(*self))
    }

    /// Retrieve a reference to alarm 3. Will only return a value the first time this is called
    pub fn alarm_3(&mut self) -> Option<Alarm3<D>> {
        take_alarm(1 << 3).then_some(Alarm3(*self))
    }

    /// Pauses execution for at minimum `us` microseconds.
    fn delay_us_internal(&self, mut us: u32) {
        let mut start = self.get_counter_low();
        // If we knew that the loop ran at least once per timer tick,
        // this could be simplified to:
        // ```
        // while timer.timelr().read().bits().wrapping_sub(start) <= us {
        //     crate::arch::nop();
        // }
        // ```
        // However, due to interrupts, for `us == u32::MAX`, we could
        // miss the moment where the loop should terminate if the loop skips
        // a timer tick.
        loop {
            let now = self.get_counter_low();
            let waited = now.wrapping_sub(start);
            if waited >= us {
                break;
            }
            start = now;
            us -= waited;
        }
    }
}

macro_rules! impl_delay_traits {
    ($($t:ty),+) => {
        $(
        impl<D> embedded_hal_0_2::blocking::delay::DelayUs<$t> for Timer<D> where D: TimerDevice {
            fn delay_us(&mut self, us: $t) {
                #![allow(unused_comparisons)]
                assert!(us >= 0); // Only meaningful for i32
                self.delay_us_internal(us as u32)
            }
        }
        impl<D> embedded_hal_0_2::blocking::delay::DelayMs<$t> for Timer<D> where D: TimerDevice {
            fn delay_ms(&mut self, ms: $t) {
                #![allow(unused_comparisons)]
                assert!(ms >= 0); // Only meaningful for i32
                for _ in 0..ms {
                    self.delay_us_internal(1000);
                }
            }
        }
        )*
    }
}

// The implementation for i32 is a workaround to allow `delay_ms(42)` construction without specifying a type.
impl_delay_traits!(u8, u16, u32, i32);

impl<D> embedded_hal::delay::DelayNs for Timer<D>
where
    D: TimerDevice,
{
    fn delay_ns(&mut self, ns: u32) {
        // For now, just use microsecond delay, internally. Of course, this
        // might cause a much longer delay than necessary. So a more advanced
        // implementation would be desirable for sub-microsecond delays.
        let us = ns.div_ceil(1000);
        self.delay_us_internal(us)
    }

    fn delay_us(&mut self, us: u32) {
        self.delay_us_internal(us)
    }

    fn delay_ms(&mut self, ms: u32) {
        for _ in 0..ms {
            self.delay_us_internal(1000);
        }
    }
}

/// Implementation of the [`embedded_hal_0_2::timer`] traits using [`rp235x_hal::timer`](crate::timer) counter.
///
/// There is no Embedded HAL 1.0 equivalent at this time.
///
/// If all you need is a delay, [`Timer`] does implement [`embedded_hal::delay::DelayNs`].
///
/// ## Usage
/// ```no_run
/// use embedded_hal_0_2::timer::{Cancel, CountDown};
/// use fugit::ExtU32;
/// use rp235x_hal;
/// let mut pac = rp235x_hal::pac::Peripherals::take().unwrap();
/// // Make sure to initialize clocks, otherwise the timer wouldn't work
/// // properly. Omitted here for terseness.
/// let clocks: rp235x_hal::clocks::ClocksManager = todo!();
/// // Configure the Timer peripheral in count-down mode
/// let timer = rp235x_hal::Timer::new_timer0(pac.TIMER0, &mut pac.RESETS, &clocks);
/// let mut count_down = timer.count_down();
/// // Create a count_down timer for 500 milliseconds
/// count_down.start(500.millis());
/// // Block until timer has elapsed
/// let _ = nb::block!(count_down.wait());
/// // Restart the count_down timer with a period of 100 milliseconds
/// count_down.start(100.millis());
/// // Cancel it immediately
/// count_down.cancel();
/// ```
pub struct CountDown<'timer, D>
where
    D: TimerDevice,
{
    timer: &'timer Timer<D>,
    period: MicrosDurationU64,
    next_end: Option<u64>,
}

impl<D> embedded_hal_0_2::timer::CountDown for CountDown<'_, D>
where
    D: TimerDevice,
{
    type Time = MicrosDurationU64;

    fn start<T>(&mut self, count: T)
    where
        T: Into<Self::Time>,
    {
        self.period = count.into();
        self.next_end = Some(
            self.timer
                .get_counter()
                .ticks()
                .wrapping_add(self.period.to_micros()),
        );
    }

    fn wait(&mut self) -> nb::Result<(), void::Void> {
        if let Some(end) = self.next_end {
            let ts = self.timer.get_counter().ticks();
            if ts >= end {
                self.next_end = Some(end.wrapping_add(self.period.to_micros()));
                Ok(())
            } else {
                Err(nb::Error::WouldBlock)
            }
        } else {
            panic!("CountDown is not running!");
        }
    }
}

impl<D> embedded_hal_0_2::timer::Periodic for CountDown<'_, D> where D: TimerDevice {}

impl<D> embedded_hal_0_2::timer::Cancel for CountDown<'_, D>
where
    D: TimerDevice,
{
    type Error = &'static str;

    fn cancel(&mut self) -> Result<(), Self::Error> {
        if self.next_end.is_none() {
            Err("CountDown is not running.")
        } else {
            self.next_end = None;
            Ok(())
        }
    }
}

/// Alarm abstraction.
pub trait Alarm: Sealed {
    /// Clear the interrupt flag.
    ///
    /// The interrupt is unable to trigger a 2nd time until this interrupt is cleared.
    fn clear_interrupt(&mut self);

    /// Enable this alarm to trigger an interrupt.
    ///
    /// After this interrupt is triggered, make sure to clear the interrupt with [clear_interrupt].
    ///
    /// [clear_interrupt]: #method.clear_interrupt
    fn enable_interrupt(&mut self);

    /// Disable this alarm, preventing it from triggering an interrupt.
    fn disable_interrupt(&mut self);

    /// Schedule the alarm to be finished after `countdown`. If [enable_interrupt] is called,
    /// this will trigger interrupt whenever this time elapses.
    ///
    /// [enable_interrupt]: #method.enable_interrupt
    fn schedule(&mut self, countdown: MicrosDurationU32) -> Result<(), ScheduleAlarmError>;

    /// Schedule the alarm to be finished at the given timestamp. If [enable_interrupt] is
    /// called, this will trigger interrupt whenever this timestamp is reached.
    ///
    /// The rp235x is unable to schedule an event taking place in more than
    /// `u32::MAX` microseconds.
    ///
    /// [enable_interrupt]: #method.enable_interrupt
    fn schedule_at(&mut self, timestamp: Instant) -> Result<(), ScheduleAlarmError>;

    /// Return true if this alarm is finished. The returned value is undefined if the alarm
    /// has not been scheduled yet.
    fn finished(&self) -> bool;

    /// Cancel an activated alarm.
    fn cancel(&mut self) -> Result<(), ScheduleAlarmError>;
}

macro_rules! impl_alarm {
    ($name:ident  { rb: $timer_alarm:ident, int: $int_alarm:ident, int_name: $int_name:tt, armed_bit_mask: $armed_bit_mask: expr }) => {
        /// An alarm that can be used to schedule events in the future. Alarms can also be configured to trigger interrupts.
        pub struct $name<D>(Timer<D>)
        where
            D: TimerDevice;
        impl<D> $name<D>
        where
            D: TimerDevice,
        {
            fn schedule_internal(&mut self, timestamp: Instant) -> Result<(), ScheduleAlarmError> {
                let timestamp_low = (timestamp.ticks() & 0xFFFF_FFFF) as u32;
                let timer = D::get_perif();

                // This lock is for time-criticality
                crate::arch::interrupt_free(|| {
                    let alarm = timer.$timer_alarm();

                    // safety: This is the only code in the codebase that accesses memory address $timer_alarm
                    alarm.write(|w| unsafe { w.bits(timestamp_low) });

                    // If it is not set, it has already triggered.
                    let now = self.0.get_counter();
                    if now > timestamp && (timer.armed().read().bits() & $armed_bit_mask) != 0 {
                        // timestamp was set to a value in the past

                        // safety: TIMER.armed is a write-clear register, and there can only be
                        // 1 instance of AlarmN so we can safely atomically clear this bit.
                        unsafe {
                            timer.armed().write_with_zero(|w| w.bits($armed_bit_mask));
                            crate::atomic_register_access::write_bitmask_set(
                                timer.intf().as_ptr(),
                                $armed_bit_mask,
                            );
                        }
                    }
                    Ok(())
                })
            }
        }

        impl<D> Alarm for $name<D>
        where
            D: TimerDevice,
        {
            /// Clear the interrupt flag. This should be called after interrupt `
            #[doc = $int_name]
            /// ` is called.
            ///
            /// The interrupt is unable to trigger a 2nd time until this interrupt is cleared.
            fn clear_interrupt(&mut self) {
                // safety: TIMER.intr is a write-clear register, so we can atomically clear our interrupt
                // by writing its value to this field
                // Only one instance of this alarm index can exist, and only this alarm interacts with this bit
                // of the TIMER.inte register
                unsafe {
                    let timer = D::get_perif();
                    crate::atomic_register_access::write_bitmask_clear(
                        timer.intf().as_ptr(),
                        $armed_bit_mask,
                    );
                    timer
                        .intr()
                        .write_with_zero(|w| w.$int_alarm().clear_bit_by_one());
                }
            }

            /// Enable this alarm to trigger an interrupt. This alarm will trigger `
            #[doc = $int_name]
            /// `.
            ///
            /// After this interrupt is triggered, make sure to clear the interrupt with [clear_interrupt].
            ///
            /// [clear_interrupt]: #method.clear_interrupt
            fn enable_interrupt(&mut self) {
                // safety: using the atomic set alias means we can atomically set our interrupt enable bit.
                // Only one instance of this alarm can exist, and only this alarm interacts with this bit
                // of the TIMER.inte register
                unsafe {
                    let timer = D::get_perif();
                    let reg = timer.inte().as_ptr();
                    write_bitmask_set(reg, $armed_bit_mask);
                }
            }

            /// Disable this alarm, preventing it from triggering an interrupt.
            fn disable_interrupt(&mut self) {
                // safety: using the atomic set alias means we can atomically clear our interrupt enable bit.
                // Only one instance of this alarm can exist, and only this alarm interacts with this bit
                // of the TIMER.inte register
                unsafe {
                    let timer = D::get_perif();
                    let reg = timer.inte().as_ptr();
                    write_bitmask_clear(reg, $armed_bit_mask);
                }
            }

            /// Schedule the alarm to be finished after `countdown`. If [enable_interrupt] is called,
            /// this will trigger interrupt `
            #[doc = $int_name]
            /// ` whenever this time elapses.
            ///
            /// [enable_interrupt]: #method.enable_interrupt
            fn schedule(&mut self, countdown: MicrosDurationU32) -> Result<(), ScheduleAlarmError> {
                let timestamp = self.0.get_counter() + countdown;
                self.schedule_internal(timestamp)
            }

            /// Schedule the alarm to be finished at the given timestamp. If [enable_interrupt] is
            /// called, this will trigger interrupt `
            #[doc = $int_name]
            /// ` whenever this timestamp is reached.
            ///
            /// The rp235x is unable to schedule an event taking place in more than
            /// `u32::MAX` microseconds.
            ///
            /// [enable_interrupt]: #method.enable_interrupt
            fn schedule_at(&mut self, timestamp: Instant) -> Result<(), ScheduleAlarmError> {
                let now = self.0.get_counter();
                let duration = timestamp.ticks().saturating_sub(now.ticks());
                if duration > u32::MAX.into() {
                    return Err(ScheduleAlarmError::AlarmTooLate);
                }

                self.schedule_internal(timestamp)
            }

            /// Return true if this alarm is finished. The returned value is undefined if the alarm
            /// has not been scheduled yet.
            fn finished(&self) -> bool {
                // safety: This is a read action and should not have any UB
                let timer = D::get_perif();
                let bits: u32 = timer.armed().read().bits();
                (bits & $armed_bit_mask) == 0
            }

            /// Cancel an activated Alarm. No negative effects if it's already disabled.
            /// Unlike `timer::cancel` trait, this only cancels the alarm and keeps the timer running
            /// if it's already active.
            fn cancel(&mut self) -> Result<(), ScheduleAlarmError> {
                unsafe {
                    let timer = D::get_perif();
                    timer.armed().write_with_zero(|w| w.bits($armed_bit_mask));
                    crate::atomic_register_access::write_bitmask_clear(
                        timer.intf().as_ptr(),
                        $armed_bit_mask,
                    );
                }

                Ok(())
            }
        }

        impl<D> Sealed for $name<D> where D: TimerDevice {}

        impl<D> Drop for $name<D>
        where
            D: TimerDevice,
        {
            fn drop(&mut self) {
                self.disable_interrupt();
                release_alarm($armed_bit_mask)
            }
        }
    };
}

/// Errors that can be returned from any of the `AlarmX::schedule` methods.
#[derive(Copy, Clone, Debug, PartialEq, Eq, Hash)]
pub enum ScheduleAlarmError {
    /// Alarm time is too high. Should not be more than `u32::MAX` in the future.
    AlarmTooLate,
}

impl_alarm!(Alarm0 {
    rb: alarm0,
    int: alarm_0,
    int_name: "TIMER_IRQ_0",
    armed_bit_mask: 0b0001
});

impl_alarm!(Alarm1 {
    rb: alarm1,
    int: alarm_1,
    int_name: "TIMER_IRQ_1",
    armed_bit_mask: 0b0010
});

impl_alarm!(Alarm2 {
    rb: alarm2,
    int: alarm_2,
    int_name: "TIMER_IRQ_2",
    armed_bit_mask: 0b0100
});

impl_alarm!(Alarm3 {
    rb: alarm3,
    int: alarm_3,
    int_name: "TIMER_IRQ_3",
    armed_bit_mask: 0b1000
});

/// Support for RTIC monotonic trait.
#[cfg(feature = "rtic-monotonic")]
pub mod monotonic {
    use super::{Alarm, Instant, Timer, TimerDevice};
    use fugit::ExtU32;

    /// RTIC Monotonic Implementation
    pub struct Monotonic<D: TimerDevice, A>(pub Timer<D>, A);

    impl<D: TimerDevice, A: Alarm> Monotonic<D, A> {
        /// Creates a new monotonic.
        pub const fn new(timer: Timer<D>, alarm: A) -> Self {
            Self(timer, alarm)
        }
    }
    impl<D: TimerDevice, A: Alarm> rtic_monotonic::Monotonic for Monotonic<D, A> {
        type Instant = Instant;
        type Duration = fugit::MicrosDurationU64;

        const DISABLE_INTERRUPT_ON_EMPTY_QUEUE: bool = false;

        fn now(&mut self) -> Instant {
            self.0.get_counter()
        }

        fn set_compare(&mut self, instant: Instant) {
            // The alarm can only trigger up to 2^32 - 1 ticks in the future.
            // So, if `instant` is more than 2^32 - 2 in the future, we use `max_instant` instead.
            let max_instant = self.0.get_counter() + 0xFFFF_FFFE.micros();
            let wake_at = core::cmp::min(instant, max_instant);

            // Cannot fail
            let _ = self.1.schedule_at(wake_at);
            self.1.enable_interrupt();
        }

        fn clear_compare_flag(&mut self) {
            self.1.clear_interrupt();
        }

        fn zero() -> Self::Instant {
            Instant::from_ticks(0)
        }

        unsafe fn reset(&mut self) {}
    }
}
