{"name":"schedule of all class in training center","c5cd96507662e5f65385e4ec7cd79065":{"uid":"guest","class":"Verilog1","end":""},"12a6a58a0ecc13a34344a6b4951b63f4":{"uid":"student","class":"Verilog1","end":""},"a7802d0108b78c227e5d7cdebc5f9ecb":{"uid":"student","class":"Verilog2","end":""},"80903ecd691c081b552482097eda3995":{"uid":"guest","class":"Verilog2","end":""},"299d66ab02d9c28a7fe0f03aefe4249b":{"uid":"guest","class":"Verilog1","end":""},"173172e9a035054174f9e7ff5fcd8a79":{"uid":"guest","class":"Verilog2","end":""},"fa334015c3df0d44848588dce33383d0":{"uid":"student","class":"Verilog1","end":""},"655ddd20d2c43061f6c205e2b44dcc84":{"uid":"student","class":"Verilog2","end":""},"4d870b6c229ac7a5a92547d9a6f1d439":{"uid":"student","class":"Verilog1","end":""},"6ec927e1a0852db76c2ab30bd4613384":{"uid":"student","class":"Verilog2","end":""},"3740c6be5a505c70963dff9b1c9848bf":{"uid":"guest","class":"Verilog1","end":""},"7cc57c9f46c5e42eac613b7cacf2e7d7":{"uid":"guest","class":"Verilog2","end":""},"0fd90571b811ac6c26ae0a6a52dd1668":{"uid":"student","class":"Verilog1","end":""},"0d5f91215966f9e85af25467f8d99968":{"uid":"student","class":"Verilog2","end":""},"f28031678122f0dde81418912f93caa1":{"uid":"guest","class":"Verilog1","end":""},"6b3286c0e6d7165b32c96b83e4babf9b":{"uid":"guest","class":"Verilog1","end":""},"e9be71817ee4d36da0cdcae41685b0fb":{"uid":"guest","class":"Verilog2","end":""},"c374f7e83c53e5d3d7e3e179c69e30dd":{"uid":"guest","class":"Verilog1","end":""},"7bef6bf80132d1f41f0000df07ac2a61":{"uid":"guest","class":"Verilog2","end":""},"e06761fc5e3f80e1a285cdb0d84881b0":{"uid":"student","class":"Verilog1","end":""},"de385b8779ebaba36b6641b5b29d98b8":{"uid":"guest","class":"Verilog1","end":""},"11d3289d8b85ce577e4823822e8e2104":{"uid":"guest","class":"Verilog1","end":""},"193a44447d4e0b121fe36d81d6e63248":{"uid":"student","class":"Verilog1","end":""},"b3f1c2cd85a86dab6a55674f1eb6f5bc":{"uid":"student","class":"Verilog2","end":""},"9742b6e2046b84185f56a8baee9a2ff4":{"uid":"guest","class":"Verilog2","end":""},"f41e7ff9f38b3d26a3680e2248163b68":{"uid":"guest","class":"Verilog1","end":""},"c05fdd85ffc264ade58806c7af34a60c":{"uid":"guest","class":"Verilog1","end":""},"a9c91d53d5cc1ab007fdb62e3c7a6ea7":{"uid":"guest","class":"Verilog1","end":""},"3b976d41fc49e4c86c6f621536c31b65":{"uid":"guest","class":"","end":""},"63eb9f493feb257e68b7640615031395":{"uid":"guest","class":"Verilog2","end":""},"635a4c8e7ddc6f8de6ed5632d9c3e498":{"uid":"student","class":"Verilog1","end":""},"c3e7abfa09428903a4bddb7645cec7a4":{"uid":"student","class":"Verilog2","end":""},"b24b2fca1ba1c254224f0c38aee0128a":{"uid":"guest","class":"Verilog2","end":"2015.08.12"},"1ec60a3ece67b783496db2bb53762134":{"uid":"guest","class":"Verilog2","end":"2015.08.26"},"1f14c1f8ae0ecc1129a9c21651ffc972":{"uid":"student","class":"Verilog1","end":"2015.08.19"},"073f5081ecb14b3a65f4b5d9e5befafc":{"uid":"guest","class":"Verilog2","end":"2015.08.27"},"5d2661c4f1274b22baea8ea5c91798d1":{"uid":"student","class":"Verilog1","end":"2015.08.20"},"9e3a1341eaf6de8e1332bd6f98356e10":{"uid":"student","class":"Verilog2","end":"2015.08.27"},"e8dda945c618969382259f995730d62b":{"uid":"guest","class":"Verilog2","end":"2015.08.27"}}