

================================================================
== Vitis HLS Report for 'matmul_optimized_Pipeline_VITIS_LOOP_47_6'
================================================================
* Date:           Sun Nov  3 23:06:21 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Matmul_op_ver2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  2.590 us|  2.590 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_47_6  |      257|      257|        18|         16|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 16, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 21 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln47_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln47"   --->   Operation 22 'read' 'sext_ln47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln47_cast = sext i62 %sext_ln47_read"   --->   Operation 23 'sext' 'sext_ln47_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dataAB, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 256, void @empty_7, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_48_7"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [Matmul_op.cpp:47]   --->   Operation 27 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dataAB"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%dataAB_addr = getelementptr i32 %dataAB, i64 %sext_ln47_cast" [Matmul_op.cpp:47]   --->   Operation 29 'getelementptr' 'dataAB_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.78ns)   --->   "%icmp_ln47 = icmp_eq  i5 %i_1, i5 16" [Matmul_op.cpp:47]   --->   Operation 31 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.78ns)   --->   "%add_ln47 = add i5 %i_1, i5 1" [Matmul_op.cpp:47]   --->   Operation 32 'add' 'add_ln47' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %VITIS_LOOP_48_7.split, void %for.end84.exitStub" [Matmul_op.cpp:47]   --->   Operation 33 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i_2_cast = zext i5 %i_1" [Matmul_op.cpp:47]   --->   Operation 34 'zext' 'i_2_cast' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%AB_local_addr = getelementptr i32 %AB_local, i64 0, i64 %i_2_cast" [Matmul_op.cpp:47]   --->   Operation 35 'getelementptr' 'AB_local_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%AB_local_1_addr = getelementptr i32 %AB_local_1, i64 0, i64 %i_2_cast" [Matmul_op.cpp:47]   --->   Operation 36 'getelementptr' 'AB_local_1_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%AB_local_2_addr = getelementptr i32 %AB_local_2, i64 0, i64 %i_2_cast" [Matmul_op.cpp:47]   --->   Operation 37 'getelementptr' 'AB_local_2_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%AB_local_3_addr = getelementptr i32 %AB_local_3, i64 0, i64 %i_2_cast" [Matmul_op.cpp:47]   --->   Operation 38 'getelementptr' 'AB_local_3_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%AB_local_4_addr = getelementptr i32 %AB_local_4, i64 0, i64 %i_2_cast" [Matmul_op.cpp:47]   --->   Operation 39 'getelementptr' 'AB_local_4_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%AB_local_5_addr = getelementptr i32 %AB_local_5, i64 0, i64 %i_2_cast" [Matmul_op.cpp:47]   --->   Operation 40 'getelementptr' 'AB_local_5_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%AB_local_6_addr = getelementptr i32 %AB_local_6, i64 0, i64 %i_2_cast" [Matmul_op.cpp:47]   --->   Operation 41 'getelementptr' 'AB_local_6_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%AB_local_7_addr = getelementptr i32 %AB_local_7, i64 0, i64 %i_2_cast" [Matmul_op.cpp:47]   --->   Operation 42 'getelementptr' 'AB_local_7_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%AB_local_8_addr = getelementptr i32 %AB_local_8, i64 0, i64 %i_2_cast" [Matmul_op.cpp:47]   --->   Operation 43 'getelementptr' 'AB_local_8_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%AB_local_9_addr = getelementptr i32 %AB_local_9, i64 0, i64 %i_2_cast" [Matmul_op.cpp:47]   --->   Operation 44 'getelementptr' 'AB_local_9_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%AB_local_10_addr = getelementptr i32 %AB_local_10, i64 0, i64 %i_2_cast" [Matmul_op.cpp:47]   --->   Operation 45 'getelementptr' 'AB_local_10_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%AB_local_11_addr = getelementptr i32 %AB_local_11, i64 0, i64 %i_2_cast" [Matmul_op.cpp:47]   --->   Operation 46 'getelementptr' 'AB_local_11_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%AB_local_12_addr = getelementptr i32 %AB_local_12, i64 0, i64 %i_2_cast" [Matmul_op.cpp:47]   --->   Operation 47 'getelementptr' 'AB_local_12_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%AB_local_13_addr = getelementptr i32 %AB_local_13, i64 0, i64 %i_2_cast" [Matmul_op.cpp:47]   --->   Operation 48 'getelementptr' 'AB_local_13_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%AB_local_14_addr = getelementptr i32 %AB_local_14, i64 0, i64 %i_2_cast" [Matmul_op.cpp:47]   --->   Operation 49 'getelementptr' 'AB_local_14_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%AB_local_15_addr = getelementptr i32 %AB_local_15, i64 0, i64 %i_2_cast" [Matmul_op.cpp:47]   --->   Operation 50 'getelementptr' 'AB_local_15_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.67ns)   --->   "%AB_local_load = load i4 %AB_local_addr" [Matmul_op.cpp:47]   --->   Operation 51 'load' 'AB_local_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 52 [2/2] (0.67ns)   --->   "%AB_local_1_load = load i4 %AB_local_1_addr" [Matmul_op.cpp:47]   --->   Operation 52 'load' 'AB_local_1_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 53 [2/2] (0.67ns)   --->   "%AB_local_2_load = load i4 %AB_local_2_addr" [Matmul_op.cpp:47]   --->   Operation 53 'load' 'AB_local_2_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 54 [2/2] (0.67ns)   --->   "%AB_local_3_load = load i4 %AB_local_3_addr" [Matmul_op.cpp:47]   --->   Operation 54 'load' 'AB_local_3_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 55 [2/2] (0.67ns)   --->   "%AB_local_4_load = load i4 %AB_local_4_addr" [Matmul_op.cpp:47]   --->   Operation 55 'load' 'AB_local_4_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 56 [2/2] (0.67ns)   --->   "%AB_local_5_load = load i4 %AB_local_5_addr" [Matmul_op.cpp:47]   --->   Operation 56 'load' 'AB_local_5_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 57 [2/2] (0.67ns)   --->   "%AB_local_6_load = load i4 %AB_local_6_addr" [Matmul_op.cpp:47]   --->   Operation 57 'load' 'AB_local_6_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 58 [2/2] (0.67ns)   --->   "%AB_local_7_load = load i4 %AB_local_7_addr" [Matmul_op.cpp:47]   --->   Operation 58 'load' 'AB_local_7_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 59 [2/2] (0.67ns)   --->   "%AB_local_8_load = load i4 %AB_local_8_addr" [Matmul_op.cpp:47]   --->   Operation 59 'load' 'AB_local_8_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 60 [2/2] (0.67ns)   --->   "%AB_local_9_load = load i4 %AB_local_9_addr" [Matmul_op.cpp:47]   --->   Operation 60 'load' 'AB_local_9_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 61 [2/2] (0.67ns)   --->   "%AB_local_10_load = load i4 %AB_local_10_addr" [Matmul_op.cpp:47]   --->   Operation 61 'load' 'AB_local_10_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 62 [2/2] (0.67ns)   --->   "%AB_local_11_load = load i4 %AB_local_11_addr" [Matmul_op.cpp:47]   --->   Operation 62 'load' 'AB_local_11_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 63 [2/2] (0.67ns)   --->   "%AB_local_12_load = load i4 %AB_local_12_addr" [Matmul_op.cpp:47]   --->   Operation 63 'load' 'AB_local_12_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 64 [2/2] (0.67ns)   --->   "%AB_local_13_load = load i4 %AB_local_13_addr" [Matmul_op.cpp:47]   --->   Operation 64 'load' 'AB_local_13_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 65 [2/2] (0.67ns)   --->   "%AB_local_14_load = load i4 %AB_local_14_addr" [Matmul_op.cpp:47]   --->   Operation 65 'load' 'AB_local_14_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 66 [2/2] (0.67ns)   --->   "%AB_local_15_load = load i4 %AB_local_15_addr" [Matmul_op.cpp:47]   --->   Operation 66 'load' 'AB_local_15_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln47 = store i5 %add_ln47, i5 %i" [Matmul_op.cpp:47]   --->   Operation 67 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 68 [1/2] (0.67ns)   --->   "%AB_local_load = load i4 %AB_local_addr" [Matmul_op.cpp:47]   --->   Operation 68 'load' 'AB_local_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 69 [1/2] (0.67ns)   --->   "%AB_local_1_load = load i4 %AB_local_1_addr" [Matmul_op.cpp:47]   --->   Operation 69 'load' 'AB_local_1_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 70 [1/2] (0.67ns)   --->   "%AB_local_2_load = load i4 %AB_local_2_addr" [Matmul_op.cpp:47]   --->   Operation 70 'load' 'AB_local_2_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 71 [1/2] (0.67ns)   --->   "%AB_local_3_load = load i4 %AB_local_3_addr" [Matmul_op.cpp:47]   --->   Operation 71 'load' 'AB_local_3_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 72 [1/2] (0.67ns)   --->   "%AB_local_4_load = load i4 %AB_local_4_addr" [Matmul_op.cpp:47]   --->   Operation 72 'load' 'AB_local_4_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 73 [1/2] (0.67ns)   --->   "%AB_local_5_load = load i4 %AB_local_5_addr" [Matmul_op.cpp:47]   --->   Operation 73 'load' 'AB_local_5_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 74 [1/2] (0.67ns)   --->   "%AB_local_6_load = load i4 %AB_local_6_addr" [Matmul_op.cpp:47]   --->   Operation 74 'load' 'AB_local_6_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 75 [1/2] (0.67ns)   --->   "%AB_local_7_load = load i4 %AB_local_7_addr" [Matmul_op.cpp:47]   --->   Operation 75 'load' 'AB_local_7_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 76 [1/2] (0.67ns)   --->   "%AB_local_8_load = load i4 %AB_local_8_addr" [Matmul_op.cpp:47]   --->   Operation 76 'load' 'AB_local_8_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 77 [1/2] (0.67ns)   --->   "%AB_local_9_load = load i4 %AB_local_9_addr" [Matmul_op.cpp:47]   --->   Operation 77 'load' 'AB_local_9_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 78 [1/2] (0.67ns)   --->   "%AB_local_10_load = load i4 %AB_local_10_addr" [Matmul_op.cpp:47]   --->   Operation 78 'load' 'AB_local_10_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 79 [1/2] (0.67ns)   --->   "%AB_local_11_load = load i4 %AB_local_11_addr" [Matmul_op.cpp:47]   --->   Operation 79 'load' 'AB_local_11_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 80 [1/2] (0.67ns)   --->   "%AB_local_12_load = load i4 %AB_local_12_addr" [Matmul_op.cpp:47]   --->   Operation 80 'load' 'AB_local_12_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 81 [1/2] (0.67ns)   --->   "%AB_local_13_load = load i4 %AB_local_13_addr" [Matmul_op.cpp:47]   --->   Operation 81 'load' 'AB_local_13_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 82 [1/2] (0.67ns)   --->   "%AB_local_14_load = load i4 %AB_local_14_addr" [Matmul_op.cpp:47]   --->   Operation 82 'load' 'AB_local_14_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 83 [1/2] (0.67ns)   --->   "%AB_local_15_load = load i4 %AB_local_15_addr" [Matmul_op.cpp:47]   --->   Operation 83 'load' 'AB_local_15_load' <Predicate = (!icmp_ln47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 119 'ret' 'ret_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %AB_local_load" [Matmul_op.cpp:49]   --->   Operation 84 'bitcast' 'bitcast_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (7.30ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %dataAB_addr, i32 %bitcast_ln49, i4 15" [Matmul_op.cpp:49]   --->   Operation 85 'write' 'write_ln49' <Predicate = (!icmp_ln47)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln49_1 = bitcast i32 %AB_local_1_load" [Matmul_op.cpp:49]   --->   Operation 86 'bitcast' 'bitcast_ln49_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (7.30ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %dataAB_addr, i32 %bitcast_ln49_1, i4 15" [Matmul_op.cpp:49]   --->   Operation 87 'write' 'write_ln49' <Predicate = (!icmp_ln47)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln49_2 = bitcast i32 %AB_local_2_load" [Matmul_op.cpp:49]   --->   Operation 88 'bitcast' 'bitcast_ln49_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (7.30ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %dataAB_addr, i32 %bitcast_ln49_2, i4 15" [Matmul_op.cpp:49]   --->   Operation 89 'write' 'write_ln49' <Predicate = (!icmp_ln47)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln49_3 = bitcast i32 %AB_local_3_load" [Matmul_op.cpp:49]   --->   Operation 90 'bitcast' 'bitcast_ln49_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (7.30ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %dataAB_addr, i32 %bitcast_ln49_3, i4 15" [Matmul_op.cpp:49]   --->   Operation 91 'write' 'write_ln49' <Predicate = (!icmp_ln47)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln49_4 = bitcast i32 %AB_local_4_load" [Matmul_op.cpp:49]   --->   Operation 92 'bitcast' 'bitcast_ln49_4' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (7.30ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %dataAB_addr, i32 %bitcast_ln49_4, i4 15" [Matmul_op.cpp:49]   --->   Operation 93 'write' 'write_ln49' <Predicate = (!icmp_ln47)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln49_5 = bitcast i32 %AB_local_5_load" [Matmul_op.cpp:49]   --->   Operation 94 'bitcast' 'bitcast_ln49_5' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (7.30ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %dataAB_addr, i32 %bitcast_ln49_5, i4 15" [Matmul_op.cpp:49]   --->   Operation 95 'write' 'write_ln49' <Predicate = (!icmp_ln47)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%bitcast_ln49_6 = bitcast i32 %AB_local_6_load" [Matmul_op.cpp:49]   --->   Operation 96 'bitcast' 'bitcast_ln49_6' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (7.30ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %dataAB_addr, i32 %bitcast_ln49_6, i4 15" [Matmul_op.cpp:49]   --->   Operation 97 'write' 'write_ln49' <Predicate = (!icmp_ln47)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln49_7 = bitcast i32 %AB_local_7_load" [Matmul_op.cpp:49]   --->   Operation 98 'bitcast' 'bitcast_ln49_7' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (7.30ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %dataAB_addr, i32 %bitcast_ln49_7, i4 15" [Matmul_op.cpp:49]   --->   Operation 99 'write' 'write_ln49' <Predicate = (!icmp_ln47)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln49_8 = bitcast i32 %AB_local_8_load" [Matmul_op.cpp:49]   --->   Operation 100 'bitcast' 'bitcast_ln49_8' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (7.30ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %dataAB_addr, i32 %bitcast_ln49_8, i4 15" [Matmul_op.cpp:49]   --->   Operation 101 'write' 'write_ln49' <Predicate = (!icmp_ln47)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%bitcast_ln49_9 = bitcast i32 %AB_local_9_load" [Matmul_op.cpp:49]   --->   Operation 102 'bitcast' 'bitcast_ln49_9' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (7.30ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %dataAB_addr, i32 %bitcast_ln49_9, i4 15" [Matmul_op.cpp:49]   --->   Operation 103 'write' 'write_ln49' <Predicate = (!icmp_ln47)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%bitcast_ln49_10 = bitcast i32 %AB_local_10_load" [Matmul_op.cpp:49]   --->   Operation 104 'bitcast' 'bitcast_ln49_10' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (7.30ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %dataAB_addr, i32 %bitcast_ln49_10, i4 15" [Matmul_op.cpp:49]   --->   Operation 105 'write' 'write_ln49' <Predicate = (!icmp_ln47)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%bitcast_ln49_11 = bitcast i32 %AB_local_11_load" [Matmul_op.cpp:49]   --->   Operation 106 'bitcast' 'bitcast_ln49_11' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (7.30ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %dataAB_addr, i32 %bitcast_ln49_11, i4 15" [Matmul_op.cpp:49]   --->   Operation 107 'write' 'write_ln49' <Predicate = (!icmp_ln47)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln49_12 = bitcast i32 %AB_local_12_load" [Matmul_op.cpp:49]   --->   Operation 108 'bitcast' 'bitcast_ln49_12' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (7.30ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %dataAB_addr, i32 %bitcast_ln49_12, i4 15" [Matmul_op.cpp:49]   --->   Operation 109 'write' 'write_ln49' <Predicate = (!icmp_ln47)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln49_13 = bitcast i32 %AB_local_13_load" [Matmul_op.cpp:49]   --->   Operation 110 'bitcast' 'bitcast_ln49_13' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_16 : Operation 111 [1/1] (7.30ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %dataAB_addr, i32 %bitcast_ln49_13, i4 15" [Matmul_op.cpp:49]   --->   Operation 111 'write' 'write_ln49' <Predicate = (!icmp_ln47)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln49_14 = bitcast i32 %AB_local_14_load" [Matmul_op.cpp:49]   --->   Operation 112 'bitcast' 'bitcast_ln49_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (7.30ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %dataAB_addr, i32 %bitcast_ln49_14, i4 15" [Matmul_op.cpp:49]   --->   Operation 113 'write' 'write_ln49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%speclooptripcount_ln47 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [Matmul_op.cpp:47]   --->   Operation 114 'speclooptripcount' 'speclooptripcount_ln47' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [Matmul_op.cpp:47]   --->   Operation 115 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln49_15 = bitcast i32 %AB_local_15_load" [Matmul_op.cpp:49]   --->   Operation 116 'bitcast' 'bitcast_ln49_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (7.30ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %dataAB_addr, i32 %bitcast_ln49_15, i4 15" [Matmul_op.cpp:49]   --->   Operation 117 'write' 'write_ln49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln47 = br void %VITIS_LOOP_48_7" [Matmul_op.cpp:47]   --->   Operation 118 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.216ns
The critical path consists of the following:
	'alloca' operation ('i') [19]  (0.000 ns)
	'load' operation ('i', Matmul_op.cpp:47) on local variable 'i' [26]  (0.000 ns)
	'add' operation ('add_ln47', Matmul_op.cpp:47) [31]  (0.789 ns)
	'store' operation ('store_ln47', Matmul_op.cpp:47) of variable 'add_ln47', Matmul_op.cpp:47 on local variable 'i' [101]  (0.427 ns)

 <State 2>: 0.677ns
The critical path consists of the following:
	'load' operation ('AB_local_load', Matmul_op.cpp:47) on array 'AB_local' [53]  (0.677 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49) [70]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49) [72]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49) [74]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49) [76]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49) [78]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49) [80]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49) [82]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49) [84]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49) [86]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49) [88]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49) [90]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49) [92]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49) [94]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49) [96]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49) [98]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49) [100]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
