<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\gowin_project\tesseract\impl\gwsynthesis\tesseract.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\gowin_project\tesseract\src\tesseract.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\gowin_project\tesseract\src\tesseract.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Dec 15 14:49:00 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>255</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>190</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>5</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>26</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>master_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>master_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>slave_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK_DIV/out_clk_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>master_clk</td>
<td>50.000(MHz)</td>
<td>102.872(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>slave_clk</td>
<td>50.000(MHz)</td>
<td>182.258(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>master_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>master_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slave_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slave_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.140</td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/DS_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[F]</td>
<td>10.000</td>
<td>-0.497</td>
<td>5.061</td>
</tr>
<tr>
<td>2</td>
<td>5.416</td>
<td>GREEN_SHIFTER/count_0_s0/Q</td>
<td>GREEN_SHIFTER/DS_s1/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[F]</td>
<td>10.000</td>
<td>-0.497</td>
<td>4.785</td>
</tr>
<tr>
<td>3</td>
<td>12.439</td>
<td>CLK_DIV/count_10_s0/Q</td>
<td>CLK_DIV/out_clk_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.529</td>
</tr>
<tr>
<td>4</td>
<td>12.935</td>
<td>CLK_DIV/count_10_s0/Q</td>
<td>CLK_DIV/count_18_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.769</td>
</tr>
<tr>
<td>5</td>
<td>13.110</td>
<td>CLK_DIV/count_10_s0/Q</td>
<td>CLK_DIV/count_19_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.594</td>
</tr>
<tr>
<td>6</td>
<td>13.297</td>
<td>CLK_DIV/count_10_s0/Q</td>
<td>CLK_DIV/count_9_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.407</td>
</tr>
<tr>
<td>7</td>
<td>13.297</td>
<td>CLK_DIV/count_10_s0/Q</td>
<td>CLK_DIV/count_15_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.407</td>
</tr>
<tr>
<td>8</td>
<td>13.310</td>
<td>CLK_DIV/count_10_s0/Q</td>
<td>CLK_DIV/count_22_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.394</td>
</tr>
<tr>
<td>9</td>
<td>13.353</td>
<td>CLK_DIV/count_10_s0/Q</td>
<td>CLK_DIV/count_16_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.351</td>
</tr>
<tr>
<td>10</td>
<td>13.374</td>
<td>CLK_DIV/count_10_s0/Q</td>
<td>CLK_DIV/count_21_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.330</td>
</tr>
<tr>
<td>11</td>
<td>13.482</td>
<td>CLK_DIV/count_10_s0/Q</td>
<td>CLK_DIV/count_14_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.221</td>
</tr>
<tr>
<td>12</td>
<td>13.585</td>
<td>CLK_DIV/count_10_s0/Q</td>
<td>CLK_DIV/count_13_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.118</td>
</tr>
<tr>
<td>13</td>
<td>13.597</td>
<td>CLK_DIV/count_10_s0/Q</td>
<td>CLK_DIV/count_10_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.106</td>
</tr>
<tr>
<td>14</td>
<td>13.629</td>
<td>CLK_DIV/count_10_s0/Q</td>
<td>CLK_DIV/count_11_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.074</td>
</tr>
<tr>
<td>15</td>
<td>13.629</td>
<td>CLK_DIV/count_10_s0/Q</td>
<td>CLK_DIV/count_12_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.074</td>
</tr>
<tr>
<td>16</td>
<td>13.635</td>
<td>CLK_DIV/count_10_s0/Q</td>
<td>CLK_DIV/count_23_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.068</td>
</tr>
<tr>
<td>17</td>
<td>7.163</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0/CE</td>
<td>master_clk:[F]</td>
<td>master_clk:[R]</td>
<td>10.000</td>
<td>0.497</td>
<td>2.308</td>
</tr>
<tr>
<td>18</td>
<td>7.163</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0/CE</td>
<td>master_clk:[F]</td>
<td>master_clk:[R]</td>
<td>10.000</td>
<td>0.497</td>
<td>2.308</td>
</tr>
<tr>
<td>19</td>
<td>7.163</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0/CE</td>
<td>master_clk:[F]</td>
<td>master_clk:[R]</td>
<td>10.000</td>
<td>0.497</td>
<td>2.308</td>
</tr>
<tr>
<td>20</td>
<td>7.163</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_3_s0/CE</td>
<td>master_clk:[F]</td>
<td>master_clk:[R]</td>
<td>10.000</td>
<td>0.497</td>
<td>2.308</td>
</tr>
<tr>
<td>21</td>
<td>7.163</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_4_s0/CE</td>
<td>master_clk:[F]</td>
<td>master_clk:[R]</td>
<td>10.000</td>
<td>0.497</td>
<td>2.308</td>
</tr>
<tr>
<td>22</td>
<td>7.799</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_0_s1/D</td>
<td>master_clk:[F]</td>
<td>master_clk:[R]</td>
<td>10.000</td>
<td>0.497</td>
<td>1.408</td>
</tr>
<tr>
<td>23</td>
<td>8.088</td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[F]</td>
<td>10.000</td>
<td>-0.497</td>
<td>2.377</td>
</tr>
<tr>
<td>24</td>
<td>8.296</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/STCP_s0/CE</td>
<td>master_clk:[F]</td>
<td>master_clk:[R]</td>
<td>10.000</td>
<td>0.497</td>
<td>1.175</td>
</tr>
<tr>
<td>25</td>
<td>8.607</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/SHCP_s0/CE</td>
<td>master_clk:[F]</td>
<td>master_clk:[R]</td>
<td>10.000</td>
<td>0.497</td>
<td>0.864</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.724</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/Q</td>
<td>CONTROL_SHIFTER/previous_addr_11_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>0.699</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.711</td>
<td>CONTROL_SHIFTER/r_addr_7_s0/Q</td>
<td>CONTROL_SHIFTER/previous_addr_7_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>0.711</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.495</td>
<td>CONTROL_SHIFTER/r_addr_8_s0/Q</td>
<td>CONTROL_SHIFTER/previous_addr_8_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>0.928</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.494</td>
<td>r_addr_7_s0/Q</td>
<td>pre_r_addr_7_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>0.929</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.491</td>
<td>r_addr_1_s0/Q</td>
<td>pre_r_addr_1_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>0.931</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.490</td>
<td>CONTROL_SHIFTER/r_addr_1_s0/Q</td>
<td>CONTROL_SHIFTER/previous_addr_1_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>0.932</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.481</td>
<td>CONTROL_SHIFTER/r_addr_10_s0/Q</td>
<td>CONTROL_SHIFTER/previous_addr_10_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>0.942</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.480</td>
<td>r_addr_0_s0/Q</td>
<td>pre_r_addr_0_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>0.943</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.466</td>
<td>r_addr_4_s0/Q</td>
<td>pre_r_addr_4_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>0.957</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.466</td>
<td>r_addr_9_s0/Q</td>
<td>pre_r_addr_9_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>0.957</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.465</td>
<td>r_addr_3_s0/Q</td>
<td>pre_r_addr_3_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>0.958</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.465</td>
<td>r_addr_10_s0/Q</td>
<td>pre_r_addr_10_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>0.958</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.464</td>
<td>r_addr_11_s0/Q</td>
<td>pre_r_addr_11_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>0.958</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.461</td>
<td>CONTROL_SHIFTER/r_addr_0_s0/Q</td>
<td>CONTROL_SHIFTER/previous_addr_0_s1/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>0.961</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.320</td>
<td>r_addr_8_s0/Q</td>
<td>pre_r_addr_8_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.102</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.315</td>
<td>r_addr_2_s0/Q</td>
<td>pre_r_addr_2_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.107</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.270</td>
<td>CONTROL_SHIFTER/r_addr_6_s0/Q</td>
<td>CONTROL_SHIFTER/previous_addr_6_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.152</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.270</td>
<td>r_addr_5_s0/Q</td>
<td>pre_r_addr_5_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.152</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.270</td>
<td>r_addr_6_s0/Q</td>
<td>pre_r_addr_6_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.152</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.268</td>
<td>r_addr_12_s0/Q</td>
<td>pre_r_addr_12_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.154</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.267</td>
<td>CONTROL_SHIFTER/r_addr_5_s0/Q</td>
<td>CONTROL_SHIFTER/previous_addr_5_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.156</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.266</td>
<td>CONTROL_SHIFTER/r_addr_4_s0/Q</td>
<td>CONTROL_SHIFTER/previous_addr_4_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.156</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.253</td>
<td>CONTROL_SHIFTER/r_addr_3_s0/Q</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.169</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.094</td>
<td>CONTROL_SHIFTER/r_addr_9_s0/Q</td>
<td>CONTROL_SHIFTER/previous_addr_9_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.328</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.073</td>
<td>CONTROL_SHIFTER/r_addr_2_s0/Q</td>
<td>CONTROL_SHIFTER/previous_addr_2_s0/D</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.349</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.313</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLEAR</td>
<td>master_clk:[R]</td>
<td>master_clk:[F]</td>
<td>10.000</td>
<td>-0.497</td>
<td>4.152</td>
</tr>
<tr>
<td>2</td>
<td>15.449</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/STCP_s0/CLEAR</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.519</td>
</tr>
<tr>
<td>3</td>
<td>15.816</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_0_s1/CLEAR</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.152</td>
</tr>
<tr>
<td>4</td>
<td>15.916</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0/CLEAR</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.052</td>
</tr>
<tr>
<td>5</td>
<td>15.916</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0/CLEAR</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.052</td>
</tr>
<tr>
<td>6</td>
<td>15.916</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0/CLEAR</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.052</td>
</tr>
<tr>
<td>7</td>
<td>15.916</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_3_s0/CLEAR</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.052</td>
</tr>
<tr>
<td>8</td>
<td>15.916</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_4_s0/CLEAR</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.052</td>
</tr>
<tr>
<td>9</td>
<td>15.946</td>
<td>pre_r_addr_0_s0/Q</td>
<td>RED_SHIFTER/SHCP_s0/CLEAR</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.021</td>
</tr>
<tr>
<td>10</td>
<td>15.955</td>
<td>pre_r_addr_0_s0/Q</td>
<td>GREEN_SHIFTER/count_2_s0/CLEAR</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.013</td>
</tr>
<tr>
<td>11</td>
<td>15.955</td>
<td>pre_r_addr_0_s0/Q</td>
<td>GREEN_SHIFTER/count_0_s0/CLEAR</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.013</td>
</tr>
<tr>
<td>12</td>
<td>15.955</td>
<td>pre_r_addr_0_s0/Q</td>
<td>GREEN_SHIFTER/count_1_s0/CLEAR</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.013</td>
</tr>
<tr>
<td>13</td>
<td>16.522</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/SHCP_s0/CLEAR</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.446</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.412</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/SHCP_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.019</td>
</tr>
<tr>
<td>2</td>
<td>0.019</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.450</td>
</tr>
<tr>
<td>3</td>
<td>0.019</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.450</td>
</tr>
<tr>
<td>4</td>
<td>0.019</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.450</td>
</tr>
<tr>
<td>5</td>
<td>0.019</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_3_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.450</td>
</tr>
<tr>
<td>6</td>
<td>0.019</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_4_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.450</td>
</tr>
<tr>
<td>7</td>
<td>0.031</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/count_0_s1/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.462</td>
</tr>
<tr>
<td>8</td>
<td>0.200</td>
<td>r_addr_12_s0/Q</td>
<td>RED_SHIFTER/SHCP_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.632</td>
</tr>
<tr>
<td>9</td>
<td>0.219</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/STCP_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.651</td>
</tr>
<tr>
<td>10</td>
<td>0.255</td>
<td>r_addr_12_s0/Q</td>
<td>GREEN_SHIFTER/count_2_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.687</td>
</tr>
<tr>
<td>11</td>
<td>0.255</td>
<td>r_addr_12_s0/Q</td>
<td>GREEN_SHIFTER/count_0_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.687</td>
</tr>
<tr>
<td>12</td>
<td>0.255</td>
<td>r_addr_12_s0/Q</td>
<td>GREEN_SHIFTER/count_1_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>-1.392</td>
<td>1.687</td>
</tr>
<tr>
<td>13</td>
<td>9.691</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/Q</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLEAR</td>
<td>slave_clk:[R]</td>
<td>master_clk:[F]</td>
<td>-10.000</td>
<td>-1.732</td>
<td>1.462</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>pre_r_addr_11_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>pre_r_addr_9_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>pre_r_addr_5_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>CLK_DIV/count_21_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>CLK_DIV/count_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>GREEN_SHIFTER/count_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>CLK_DIV/count_6_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>GREEN_SHIFTER/count_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>GREEN_SHIFTER/count_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/DS_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_2_s0/Q</td>
</tr>
<tr>
<td>4.050</td>
<td>0.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>CONTROL_SHIFTER/LOADER/n96_s103/I2</td>
</tr>
<tr>
<td>4.864</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C17[2][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/LOADER/n96_s103/F</td>
</tr>
<tr>
<td>5.470</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/n96_s127/I3</td>
</tr>
<tr>
<td>6.235</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/LOADER/n96_s127/F</td>
</tr>
<tr>
<td>6.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/n96_s124/I0</td>
</tr>
<tr>
<td>6.346</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/LOADER/n96_s124/O</td>
</tr>
<tr>
<td>6.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>CONTROL_SHIFTER/LOADER/n96_s94/I1</td>
</tr>
<tr>
<td>6.466</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/LOADER/n96_s94/O</td>
</tr>
<tr>
<td>8.158</td>
<td>1.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/DS_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[A]</td>
<td>CONTROL_SHIFTER/LOADER/DS_s0/CLK</td>
</tr>
<tr>
<td>13.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>CONTROL_SHIFTER/LOADER/DS_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.497</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.810, 35.769%; route: 2.911, 57.520%; tC2Q: 0.340, 6.711%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>GREEN_SHIFTER/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>GREEN_SHIFTER/DS_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>GREEN_SHIFTER/count_0_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C12[0][B]</td>
<td style=" font-weight:bold;">GREEN_SHIFTER/count_0_s0/Q</td>
</tr>
<tr>
<td>4.430</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][B]</td>
<td>GREEN_SHIFTER/n33_s25/I2</td>
</tr>
<tr>
<td>5.245</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][B]</td>
<td style=" background: #97FFFF;">GREEN_SHIFTER/n33_s25/F</td>
</tr>
<tr>
<td>5.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][A]</td>
<td>GREEN_SHIFTER/n33_s22/I1</td>
</tr>
<tr>
<td>5.355</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][A]</td>
<td style=" background: #97FFFF;">GREEN_SHIFTER/n33_s22/O</td>
</tr>
<tr>
<td>5.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td>GREEN_SHIFTER/n33_s21/I0</td>
</tr>
<tr>
<td>5.476</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">GREEN_SHIFTER/n33_s21/O</td>
</tr>
<tr>
<td>7.881</td>
<td>2.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[B]</td>
<td style=" font-weight:bold;">GREEN_SHIFTER/DS_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[B]</td>
<td>GREEN_SHIFTER/DS_s1/CLK</td>
</tr>
<tr>
<td>13.297</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT26[B]</td>
<td>GREEN_SHIFTER/DS_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.497</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.046, 21.853%; route: 3.399, 71.049%; tC2Q: 0.340, 7.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV/count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV/out_clk_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>CLK_DIV/count_10_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C8[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_10_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CLK_DIV/n99_s4/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/n99_s4/F</td>
</tr>
<tr>
<td>5.825</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>CLK_DIV/out_clk_s5/I3</td>
</tr>
<tr>
<td>6.589</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s5/F</td>
</tr>
<tr>
<td>7.320</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>CLK_DIV/out_clk_s3/I2</td>
</tr>
<tr>
<td>8.084</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s3/F</td>
</tr>
<tr>
<td>8.712</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td>CLK_DIV/out_clk_s2/I1</td>
</tr>
<tr>
<td>9.499</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s2/F</td>
</tr>
<tr>
<td>10.626</td>
<td>1.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">CLK_DIV/out_clk_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.130, 41.570%; route: 4.060, 53.919%; tC2Q: 0.340, 4.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV/count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV/count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>CLK_DIV/count_10_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C8[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_10_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CLK_DIV/n99_s4/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/n99_s4/F</td>
</tr>
<tr>
<td>5.825</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>CLK_DIV/out_clk_s5/I3</td>
</tr>
<tr>
<td>6.589</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s5/F</td>
</tr>
<tr>
<td>7.323</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>CLK_DIV/n96_s3/I0</td>
</tr>
<tr>
<td>8.138</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n96_s3/F</td>
</tr>
<tr>
<td>9.101</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td>CLK_DIV/n95_s2/I1</td>
</tr>
<tr>
<td>9.865</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/n95_s2/F</td>
</tr>
<tr>
<td>9.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" font-weight:bold;">CLK_DIV/count_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td>CLK_DIV/count_18_s0/CLK</td>
</tr>
<tr>
<td>22.800</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C10[1][B]</td>
<td>CLK_DIV/count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.158, 46.658%; route: 3.271, 48.325%; tC2Q: 0.340, 5.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV/count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV/count_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>CLK_DIV/count_10_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C8[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_10_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CLK_DIV/n99_s4/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/n99_s4/F</td>
</tr>
<tr>
<td>5.825</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>CLK_DIV/out_clk_s5/I3</td>
</tr>
<tr>
<td>6.589</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s5/F</td>
</tr>
<tr>
<td>7.323</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>CLK_DIV/n96_s3/I0</td>
</tr>
<tr>
<td>8.138</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n96_s3/F</td>
</tr>
<tr>
<td>9.227</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>CLK_DIV/n94_s2/I1</td>
</tr>
<tr>
<td>9.691</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n94_s2/F</td>
</tr>
<tr>
<td>9.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>CLK_DIV/count_19_s0/CLK</td>
</tr>
<tr>
<td>22.800</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>CLK_DIV/count_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.857, 43.332%; route: 3.397, 51.518%; tC2Q: 0.340, 5.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV/count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV/count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>CLK_DIV/count_10_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C8[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_10_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CLK_DIV/n99_s4/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/n99_s4/F</td>
</tr>
<tr>
<td>5.825</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>CLK_DIV/out_clk_s5/I3</td>
</tr>
<tr>
<td>6.589</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s5/F</td>
</tr>
<tr>
<td>7.320</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>CLK_DIV/out_clk_s3/I2</td>
</tr>
<tr>
<td>8.084</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s3/F</td>
</tr>
<tr>
<td>8.739</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>CLK_DIV/n104_s2/I0</td>
</tr>
<tr>
<td>9.504</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n104_s2/F</td>
</tr>
<tr>
<td>9.504</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>CLK_DIV/count_9_s0/CLK</td>
</tr>
<tr>
<td>22.800</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>CLK_DIV/count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.108, 48.516%; route: 2.959, 46.183%; tC2Q: 0.340, 5.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV/count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV/count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>CLK_DIV/count_10_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C8[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_10_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CLK_DIV/n99_s4/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/n99_s4/F</td>
</tr>
<tr>
<td>5.825</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>CLK_DIV/out_clk_s5/I3</td>
</tr>
<tr>
<td>6.589</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s5/F</td>
</tr>
<tr>
<td>7.320</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>CLK_DIV/out_clk_s3/I2</td>
</tr>
<tr>
<td>8.084</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s3/F</td>
</tr>
<tr>
<td>8.739</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>CLK_DIV/n98_s2/I0</td>
</tr>
<tr>
<td>9.504</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/n98_s2/F</td>
</tr>
<tr>
<td>9.504</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" font-weight:bold;">CLK_DIV/count_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>CLK_DIV/count_15_s0/CLK</td>
</tr>
<tr>
<td>22.800</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>CLK_DIV/count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.108, 48.516%; route: 2.959, 46.183%; tC2Q: 0.340, 5.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV/count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV/count_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>CLK_DIV/count_10_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C8[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_10_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CLK_DIV/n99_s4/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/n99_s4/F</td>
</tr>
<tr>
<td>5.825</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>CLK_DIV/out_clk_s5/I3</td>
</tr>
<tr>
<td>6.589</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s5/F</td>
</tr>
<tr>
<td>7.320</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>CLK_DIV/out_clk_s3/I2</td>
</tr>
<tr>
<td>8.084</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s3/F</td>
</tr>
<tr>
<td>8.726</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>CLK_DIV/n91_s2/I2</td>
</tr>
<tr>
<td>9.490</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n91_s2/F</td>
</tr>
<tr>
<td>9.490</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>CLK_DIV/count_22_s0/CLK</td>
</tr>
<tr>
<td>22.800</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>CLK_DIV/count_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.108, 48.618%; route: 2.946, 46.070%; tC2Q: 0.340, 5.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV/count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV/count_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>CLK_DIV/count_10_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C8[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_10_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CLK_DIV/n99_s4/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/n99_s4/F</td>
</tr>
<tr>
<td>5.825</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>CLK_DIV/out_clk_s5/I3</td>
</tr>
<tr>
<td>6.589</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s5/F</td>
</tr>
<tr>
<td>7.320</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>CLK_DIV/out_clk_s3/I2</td>
</tr>
<tr>
<td>8.084</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s3/F</td>
</tr>
<tr>
<td>8.838</td>
<td>0.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>CLK_DIV/n97_s2/I2</td>
</tr>
<tr>
<td>9.448</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n97_s2/F</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>CLK_DIV/count_16_s0/CLK</td>
</tr>
<tr>
<td>22.800</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>CLK_DIV/count_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 46.496%; route: 3.058, 48.157%; tC2Q: 0.340, 5.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV/count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV/count_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>CLK_DIV/count_10_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C8[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_10_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CLK_DIV/n99_s4/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/n99_s4/F</td>
</tr>
<tr>
<td>5.825</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>CLK_DIV/out_clk_s5/I3</td>
</tr>
<tr>
<td>6.589</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s5/F</td>
</tr>
<tr>
<td>7.194</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[3][A]</td>
<td>CLK_DIV/n92_s3/I2</td>
</tr>
<tr>
<td>8.008</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C9[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n92_s3/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/n92_s2/I1</td>
</tr>
<tr>
<td>9.426</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/n92_s2/F</td>
</tr>
<tr>
<td>9.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td style=" font-weight:bold;">CLK_DIV/count_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/count_21_s0/CLK</td>
</tr>
<tr>
<td>22.800</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>CLK_DIV/count_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.208, 50.678%; route: 2.782, 43.957%; tC2Q: 0.340, 5.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV/count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>CLK_DIV/count_10_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C8[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_10_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CLK_DIV/n99_s4/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/n99_s4/F</td>
</tr>
<tr>
<td>5.825</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>CLK_DIV/out_clk_s5/I3</td>
</tr>
<tr>
<td>6.589</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s5/F</td>
</tr>
<tr>
<td>7.320</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>CLK_DIV/out_clk_s3/I2</td>
</tr>
<tr>
<td>8.084</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s3/F</td>
</tr>
<tr>
<td>8.709</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>CLK_DIV/n99_s2/I0</td>
</tr>
<tr>
<td>9.318</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n99_s2/F</td>
</tr>
<tr>
<td>9.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>CLK_DIV/count_14_s0/CLK</td>
</tr>
<tr>
<td>22.800</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>CLK_DIV/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 47.464%; route: 2.929, 47.077%; tC2Q: 0.340, 5.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV/count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV/count_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>CLK_DIV/count_10_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C8[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_10_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CLK_DIV/n99_s4/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/n99_s4/F</td>
</tr>
<tr>
<td>5.825</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>CLK_DIV/out_clk_s5/I3</td>
</tr>
<tr>
<td>6.589</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s5/F</td>
</tr>
<tr>
<td>7.320</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>CLK_DIV/out_clk_s3/I2</td>
</tr>
<tr>
<td>8.080</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s3/F</td>
</tr>
<tr>
<td>8.400</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[2][A]</td>
<td>CLK_DIV/n100_s2/I2</td>
</tr>
<tr>
<td>9.215</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C8[2][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n100_s2/F</td>
</tr>
<tr>
<td>9.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[2][A]</td>
<td>CLK_DIV/count_13_s0/CLK</td>
</tr>
<tr>
<td>22.800</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C8[2][A]</td>
<td>CLK_DIV/count_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.154, 51.547%; route: 2.625, 42.902%; tC2Q: 0.340, 5.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV/count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV/count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>CLK_DIV/count_10_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C8[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_10_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CLK_DIV/n99_s4/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/n99_s4/F</td>
</tr>
<tr>
<td>5.825</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>CLK_DIV/out_clk_s5/I3</td>
</tr>
<tr>
<td>6.589</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s5/F</td>
</tr>
<tr>
<td>7.320</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>CLK_DIV/out_clk_s3/I2</td>
</tr>
<tr>
<td>8.084</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s3/F</td>
</tr>
<tr>
<td>8.739</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>CLK_DIV/n103_s2/I2</td>
</tr>
<tr>
<td>9.203</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n103_s2/F</td>
</tr>
<tr>
<td>9.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>CLK_DIV/count_10_s0/CLK</td>
</tr>
<tr>
<td>22.800</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>CLK_DIV/count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.808, 45.980%; route: 2.959, 48.458%; tC2Q: 0.340, 5.562%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV/count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV/count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>CLK_DIV/count_10_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C8[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_10_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CLK_DIV/n99_s4/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/n99_s4/F</td>
</tr>
<tr>
<td>5.825</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>CLK_DIV/out_clk_s5/I3</td>
</tr>
<tr>
<td>6.589</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s5/F</td>
</tr>
<tr>
<td>7.320</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>CLK_DIV/out_clk_s3/I2</td>
</tr>
<tr>
<td>8.080</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s3/F</td>
</tr>
<tr>
<td>8.406</td>
<td>0.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[0][B]</td>
<td>CLK_DIV/n102_s2/I0</td>
</tr>
<tr>
<td>9.171</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C8[0][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/n102_s2/F</td>
</tr>
<tr>
<td>9.171</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][B]</td>
<td style=" font-weight:bold;">CLK_DIV/count_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[0][B]</td>
<td>CLK_DIV/count_11_s0/CLK</td>
</tr>
<tr>
<td>22.800</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C8[0][B]</td>
<td>CLK_DIV/count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.104, 51.101%; route: 2.631, 43.308%; tC2Q: 0.340, 5.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV/count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>CLK_DIV/count_10_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C8[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_10_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CLK_DIV/n99_s4/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/n99_s4/F</td>
</tr>
<tr>
<td>5.825</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>CLK_DIV/out_clk_s5/I3</td>
</tr>
<tr>
<td>6.589</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s5/F</td>
</tr>
<tr>
<td>7.320</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>CLK_DIV/out_clk_s3/I2</td>
</tr>
<tr>
<td>8.080</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s3/F</td>
</tr>
<tr>
<td>8.406</td>
<td>0.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CLK_DIV/n101_s2/I0</td>
</tr>
<tr>
<td>9.171</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n101_s2/F</td>
</tr>
<tr>
<td>9.171</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CLK_DIV/count_12_s0/CLK</td>
</tr>
<tr>
<td>22.800</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>CLK_DIV/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.104, 51.101%; route: 2.631, 43.308%; tC2Q: 0.340, 5.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV/count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV/count_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>CLK_DIV/count_10_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C8[2][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_10_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>CLK_DIV/n99_s4/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/n99_s4/F</td>
</tr>
<tr>
<td>5.825</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>CLK_DIV/out_clk_s5/I3</td>
</tr>
<tr>
<td>6.589</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s5/F</td>
</tr>
<tr>
<td>7.320</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>CLK_DIV/out_clk_s3/I2</td>
</tr>
<tr>
<td>8.080</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/out_clk_s3/F</td>
</tr>
<tr>
<td>8.400</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>CLK_DIV/n90_s2/I2</td>
</tr>
<tr>
<td>9.165</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV/n90_s2/F</td>
</tr>
<tr>
<td>9.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">CLK_DIV/count_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>CLK_DIV/count_23_s0/CLK</td>
</tr>
<tr>
<td>22.800</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>CLK_DIV/count_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.104, 51.150%; route: 2.625, 43.253%; tC2Q: 0.340, 5.597%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C17[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
</tr>
<tr>
<td>14.305</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>CONTROL_SHIFTER/LOADER/n110_s1/I2</td>
</tr>
<tr>
<td>14.768</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/LOADER/n110_s1/F</td>
</tr>
<tr>
<td>15.902</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.463, 20.064%; route: 1.506, 65.223%; tC2Q: 0.340, 14.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C17[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
</tr>
<tr>
<td>14.305</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>CONTROL_SHIFTER/LOADER/n110_s1/I2</td>
</tr>
<tr>
<td>14.768</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/LOADER/n110_s1/F</td>
</tr>
<tr>
<td>15.902</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.463, 20.064%; route: 1.506, 65.223%; tC2Q: 0.340, 14.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C17[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
</tr>
<tr>
<td>14.305</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>CONTROL_SHIFTER/LOADER/n110_s1/I2</td>
</tr>
<tr>
<td>14.768</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/LOADER/n110_s1/F</td>
</tr>
<tr>
<td>15.902</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.463, 20.064%; route: 1.506, 65.223%; tC2Q: 0.340, 14.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C17[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
</tr>
<tr>
<td>14.305</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>CONTROL_SHIFTER/LOADER/n110_s1/I2</td>
</tr>
<tr>
<td>14.768</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/LOADER/n110_s1/F</td>
</tr>
<tr>
<td>15.902</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_3_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.463, 20.064%; route: 1.506, 65.223%; tC2Q: 0.340, 14.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C17[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
</tr>
<tr>
<td>14.305</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>CONTROL_SHIFTER/LOADER/n110_s1/I2</td>
</tr>
<tr>
<td>14.768</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/LOADER/n110_s1/F</td>
</tr>
<tr>
<td>15.902</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/count_4_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.463, 20.064%; route: 1.506, 65.223%; tC2Q: 0.340, 14.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C17[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
</tr>
<tr>
<td>14.537</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/n17_s3/I3</td>
</tr>
<tr>
<td>15.001</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/LOADER/n17_s3/F</td>
</tr>
<tr>
<td>15.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_0_s1/CLK</td>
</tr>
<tr>
<td>22.800</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 32.954%; route: 0.604, 42.917%; tC2Q: 0.340, 24.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C17[2][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_5_s0/Q</td>
</tr>
<tr>
<td>3.808</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>CONTROL_SHIFTER/LOADER/n55_s5/I2</td>
</tr>
<tr>
<td>4.622</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/LOADER/n55_s5/F</td>
</tr>
<tr>
<td>4.630</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>CONTROL_SHIFTER/LOADER/n55_s4/I3</td>
</tr>
<tr>
<td>5.224</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/LOADER/n55_s4/F</td>
</tr>
<tr>
<td>5.473</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/finish_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLK</td>
</tr>
<tr>
<td>13.562</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.497</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.409, 59.267%; route: 0.629, 26.444%; tC2Q: 0.340, 14.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/STCP_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R11C17[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
</tr>
<tr>
<td>14.768</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/STCP_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>CONTROL_SHIFTER/LOADER/STCP_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT17[B]</td>
<td>CONTROL_SHIFTER/LOADER/STCP_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.835, 71.089%; tC2Q: 0.340, 28.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/SHCP_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLK</td>
</tr>
<tr>
<td>13.933</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R11C17[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/finish_s0/Q</td>
</tr>
<tr>
<td>14.458</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/SHCP_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/SHCP_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C16[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/SHCP_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.525, 60.709%; tC2Q: 0.340, 39.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/previous_addr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_11_s0/Q</td>
</tr>
<tr>
<td>1.415</td>
<td>0.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>CONTROL_SHIFTER/previous_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/previous_addr_11_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>CONTROL_SHIFTER/previous_addr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.452, 64.653%; tC2Q: 0.247, 35.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/previous_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>CONTROL_SHIFTER/r_addr_7_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C15[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_7_s0/Q</td>
</tr>
<tr>
<td>1.427</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>CONTROL_SHIFTER/previous_addr_7_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/previous_addr_7_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>CONTROL_SHIFTER/previous_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.464, 65.258%; tC2Q: 0.247, 34.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/previous_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>CONTROL_SHIFTER/r_addr_8_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C15[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_8_s0/Q</td>
</tr>
<tr>
<td>1.643</td>
<td>0.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>CONTROL_SHIFTER/previous_addr_8_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/previous_addr_8_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>CONTROL_SHIFTER/previous_addr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.681, 73.370%; tC2Q: 0.247, 26.630%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pre_r_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>r_addr_7_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">r_addr_7_s0/Q</td>
</tr>
<tr>
<td>1.644</td>
<td>0.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">pre_r_addr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>pre_r_addr_7_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pre_r_addr_7_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>pre_r_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.682, 73.400%; tC2Q: 0.247, 26.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pre_r_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>r_addr_1_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C12[0][A]</td>
<td style=" font-weight:bold;">r_addr_1_s0/Q</td>
</tr>
<tr>
<td>1.647</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">pre_r_addr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>pre_r_addr_1_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pre_r_addr_1_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>pre_r_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 73.479%; tC2Q: 0.247, 26.521%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/previous_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>CONTROL_SHIFTER/r_addr_1_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_1_s0/Q</td>
</tr>
<tr>
<td>1.648</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>CONTROL_SHIFTER/previous_addr_1_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/previous_addr_1_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>CONTROL_SHIFTER/previous_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.685, 73.504%; tC2Q: 0.247, 26.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/previous_addr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td>CONTROL_SHIFTER/r_addr_10_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C15[0][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_10_s0/Q</td>
</tr>
<tr>
<td>1.657</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][B]</td>
<td>CONTROL_SHIFTER/previous_addr_10_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/previous_addr_10_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C16[0][B]</td>
<td>CONTROL_SHIFTER/previous_addr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 73.770%; tC2Q: 0.247, 26.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pre_r_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>r_addr_0_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">r_addr_0_s0/Q</td>
</tr>
<tr>
<td>1.658</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">pre_r_addr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>pre_r_addr_0_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pre_r_addr_0_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>pre_r_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 73.794%; tC2Q: 0.247, 26.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pre_r_addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][B]</td>
<td>r_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C12[1][B]</td>
<td style=" font-weight:bold;">r_addr_4_s0/Q</td>
</tr>
<tr>
<td>1.672</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">pre_r_addr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>pre_r_addr_4_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pre_r_addr_4_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>pre_r_addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.710, 74.182%; tC2Q: 0.247, 25.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pre_r_addr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>r_addr_9_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">r_addr_9_s0/Q</td>
</tr>
<tr>
<td>1.672</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" font-weight:bold;">pre_r_addr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>pre_r_addr_9_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pre_r_addr_9_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>pre_r_addr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.710, 74.182%; tC2Q: 0.247, 25.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pre_r_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>r_addr_3_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">r_addr_3_s0/Q</td>
</tr>
<tr>
<td>1.673</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td style=" font-weight:bold;">pre_r_addr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>pre_r_addr_3_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pre_r_addr_3_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>pre_r_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 74.205%; tC2Q: 0.247, 25.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pre_r_addr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][B]</td>
<td>r_addr_10_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C13[1][B]</td>
<td style=" font-weight:bold;">r_addr_10_s0/Q</td>
</tr>
<tr>
<td>1.673</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td style=" font-weight:bold;">pre_r_addr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>pre_r_addr_10_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pre_r_addr_10_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>pre_r_addr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 74.205%; tC2Q: 0.247, 25.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pre_r_addr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td>r_addr_11_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C13[2][A]</td>
<td style=" font-weight:bold;">r_addr_11_s0/Q</td>
</tr>
<tr>
<td>1.674</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" font-weight:bold;">pre_r_addr_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>pre_r_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pre_r_addr_11_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>pre_r_addr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 74.217%; tC2Q: 0.247, 25.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/previous_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>CONTROL_SHIFTER/r_addr_0_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_0_s0/Q</td>
</tr>
<tr>
<td>1.677</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td>CONTROL_SHIFTER/previous_addr_0_s1/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/previous_addr_0_s1</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[2][A]</td>
<td>CONTROL_SHIFTER/previous_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 74.305%; tC2Q: 0.247, 25.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pre_r_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>r_addr_8_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C13[0][B]</td>
<td style=" font-weight:bold;">r_addr_8_s0/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td style=" font-weight:bold;">pre_r_addr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>pre_r_addr_8_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pre_r_addr_8_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>pre_r_addr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.855, 77.586%; tC2Q: 0.247, 22.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pre_r_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td>r_addr_2_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C12[0][B]</td>
<td style=" font-weight:bold;">r_addr_2_s0/Q</td>
</tr>
<tr>
<td>1.823</td>
<td>0.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">pre_r_addr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>pre_r_addr_2_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pre_r_addr_2_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>pre_r_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.860, 77.695%; tC2Q: 0.247, 22.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/previous_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td>CONTROL_SHIFTER/r_addr_6_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R11C16[0][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_6_s0/Q</td>
</tr>
<tr>
<td>1.868</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td>CONTROL_SHIFTER/previous_addr_6_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/previous_addr_6_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C15[2][A]</td>
<td>CONTROL_SHIFTER/previous_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.905, 78.561%; tC2Q: 0.247, 21.439%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pre_r_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[2][A]</td>
<td>r_addr_5_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C12[2][A]</td>
<td style=" font-weight:bold;">r_addr_5_s0/Q</td>
</tr>
<tr>
<td>1.868</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" font-weight:bold;">pre_r_addr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>pre_r_addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pre_r_addr_5_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>pre_r_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.905, 78.561%; tC2Q: 0.247, 21.439%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pre_r_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[2][B]</td>
<td>r_addr_6_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C12[2][B]</td>
<td style=" font-weight:bold;">r_addr_6_s0/Q</td>
</tr>
<tr>
<td>1.868</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td style=" font-weight:bold;">pre_r_addr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>pre_r_addr_6_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pre_r_addr_6_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>pre_r_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.905, 78.561%; tC2Q: 0.247, 21.439%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pre_r_addr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>r_addr_12_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">r_addr_12_s0/Q</td>
</tr>
<tr>
<td>1.870</td>
<td>0.907</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">pre_r_addr_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>pre_r_addr_12_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pre_r_addr_12_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>pre_r_addr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.907, 78.597%; tC2Q: 0.247, 21.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/previous_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>CONTROL_SHIFTER/r_addr_5_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_5_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>CONTROL_SHIFTER/previous_addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/previous_addr_5_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>CONTROL_SHIFTER/previous_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.909, 78.626%; tC2Q: 0.247, 21.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/previous_addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>CONTROL_SHIFTER/r_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R11C17[0][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_4_s0/Q</td>
</tr>
<tr>
<td>1.872</td>
<td>0.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td>CONTROL_SHIFTER/previous_addr_4_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/previous_addr_4_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C15[0][B]</td>
<td>CONTROL_SHIFTER/previous_addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.909, 78.630%; tC2Q: 0.247, 21.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>CONTROL_SHIFTER/r_addr_3_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_3_s0/Q</td>
</tr>
<tr>
<td>1.885</td>
<td>0.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/previous_addr_3_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.922, 78.869%; tC2Q: 0.247, 21.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/previous_addr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>CONTROL_SHIFTER/r_addr_9_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C15[1][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_9_s0/Q</td>
</tr>
<tr>
<td>2.044</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>CONTROL_SHIFTER/previous_addr_9_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/previous_addr_9_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>CONTROL_SHIFTER/previous_addr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.081, 81.406%; tC2Q: 0.247, 18.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/previous_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][B]</td>
<td>CONTROL_SHIFTER/r_addr_2_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R11C17[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.065</td>
<td>1.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][B]</td>
<td>CONTROL_SHIFTER/previous_addr_2_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/previous_addr_2_s0</td>
</tr>
<tr>
<td>2.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[1][B]</td>
<td>CONTROL_SHIFTER/previous_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.102, 81.694%; tC2Q: 0.247, 18.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_3_s0/Q</td>
</tr>
<tr>
<td>4.031</td>
<td>0.595</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td>CONTROL_SHIFTER/n304_s0/I0</td>
</tr>
<tr>
<td>4.741</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n304_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>CONTROL_SHIFTER/n305_s0/CIN</td>
</tr>
<tr>
<td>4.783</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n305_s0/COUT</td>
</tr>
<tr>
<td>4.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>CONTROL_SHIFTER/n306_s0/CIN</td>
</tr>
<tr>
<td>4.826</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n306_s0/COUT</td>
</tr>
<tr>
<td>4.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td>CONTROL_SHIFTER/n307_s0/CIN</td>
</tr>
<tr>
<td>4.868</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n307_s0/COUT</td>
</tr>
<tr>
<td>4.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td>CONTROL_SHIFTER/n308_s0/CIN</td>
</tr>
<tr>
<td>4.910</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n308_s0/COUT</td>
</tr>
<tr>
<td>4.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][B]</td>
<td>CONTROL_SHIFTER/n309_s0/CIN</td>
</tr>
<tr>
<td>4.952</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n309_s0/COUT</td>
</tr>
<tr>
<td>4.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C16[0][A]</td>
<td>CONTROL_SHIFTER/n310_s0/CIN</td>
</tr>
<tr>
<td>4.995</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n310_s0/COUT</td>
</tr>
<tr>
<td>4.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C16[0][B]</td>
<td>CONTROL_SHIFTER/n311_s0/CIN</td>
</tr>
<tr>
<td>5.037</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n311_s0/COUT</td>
</tr>
<tr>
<td>5.817</td>
<td>0.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I3</td>
</tr>
<tr>
<td>6.281</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/finish_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLK</td>
</tr>
<tr>
<td>13.562</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.497</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.469, 35.394%; route: 2.343, 56.426%; tC2Q: 0.340, 8.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 64.391%; route: 1.280, 35.609%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/STCP_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_3_s0/Q</td>
</tr>
<tr>
<td>4.031</td>
<td>0.595</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td>CONTROL_SHIFTER/n304_s0/I0</td>
</tr>
<tr>
<td>4.741</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n304_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>CONTROL_SHIFTER/n305_s0/CIN</td>
</tr>
<tr>
<td>4.783</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n305_s0/COUT</td>
</tr>
<tr>
<td>4.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>CONTROL_SHIFTER/n306_s0/CIN</td>
</tr>
<tr>
<td>4.826</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n306_s0/COUT</td>
</tr>
<tr>
<td>4.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td>CONTROL_SHIFTER/n307_s0/CIN</td>
</tr>
<tr>
<td>4.868</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n307_s0/COUT</td>
</tr>
<tr>
<td>4.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td>CONTROL_SHIFTER/n308_s0/CIN</td>
</tr>
<tr>
<td>4.910</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n308_s0/COUT</td>
</tr>
<tr>
<td>4.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][B]</td>
<td>CONTROL_SHIFTER/n309_s0/CIN</td>
</tr>
<tr>
<td>4.952</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n309_s0/COUT</td>
</tr>
<tr>
<td>4.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C16[0][A]</td>
<td>CONTROL_SHIFTER/n310_s0/CIN</td>
</tr>
<tr>
<td>4.995</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n310_s0/COUT</td>
</tr>
<tr>
<td>4.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C16[0][B]</td>
<td>CONTROL_SHIFTER/n311_s0/CIN</td>
</tr>
<tr>
<td>5.037</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n311_s0/COUT</td>
</tr>
<tr>
<td>5.817</td>
<td>0.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I3</td>
</tr>
<tr>
<td>6.281</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>7.615</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/STCP_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>CONTROL_SHIFTER/LOADER/STCP_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT17[B]</td>
<td>CONTROL_SHIFTER/LOADER/STCP_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.469, 32.519%; route: 2.710, 59.965%; tC2Q: 0.340, 7.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_3_s0/Q</td>
</tr>
<tr>
<td>4.031</td>
<td>0.595</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td>CONTROL_SHIFTER/n304_s0/I0</td>
</tr>
<tr>
<td>4.741</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n304_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>CONTROL_SHIFTER/n305_s0/CIN</td>
</tr>
<tr>
<td>4.783</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n305_s0/COUT</td>
</tr>
<tr>
<td>4.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>CONTROL_SHIFTER/n306_s0/CIN</td>
</tr>
<tr>
<td>4.826</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n306_s0/COUT</td>
</tr>
<tr>
<td>4.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td>CONTROL_SHIFTER/n307_s0/CIN</td>
</tr>
<tr>
<td>4.868</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n307_s0/COUT</td>
</tr>
<tr>
<td>4.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td>CONTROL_SHIFTER/n308_s0/CIN</td>
</tr>
<tr>
<td>4.910</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n308_s0/COUT</td>
</tr>
<tr>
<td>4.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][B]</td>
<td>CONTROL_SHIFTER/n309_s0/CIN</td>
</tr>
<tr>
<td>4.952</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n309_s0/COUT</td>
</tr>
<tr>
<td>4.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C16[0][A]</td>
<td>CONTROL_SHIFTER/n310_s0/CIN</td>
</tr>
<tr>
<td>4.995</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n310_s0/COUT</td>
</tr>
<tr>
<td>4.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C16[0][B]</td>
<td>CONTROL_SHIFTER/n311_s0/CIN</td>
</tr>
<tr>
<td>5.037</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n311_s0/COUT</td>
</tr>
<tr>
<td>5.817</td>
<td>0.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I3</td>
</tr>
<tr>
<td>6.281</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_0_s1/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.469, 35.394%; route: 2.343, 56.426%; tC2Q: 0.340, 8.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_3_s0/Q</td>
</tr>
<tr>
<td>4.031</td>
<td>0.595</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td>CONTROL_SHIFTER/n304_s0/I0</td>
</tr>
<tr>
<td>4.741</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n304_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>CONTROL_SHIFTER/n305_s0/CIN</td>
</tr>
<tr>
<td>4.783</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n305_s0/COUT</td>
</tr>
<tr>
<td>4.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>CONTROL_SHIFTER/n306_s0/CIN</td>
</tr>
<tr>
<td>4.826</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n306_s0/COUT</td>
</tr>
<tr>
<td>4.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td>CONTROL_SHIFTER/n307_s0/CIN</td>
</tr>
<tr>
<td>4.868</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n307_s0/COUT</td>
</tr>
<tr>
<td>4.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td>CONTROL_SHIFTER/n308_s0/CIN</td>
</tr>
<tr>
<td>4.910</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n308_s0/COUT</td>
</tr>
<tr>
<td>4.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][B]</td>
<td>CONTROL_SHIFTER/n309_s0/CIN</td>
</tr>
<tr>
<td>4.952</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n309_s0/COUT</td>
</tr>
<tr>
<td>4.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C16[0][A]</td>
<td>CONTROL_SHIFTER/n310_s0/CIN</td>
</tr>
<tr>
<td>4.995</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n310_s0/COUT</td>
</tr>
<tr>
<td>4.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C16[0][B]</td>
<td>CONTROL_SHIFTER/n311_s0/CIN</td>
</tr>
<tr>
<td>5.037</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n311_s0/COUT</td>
</tr>
<tr>
<td>5.817</td>
<td>0.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I3</td>
</tr>
<tr>
<td>6.281</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>7.149</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.469, 36.262%; route: 2.243, 55.357%; tC2Q: 0.340, 8.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_3_s0/Q</td>
</tr>
<tr>
<td>4.031</td>
<td>0.595</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td>CONTROL_SHIFTER/n304_s0/I0</td>
</tr>
<tr>
<td>4.741</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n304_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>CONTROL_SHIFTER/n305_s0/CIN</td>
</tr>
<tr>
<td>4.783</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n305_s0/COUT</td>
</tr>
<tr>
<td>4.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>CONTROL_SHIFTER/n306_s0/CIN</td>
</tr>
<tr>
<td>4.826</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n306_s0/COUT</td>
</tr>
<tr>
<td>4.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td>CONTROL_SHIFTER/n307_s0/CIN</td>
</tr>
<tr>
<td>4.868</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n307_s0/COUT</td>
</tr>
<tr>
<td>4.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td>CONTROL_SHIFTER/n308_s0/CIN</td>
</tr>
<tr>
<td>4.910</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n308_s0/COUT</td>
</tr>
<tr>
<td>4.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][B]</td>
<td>CONTROL_SHIFTER/n309_s0/CIN</td>
</tr>
<tr>
<td>4.952</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n309_s0/COUT</td>
</tr>
<tr>
<td>4.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C16[0][A]</td>
<td>CONTROL_SHIFTER/n310_s0/CIN</td>
</tr>
<tr>
<td>4.995</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n310_s0/COUT</td>
</tr>
<tr>
<td>4.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C16[0][B]</td>
<td>CONTROL_SHIFTER/n311_s0/CIN</td>
</tr>
<tr>
<td>5.037</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n311_s0/COUT</td>
</tr>
<tr>
<td>5.817</td>
<td>0.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I3</td>
</tr>
<tr>
<td>6.281</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>7.149</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.469, 36.262%; route: 2.243, 55.357%; tC2Q: 0.340, 8.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_3_s0/Q</td>
</tr>
<tr>
<td>4.031</td>
<td>0.595</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td>CONTROL_SHIFTER/n304_s0/I0</td>
</tr>
<tr>
<td>4.741</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n304_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>CONTROL_SHIFTER/n305_s0/CIN</td>
</tr>
<tr>
<td>4.783</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n305_s0/COUT</td>
</tr>
<tr>
<td>4.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>CONTROL_SHIFTER/n306_s0/CIN</td>
</tr>
<tr>
<td>4.826</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n306_s0/COUT</td>
</tr>
<tr>
<td>4.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td>CONTROL_SHIFTER/n307_s0/CIN</td>
</tr>
<tr>
<td>4.868</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n307_s0/COUT</td>
</tr>
<tr>
<td>4.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td>CONTROL_SHIFTER/n308_s0/CIN</td>
</tr>
<tr>
<td>4.910</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n308_s0/COUT</td>
</tr>
<tr>
<td>4.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][B]</td>
<td>CONTROL_SHIFTER/n309_s0/CIN</td>
</tr>
<tr>
<td>4.952</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n309_s0/COUT</td>
</tr>
<tr>
<td>4.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C16[0][A]</td>
<td>CONTROL_SHIFTER/n310_s0/CIN</td>
</tr>
<tr>
<td>4.995</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n310_s0/COUT</td>
</tr>
<tr>
<td>4.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C16[0][B]</td>
<td>CONTROL_SHIFTER/n311_s0/CIN</td>
</tr>
<tr>
<td>5.037</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n311_s0/COUT</td>
</tr>
<tr>
<td>5.817</td>
<td>0.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I3</td>
</tr>
<tr>
<td>6.281</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>7.149</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.469, 36.262%; route: 2.243, 55.357%; tC2Q: 0.340, 8.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_3_s0/Q</td>
</tr>
<tr>
<td>4.031</td>
<td>0.595</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td>CONTROL_SHIFTER/n304_s0/I0</td>
</tr>
<tr>
<td>4.741</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n304_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>CONTROL_SHIFTER/n305_s0/CIN</td>
</tr>
<tr>
<td>4.783</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n305_s0/COUT</td>
</tr>
<tr>
<td>4.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>CONTROL_SHIFTER/n306_s0/CIN</td>
</tr>
<tr>
<td>4.826</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n306_s0/COUT</td>
</tr>
<tr>
<td>4.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td>CONTROL_SHIFTER/n307_s0/CIN</td>
</tr>
<tr>
<td>4.868</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n307_s0/COUT</td>
</tr>
<tr>
<td>4.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td>CONTROL_SHIFTER/n308_s0/CIN</td>
</tr>
<tr>
<td>4.910</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n308_s0/COUT</td>
</tr>
<tr>
<td>4.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][B]</td>
<td>CONTROL_SHIFTER/n309_s0/CIN</td>
</tr>
<tr>
<td>4.952</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n309_s0/COUT</td>
</tr>
<tr>
<td>4.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C16[0][A]</td>
<td>CONTROL_SHIFTER/n310_s0/CIN</td>
</tr>
<tr>
<td>4.995</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n310_s0/COUT</td>
</tr>
<tr>
<td>4.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C16[0][B]</td>
<td>CONTROL_SHIFTER/n311_s0/CIN</td>
</tr>
<tr>
<td>5.037</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n311_s0/COUT</td>
</tr>
<tr>
<td>5.817</td>
<td>0.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I3</td>
</tr>
<tr>
<td>6.281</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>7.149</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_3_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.469, 36.262%; route: 2.243, 55.357%; tC2Q: 0.340, 8.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_3_s0/Q</td>
</tr>
<tr>
<td>4.031</td>
<td>0.595</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td>CONTROL_SHIFTER/n304_s0/I0</td>
</tr>
<tr>
<td>4.741</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n304_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>CONTROL_SHIFTER/n305_s0/CIN</td>
</tr>
<tr>
<td>4.783</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n305_s0/COUT</td>
</tr>
<tr>
<td>4.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>CONTROL_SHIFTER/n306_s0/CIN</td>
</tr>
<tr>
<td>4.826</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n306_s0/COUT</td>
</tr>
<tr>
<td>4.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td>CONTROL_SHIFTER/n307_s0/CIN</td>
</tr>
<tr>
<td>4.868</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n307_s0/COUT</td>
</tr>
<tr>
<td>4.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td>CONTROL_SHIFTER/n308_s0/CIN</td>
</tr>
<tr>
<td>4.910</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n308_s0/COUT</td>
</tr>
<tr>
<td>4.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][B]</td>
<td>CONTROL_SHIFTER/n309_s0/CIN</td>
</tr>
<tr>
<td>4.952</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n309_s0/COUT</td>
</tr>
<tr>
<td>4.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C16[0][A]</td>
<td>CONTROL_SHIFTER/n310_s0/CIN</td>
</tr>
<tr>
<td>4.995</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n310_s0/COUT</td>
</tr>
<tr>
<td>4.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C16[0][B]</td>
<td>CONTROL_SHIFTER/n311_s0/CIN</td>
</tr>
<tr>
<td>5.037</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n311_s0/COUT</td>
</tr>
<tr>
<td>5.817</td>
<td>0.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I3</td>
</tr>
<tr>
<td>6.281</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>7.149</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/count_4_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.469, 36.262%; route: 2.243, 55.357%; tC2Q: 0.340, 8.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>pre_r_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RED_SHIFTER/SHCP_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>pre_r_addr_0_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">pre_r_addr_0_s0/Q</td>
</tr>
<tr>
<td>4.031</td>
<td>0.595</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td>n18_s0/I1</td>
</tr>
<tr>
<td>4.806</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">n18_s0/COUT</td>
</tr>
<tr>
<td>4.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td>n19_s0/CIN</td>
</tr>
<tr>
<td>4.848</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">n19_s0/COUT</td>
</tr>
<tr>
<td>4.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][B]</td>
<td>n20_s0/CIN</td>
</tr>
<tr>
<td>4.890</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">n20_s0/COUT</td>
</tr>
<tr>
<td>4.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[2][A]</td>
<td>n21_s0/CIN</td>
</tr>
<tr>
<td>4.932</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td style=" background: #97FFFF;">n21_s0/COUT</td>
</tr>
<tr>
<td>4.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[2][B]</td>
<td>n22_s0/CIN</td>
</tr>
<tr>
<td>4.975</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">n22_s0/COUT</td>
</tr>
<tr>
<td>4.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td>n23_s0/CIN</td>
</tr>
<tr>
<td>5.017</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">n23_s0/COUT</td>
</tr>
<tr>
<td>5.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][B]</td>
<td>n24_s0/CIN</td>
</tr>
<tr>
<td>5.059</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">n24_s0/COUT</td>
</tr>
<tr>
<td>5.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td>n25_s0/CIN</td>
</tr>
<tr>
<td>5.101</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/COUT</td>
</tr>
<tr>
<td>5.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[1][B]</td>
<td>n26_s0/CIN</td>
</tr>
<tr>
<td>5.144</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">n26_s0/COUT</td>
</tr>
<tr>
<td>5.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[2][A]</td>
<td>n27_s0/CIN</td>
</tr>
<tr>
<td>5.186</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" background: #97FFFF;">n27_s0/COUT</td>
</tr>
<tr>
<td>5.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[2][B]</td>
<td>n28_s0/CIN</td>
</tr>
<tr>
<td>5.228</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">n28_s0/COUT</td>
</tr>
<tr>
<td>5.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C14[0][A]</td>
<td>n29_s0/CIN</td>
</tr>
<tr>
<td>5.270</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">n29_s0/COUT</td>
</tr>
<tr>
<td>5.692</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n32_s1/I2</td>
</tr>
<tr>
<td>6.506</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n32_s1/F</td>
</tr>
<tr>
<td>7.118</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">RED_SHIFTER/SHCP_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>RED_SHIFTER/SHCP_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>RED_SHIFTER/SHCP_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.053, 51.058%; route: 1.629, 40.496%; tC2Q: 0.340, 8.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>pre_r_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>GREEN_SHIFTER/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>pre_r_addr_0_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">pre_r_addr_0_s0/Q</td>
</tr>
<tr>
<td>4.031</td>
<td>0.595</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td>n18_s0/I1</td>
</tr>
<tr>
<td>4.806</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">n18_s0/COUT</td>
</tr>
<tr>
<td>4.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td>n19_s0/CIN</td>
</tr>
<tr>
<td>4.848</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">n19_s0/COUT</td>
</tr>
<tr>
<td>4.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][B]</td>
<td>n20_s0/CIN</td>
</tr>
<tr>
<td>4.890</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">n20_s0/COUT</td>
</tr>
<tr>
<td>4.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[2][A]</td>
<td>n21_s0/CIN</td>
</tr>
<tr>
<td>4.932</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td style=" background: #97FFFF;">n21_s0/COUT</td>
</tr>
<tr>
<td>4.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[2][B]</td>
<td>n22_s0/CIN</td>
</tr>
<tr>
<td>4.975</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">n22_s0/COUT</td>
</tr>
<tr>
<td>4.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td>n23_s0/CIN</td>
</tr>
<tr>
<td>5.017</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">n23_s0/COUT</td>
</tr>
<tr>
<td>5.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][B]</td>
<td>n24_s0/CIN</td>
</tr>
<tr>
<td>5.059</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">n24_s0/COUT</td>
</tr>
<tr>
<td>5.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td>n25_s0/CIN</td>
</tr>
<tr>
<td>5.101</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/COUT</td>
</tr>
<tr>
<td>5.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[1][B]</td>
<td>n26_s0/CIN</td>
</tr>
<tr>
<td>5.144</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">n26_s0/COUT</td>
</tr>
<tr>
<td>5.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[2][A]</td>
<td>n27_s0/CIN</td>
</tr>
<tr>
<td>5.186</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" background: #97FFFF;">n27_s0/COUT</td>
</tr>
<tr>
<td>5.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[2][B]</td>
<td>n28_s0/CIN</td>
</tr>
<tr>
<td>5.228</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">n28_s0/COUT</td>
</tr>
<tr>
<td>5.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C14[0][A]</td>
<td>n29_s0/CIN</td>
</tr>
<tr>
<td>5.270</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">n29_s0/COUT</td>
</tr>
<tr>
<td>5.692</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n32_s1/I2</td>
</tr>
<tr>
<td>6.506</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n32_s1/F</td>
</tr>
<tr>
<td>7.109</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td style=" font-weight:bold;">GREEN_SHIFTER/count_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>GREEN_SHIFTER/count_2_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>GREEN_SHIFTER/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.053, 51.171%; route: 1.620, 40.365%; tC2Q: 0.340, 8.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>pre_r_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>GREEN_SHIFTER/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>pre_r_addr_0_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">pre_r_addr_0_s0/Q</td>
</tr>
<tr>
<td>4.031</td>
<td>0.595</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td>n18_s0/I1</td>
</tr>
<tr>
<td>4.806</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">n18_s0/COUT</td>
</tr>
<tr>
<td>4.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td>n19_s0/CIN</td>
</tr>
<tr>
<td>4.848</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">n19_s0/COUT</td>
</tr>
<tr>
<td>4.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][B]</td>
<td>n20_s0/CIN</td>
</tr>
<tr>
<td>4.890</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">n20_s0/COUT</td>
</tr>
<tr>
<td>4.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[2][A]</td>
<td>n21_s0/CIN</td>
</tr>
<tr>
<td>4.932</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td style=" background: #97FFFF;">n21_s0/COUT</td>
</tr>
<tr>
<td>4.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[2][B]</td>
<td>n22_s0/CIN</td>
</tr>
<tr>
<td>4.975</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">n22_s0/COUT</td>
</tr>
<tr>
<td>4.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td>n23_s0/CIN</td>
</tr>
<tr>
<td>5.017</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">n23_s0/COUT</td>
</tr>
<tr>
<td>5.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][B]</td>
<td>n24_s0/CIN</td>
</tr>
<tr>
<td>5.059</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">n24_s0/COUT</td>
</tr>
<tr>
<td>5.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td>n25_s0/CIN</td>
</tr>
<tr>
<td>5.101</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/COUT</td>
</tr>
<tr>
<td>5.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[1][B]</td>
<td>n26_s0/CIN</td>
</tr>
<tr>
<td>5.144</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">n26_s0/COUT</td>
</tr>
<tr>
<td>5.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[2][A]</td>
<td>n27_s0/CIN</td>
</tr>
<tr>
<td>5.186</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" background: #97FFFF;">n27_s0/COUT</td>
</tr>
<tr>
<td>5.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[2][B]</td>
<td>n28_s0/CIN</td>
</tr>
<tr>
<td>5.228</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">n28_s0/COUT</td>
</tr>
<tr>
<td>5.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C14[0][A]</td>
<td>n29_s0/CIN</td>
</tr>
<tr>
<td>5.270</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">n29_s0/COUT</td>
</tr>
<tr>
<td>5.692</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n32_s1/I2</td>
</tr>
<tr>
<td>6.506</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n32_s1/F</td>
</tr>
<tr>
<td>7.109</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td style=" font-weight:bold;">GREEN_SHIFTER/count_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>GREEN_SHIFTER/count_0_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>GREEN_SHIFTER/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.053, 51.171%; route: 1.620, 40.365%; tC2Q: 0.340, 8.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>pre_r_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>GREEN_SHIFTER/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>pre_r_addr_0_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">pre_r_addr_0_s0/Q</td>
</tr>
<tr>
<td>4.031</td>
<td>0.595</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td>n18_s0/I1</td>
</tr>
<tr>
<td>4.806</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">n18_s0/COUT</td>
</tr>
<tr>
<td>4.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td>n19_s0/CIN</td>
</tr>
<tr>
<td>4.848</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">n19_s0/COUT</td>
</tr>
<tr>
<td>4.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][B]</td>
<td>n20_s0/CIN</td>
</tr>
<tr>
<td>4.890</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">n20_s0/COUT</td>
</tr>
<tr>
<td>4.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[2][A]</td>
<td>n21_s0/CIN</td>
</tr>
<tr>
<td>4.932</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td style=" background: #97FFFF;">n21_s0/COUT</td>
</tr>
<tr>
<td>4.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[2][B]</td>
<td>n22_s0/CIN</td>
</tr>
<tr>
<td>4.975</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">n22_s0/COUT</td>
</tr>
<tr>
<td>4.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td>n23_s0/CIN</td>
</tr>
<tr>
<td>5.017</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">n23_s0/COUT</td>
</tr>
<tr>
<td>5.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][B]</td>
<td>n24_s0/CIN</td>
</tr>
<tr>
<td>5.059</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">n24_s0/COUT</td>
</tr>
<tr>
<td>5.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td>n25_s0/CIN</td>
</tr>
<tr>
<td>5.101</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/COUT</td>
</tr>
<tr>
<td>5.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[1][B]</td>
<td>n26_s0/CIN</td>
</tr>
<tr>
<td>5.144</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">n26_s0/COUT</td>
</tr>
<tr>
<td>5.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[2][A]</td>
<td>n27_s0/CIN</td>
</tr>
<tr>
<td>5.186</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" background: #97FFFF;">n27_s0/COUT</td>
</tr>
<tr>
<td>5.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[2][B]</td>
<td>n28_s0/CIN</td>
</tr>
<tr>
<td>5.228</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">n28_s0/COUT</td>
</tr>
<tr>
<td>5.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C14[0][A]</td>
<td>n29_s0/CIN</td>
</tr>
<tr>
<td>5.270</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">n29_s0/COUT</td>
</tr>
<tr>
<td>5.692</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n32_s1/I2</td>
</tr>
<tr>
<td>6.506</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n32_s1/F</td>
</tr>
<tr>
<td>7.109</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" font-weight:bold;">GREEN_SHIFTER/count_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>GREEN_SHIFTER/count_1_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>GREEN_SHIFTER/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.053, 51.171%; route: 1.620, 40.365%; tC2Q: 0.340, 8.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/SHCP_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>CONTROL_SHIFTER/previous_addr_3_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/previous_addr_3_s0/Q</td>
</tr>
<tr>
<td>4.031</td>
<td>0.595</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td>CONTROL_SHIFTER/n304_s0/I0</td>
</tr>
<tr>
<td>4.741</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n304_s0/COUT</td>
</tr>
<tr>
<td>4.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>CONTROL_SHIFTER/n305_s0/CIN</td>
</tr>
<tr>
<td>4.783</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n305_s0/COUT</td>
</tr>
<tr>
<td>4.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>CONTROL_SHIFTER/n306_s0/CIN</td>
</tr>
<tr>
<td>4.826</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n306_s0/COUT</td>
</tr>
<tr>
<td>4.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td>CONTROL_SHIFTER/n307_s0/CIN</td>
</tr>
<tr>
<td>4.868</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n307_s0/COUT</td>
</tr>
<tr>
<td>4.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td>CONTROL_SHIFTER/n308_s0/CIN</td>
</tr>
<tr>
<td>4.910</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n308_s0/COUT</td>
</tr>
<tr>
<td>4.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][B]</td>
<td>CONTROL_SHIFTER/n309_s0/CIN</td>
</tr>
<tr>
<td>4.952</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n309_s0/COUT</td>
</tr>
<tr>
<td>4.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C16[0][A]</td>
<td>CONTROL_SHIFTER/n310_s0/CIN</td>
</tr>
<tr>
<td>4.995</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n310_s0/COUT</td>
</tr>
<tr>
<td>4.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C16[0][B]</td>
<td>CONTROL_SHIFTER/n311_s0/CIN</td>
</tr>
<tr>
<td>5.037</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/n311_s0/COUT</td>
</tr>
<tr>
<td>5.817</td>
<td>0.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I3</td>
</tr>
<tr>
<td>6.281</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>6.542</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/SHCP_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/SHCP_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C16[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/SHCP_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.469, 42.644%; route: 1.637, 47.499%; tC2Q: 0.340, 9.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/SHCP_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_11_s0/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I2</td>
</tr>
<tr>
<td>1.556</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>1.735</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/SHCP_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/SHCP_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/LOADER/SHCP_s0</td>
</tr>
<tr>
<td>2.147</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/SHCP_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 40.418%; route: 0.360, 35.351%; tC2Q: 0.247, 24.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_11_s0/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I2</td>
</tr>
<tr>
<td>1.556</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>2.166</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0</td>
</tr>
<tr>
<td>2.147</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 28.407%; route: 0.791, 54.562%; tC2Q: 0.247, 17.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_11_s0/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I2</td>
</tr>
<tr>
<td>1.556</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>2.166</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0</td>
</tr>
<tr>
<td>2.147</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 28.407%; route: 0.791, 54.562%; tC2Q: 0.247, 17.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_11_s0/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I2</td>
</tr>
<tr>
<td>1.556</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>2.166</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0</td>
</tr>
<tr>
<td>2.147</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>CONTROL_SHIFTER/LOADER/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 28.407%; route: 0.791, 54.562%; tC2Q: 0.247, 17.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_11_s0/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I2</td>
</tr>
<tr>
<td>1.556</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>2.166</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_3_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/LOADER/count_3_s0</td>
</tr>
<tr>
<td>2.147</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 28.407%; route: 0.791, 54.562%; tC2Q: 0.247, 17.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_11_s0/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I2</td>
</tr>
<tr>
<td>1.556</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>2.166</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/count_4_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/LOADER/count_4_s0</td>
</tr>
<tr>
<td>2.147</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 28.407%; route: 0.791, 54.562%; tC2Q: 0.247, 17.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_11_s0/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I2</td>
</tr>
<tr>
<td>1.556</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>2.178</td>
<td>0.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/count_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_0_s1/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/LOADER/count_0_s1</td>
</tr>
<tr>
<td>2.147</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>CONTROL_SHIFTER/LOADER/count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 28.175%; route: 0.803, 54.933%; tC2Q: 0.247, 16.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RED_SHIFTER/SHCP_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>r_addr_12_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">r_addr_12_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n32_s1/I0</td>
</tr>
<tr>
<td>1.975</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n32_s1/F</td>
</tr>
<tr>
<td>2.347</td>
<td>0.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">RED_SHIFTER/SHCP_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>RED_SHIFTER/SHCP_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RED_SHIFTER/SHCP_s0</td>
</tr>
<tr>
<td>2.147</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>RED_SHIFTER/SHCP_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 25.250%; route: 0.973, 59.612%; tC2Q: 0.247, 15.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/STCP_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_11_s0/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I2</td>
</tr>
<tr>
<td>1.556</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>2.366</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/STCP_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>CONTROL_SHIFTER/LOADER/STCP_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/LOADER/STCP_s0</td>
</tr>
<tr>
<td>2.147</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT17[B]</td>
<td>CONTROL_SHIFTER/LOADER/STCP_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 24.959%; route: 0.992, 60.078%; tC2Q: 0.247, 14.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>GREEN_SHIFTER/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>r_addr_12_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">r_addr_12_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n32_s1/I0</td>
</tr>
<tr>
<td>1.975</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n32_s1/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td style=" font-weight:bold;">GREEN_SHIFTER/count_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>GREEN_SHIFTER/count_2_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>GREEN_SHIFTER/count_2_s0</td>
</tr>
<tr>
<td>2.147</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>GREEN_SHIFTER/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 24.429%; route: 1.028, 60.926%; tC2Q: 0.247, 14.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>GREEN_SHIFTER/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>r_addr_12_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">r_addr_12_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n32_s1/I0</td>
</tr>
<tr>
<td>1.975</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n32_s1/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td style=" font-weight:bold;">GREEN_SHIFTER/count_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>GREEN_SHIFTER/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>GREEN_SHIFTER/count_0_s0</td>
</tr>
<tr>
<td>2.147</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>GREEN_SHIFTER/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 24.429%; route: 1.028, 60.926%; tC2Q: 0.247, 14.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>GREEN_SHIFTER/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>r_addr_12_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">r_addr_12_s0/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n32_s1/I0</td>
</tr>
<tr>
<td>1.975</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n32_s1/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" font-weight:bold;">GREEN_SHIFTER/count_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>GREEN_SHIFTER/count_1_s0/CLK</td>
</tr>
<tr>
<td>2.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>GREEN_SHIFTER/count_1_s0</td>
</tr>
<tr>
<td>2.147</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>GREEN_SHIFTER/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 24.429%; route: 1.028, 60.926%; tC2Q: 0.247, 14.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-7.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTROL_SHIFTER/r_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R11C10[0][A]</td>
<td>CLK_DIV/out_clk_s0/Q</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CONTROL_SHIFTER/r_addr_11_s0/CLK</td>
</tr>
<tr>
<td>0.963</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/r_addr_11_s0/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>CONTROL_SHIFTER/data_changed_s1/I2</td>
</tr>
<tr>
<td>1.556</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">CONTROL_SHIFTER/data_changed_s1/F</td>
</tr>
<tr>
<td>2.178</td>
<td>0.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td style=" font-weight:bold;">CONTROL_SHIFTER/LOADER/finish_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-10.000</td>
<td>-10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>-8.458</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>-7.553</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLK</td>
</tr>
<tr>
<td>-7.523</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
<tr>
<td>-7.513</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.732</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 28.175%; route: 0.803, 54.933%; tC2Q: 0.247, 16.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 63.007%; route: 0.905, 36.993%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pre_r_addr_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>pre_r_addr_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>pre_r_addr_11_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pre_r_addr_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>pre_r_addr_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>pre_r_addr_9_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pre_r_addr_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>pre_r_addr_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>pre_r_addr_5_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CLK_DIV/count_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>CLK_DIV/count_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>CLK_DIV/count_21_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CLK_DIV/count_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>CLK_DIV/count_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>CLK_DIV/count_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>CONTROL_SHIFTER/LOADER/finish_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>GREEN_SHIFTER/count_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>GREEN_SHIFTER/count_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>GREEN_SHIFTER/count_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CLK_DIV/count_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>CLK_DIV/count_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>CLK_DIV/count_6_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>GREEN_SHIFTER/count_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>GREEN_SHIFTER/count_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>GREEN_SHIFTER/count_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>GREEN_SHIFTER/count_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>GREEN_SHIFTER/count_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>GREEN_SHIFTER/count_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>66</td>
<td>master_clk_d</td>
<td>5.140</td>
<td>1.280</td>
</tr>
<tr>
<td>33</td>
<td>slave_clk</td>
<td>5.264</td>
<td>1.279</td>
</tr>
<tr>
<td>18</td>
<td>r_addr[1]</td>
<td>5.956</td>
<td>1.345</td>
</tr>
<tr>
<td>16</td>
<td>r_addr[2]</td>
<td>5.264</td>
<td>1.789</td>
</tr>
<tr>
<td>16</td>
<td>r_addr[5]</td>
<td>5.654</td>
<td>1.436</td>
</tr>
<tr>
<td>16</td>
<td>r_addr[0]</td>
<td>6.592</td>
<td>1.109</td>
</tr>
<tr>
<td>15</td>
<td>r_addr[4]</td>
<td>5.647</td>
<td>1.441</td>
</tr>
<tr>
<td>15</td>
<td>out_clk_5</td>
<td>12.439</td>
<td>0.754</td>
</tr>
<tr>
<td>13</td>
<td>r_addr[3]</td>
<td>5.749</td>
<td>1.555</td>
</tr>
<tr>
<td>13</td>
<td>n156_5</td>
<td>15.261</td>
<td>1.329</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C12</td>
<td>83.33%</td>
</tr>
<tr>
<td>R11C13</td>
<td>83.33%</td>
</tr>
<tr>
<td>R8C13</td>
<td>77.78%</td>
</tr>
<tr>
<td>R9C17</td>
<td>73.61%</td>
</tr>
<tr>
<td>R11C17</td>
<td>73.61%</td>
</tr>
<tr>
<td>R11C10</td>
<td>72.22%</td>
</tr>
<tr>
<td>R9C8</td>
<td>72.22%</td>
</tr>
<tr>
<td>R11C8</td>
<td>70.83%</td>
</tr>
<tr>
<td>R8C12</td>
<td>68.06%</td>
</tr>
<tr>
<td>R12C8</td>
<td>68.06%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
