#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu May 21 09:25:39 2020
# Process ID: 18436
# Current directory: E:/1PD/FPGA/My/WaveWidthPhase2constrain
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18208 E:\1PD\FPGA\My\WaveWidthPhase2constrain\PLToPS1.xpr
# Log file: E:/1PD/FPGA/My/WaveWidthPhase2constrain/vivado.log
# Journal file: E:/1PD/FPGA/My/WaveWidthPhase2constrain\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.xpr
INFO: [Project 1-313] Project file moved from 'E:/1PD/FPGA/My/WaveWidthPhase2 - constrain' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Xilinx17.4/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 995.355 ; gain = 289.801
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu May 21 09:29:55 2020] Launched impl_1...
Run output will be captured here: E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249855184
set_property PROGRAM.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z035_1]
set_property PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
set_property FULL_PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
current_hw_device [get_hw_devices xc7z035_1]
refresh_hw_device [lindex [get_hw_devices xc7z035_1] 0]
INFO: [Labtools 27-1434] Device xc7z035 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_0' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_1' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_2' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
set_property FULL_PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
set_property PROGRAM.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z035_1]
program_hw_devices [get_hw_devices xc7z035_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z035_1] 0]
INFO: [Labtools 27-2302] Device xc7z035 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]]
WARNING: Simulation object example_top/ddr3read_en1 was not found in the design.
WARNING: Simulation object example_top/ddr3read_en2 was not found in the design.
WARNING: Simulation object example_top/PeriodPoint_num was not found in the design.
WARNING: Simulation object example_top/Read_Fifo_empty was not found in the design.
WARNING: Simulation object u_ila_0_Read_Fifo_rden was not found in the design.
WARNING: Simulation object example_top/Read_Fifo_Out was not found in the design.
WARNING: Simulation object example_top/Read_Fifo_rusdw_o was not found in the design.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
WARNING: Simulation object example_top/state was not found in the design.
WARNING: Simulation object example_top/MonopulseExHold was not found in the design.
WARNING: Simulation object example_top/SendToArm_begin was not found in the design.
WARNING: Simulation object example_top/SendToArm_Over was not found in the design.
WARNING: Simulation object SendOver was not found in the design.
WARNING: Simulation object SendOver1 was not found in the design.
WARNING: Simulation object SendOver_reg1 was not found in the design.
WARNING: Simulation object SendOver_reg2 was not found in the design.
WARNING: Simulation object StartSample was not found in the design.
WARNING: Simulation object StartSample1 was not found in the design.
WARNING: Simulation object StartSample_reg1 was not found in the design.
WARNING: Simulation object StartSample_reg2 was not found in the design.
WARNING: Simulation object example_top/Write_Fifo_datain was not found in the design.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_2"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_2.wcfg} -radix unsigned { {example_top/Read_Fifo_Out} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 10:09:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-May-21 10:09:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
ERROR: [Labtools 27-3258] Due to ILA core feature implementation, probes which do not match the complete ILA core probe port from MSB to LSB may only use operator 'eq' or 'neq'.
hw_ila 'hw_ila_2' hw_probe 'example_top/Read_Fifo_Out[15:0]' with MAP property 'probe13[15:0]' uses operator 'gteq' in compare value 'gteq16'u240'.
ERROR: [Labtools 27-1385] Aborting Tcl command, due to incorrect hw_probe compare value operator usage.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 10:11:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-May-21 10:11:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-21 10:11:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-21 10:11:31
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-21 10:13:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-21 10:13:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
file copy -force E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.sysdef E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.sdk/system_wrapper.hdf

launch_sdk -workspace E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.sdk -hwspec E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.sdk -hwspec E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
save_wave_config {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249855184
set_property PROGRAM.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z035_1]
set_property PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
set_property FULL_PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
current_hw_device [get_hw_devices xc7z035_1]
refresh_hw_device [lindex [get_hw_devices xc7z035_1] 0]
INFO: [Labtools 27-2302] Device xc7z035 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
WARNING: [Labtools 27-1973] Mismatch between the design programmed into the device xc7z035 (JTAG device index = 1) and the probes file(s) E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx.
 The device core at location uuid_23E7D65A79BC59F7BC47406C1714DFAE, has 35 ILA Input port(s), but the core in the probes file(s) have 31 ILA Input port(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
set_property FULL_PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
set_property PROGRAM.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z035_1]
program_hw_devices [get_hw_devices xc7z035_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z035_1] 0]
INFO: [Labtools 27-2302] Device xc7z035 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_2"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 10:16:37
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-May-21 10:16:37
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 10:28:10
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_2' trigger was stopped by user at 2020-May-21 10:28:12
WARNING: [Labtools 27-157] hw_ila [hw_ila_2] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 10:28:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-May-21 10:28:13
ERROR: [Common 17-49] Internal Data Exception: Assertion failed:r:/wall/workspaces/wall371/sub/REL/2017.4/src/shared/labtools/la/LTDHWProbeUtils.cxx:326:class HDDCProbeData __cdecl LTDHWProbeUtils::getProbeILAData(class HDDCProbeInterface *,class ILAData::AbstractILAData *):sampleCount == bitset.size()
save_wave_config {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249855184
set_property PROGRAM.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z035_1]
set_property PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
set_property FULL_PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
current_hw_device [get_hw_devices xc7z035_1]
refresh_hw_device [lindex [get_hw_devices xc7z035_1] 0]
INFO: [Labtools 27-2302] Device xc7z035 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
WARNING: [Labtools 27-1973] Mismatch between the design programmed into the device xc7z035 (JTAG device index = 1) and the probes file(s) E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx.
 The device core at location uuid_23E7D65A79BC59F7BC47406C1714DFAE, has 35 ILA Input port(s), but the core in the probes file(s) have 31 ILA Input port(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
set_property FULL_PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
set_property PROGRAM.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z035_1]
program_hw_devices [get_hw_devices xc7z035_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z035_1] 0]
INFO: [Labtools 27-2302] Device xc7z035 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_2"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-21 10:28:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-21 10:28:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 10:28:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-May-21 10:28:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249855184
set_property PROGRAM.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z035_1]
set_property PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
set_property FULL_PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
current_hw_device [get_hw_devices xc7z035_1]
refresh_hw_device [lindex [get_hw_devices xc7z035_1] 0]
INFO: [Labtools 27-2302] Device xc7z035 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
WARNING: [Labtools 27-1973] Mismatch between the design programmed into the device xc7z035 (JTAG device index = 1) and the probes file(s) E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx.
 The device core at location uuid_23E7D65A79BC59F7BC47406C1714DFAE, has 35 ILA Input port(s), but the core in the probes file(s) have 31 ILA Input port(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
set_property FULL_PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
set_property PROGRAM.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z035_1]
program_hw_devices [get_hw_devices xc7z035_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z035_1] 0]
INFO: [Labtools 27-2302] Device xc7z035 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_2"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 10:44:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-May-21 10:44:30
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 10:44:37
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-May-21 10:44:37
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 10:44:42
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 10:45:47
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_2' trigger was stopped by user at 2020-May-21 10:45:51
WARNING: [Labtools 27-157] hw_ila [hw_ila_2] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 10:45:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-May-21 10:45:51
ERROR: [Common 17-49] Internal Data Exception: Assertion failed:r:/wall/workspaces/wall371/sub/REL/2017.4/src/shared/labtools/la/LTDHWProbeUtils.cxx:326:class HDDCProbeData __cdecl LTDHWProbeUtils::getProbeILAData(class HDDCProbeInterface *,class ILAData::AbstractILAData *):sampleCount == bitset.size()
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 10:45:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-May-21 10:45:55
ERROR: [Common 17-49] Internal Data Exception: Assertion failed:r:/wall/workspaces/wall371/sub/REL/2017.4/src/shared/labtools/la/LTDHWProbeUtils.cxx:326:class HDDCProbeData __cdecl LTDHWProbeUtils::getProbeILAData(class HDDCProbeInterface *,class ILAData::AbstractILAData *):sampleCount == bitset.size()
save_wave_config {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249855184
set_property PROGRAM.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z035_1]
set_property PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
set_property FULL_PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
current_hw_device [get_hw_devices xc7z035_1]
refresh_hw_device [lindex [get_hw_devices xc7z035_1] 0]
INFO: [Labtools 27-2302] Device xc7z035 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
WARNING: [Labtools 27-1973] Mismatch between the design programmed into the device xc7z035 (JTAG device index = 1) and the probes file(s) E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx.
 The device core at location uuid_23E7D65A79BC59F7BC47406C1714DFAE, has 35 ILA Input port(s), but the core in the probes file(s) have 31 ILA Input port(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249855184
set_property PROGRAM.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z035_1]
set_property PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
set_property FULL_PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
current_hw_device [get_hw_devices xc7z035_1]
refresh_hw_device [lindex [get_hw_devices xc7z035_1] 0]
INFO: [Labtools 27-2302] Device xc7z035 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
WARNING: [Labtools 27-1973] Mismatch between the design programmed into the device xc7z035 (JTAG device index = 1) and the probes file(s) E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx.
 The device core at location uuid_23E7D65A79BC59F7BC47406C1714DFAE, has 35 ILA Input port(s), but the core in the probes file(s) have 31 ILA Input port(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
close_hw
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/synth_1

launch_runs synth_1 -jobs 3
[Thu May 21 10:56:28 2020] Launched synth_1...
Run output will be captured here: E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z035ffg676-2
INFO: [Project 1-454] Reading design checkpoint 'E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/AD9481_synth_1/AD9481.dcp' for cell 'AD9481_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'example_top/CLK_WIZ_DDR'
INFO: [Project 1-454] Reading design checkpoint 'e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'example_top/FIFO_INST'
INFO: [Project 1-454] Reading design checkpoint 'e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.dcp' for cell 'example_top/READ_FIFO_INST'
INFO: [Project 1-454] Reading design checkpoint 'e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'example_top/u_mig_7series_0'
INFO: [Netlist 29-17] Analyzing 1652 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/system_axi_emc_0_0_board.xdc] for cell 'system_i/axi_emc_0'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/system_axi_emc_0_0_board.xdc] for cell 'system_i/axi_emc_0'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/system_axi_emc_0_0.xdc] for cell 'system_i/axi_emc_0'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/system_axi_emc_0_0.xdc] for cell 'system_i/axi_emc_0'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'example_top/CLK_WIZ_DDR/inst'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'example_top/CLK_WIZ_DDR/inst'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'example_top/CLK_WIZ_DDR/inst'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'example_top/CLK_WIZ_DDR/inst'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'example_top/u_mig_7series_0'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'example_top/u_mig_7series_0'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'example_top/FIFO_INST/U0'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'example_top/FIFO_INST/U0'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'example_top/READ_FIFO_INST/U0'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'example_top/READ_FIFO_INST/U0'
Parsing XDC File [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_CLK'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:166]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:166]
WARNING: [Vivado 12-507] No nets matched 'u_ila_1_clk_out2'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:167]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:167]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_CLK'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:169]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:169]
WARNING: [Vivado 12-507] No nets matched 'u_ila_1_clk_out2'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:170]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:170]
INFO: [Timing 38-35] Done setting XDC timing constraints. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:181]
INFO: [Timing 38-2] Deriving generated clocks [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:181]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2992.609 ; gain = 580.391
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[0]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[1]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[2]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[3]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[4]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[5]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[6]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[7]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[8]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[9]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[10]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[11]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[12]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[13]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[14]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[15]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[16]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[17]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[18]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[19]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[20]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[21]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[22]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[23]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[24]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[25]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[26]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[27]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[28]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'example_top/Period_count[0]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:243]
WARNING: [Vivado 12-507] No nets matched 'example_top/Period_count[1]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:243]
WARNING: [Vivado 12-507] No nets matched 'example_top/Period_count[2]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:243]
WARNING: [Vivado 12-507] No nets matched 'example_top/Period_count[3]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:243]
WARNING: [Vivado 12-507] No nets matched 'example_top/Period_count[4]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:243]
WARNING: [Vivado 12-507] No nets matched 'example_top/Period_count[5]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:243]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:243]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[0]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[1]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[2]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[3]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[4]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[5]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[6]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[7]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[8]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[9]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[10]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[11]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[12]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[13]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[14]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[15]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[16]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[17]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[18]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[19]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[20]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[21]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[22]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[23]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[24]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[25]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[26]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[27]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[28]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[29]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[30]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[31]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[32]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[33]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[34]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[35]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[36]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[37]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[38]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[39]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[40]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[41]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[42]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[43]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[44]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[45]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[46]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[47]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[48]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[49]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[50]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[51]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[52]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[53]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[54]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[55]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[56]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[57]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[58]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[59]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[60]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:259]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:271]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:279]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:295]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:303]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:319]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:323]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:371]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:379]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:383]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:395]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:403]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:415]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:423]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:427]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:431]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:435]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:439]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:443]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:447]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:475]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:483]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:495]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:499]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:519]
Finished Parsing XDC File [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.dcp'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'example_top/FIFO_INST/U0'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'example_top/FIFO_INST/U0'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'example_top/READ_FIFO_INST/U0'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'example_top/READ_FIFO_INST/U0'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 462 instances were transformed.
  FDCPE => FDCPE (FDCE, FDPE, LUT3, LDCE, VCC): 8 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 2 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 8 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 387 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 16 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

open_run: Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 3041.863 ; gain = 1169.262
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 u_ila_2 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
create_debug_core u_ila_2 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list example_top/CLK_WIZ_DDR/inst/clk_out2 ]]
set_property port_width 1 [get_debug_ports u_ila_2/clk]
connect_debug_port u_ila_2/clk [get_nets [list system_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 29 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {example_top/app_addr[0]} {example_top/app_addr[1]} {example_top/app_addr[2]} {example_top/app_addr[3]} {example_top/app_addr[4]} {example_top/app_addr[5]} {example_top/app_addr[6]} {example_top/app_addr[7]} {example_top/app_addr[8]} {example_top/app_addr[9]} {example_top/app_addr[10]} {example_top/app_addr[11]} {example_top/app_addr[12]} {example_top/app_addr[13]} {example_top/app_addr[14]} {example_top/app_addr[15]} {example_top/app_addr[16]} {example_top/app_addr[17]} {example_top/app_addr[18]} {example_top/app_addr[19]} {example_top/app_addr[20]} {example_top/app_addr[21]} {example_top/app_addr[22]} {example_top/app_addr[23]} {example_top/app_addr[24]} {example_top/app_addr[25]} {example_top/app_addr[26]} {example_top/app_addr[27]} {example_top/app_addr[28]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {example_top/Write_Fifo_Out[0]} {example_top/Write_Fifo_Out[1]} {example_top/Write_Fifo_Out[2]} {example_top/Write_Fifo_Out[3]} {example_top/Write_Fifo_Out[4]} {example_top/Write_Fifo_Out[5]} {example_top/Write_Fifo_Out[6]} {example_top/Write_Fifo_Out[7]} {example_top/Write_Fifo_Out[8]} {example_top/Write_Fifo_Out[9]} {example_top/Write_Fifo_Out[10]} {example_top/Write_Fifo_Out[11]} {example_top/Write_Fifo_Out[12]} {example_top/Write_Fifo_Out[13]} {example_top/Write_Fifo_Out[14]} {example_top/Write_Fifo_Out[15]} {example_top/Write_Fifo_Out[16]} {example_top/Write_Fifo_Out[17]} {example_top/Write_Fifo_Out[18]} {example_top/Write_Fifo_Out[19]} {example_top/Write_Fifo_Out[20]} {example_top/Write_Fifo_Out[21]} {example_top/Write_Fifo_Out[22]} {example_top/Write_Fifo_Out[23]} {example_top/Write_Fifo_Out[24]} {example_top/Write_Fifo_Out[25]} {example_top/Write_Fifo_Out[26]} {example_top/Write_Fifo_Out[27]} {example_top/Write_Fifo_Out[28]} {example_top/Write_Fifo_Out[29]} {example_top/Write_Fifo_Out[30]} {example_top/Write_Fifo_Out[31]} {example_top/Write_Fifo_Out[32]} {example_top/Write_Fifo_Out[33]} {example_top/Write_Fifo_Out[34]} {example_top/Write_Fifo_Out[35]} {example_top/Write_Fifo_Out[36]} {example_top/Write_Fifo_Out[37]} {example_top/Write_Fifo_Out[38]} {example_top/Write_Fifo_Out[39]} {example_top/Write_Fifo_Out[40]} {example_top/Write_Fifo_Out[41]} {example_top/Write_Fifo_Out[42]} {example_top/Write_Fifo_Out[43]} {example_top/Write_Fifo_Out[44]} {example_top/Write_Fifo_Out[45]} {example_top/Write_Fifo_Out[46]} {example_top/Write_Fifo_Out[47]} {example_top/Write_Fifo_Out[48]} {example_top/Write_Fifo_Out[49]} {example_top/Write_Fifo_Out[50]} {example_top/Write_Fifo_Out[51]} {example_top/Write_Fifo_Out[52]} {example_top/Write_Fifo_Out[53]} {example_top/Write_Fifo_Out[54]} {example_top/Write_Fifo_Out[55]} {example_top/Write_Fifo_Out[56]} {example_top/Write_Fifo_Out[57]} {example_top/Write_Fifo_Out[58]} {example_top/Write_Fifo_Out[59]} {example_top/Write_Fifo_Out[60]} {example_top/Write_Fifo_Out[61]} {example_top/Write_Fifo_Out[62]} {example_top/Write_Fifo_Out[63]} {example_top/Write_Fifo_Out[64]} {example_top/Write_Fifo_Out[65]} {example_top/Write_Fifo_Out[66]} {example_top/Write_Fifo_Out[67]} {example_top/Write_Fifo_Out[68]} {example_top/Write_Fifo_Out[69]} {example_top/Write_Fifo_Out[70]} {example_top/Write_Fifo_Out[71]} {example_top/Write_Fifo_Out[72]} {example_top/Write_Fifo_Out[73]} {example_top/Write_Fifo_Out[74]} {example_top/Write_Fifo_Out[75]} {example_top/Write_Fifo_Out[76]} {example_top/Write_Fifo_Out[77]} {example_top/Write_Fifo_Out[78]} {example_top/Write_Fifo_Out[79]} {example_top/Write_Fifo_Out[80]} {example_top/Write_Fifo_Out[81]} {example_top/Write_Fifo_Out[82]} {example_top/Write_Fifo_Out[83]} {example_top/Write_Fifo_Out[84]} {example_top/Write_Fifo_Out[85]} {example_top/Write_Fifo_Out[86]} {example_top/Write_Fifo_Out[87]} {example_top/Write_Fifo_Out[88]} {example_top/Write_Fifo_Out[89]} {example_top/Write_Fifo_Out[90]} {example_top/Write_Fifo_Out[91]} {example_top/Write_Fifo_Out[92]} {example_top/Write_Fifo_Out[93]} {example_top/Write_Fifo_Out[94]} {example_top/Write_Fifo_Out[95]} {example_top/Write_Fifo_Out[96]} {example_top/Write_Fifo_Out[97]} {example_top/Write_Fifo_Out[98]} {example_top/Write_Fifo_Out[99]} {example_top/Write_Fifo_Out[100]} {example_top/Write_Fifo_Out[101]} {example_top/Write_Fifo_Out[102]} {example_top/Write_Fifo_Out[103]} {example_top/Write_Fifo_Out[104]} {example_top/Write_Fifo_Out[105]} {example_top/Write_Fifo_Out[106]} {example_top/Write_Fifo_Out[107]} {example_top/Write_Fifo_Out[108]} {example_top/Write_Fifo_Out[109]} {example_top/Write_Fifo_Out[110]} {example_top/Write_Fifo_Out[111]} {example_top/Write_Fifo_Out[112]} {example_top/Write_Fifo_Out[113]} {example_top/Write_Fifo_Out[114]} {example_top/Write_Fifo_Out[115]} {example_top/Write_Fifo_Out[116]} {example_top/Write_Fifo_Out[117]} {example_top/Write_Fifo_Out[118]} {example_top/Write_Fifo_Out[119]} {example_top/Write_Fifo_Out[120]} {example_top/Write_Fifo_Out[121]} {example_top/Write_Fifo_Out[122]} {example_top/Write_Fifo_Out[123]} {example_top/Write_Fifo_Out[124]} {example_top/Write_Fifo_Out[125]} {example_top/Write_Fifo_Out[126]} {example_top/Write_Fifo_Out[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {example_top/Write_Fifo_datain[0]} {example_top/Write_Fifo_datain[1]} {example_top/Write_Fifo_datain[2]} {example_top/Write_Fifo_datain[3]} {example_top/Write_Fifo_datain[4]} {example_top/Write_Fifo_datain[5]} {example_top/Write_Fifo_datain[6]} {example_top/Write_Fifo_datain[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {example_top/Write_Fifo_rusdw_o[0]} {example_top/Write_Fifo_rusdw_o[1]} {example_top/Write_Fifo_rusdw_o[2]} {example_top/Write_Fifo_rusdw_o[3]} {example_top/Write_Fifo_rusdw_o[4]} {example_top/Write_Fifo_rusdw_o[5]} {example_top/Write_Fifo_rusdw_o[6]} {example_top/Write_Fifo_rusdw_o[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {example_top/state[0]} {example_top/state[1]} {example_top/state[2]} {example_top/state[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list example_top/Write_Fifo_empty ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list example_top/Write_Fifo_full ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list example_top/Write_Fifo_wr_en ]]
set_property port_width 8 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Monopulse_data_vi[0]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Monopulse_data_vi[1]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Monopulse_data_vi[2]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Monopulse_data_vi[3]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Monopulse_data_vi[4]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Monopulse_data_vi[5]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Monopulse_data_vi[6]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Monopulse_data_vi[7]} ]]
create_debug_port u_ila_1 probe
set_property port_width 10 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data2[0]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data2[1]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data2[2]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data2[3]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data2[4]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data2[5]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data2[6]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data2[7]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data2[8]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data2[9]} ]]
create_debug_port u_ila_1 probe
set_property port_width 9 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data_n[0]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data_n[1]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data_n[2]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data_n[3]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data_n[4]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data_n[5]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data_n[6]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data_n[7]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/SubtractionMean_data_n[8]} ]]
create_debug_port u_ila_1 probe
set_property port_width 21 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[0]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[1]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[2]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[3]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[4]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[5]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[6]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[7]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[8]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[9]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[10]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[11]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[12]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[13]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[14]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[15]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[16]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[17]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[18]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[19]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Square_data[20]} ]]
create_debug_port u_ila_1 probe
set_property port_width 41 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[0]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[1]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[2]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[3]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[4]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[5]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[6]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[7]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[8]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[9]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[10]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[11]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[12]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[13]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[14]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[15]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[16]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[17]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[18]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[19]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[20]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[21]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[22]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[23]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[24]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[25]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[26]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[27]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[28]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[29]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[30]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[31]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[32]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[33]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[34]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[35]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[36]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[37]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[38]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[39]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Biquadrate_data[40]} ]]
create_debug_port u_ila_1 probe
set_property port_width 33 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[0]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[1]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[2]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[3]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[4]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[5]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[6]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[7]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[8]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[9]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[10]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[11]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[12]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[13]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[14]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[15]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[16]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[17]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[18]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[19]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[20]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[21]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[22]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[23]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[24]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[25]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[26]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[27]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[28]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[29]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[30]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[31]} {example_top/MonopulseEx_Arithmetic1/Arithmetic1/Cube_data[32]} ]]
create_debug_port u_ila_1 probe
set_property port_width 8 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/Gentle_num[0]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/Gentle_num[1]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/Gentle_num[2]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/Gentle_num[3]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/Gentle_num[4]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/Gentle_num[5]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/Gentle_num[6]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/Gentle_num[7]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/send_count[0]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/send_count[1]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/send_count[2]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/send_count[3]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/send_count[4]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/send_count[5]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/send_count[6]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/send_count[7]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/send_count[8]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/send_count[9]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/send_count[10]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/send_count[11]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/send_count[12]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/send_count[13]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/send_count[14]} {example_top/MonopulseEx_Arithmetic1/Monopulse_extraction_1/send_count[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list {example_top/Read_Fifo_Out[0]} {example_top/Read_Fifo_Out[1]} {example_top/Read_Fifo_Out[2]} {example_top/Read_Fifo_Out[3]} {example_top/Read_Fifo_Out[4]} {example_top/Read_Fifo_Out[5]} {example_top/Read_Fifo_Out[6]} {example_top/Read_Fifo_Out[7]} {example_top/Read_Fifo_Out[8]} {example_top/Read_Fifo_Out[9]} {example_top/Read_Fifo_Out[10]} {example_top/Read_Fifo_Out[11]} {example_top/Read_Fifo_Out[12]} {example_top/Read_Fifo_Out[13]} {example_top/Read_Fifo_Out[14]} {example_top/Read_Fifo_Out[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 32 [get_debug_ports u_ila_1/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list {example_top/feature_num[0]} {example_top/feature_num[1]} {example_top/feature_num[2]} {example_top/feature_num[3]} {example_top/feature_num[4]} {example_top/feature_num[5]} {example_top/feature_num[6]} {example_top/feature_num[7]} {example_top/feature_num[8]} {example_top/feature_num[9]} {example_top/feature_num[10]} {example_top/feature_num[11]} {example_top/feature_num[12]} {example_top/feature_num[13]} {example_top/feature_num[14]} {example_top/feature_num[15]} {example_top/feature_num[16]} {example_top/feature_num[17]} {example_top/feature_num[18]} {example_top/feature_num[19]} {example_top/feature_num[20]} {example_top/feature_num[21]} {example_top/feature_num[22]} {example_top/feature_num[23]} {example_top/feature_num[24]} {example_top/feature_num[25]} {example_top/feature_num[26]} {example_top/feature_num[27]} {example_top/feature_num[28]} {example_top/feature_num[29]} {example_top/feature_num[30]} {example_top/feature_num[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list example_top/S_FeatureExtraction_flag_reg1 ]]
set_property port_width 1 [get_debug_ports u_ila_2/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list example_top/SendToArm_begin ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe1]
connect_debug_port u_ila_2/probe1 [get_nets [list example_top/SendToArm_Over ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 3
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.127 . Memory (MB): peak = 3047.156 ; gain = 0.000
[Thu May 21 11:07:58 2020] Launched impl_1...
Run output will be captured here: E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3047.625 ; gain = 0.469
open_hw
file copy -force E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.sysdef E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.sdk/system_wrapper.hdf

file copy -force E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.sysdef E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.sdk/system_wrapper.hdf

launch_sdk -workspace E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.sdk -hwspec E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.sdk -hwspec E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249855184
set_property PROGRAM.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z035_1]
set_property PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
set_property FULL_PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
current_hw_device [get_hw_devices xc7z035_1]
refresh_hw_device [lindex [get_hw_devices xc7z035_1] 0]
INFO: [Labtools 27-2302] Device xc7z035 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_0' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_1' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_2' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z035_1 and the probes file(s) E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx.
The device design has 3 ILA core(s) and 0 VIO core(s). The probes file(s) have 0 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
set_property FULL_PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
set_property PROGRAM.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z035_1]
program_hw_devices [get_hw_devices xc7z035_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z035_1] 0]
INFO: [Labtools 27-2302] Device xc7z035 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]]
WARNING: Simulation object example_top/app_addr_begin was not found in the design.
WARNING: Simulation object example_top/app_rd_data was not found in the design.
WARNING: Simulation object example_top/app_rd_data_valid was not found in the design.
WARNING: Simulation object example_top/app_wdf_data was not found in the design.
WARNING: Simulation object example_top/app_wdf_rdy was not found in the design.
WARNING: Simulation object example_top/CountRead_tem was not found in the design.
WARNING: Simulation object example_top/CountWrite_tem was not found in the design.
WARNING: Simulation object example_top/ddr3_oneperiod_flag was not found in the design.
WARNING: Simulation object example_top/ddr3read_en was not found in the design.
WARNING: Simulation object example_top/ddr3write_en was not found in the design.
WARNING: Simulation object example_top/OnePeriod_flag was not found in the design.
WARNING: Simulation object example_top/Period_flag was not found in the design.
WARNING: Simulation object example_top/ProsessIn was not found in the design.
WARNING: Simulation object example_top/ProsessIn1 was not found in the design.
WARNING: Simulation object example_top/Read_Fifo_full was not found in the design.
WARNING: Simulation object example_top/Read_Fifo_in_en1 was not found in the design.
WARNING: Simulation object example_top/Read_Fifo_rst was not found in the design.
WARNING: Simulation object example_top/Read_Fifo_wren was not found in the design.
WARNING: Simulation object example_top/WriteSign was not found in the design.
WARNING: Simulation object u_ila_0_app_rdy was not found in the design.
WARNING: Simulation object example_top/Read_Fifo_wusdw_o was not found in the design.
WARNING: Simulation object example_top/state1 was not found in the design.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
WARNING: Simulation object Behind_area was not found in the design.
WARNING: Simulation object example_top/Behind_area was not found in the design.
WARNING: Simulation object example_top/Front_area was not found in the design.
WARNING: Simulation object Front_area was not found in the design.
WARNING: Simulation object example_top/Fourth_moment was not found in the design.
WARNING: Simulation object example_top/Second_moment was not found in the design.
WARNING: Simulation object example_top/Third_moment was not found in the design.
WARNING: Simulation object example_top/ii was not found in the design.
WARNING: Simulation object SendIRQ_OBUF was not found in the design.
WARNING: Simulation object u_ila_1_FeatureExtraction_flag was not found in the design.
WARNING: Simulation object u_ila_1_Monopulse_data_1 was not found in the design.
WARNING: Simulation object u_ila_1_WaveState was not found in the design.
WARNING: Simulation object example_top/Read_Fifo_Out_r was not found in the design.
WARNING: Simulation object example_top/Pulse_point_num was not found in the design.
WARNING: Simulation object example_top/Count was not found in the design.
WARNING: Simulation object example_top/time_cnt was not found in the design.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_2"}]]
WARNING: Simulation object MonopulseExThreshould was not found in the design.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 11:41:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-May-21 11:41:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
close_hw
file copy -force E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.sysdef E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.hdf

file copy -force E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.bit E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.bit
error copying "E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.bit": permission denied
file copy -force E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.bit E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.bit
error copying "E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.bit": permission denied
launch_sdk -workspace E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.sdk -hwspec E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.sdk -hwspec E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249855184
set_property PROGRAM.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z035_1]
set_property PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
set_property FULL_PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
current_hw_device [get_hw_devices xc7z035_1]
refresh_hw_device [lindex [get_hw_devices xc7z035_1] 0]
INFO: [Labtools 27-2302] Device xc7z035 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_0' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_1' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_2' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z035_1 and the probes file(s) E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx.
The device design has 3 ILA core(s) and 0 VIO core(s). The probes file(s) have 0 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
set_property FULL_PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
set_property PROGRAM.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z035_1]
program_hw_devices [get_hw_devices xc7z035_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z035_1] 0]
INFO: [Labtools 27-2302] Device xc7z035 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_2"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-21 14:37:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-21 14:37:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 14:37:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-May-21 14:37:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 14:38:18
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_2' trigger was stopped by user at 2020-May-21 14:38:23
WARNING: [Labtools 27-157] hw_ila [hw_ila_2] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 14:38:23
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_2' trigger was stopped by user at 2020-May-21 14:38:32
WARNING: [Labtools 27-157] hw_ila [hw_ila_2] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 14:38:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-May-21 14:38:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 14:39:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-May-21 14:39:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 14:39:21
set_property TRIGGER_COMPARE_VALUE eq16'hXXXX [get_hw_probes example_top/Read_Fifo_Out -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes example_top/S_FeatureExtraction_flag_reg1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_2' trigger was stopped by user at 2020-May-21 14:39:41
WARNING: [Labtools 27-157] hw_ila [hw_ila_2] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 14:39:41
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_2' trigger was stopped by user at 2020-May-21 14:39:54
WARNING: [Labtools 27-157] hw_ila [hw_ila_2] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 14:39:54
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_2' trigger was stopped by user at 2020-May-21 14:39:57
WARNING: [Labtools 27-157] hw_ila [hw_ila_2] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 14:39:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-May-21 14:39:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 14:40:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-May-21 14:40:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 14:40:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-May-21 14:40:14
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 14:40:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-May-21 14:40:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 14:40:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-May-21 14:40:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 14:41:07
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes example_top/S_FeatureExtraction_flag_reg1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes example_top/S_FeatureExtraction_flag_reg1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_2' trigger was stopped by user at 2020-May-21 14:42:25
WARNING: [Labtools 27-157] hw_ila [hw_ila_2] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 14:42:25
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 14:44:27
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 14:47:10
save_wave_config {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249855184
set_property PROGRAM.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z035_1]
set_property PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
set_property FULL_PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
current_hw_device [get_hw_devices xc7z035_1]
refresh_hw_device [lindex [get_hw_devices xc7z035_1] 0]
INFO: [Labtools 27-2302] Device xc7z035 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_0' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_1' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_2' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z035_1 and the probes file(s) E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx.
The device design has 3 ILA core(s) and 0 VIO core(s). The probes file(s) have 0 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
set_property FULL_PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
set_property PROGRAM.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z035_1]
program_hw_devices [get_hw_devices xc7z035_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z035_1] 0]
INFO: [Labtools 27-2302] Device xc7z035 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_2"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-21 14:47:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-21 14:47:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-21 14:49:21
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-21 14:49:35
save_wave_config {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/synth_1

launch_runs synth_1 -jobs 3
[Thu May 21 14:53:00 2020] Launched synth_1...
Run output will be captured here: E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/AD9481_synth_1/AD9481.dcp' for cell 'AD9481_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'example_top/CLK_WIZ_DDR'
INFO: [Project 1-454] Reading design checkpoint 'e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'example_top/FIFO_INST'
INFO: [Project 1-454] Reading design checkpoint 'e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.dcp' for cell 'example_top/READ_FIFO_INST'
INFO: [Project 1-454] Reading design checkpoint 'e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'example_top/u_mig_7series_0'
INFO: [Netlist 29-17] Analyzing 1588 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/system_axi_emc_0_0_board.xdc] for cell 'system_i/axi_emc_0'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/system_axi_emc_0_0_board.xdc] for cell 'system_i/axi_emc_0'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/system_axi_emc_0_0.xdc] for cell 'system_i/axi_emc_0'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/system_axi_emc_0_0.xdc] for cell 'system_i/axi_emc_0'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'example_top/CLK_WIZ_DDR/inst'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'example_top/CLK_WIZ_DDR/inst'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'example_top/CLK_WIZ_DDR/inst'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'example_top/CLK_WIZ_DDR/inst'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'example_top/u_mig_7series_0'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'example_top/u_mig_7series_0'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'example_top/FIFO_INST/U0'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'example_top/FIFO_INST/U0'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'example_top/READ_FIFO_INST/U0'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'example_top/READ_FIFO_INST/U0'
Parsing XDC File [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_CLK'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:166]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:166]
WARNING: [Vivado 12-507] No nets matched 'u_ila_1_clk_out2'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:167]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:167]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_CLK'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:169]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:169]
WARNING: [Vivado 12-507] No nets matched 'u_ila_1_clk_out2'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:170]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:170]
INFO: [Timing 38-35] Done setting XDC timing constraints. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:181]
INFO: [Timing 38-2] Deriving generated clocks [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[0]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[1]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[2]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[3]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[4]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[5]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[6]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[7]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[8]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[9]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[10]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[11]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[12]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[13]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[14]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[15]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[16]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[17]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[18]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[19]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[20]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[21]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[22]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[23]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[24]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[25]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[26]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[27]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_addr_begin[28]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-507] No nets matched 'example_top/Period_count[0]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:187]
WARNING: [Vivado 12-507] No nets matched 'example_top/Period_count[1]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:187]
WARNING: [Vivado 12-507] No nets matched 'example_top/Period_count[2]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:187]
WARNING: [Vivado 12-507] No nets matched 'example_top/Period_count[3]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:187]
WARNING: [Vivado 12-507] No nets matched 'example_top/Period_count[4]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:187]
WARNING: [Vivado 12-507] No nets matched 'example_top/Period_count[5]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:187]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:187]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[0]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[1]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[2]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[3]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[4]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[5]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[6]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[7]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[8]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[9]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[10]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[11]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[12]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[13]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[14]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[15]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[16]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[17]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[18]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[19]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[20]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[21]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[22]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[23]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[24]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[25]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[26]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[27]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[28]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[29]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[30]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[31]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[32]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[33]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[34]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[35]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[36]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[37]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[38]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[39]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[40]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[41]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[42]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[43]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[44]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[45]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[46]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[47]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[48]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[49]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[50]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[51]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[52]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[53]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[54]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[55]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[56]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[57]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[58]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[59]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-507] No nets matched 'example_top/app_wdf_data[60]'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:189]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:190]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:191]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:192]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:193]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:194]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:195]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:196]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:197]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:198]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:199]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:200]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:201]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:202]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:203]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:204]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:205]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:206]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:207]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:208]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_2' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:209]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_2' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:210]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_2' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:211]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_2' was not found. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:212]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:241]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:263]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:275]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:291]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:295]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:307]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:319]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:323]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:327]
Finished Parsing XDC File [E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.dcp'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'example_top/FIFO_INST/U0'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'example_top/FIFO_INST/U0'
Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'example_top/READ_FIFO_INST/U0'
Finished Parsing XDC File [e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'example_top/READ_FIFO_INST/U0'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'example_top/FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'example_top/READ_FIFO_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Software/Xilinx17.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3173.695 ; gain = 97.922
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 u_ila_2 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list example_top/CLK_WIZ_DDR/inst/clk_out2 ]]
set_property port_width 29 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {example_top/app_addr[0]} {example_top/app_addr[1]} {example_top/app_addr[2]} {example_top/app_addr[3]} {example_top/app_addr[4]} {example_top/app_addr[5]} {example_top/app_addr[6]} {example_top/app_addr[7]} {example_top/app_addr[8]} {example_top/app_addr[9]} {example_top/app_addr[10]} {example_top/app_addr[11]} {example_top/app_addr[12]} {example_top/app_addr[13]} {example_top/app_addr[14]} {example_top/app_addr[15]} {example_top/app_addr[16]} {example_top/app_addr[17]} {example_top/app_addr[18]} {example_top/app_addr[19]} {example_top/app_addr[20]} {example_top/app_addr[21]} {example_top/app_addr[22]} {example_top/app_addr[23]} {example_top/app_addr[24]} {example_top/app_addr[25]} {example_top/app_addr[26]} {example_top/app_addr[27]} {example_top/app_addr[28]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {example_top/state[0]} {example_top/state[1]} {example_top/state[2]} {example_top/state[3]} ]]
set_property port_width 16 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {example_top/Read_Fifo_Out[0]} {example_top/Read_Fifo_Out[1]} {example_top/Read_Fifo_Out[2]} {example_top/Read_Fifo_Out[3]} {example_top/Read_Fifo_Out[4]} {example_top/Read_Fifo_Out[5]} {example_top/Read_Fifo_Out[6]} {example_top/Read_Fifo_Out[7]} {example_top/Read_Fifo_Out[8]} {example_top/Read_Fifo_Out[9]} {example_top/Read_Fifo_Out[10]} {example_top/Read_Fifo_Out[11]} {example_top/Read_Fifo_Out[12]} {example_top/Read_Fifo_Out[13]} {example_top/Read_Fifo_Out[14]} {example_top/Read_Fifo_Out[15]} ]]
save_constraints
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list example_top/CLK_WIZ_DDR/inst/clk_out2 ]]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {example_top/Read_Fifo_Out[0]} {example_top/Read_Fifo_Out[1]} {example_top/Read_Fifo_Out[2]} {example_top/Read_Fifo_Out[3]} {example_top/Read_Fifo_Out[4]} {example_top/Read_Fifo_Out[5]} {example_top/Read_Fifo_Out[6]} {example_top/Read_Fifo_Out[7]} {example_top/Read_Fifo_Out[8]} {example_top/Read_Fifo_Out[9]} {example_top/Read_Fifo_Out[10]} {example_top/Read_Fifo_Out[11]} {example_top/Read_Fifo_Out[12]} {example_top/Read_Fifo_Out[13]} {example_top/Read_Fifo_Out[14]} {example_top/Read_Fifo_Out[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 29 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {example_top/app_addr[0]} {example_top/app_addr[1]} {example_top/app_addr[2]} {example_top/app_addr[3]} {example_top/app_addr[4]} {example_top/app_addr[5]} {example_top/app_addr[6]} {example_top/app_addr[7]} {example_top/app_addr[8]} {example_top/app_addr[9]} {example_top/app_addr[10]} {example_top/app_addr[11]} {example_top/app_addr[12]} {example_top/app_addr[13]} {example_top/app_addr[14]} {example_top/app_addr[15]} {example_top/app_addr[16]} {example_top/app_addr[17]} {example_top/app_addr[18]} {example_top/app_addr[19]} {example_top/app_addr[20]} {example_top/app_addr[21]} {example_top/app_addr[22]} {example_top/app_addr[23]} {example_top/app_addr[24]} {example_top/app_addr[25]} {example_top/app_addr[26]} {example_top/app_addr[27]} {example_top/app_addr[28]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {example_top/state[0]} {example_top/state[1]} {example_top/state[2]} {example_top/state[3]} ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 3
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 3173.695 ; gain = 0.000
[Thu May 21 15:00:58 2020] Launched impl_1...
Run output will be captured here: E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3173.695 ; gain = 0.000
open_hw
file copy -force E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.sysdef E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.hdf

launch_sdk -workspace E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.sdk -hwspec E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.sdk -hwspec E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249855184
set_property PROGRAM.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z035_1]
set_property PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
set_property FULL_PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
current_hw_device [get_hw_devices xc7z035_1]
refresh_hw_device [lindex [get_hw_devices xc7z035_1] 0]
INFO: [Labtools 27-2302] Device xc7z035 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_0' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z035_1 and the probes file(s) E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx.
The device design has 3 ILA core(s) and 0 VIO core(s). The probes file(s) have 0 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
set_property FULL_PROBES.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z035_1]
set_property PROGRAM.FILE {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z035_1]
program_hw_devices [get_hw_devices xc7z035_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z035_1] 0]
INFO: [Labtools 27-2302] Device xc7z035 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]]
WARNING: Simulation object example_top/Write_Fifo_empty was not found in the design.
WARNING: Simulation object example_top/Write_Fifo_full was not found in the design.
WARNING: Simulation object example_top/Write_Fifo_Out was not found in the design.
WARNING: Simulation object example_top/Write_Fifo_rusdw_o was not found in the design.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {example_top/Read_Fifo_Out} {example_top/state} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-21 15:22:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-21 15:22:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-21 15:26:35
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {example_top/app_addr} {example_top/Read_Fifo_Out} {example_top/state} }
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2020-May-21 15:26:54
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-21 15:26:54
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2020-May-21 15:27:12
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-21 15:27:12
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2020-May-21 15:27:18
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-21 15:27:18
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2020-May-21 15:27:20
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-21 15:27:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-21 15:27:20
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-21 15:27:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-21 15:27:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-21 15:27:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-21 15:27:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq4'h4 [get_hw_probes example_top/state -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-21 15:28:01
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2020-May-21 15:31:31
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-21 15:31:31
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2020-May-21 15:31:35
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-21 15:31:35
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-21 15:32:25
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2020-May-21 15:32:55
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z035_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-21 15:32:55
save_wave_config {E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 21 17:08:39 2020...
